// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "12/31/2018 23:44:07"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module img_process (
	reset,
	sw0,
	sw1,
	sw2,
	sw3,
	sw4,
	reverse_key,
	clk,
	HS,
	VS,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	led9);
input 	reset;
input 	sw0;
input 	sw1;
input 	sw2;
input 	sw3;
input 	sw4;
input 	reverse_key;
input 	clk;
output 	HS;
output 	VS;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_CLK;
output 	led9;

// Design Ports Information
// HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led9	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw4	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw1	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw3	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw0	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw2	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reverse_key	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult0~22 ;
wire \Mult0~23 ;
wire \Mult0~24 ;
wire \Mult0~25 ;
wire \Mult0~26 ;
wire \Mult0~27 ;
wire \Mult0~28 ;
wire \Mult0~29 ;
wire \Mult0~30 ;
wire \Mult0~31 ;
wire \Mult0~32 ;
wire \Mult0~33 ;
wire \Mult0~34 ;
wire \Mult0~35 ;
wire \Mult0~36 ;
wire \Mult0~37 ;
wire \Mult0~38 ;
wire \Mult0~39 ;
wire \Mult0~40 ;
wire \Mult0~41 ;
wire \Mult0~42 ;
wire \Mult0~43 ;
wire \Mult0~44 ;
wire \Mult0~45 ;
wire \Mult0~46 ;
wire \Mult0~47 ;
wire \Mult0~48 ;
wire \Mult0~49 ;
wire \Mult0~50 ;
wire \Mult0~51 ;
wire \Mult0~52 ;
wire \Mult0~53 ;
wire \Mult0~54 ;
wire \Mult0~55 ;
wire \Mult0~56 ;
wire \Mult0~57 ;
wire \Mult0~58 ;
wire \Mult0~59 ;
wire \Mult0~60 ;
wire \Mult0~61 ;
wire \Mult0~62 ;
wire \Mult0~63 ;
wire \Mult0~64 ;
wire \Mult0~65 ;
wire \Mult0~66 ;
wire \Mult0~67 ;
wire \Mult0~68 ;
wire \Mult0~69 ;
wire \Mult0~70 ;
wire \Mult0~71 ;
wire \Mult7~8 ;
wire \Mult7~9 ;
wire \Mult7~10 ;
wire \Mult7~11 ;
wire \Mult7~12 ;
wire \Mult7~13 ;
wire \Mult7~14 ;
wire \Mult7~15 ;
wire \Mult7~16 ;
wire \Mult7~17 ;
wire \Mult7~18 ;
wire \Mult7~19 ;
wire \Mult7~20 ;
wire \Mult7~21 ;
wire \Mult7~22 ;
wire \Mult7~23 ;
wire \Mult7~24 ;
wire \Mult7~25 ;
wire \Mult7~26 ;
wire \Mult7~27 ;
wire \Mult7~28 ;
wire \Mult7~29 ;
wire \Mult7~30 ;
wire \Mult7~31 ;
wire \Mult7~32 ;
wire \Mult7~33 ;
wire \Mult7~34 ;
wire \Mult7~35 ;
wire \Mult7~36 ;
wire \Mult7~37 ;
wire \Mult7~38 ;
wire \Mult7~39 ;
wire \Mult7~40 ;
wire \Mult7~41 ;
wire \Mult7~42 ;
wire \Mult7~43 ;
wire \Mult7~44 ;
wire \Mult7~45 ;
wire \Mult7~46 ;
wire \Mult7~47 ;
wire \Mult7~48 ;
wire \Mult7~49 ;
wire \Mult7~50 ;
wire \Mult7~51 ;
wire \Add20~27 ;
wire \Add20~28 ;
wire \Add20~29 ;
wire \Add20~30 ;
wire \Add20~31 ;
wire \Add20~32 ;
wire \Add20~33 ;
wire \Add20~34 ;
wire \Add20~35 ;
wire \Add20~36 ;
wire \Add20~37 ;
wire \Add20~38 ;
wire \Add20~39 ;
wire \Add20~40 ;
wire \Add20~41 ;
wire \Add20~42 ;
wire \Add20~43 ;
wire \Add20~44 ;
wire \Add20~45 ;
wire \Add20~46 ;
wire \Add20~47 ;
wire \Add20~48 ;
wire \Add20~49 ;
wire \Add20~50 ;
wire \Add20~51 ;
wire \Add20~52 ;
wire \Add20~53 ;
wire \Add20~54 ;
wire \Add20~55 ;
wire \Add20~56 ;
wire \Add20~57 ;
wire \Add20~58 ;
wire \Add20~59 ;
wire \Add20~60 ;
wire \Add20~61 ;
wire \Add20~62 ;
wire \Add20~63 ;
wire \Add20~64 ;
wire \Add20~65 ;
wire \Add20~66 ;
wire \Add20~67 ;
wire \Add20~68 ;
wire \Add20~69 ;
wire \Add20~70 ;
wire \Add20~71 ;
wire \Mult19~8 ;
wire \Mult19~9 ;
wire \Mult19~10 ;
wire \Mult19~11 ;
wire \Mult19~12 ;
wire \Mult19~13 ;
wire \Mult19~14 ;
wire \Mult19~15 ;
wire \Mult19~16 ;
wire \Mult19~17 ;
wire \Mult19~18 ;
wire \Mult19~19 ;
wire \Mult19~20 ;
wire \Mult19~21 ;
wire \Mult19~22 ;
wire \Mult19~23 ;
wire \Mult19~24 ;
wire \Mult19~25 ;
wire \Mult19~26 ;
wire \Mult19~27 ;
wire \Mult19~28 ;
wire \Mult19~29 ;
wire \Mult19~30 ;
wire \Mult19~31 ;
wire \Mult19~32 ;
wire \Mult19~33 ;
wire \Mult19~34 ;
wire \Mult19~35 ;
wire \Mult19~36 ;
wire \Mult19~37 ;
wire \Mult19~38 ;
wire \Mult19~39 ;
wire \Mult19~40 ;
wire \Mult19~41 ;
wire \Mult19~42 ;
wire \Mult19~43 ;
wire \Mult19~44 ;
wire \Mult19~45 ;
wire \Mult19~46 ;
wire \Mult19~47 ;
wire \Mult19~48 ;
wire \Mult19~49 ;
wire \Mult19~50 ;
wire \Mult19~51 ;
wire \Mult10~8 ;
wire \Mult10~9 ;
wire \Mult10~10 ;
wire \Mult10~11 ;
wire \Mult10~12 ;
wire \Mult10~13 ;
wire \Mult10~14 ;
wire \Mult10~15 ;
wire \Mult10~16 ;
wire \Mult10~17 ;
wire \Mult10~18 ;
wire \Mult10~19 ;
wire \Mult10~20 ;
wire \Mult10~21 ;
wire \Mult10~22 ;
wire \Mult10~23 ;
wire \Mult10~24 ;
wire \Mult10~25 ;
wire \Mult10~26 ;
wire \Mult10~27 ;
wire \Mult10~28 ;
wire \Mult10~29 ;
wire \Mult10~30 ;
wire \Mult10~31 ;
wire \Mult10~32 ;
wire \Mult10~33 ;
wire \Mult10~34 ;
wire \Mult10~35 ;
wire \Mult10~36 ;
wire \Mult10~37 ;
wire \Mult10~38 ;
wire \Mult10~39 ;
wire \Mult10~40 ;
wire \Mult10~41 ;
wire \Mult10~42 ;
wire \Mult10~43 ;
wire \Mult10~44 ;
wire \Mult10~45 ;
wire \Mult10~46 ;
wire \Mult10~47 ;
wire \Mult10~48 ;
wire \Mult10~49 ;
wire \Mult10~50 ;
wire \Mult10~51 ;
wire \Mult16~8 ;
wire \Mult16~9 ;
wire \Mult16~10 ;
wire \Mult16~11 ;
wire \Mult16~12 ;
wire \Mult16~13 ;
wire \Mult16~14 ;
wire \Mult16~15 ;
wire \Mult16~16 ;
wire \Mult16~17 ;
wire \Mult16~18 ;
wire \Mult16~19 ;
wire \Mult16~20 ;
wire \Mult16~21 ;
wire \Mult16~22 ;
wire \Mult16~23 ;
wire \Mult16~24 ;
wire \Mult16~25 ;
wire \Mult16~26 ;
wire \Mult16~27 ;
wire \Mult16~28 ;
wire \Mult16~29 ;
wire \Mult16~30 ;
wire \Mult16~31 ;
wire \Mult16~32 ;
wire \Mult16~33 ;
wire \Mult16~34 ;
wire \Mult16~35 ;
wire \Mult16~36 ;
wire \Mult16~37 ;
wire \Mult16~38 ;
wire \Mult16~39 ;
wire \Mult16~40 ;
wire \Mult16~41 ;
wire \Mult16~42 ;
wire \Mult16~43 ;
wire \Mult16~44 ;
wire \Mult16~45 ;
wire \Mult16~46 ;
wire \Mult16~47 ;
wire \Mult16~48 ;
wire \Mult16~49 ;
wire \Mult16~50 ;
wire \Mult16~51 ;
wire \Mult13~8 ;
wire \Mult13~9 ;
wire \Mult13~10 ;
wire \Mult13~11 ;
wire \Mult13~12 ;
wire \Mult13~13 ;
wire \Mult13~14 ;
wire \Mult13~15 ;
wire \Mult13~16 ;
wire \Mult13~17 ;
wire \Mult13~18 ;
wire \Mult13~19 ;
wire \Mult13~20 ;
wire \Mult13~21 ;
wire \Mult13~22 ;
wire \Mult13~23 ;
wire \Mult13~24 ;
wire \Mult13~25 ;
wire \Mult13~26 ;
wire \Mult13~27 ;
wire \Mult13~28 ;
wire \Mult13~29 ;
wire \Mult13~30 ;
wire \Mult13~31 ;
wire \Mult13~32 ;
wire \Mult13~33 ;
wire \Mult13~34 ;
wire \Mult13~35 ;
wire \Mult13~36 ;
wire \Mult13~37 ;
wire \Mult13~38 ;
wire \Mult13~39 ;
wire \Mult13~40 ;
wire \Mult13~41 ;
wire \Mult13~42 ;
wire \Mult13~43 ;
wire \Mult13~44 ;
wire \Mult13~45 ;
wire \Mult13~46 ;
wire \Mult13~47 ;
wire \Mult13~48 ;
wire \Mult13~49 ;
wire \Mult13~50 ;
wire \Mult13~51 ;
wire \Add28~27 ;
wire \Add28~28 ;
wire \Add28~29 ;
wire \Add28~30 ;
wire \Add28~31 ;
wire \Add28~32 ;
wire \Add28~33 ;
wire \Add28~34 ;
wire \Add28~35 ;
wire \Add28~36 ;
wire \Add28~37 ;
wire \Add28~38 ;
wire \Add28~39 ;
wire \Add28~40 ;
wire \Add28~41 ;
wire \Add28~42 ;
wire \Add28~43 ;
wire \Add28~44 ;
wire \Add28~45 ;
wire \Add28~46 ;
wire \Add28~47 ;
wire \Add28~48 ;
wire \Add28~49 ;
wire \Add28~50 ;
wire \Add28~51 ;
wire \Add28~52 ;
wire \Add28~53 ;
wire \Add28~54 ;
wire \Add28~55 ;
wire \Add28~56 ;
wire \Add28~57 ;
wire \Add28~58 ;
wire \Add28~59 ;
wire \Add28~60 ;
wire \Add28~61 ;
wire \Add28~62 ;
wire \Add28~63 ;
wire \Add28~64 ;
wire \Add28~65 ;
wire \Add28~66 ;
wire \Add28~67 ;
wire \Add28~68 ;
wire \Add28~69 ;
wire \Add28~70 ;
wire \Add28~71 ;
wire \Add22~27 ;
wire \Add22~28 ;
wire \Add22~29 ;
wire \Add22~30 ;
wire \Add22~31 ;
wire \Add22~32 ;
wire \Add22~33 ;
wire \Add22~34 ;
wire \Add22~35 ;
wire \Add22~36 ;
wire \Add22~37 ;
wire \Add22~38 ;
wire \Add22~39 ;
wire \Add22~40 ;
wire \Add22~41 ;
wire \Add22~42 ;
wire \Add22~43 ;
wire \Add22~44 ;
wire \Add22~45 ;
wire \Add22~46 ;
wire \Add22~47 ;
wire \Add22~48 ;
wire \Add22~49 ;
wire \Add22~50 ;
wire \Add22~51 ;
wire \Add22~52 ;
wire \Add22~53 ;
wire \Add22~54 ;
wire \Add22~55 ;
wire \Add22~56 ;
wire \Add22~57 ;
wire \Add22~58 ;
wire \Add22~59 ;
wire \Add22~60 ;
wire \Add22~61 ;
wire \Add22~62 ;
wire \Add22~63 ;
wire \Add22~64 ;
wire \Add22~65 ;
wire \Add22~66 ;
wire \Add22~67 ;
wire \Add22~68 ;
wire \Add22~69 ;
wire \Add22~70 ;
wire \Add22~71 ;
wire \Add26~27 ;
wire \Add26~28 ;
wire \Add26~29 ;
wire \Add26~30 ;
wire \Add26~31 ;
wire \Add26~32 ;
wire \Add26~33 ;
wire \Add26~34 ;
wire \Add26~35 ;
wire \Add26~36 ;
wire \Add26~37 ;
wire \Add26~38 ;
wire \Add26~39 ;
wire \Add26~40 ;
wire \Add26~41 ;
wire \Add26~42 ;
wire \Add26~43 ;
wire \Add26~44 ;
wire \Add26~45 ;
wire \Add26~46 ;
wire \Add26~47 ;
wire \Add26~48 ;
wire \Add26~49 ;
wire \Add26~50 ;
wire \Add26~51 ;
wire \Add26~52 ;
wire \Add26~53 ;
wire \Add26~54 ;
wire \Add26~55 ;
wire \Add26~56 ;
wire \Add26~57 ;
wire \Add26~58 ;
wire \Add26~59 ;
wire \Add26~60 ;
wire \Add26~61 ;
wire \Add26~62 ;
wire \Add26~63 ;
wire \Add26~64 ;
wire \Add26~65 ;
wire \Add26~66 ;
wire \Add26~67 ;
wire \Add26~68 ;
wire \Add26~69 ;
wire \Add26~70 ;
wire \Add26~71 ;
wire \Add24~27 ;
wire \Add24~28 ;
wire \Add24~29 ;
wire \Add24~30 ;
wire \Add24~31 ;
wire \Add24~32 ;
wire \Add24~33 ;
wire \Add24~34 ;
wire \Add24~35 ;
wire \Add24~36 ;
wire \Add24~37 ;
wire \Add24~38 ;
wire \Add24~39 ;
wire \Add24~40 ;
wire \Add24~41 ;
wire \Add24~42 ;
wire \Add24~43 ;
wire \Add24~44 ;
wire \Add24~45 ;
wire \Add24~46 ;
wire \Add24~47 ;
wire \Add24~48 ;
wire \Add24~49 ;
wire \Add24~50 ;
wire \Add24~51 ;
wire \Add24~52 ;
wire \Add24~53 ;
wire \Add24~54 ;
wire \Add24~55 ;
wire \Add24~56 ;
wire \Add24~57 ;
wire \Add24~58 ;
wire \Add24~59 ;
wire \Add24~60 ;
wire \Add24~61 ;
wire \Add24~62 ;
wire \Add24~63 ;
wire \Add24~64 ;
wire \Add24~65 ;
wire \Add24~66 ;
wire \Add24~67 ;
wire \Add24~68 ;
wire \Add24~69 ;
wire \Add24~70 ;
wire \Add24~71 ;
wire \Mult4~22 ;
wire \Mult4~23 ;
wire \Mult4~24 ;
wire \Mult4~25 ;
wire \Mult4~26 ;
wire \Mult4~27 ;
wire \Mult4~28 ;
wire \Mult4~29 ;
wire \Mult4~30 ;
wire \Mult4~31 ;
wire \Mult4~32 ;
wire \Mult4~33 ;
wire \Mult4~34 ;
wire \Mult4~35 ;
wire \Mult4~36 ;
wire \Mult4~37 ;
wire \Mult4~38 ;
wire \Mult4~39 ;
wire \Mult4~40 ;
wire \Mult4~41 ;
wire \Mult4~42 ;
wire \Mult4~43 ;
wire \Mult4~44 ;
wire \Mult4~45 ;
wire \Mult4~46 ;
wire \Mult4~47 ;
wire \Mult4~48 ;
wire \Mult4~49 ;
wire \Mult4~50 ;
wire \Mult4~51 ;
wire \Mult4~52 ;
wire \Mult4~53 ;
wire \Mult4~54 ;
wire \Mult4~55 ;
wire \Mult4~56 ;
wire \Mult4~57 ;
wire \Mult4~58 ;
wire \Mult4~59 ;
wire \Mult4~60 ;
wire \Mult4~61 ;
wire \Mult4~62 ;
wire \Mult4~63 ;
wire \Mult4~64 ;
wire \Mult4~65 ;
wire \Mult4~66 ;
wire \Mult4~67 ;
wire \Mult4~68 ;
wire \Mult4~69 ;
wire \Mult4~70 ;
wire \Mult4~71 ;
wire \Mult1~22 ;
wire \Mult1~23 ;
wire \Mult1~24 ;
wire \Mult1~25 ;
wire \Mult1~26 ;
wire \Mult1~27 ;
wire \Mult1~28 ;
wire \Mult1~29 ;
wire \Mult1~30 ;
wire \Mult1~31 ;
wire \Mult1~32 ;
wire \Mult1~33 ;
wire \Mult1~34 ;
wire \Mult1~35 ;
wire \Mult1~36 ;
wire \Mult1~37 ;
wire \Mult1~38 ;
wire \Mult1~39 ;
wire \Mult1~40 ;
wire \Mult1~41 ;
wire \Mult1~42 ;
wire \Mult1~43 ;
wire \Mult1~44 ;
wire \Mult1~45 ;
wire \Mult1~46 ;
wire \Mult1~47 ;
wire \Mult1~48 ;
wire \Mult1~49 ;
wire \Mult1~50 ;
wire \Mult1~51 ;
wire \Mult1~52 ;
wire \Mult1~53 ;
wire \Mult1~54 ;
wire \Mult1~55 ;
wire \Mult1~56 ;
wire \Mult1~57 ;
wire \Mult1~58 ;
wire \Mult1~59 ;
wire \Mult1~60 ;
wire \Mult1~61 ;
wire \Mult1~62 ;
wire \Mult1~63 ;
wire \Mult1~64 ;
wire \Mult1~65 ;
wire \Mult1~66 ;
wire \Mult1~67 ;
wire \Mult1~68 ;
wire \Mult1~69 ;
wire \Mult1~70 ;
wire \Mult1~71 ;
wire \Mult3~22 ;
wire \Mult3~23 ;
wire \Mult3~24 ;
wire \Mult3~25 ;
wire \Mult3~26 ;
wire \Mult3~27 ;
wire \Mult3~28 ;
wire \Mult3~29 ;
wire \Mult3~30 ;
wire \Mult3~31 ;
wire \Mult3~32 ;
wire \Mult3~33 ;
wire \Mult3~34 ;
wire \Mult3~35 ;
wire \Mult3~36 ;
wire \Mult3~37 ;
wire \Mult3~38 ;
wire \Mult3~39 ;
wire \Mult3~40 ;
wire \Mult3~41 ;
wire \Mult3~42 ;
wire \Mult3~43 ;
wire \Mult3~44 ;
wire \Mult3~45 ;
wire \Mult3~46 ;
wire \Mult3~47 ;
wire \Mult3~48 ;
wire \Mult3~49 ;
wire \Mult3~50 ;
wire \Mult3~51 ;
wire \Mult3~52 ;
wire \Mult3~53 ;
wire \Mult3~54 ;
wire \Mult3~55 ;
wire \Mult3~56 ;
wire \Mult3~57 ;
wire \Mult3~58 ;
wire \Mult3~59 ;
wire \Mult3~60 ;
wire \Mult3~61 ;
wire \Mult3~62 ;
wire \Mult3~63 ;
wire \Mult3~64 ;
wire \Mult3~65 ;
wire \Mult3~66 ;
wire \Mult3~67 ;
wire \Mult3~68 ;
wire \Mult3~69 ;
wire \Mult3~70 ;
wire \Mult3~71 ;
wire \Mult2~22 ;
wire \Mult2~23 ;
wire \Mult2~24 ;
wire \Mult2~25 ;
wire \Mult2~26 ;
wire \Mult2~27 ;
wire \Mult2~28 ;
wire \Mult2~29 ;
wire \Mult2~30 ;
wire \Mult2~31 ;
wire \Mult2~32 ;
wire \Mult2~33 ;
wire \Mult2~34 ;
wire \Mult2~35 ;
wire \Mult2~36 ;
wire \Mult2~37 ;
wire \Mult2~38 ;
wire \Mult2~39 ;
wire \Mult2~40 ;
wire \Mult2~41 ;
wire \Mult2~42 ;
wire \Mult2~43 ;
wire \Mult2~44 ;
wire \Mult2~45 ;
wire \Mult2~46 ;
wire \Mult2~47 ;
wire \Mult2~48 ;
wire \Mult2~49 ;
wire \Mult2~50 ;
wire \Mult2~51 ;
wire \Mult2~52 ;
wire \Mult2~53 ;
wire \Mult2~54 ;
wire \Mult2~55 ;
wire \Mult2~56 ;
wire \Mult2~57 ;
wire \Mult2~58 ;
wire \Mult2~59 ;
wire \Mult2~60 ;
wire \Mult2~61 ;
wire \Mult2~62 ;
wire \Mult2~63 ;
wire \Mult2~64 ;
wire \Mult2~65 ;
wire \Mult2~66 ;
wire \Mult2~67 ;
wire \Mult2~68 ;
wire \Mult2~69 ;
wire \Mult2~70 ;
wire \Mult2~71 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk_trans|clk_25M~0_combout ;
wire \clk_trans|clk_25M~feeder_combout ;
wire \clk_trans|clk_25M~q ;
wire \clk_trans|clk_25M~CLKENA0_outclk ;
wire \screen|Add0~17_sumout ;
wire \screen|Add0~38 ;
wire \screen|Add0~5_sumout ;
wire \screen|Add0~6 ;
wire \screen|Add0~9_sumout ;
wire \screen|Add0~10 ;
wire \screen|Add0~13_sumout ;
wire \reset~input_o ;
wire \screen|Equal0~0_combout ;
wire \screen|Add0~14 ;
wire \screen|Add0~1_sumout ;
wire \screen|Hcnt[9]~0_combout ;
wire \screen|Add0~18 ;
wire \screen|Add0~21_sumout ;
wire \screen|Add0~22 ;
wire \screen|Add0~25_sumout ;
wire \screen|Add0~26 ;
wire \screen|Add0~29_sumout ;
wire \screen|Add0~30 ;
wire \screen|Add0~33_sumout ;
wire \screen|Add0~34 ;
wire \screen|Add0~37_sumout ;
wire \screen|hs~0_combout ;
wire \screen|Add1~17_sumout ;
wire \screen|Equal1~0_combout ;
wire \screen|Vcnt[9]~0_combout ;
wire \screen|Add1~18 ;
wire \screen|Add1~21_sumout ;
wire \screen|Add1~22 ;
wire \screen|Add1~25_sumout ;
wire \screen|Vcnt[2]~feeder_combout ;
wire \screen|Add1~26 ;
wire \screen|Add1~29_sumout ;
wire \screen|Add1~30 ;
wire \screen|Add1~33_sumout ;
wire \screen|Add1~34 ;
wire \screen|Add1~37_sumout ;
wire \screen|Add1~38 ;
wire \screen|Add1~5_sumout ;
wire \screen|Add1~6 ;
wire \screen|Add1~9_sumout ;
wire \screen|Add1~10 ;
wire \screen|Add1~13_sumout ;
wire \screen|Add1~14 ;
wire \screen|Add1~1_sumout ;
wire \screen|blank~0_combout ;
wire \screen|vs~0_combout ;
wire \screen|LessThan1~0_combout ;
wire \always0~0_combout ;
wire \always0~1_combout ;
wire \sw4~input_o ;
wire \Add1~6 ;
wire \Add1~10 ;
wire \Add1~14 ;
wire \Add1~18 ;
wire \Add1~22 ;
wire \Add1~26 ;
wire \Add1~30 ;
wire \Add1~1_sumout ;
wire \Add0~30_cout ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Mult0~21 ;
wire \Mult0~20 ;
wire \Mult0~19 ;
wire \Mult0~18 ;
wire \Add1~29_sumout ;
wire \Mult0~17 ;
wire \Add1~25_sumout ;
wire \Mult0~16 ;
wire \Add1~21_sumout ;
wire \Mult0~15 ;
wire \Mult0~14 ;
wire \Add1~17_sumout ;
wire \Add1~13_sumout ;
wire \Mult0~13 ;
wire \Add1~9_sumout ;
wire \Mult0~12 ;
wire \Mult0~11 ;
wire \Add1~5_sumout ;
wire \Mult0~10 ;
wire \Mult0~9 ;
wire \Mult0~8_resulta ;
wire \Add2~6 ;
wire \Add2~10 ;
wire \Add2~14 ;
wire \Add2~18 ;
wire \Add2~22 ;
wire \Add2~26 ;
wire \Add2~30 ;
wire \Add2~34 ;
wire \Add2~38 ;
wire \Add2~42 ;
wire \Add2~46 ;
wire \Add2~50 ;
wire \Add2~54 ;
wire \Add2~1_sumout ;
wire \img_rom|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \Add2~5_sumout ;
wire \Add2~9_sumout ;
wire \Add2~13_sumout ;
wire \Add2~17_sumout ;
wire \Add2~21_sumout ;
wire \Add2~25_sumout ;
wire \Add2~29_sumout ;
wire \Add2~33_sumout ;
wire \Add2~37_sumout ;
wire \Add2~41_sumout ;
wire \Add2~45_sumout ;
wire \Add2~49_sumout ;
wire \Add2~53_sumout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \img_rom|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ;
wire \Add20~8_resulta ;
wire \Add20~9 ;
wire \Add20~10 ;
wire \Add20~11 ;
wire \Add20~12 ;
wire \Add20~13 ;
wire \Add20~14 ;
wire \Add20~15 ;
wire \Add20~16 ;
wire \Add20~17 ;
wire \Add20~18 ;
wire \Add20~19 ;
wire \Add20~20 ;
wire \Add20~21 ;
wire \Add20~22 ;
wire \Add20~23 ;
wire \Add20~24 ;
wire \Add20~25 ;
wire \Add20~26 ;
wire \Mult7~339 ;
wire \Mult7~338 ;
wire \Mult7~337 ;
wire \Mult7~336 ;
wire \Mult7~335 ;
wire \Mult7~334 ;
wire \Mult7~333 ;
wire \Mult7~332 ;
wire \Mult7~331 ;
wire \Mult7~330 ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~14 ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~11 ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~34 ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~35 ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~30 ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~31 ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~26 ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~27 ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~22 ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~23 ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~18 ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~19 ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~6 ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~42 ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~43 ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~38 ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~39 ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[107]~86_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[108]~88_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[108]~89_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[106]~67_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[106]~68_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[104]~82_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[104]~83_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~25_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[102]~84_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[102]~85_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[100]~69_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[100]~70_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~13_sumout ;
wire \Mult7~329 ;
wire \Div0|auto_generated|divider|divider|op_3~50_cout ;
wire \Div0|auto_generated|divider|divider|op_3~42 ;
wire \Div0|auto_generated|divider|divider|op_3~14 ;
wire \Div0|auto_generated|divider|divider|op_3~10 ;
wire \Div0|auto_generated|divider|divider|op_3~34 ;
wire \Div0|auto_generated|divider|divider|op_3~30 ;
wire \Div0|auto_generated|divider|divider|op_3~26 ;
wire \Div0|auto_generated|divider|divider|op_3~22 ;
wire \Div0|auto_generated|divider|divider|op_3~18 ;
wire \Div0|auto_generated|divider|divider|op_3~6 ;
wire \Div0|auto_generated|divider|divider|op_3~46 ;
wire \Div0|auto_generated|divider|divider|op_3~38_cout ;
wire \Div0|auto_generated|divider|divider|op_3~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_3~45_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[107]~87_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[106]~1_combout ;
wire \Div0|auto_generated|divider|divider|op_3~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[105]~29_combout ;
wire \Div0|auto_generated|divider|divider|op_3~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[105]~30_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[104]~35_combout ;
wire \Div0|auto_generated|divider|divider|op_3~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[103]~41_combout ;
wire \Div0|auto_generated|divider|divider|op_3~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[103]~42_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[102]~50_combout ;
wire \Div0|auto_generated|divider|divider|op_3~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[101]~59_combout ;
wire \Div0|auto_generated|divider|divider|op_3~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[101]~60_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[100]~7_combout ;
wire \Div0|auto_generated|divider|divider|op_3~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[99]~19_combout ;
wire \Div0|auto_generated|divider|divider|op_3~13_sumout ;
wire \Div0|auto_generated|divider|divider|op_3~41_sumout ;
wire \Mult7~328 ;
wire \Div0|auto_generated|divider|divider|op_4~50_cout ;
wire \Div0|auto_generated|divider|divider|op_4~46 ;
wire \Div0|auto_generated|divider|divider|op_4~42 ;
wire \Div0|auto_generated|divider|divider|op_4~14 ;
wire \Div0|auto_generated|divider|divider|op_4~10 ;
wire \Div0|auto_generated|divider|divider|op_4~34 ;
wire \Div0|auto_generated|divider|divider|op_4~30 ;
wire \Div0|auto_generated|divider|divider|op_4~26 ;
wire \Div0|auto_generated|divider|divider|op_4~22 ;
wire \Div0|auto_generated|divider|divider|op_4~18 ;
wire \Div0|auto_generated|divider|divider|op_4~6 ;
wire \Div0|auto_generated|divider|divider|op_4~38_cout ;
wire \Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[117]~31_combout ;
wire \Div0|auto_generated|divider|divider|op_4~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[116]~34_combout ;
wire \Div0|auto_generated|divider|divider|op_4~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[116]~36_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[115]~43_combout ;
wire \Div0|auto_generated|divider|divider|op_4~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[114]~49_combout ;
wire \Div0|auto_generated|divider|divider|op_4~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[114]~51_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[113]~61_combout ;
wire \Div0|auto_generated|divider|divider|op_4~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[112]~6_combout ;
wire \Div0|auto_generated|divider|divider|op_4~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[112]~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[111]~20_combout ;
wire \Div0|auto_generated|divider|divider|op_4~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[110]~74_combout ;
wire \Div0|auto_generated|divider|divider|op_4~41_sumout ;
wire \Div0|auto_generated|divider|divider|op_4~45_sumout ;
wire \Mult7~327 ;
wire \Div0|auto_generated|divider|divider|op_5~50_cout ;
wire \Div0|auto_generated|divider|divider|op_5~46 ;
wire \Div0|auto_generated|divider|divider|op_5~42 ;
wire \Div0|auto_generated|divider|divider|op_5~38 ;
wire \Div0|auto_generated|divider|divider|op_5~18 ;
wire \Div0|auto_generated|divider|divider|op_5~14 ;
wire \Div0|auto_generated|divider|divider|op_5~34 ;
wire \Div0|auto_generated|divider|divider|op_5~30 ;
wire \Div0|auto_generated|divider|divider|op_5~26 ;
wire \Div0|auto_generated|divider|divider|op_5~22 ;
wire \Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[118]~0_combout ;
wire \Div0|auto_generated|divider|divider|op_4~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[118]~2_combout ;
wire \Div0|auto_generated|divider|divider|op_5~10 ;
wire \Div0|auto_generated|divider|divider|op_5~6_cout ;
wire \Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[129]~28_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[129]~32_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[128]~37_combout ;
wire \Div0|auto_generated|divider|divider|op_5~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[127]~40_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[127]~44_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[126]~52_combout ;
wire \Div0|auto_generated|divider|divider|op_5~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[125]~58_combout ;
wire \Div0|auto_generated|divider|divider|op_5~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[125]~62_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[124]~9_combout ;
wire \Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[123]~18_combout ;
wire \Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[123]~21_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[122]~75_combout ;
wire \Div0|auto_generated|divider|divider|op_5~37_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[121]~93_combout ;
wire \Div0|auto_generated|divider|divider|op_5~41_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~45_sumout ;
wire \Mult7~326 ;
wire \Div0|auto_generated|divider|divider|op_6~50_cout ;
wire \Div0|auto_generated|divider|divider|op_6~46 ;
wire \Div0|auto_generated|divider|divider|op_6~42 ;
wire \Div0|auto_generated|divider|divider|op_6~38 ;
wire \Div0|auto_generated|divider|divider|op_6~34 ;
wire \Div0|auto_generated|divider|divider|op_6~14 ;
wire \Div0|auto_generated|divider|divider|op_6~10 ;
wire \Div0|auto_generated|divider|divider|op_6~30 ;
wire \Div0|auto_generated|divider|divider|op_6~26 ;
wire \Div0|auto_generated|divider|divider|op_6~22 ;
wire \Div0|auto_generated|divider|divider|op_6~18 ;
wire \Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \Mult3~21 ;
wire \Mult3~20 ;
wire \Mult3~19 ;
wire \Mult3~18 ;
wire \Mult3~17 ;
wire \Mult3~16 ;
wire \Mult3~15 ;
wire \Mult3~14 ;
wire \Mult3~13 ;
wire \Mult3~12 ;
wire \Mult3~11 ;
wire \Mult3~10 ;
wire \Mult3~9 ;
wire \Mult3~8_resulta ;
wire \Add12~6 ;
wire \Add12~7 ;
wire \Add12~10 ;
wire \Add12~11 ;
wire \Add12~14 ;
wire \Add12~15 ;
wire \Add12~18 ;
wire \Add12~19 ;
wire \Add12~22 ;
wire \Add12~23 ;
wire \Add12~26 ;
wire \Add12~27 ;
wire \Add12~30 ;
wire \Add12~31 ;
wire \Add12~34 ;
wire \Add12~35 ;
wire \Add12~38 ;
wire \Add12~39 ;
wire \Add12~42 ;
wire \Add12~43 ;
wire \Add12~46 ;
wire \Add12~47 ;
wire \Add12~50 ;
wire \Add12~51 ;
wire \Add12~54 ;
wire \Add12~55 ;
wire \Add12~1_sumout ;
wire \img_rom_6|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ;
wire \Add12~5_sumout ;
wire \Add12~9_sumout ;
wire \Add12~13_sumout ;
wire \Add12~17_sumout ;
wire \Add12~21_sumout ;
wire \Add12~25_sumout ;
wire \Add12~29_sumout ;
wire \Add12~33_sumout ;
wire \Add12~37_sumout ;
wire \Add12~41_sumout ;
wire \Add12~45_sumout ;
wire \Add12~49_sumout ;
wire \Add12~53_sumout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ;
wire \Add26~8_resulta ;
wire \Add26~9 ;
wire \Add26~10 ;
wire \Add26~11 ;
wire \Add26~12 ;
wire \Add26~13 ;
wire \Add26~14 ;
wire \Add26~15 ;
wire \Add26~16 ;
wire \Add26~17 ;
wire \Add26~18 ;
wire \Add26~19 ;
wire \Add26~20 ;
wire \Add26~21 ;
wire \Add26~22 ;
wire \Add26~23 ;
wire \Add26~24 ;
wire \Add26~25 ;
wire \Add26~26 ;
wire \Mult16~339 ;
wire \Mult16~338 ;
wire \Mult16~337 ;
wire \Mult16~336 ;
wire \Mult16~335 ;
wire \Mult16~334 ;
wire \Mult16~333 ;
wire \Mult16~332 ;
wire \Mult16~331 ;
wire \Mult16~330 ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~30 ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~31 ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~34 ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~35 ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~26 ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~27 ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~22 ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~23 ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~14 ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~15 ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~18 ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~19 ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6 ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7 ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~10 ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~11 ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~42 ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~43 ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~38 ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~39 ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[108]~88_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[108]~89_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[106]~67_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[106]~68_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[104]~69_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[104]~70_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[102]~71_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[102]~72_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[100]~84_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[100]~85_combout ;
wire \Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ;
wire \Mult16~329 ;
wire \Div3|auto_generated|divider|divider|op_3~50_cout ;
wire \Div3|auto_generated|divider|divider|op_3~42 ;
wire \Div3|auto_generated|divider|divider|op_3~30 ;
wire \Div3|auto_generated|divider|divider|op_3~34 ;
wire \Div3|auto_generated|divider|divider|op_3~26 ;
wire \Div3|auto_generated|divider|divider|op_3~22 ;
wire \Div3|auto_generated|divider|divider|op_3~14 ;
wire \Div3|auto_generated|divider|divider|op_3~18 ;
wire \Div3|auto_generated|divider|divider|op_3~6 ;
wire \Div3|auto_generated|divider|divider|op_3~10 ;
wire \Div3|auto_generated|divider|divider|op_3~46 ;
wire \Div3|auto_generated|divider|divider|op_3~38_cout ;
wire \Div3|auto_generated|divider|divider|op_3~1_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[107]~86_combout ;
wire \Div3|auto_generated|divider|divider|op_3~45_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[107]~87_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[106]~6_combout ;
wire \Div3|auto_generated|divider|divider|op_3~9_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[105]~1_combout ;
wire \Div3|auto_generated|divider|divider|op_3~5_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[105]~2_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[104]~18_combout ;
wire \Div3|auto_generated|divider|divider|op_3~17_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[103]~10_combout ;
wire \Div3|auto_generated|divider|divider|op_3~13_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[103]~11_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[102]~25_combout ;
wire \Div3|auto_generated|divider|divider|op_3~21_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[101]~34_combout ;
wire \Div3|auto_generated|divider|divider|op_3~25_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[101]~35_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[100]~59_combout ;
wire \Div3|auto_generated|divider|divider|op_3~33_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[99]~46_combout ;
wire \Div3|auto_generated|divider|divider|op_3~29_sumout ;
wire \Div3|auto_generated|divider|divider|op_3~41_sumout ;
wire \Mult16~328 ;
wire \Div3|auto_generated|divider|divider|op_4~50_cout ;
wire \Div3|auto_generated|divider|divider|op_4~46 ;
wire \Div3|auto_generated|divider|divider|op_4~42 ;
wire \Div3|auto_generated|divider|divider|op_4~30 ;
wire \Div3|auto_generated|divider|divider|op_4~34 ;
wire \Div3|auto_generated|divider|divider|op_4~26 ;
wire \Div3|auto_generated|divider|divider|op_4~22 ;
wire \Div3|auto_generated|divider|divider|op_4~14 ;
wire \Div3|auto_generated|divider|divider|op_4~18 ;
wire \Div3|auto_generated|divider|divider|op_4~6 ;
wire \Div3|auto_generated|divider|divider|op_4~10 ;
wire \Div3|auto_generated|divider|divider|op_4~38_cout ;
wire \Div3|auto_generated|divider|divider|op_4~1_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[118]~5_combout ;
wire \Div3|auto_generated|divider|divider|op_4~9_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[118]~7_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[117]~3_combout ;
wire \Div3|auto_generated|divider|divider|op_4~5_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[116]~17_combout ;
wire \Div3|auto_generated|divider|divider|op_4~17_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[116]~19_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[115]~12_combout ;
wire \Div3|auto_generated|divider|divider|op_4~13_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[114]~24_combout ;
wire \Div3|auto_generated|divider|divider|op_4~21_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[114]~26_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[113]~36_combout ;
wire \Div3|auto_generated|divider|divider|op_4~25_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[112]~58_combout ;
wire \Div3|auto_generated|divider|divider|op_4~33_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[112]~60_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[111]~47_combout ;
wire \Div3|auto_generated|divider|divider|op_4~29_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[110]~76_combout ;
wire \Div3|auto_generated|divider|divider|op_4~41_sumout ;
wire \Div3|auto_generated|divider|divider|op_4~45_sumout ;
wire \Mult16~327 ;
wire \Div3|auto_generated|divider|divider|op_5~50_cout ;
wire \Div3|auto_generated|divider|divider|op_5~46 ;
wire \Div3|auto_generated|divider|divider|op_5~42 ;
wire \Div3|auto_generated|divider|divider|op_5~38 ;
wire \Div3|auto_generated|divider|divider|op_5~30 ;
wire \Div3|auto_generated|divider|divider|op_5~34 ;
wire \Div3|auto_generated|divider|divider|op_5~26 ;
wire \Div3|auto_generated|divider|divider|op_5~22 ;
wire \Div3|auto_generated|divider|divider|op_5~14 ;
wire \Div3|auto_generated|divider|divider|op_5~18 ;
wire \Div3|auto_generated|divider|divider|op_5~10 ;
wire \Div3|auto_generated|divider|divider|op_5~6_cout ;
wire \Div3|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mult2~21 ;
wire \Mult2~20 ;
wire \Mult2~19 ;
wire \Mult2~18 ;
wire \Mult2~17 ;
wire \Mult2~16 ;
wire \Mult2~15 ;
wire \Mult2~14 ;
wire \Mult2~13 ;
wire \Mult2~12 ;
wire \Mult2~11 ;
wire \Mult2~10 ;
wire \Mult2~9 ;
wire \Mult2~8_resulta ;
wire \Add10~6 ;
wire \Add10~7 ;
wire \Add10~10 ;
wire \Add10~11 ;
wire \Add10~14 ;
wire \Add10~15 ;
wire \Add10~18 ;
wire \Add10~19 ;
wire \Add10~22 ;
wire \Add10~23 ;
wire \Add10~26 ;
wire \Add10~27 ;
wire \Add10~30 ;
wire \Add10~31 ;
wire \Add10~34 ;
wire \Add10~35 ;
wire \Add10~38 ;
wire \Add10~39 ;
wire \Add10~42 ;
wire \Add10~43 ;
wire \Add10~46 ;
wire \Add10~47 ;
wire \Add10~50 ;
wire \Add10~51 ;
wire \Add10~54 ;
wire \Add10~55 ;
wire \Add10~1_sumout ;
wire \img_rom_4|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \Add10~5_sumout ;
wire \Add10~9_sumout ;
wire \Add10~13_sumout ;
wire \Add10~17_sumout ;
wire \Add10~21_sumout ;
wire \Add10~25_sumout ;
wire \Add10~29_sumout ;
wire \Add10~33_sumout ;
wire \Add10~37_sumout ;
wire \Add10~41_sumout ;
wire \Add10~45_sumout ;
wire \Add10~49_sumout ;
wire \Add10~53_sumout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ;
wire \Add24~8_resulta ;
wire \Add24~9 ;
wire \Add24~10 ;
wire \Add24~11 ;
wire \Add24~12 ;
wire \Add24~13 ;
wire \Add24~14 ;
wire \Add24~15 ;
wire \Add24~16 ;
wire \Add24~17 ;
wire \Add24~18 ;
wire \Add24~19 ;
wire \Add24~20 ;
wire \Add24~21 ;
wire \Add24~22 ;
wire \Add24~23 ;
wire \Add24~24 ;
wire \Add24~25 ;
wire \Add24~26 ;
wire \Mult13~339 ;
wire \Mult13~338 ;
wire \Mult13~337 ;
wire \Mult13~336 ;
wire \Mult13~335 ;
wire \Mult13~334 ;
wire \Mult13~333 ;
wire \Mult13~332 ;
wire \Mult13~331 ;
wire \Mult13~330 ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~30 ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~31 ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~34 ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~35 ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~26 ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~27 ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~22 ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~23 ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~14 ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~15 ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~18 ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~19 ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~6 ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~7 ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~10 ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11 ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~42 ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~43 ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~38 ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~39 ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[108]~88_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[108]~89_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[106]~67_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[106]~68_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[104]~69_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[104]~70_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[102]~71_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[102]~72_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[100]~84_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[100]~85_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ;
wire \Mult13~329 ;
wire \Div2|auto_generated|divider|divider|op_3~50_cout ;
wire \Div2|auto_generated|divider|divider|op_3~42 ;
wire \Div2|auto_generated|divider|divider|op_3~30 ;
wire \Div2|auto_generated|divider|divider|op_3~34 ;
wire \Div2|auto_generated|divider|divider|op_3~26 ;
wire \Div2|auto_generated|divider|divider|op_3~22 ;
wire \Div2|auto_generated|divider|divider|op_3~14 ;
wire \Div2|auto_generated|divider|divider|op_3~18 ;
wire \Div2|auto_generated|divider|divider|op_3~6 ;
wire \Div2|auto_generated|divider|divider|op_3~10 ;
wire \Div2|auto_generated|divider|divider|op_3~46 ;
wire \Div2|auto_generated|divider|divider|op_3~38_cout ;
wire \Div2|auto_generated|divider|divider|op_3~1_sumout ;
wire \Div2|auto_generated|divider|divider|op_3~9_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[118]~5_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[107]~86_combout ;
wire \Div2|auto_generated|divider|divider|op_3~45_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[107]~87_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[106]~6_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[105]~1_combout ;
wire \Div2|auto_generated|divider|divider|op_3~5_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[105]~2_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[104]~18_combout ;
wire \Div2|auto_generated|divider|divider|op_3~17_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[103]~10_combout ;
wire \Div2|auto_generated|divider|divider|op_3~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[103]~11_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[102]~25_combout ;
wire \Div2|auto_generated|divider|divider|op_3~21_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[101]~34_combout ;
wire \Div2|auto_generated|divider|divider|op_3~25_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[101]~35_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[100]~59_combout ;
wire \Div2|auto_generated|divider|divider|op_3~33_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[99]~46_combout ;
wire \Div2|auto_generated|divider|divider|op_3~29_sumout ;
wire \Div2|auto_generated|divider|divider|op_3~41_sumout ;
wire \Mult13~328 ;
wire \Div2|auto_generated|divider|divider|op_4~50_cout ;
wire \Div2|auto_generated|divider|divider|op_4~46 ;
wire \Div2|auto_generated|divider|divider|op_4~42 ;
wire \Div2|auto_generated|divider|divider|op_4~30 ;
wire \Div2|auto_generated|divider|divider|op_4~34 ;
wire \Div2|auto_generated|divider|divider|op_4~26 ;
wire \Div2|auto_generated|divider|divider|op_4~22 ;
wire \Div2|auto_generated|divider|divider|op_4~14 ;
wire \Div2|auto_generated|divider|divider|op_4~18 ;
wire \Div2|auto_generated|divider|divider|op_4~6 ;
wire \Div2|auto_generated|divider|divider|op_4~10 ;
wire \Div2|auto_generated|divider|divider|op_4~38_cout ;
wire \Div2|auto_generated|divider|divider|op_4~1_sumout ;
wire \Div2|auto_generated|divider|divider|op_4~9_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[118]~7_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[117]~3_combout ;
wire \Div2|auto_generated|divider|divider|op_4~5_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[116]~17_combout ;
wire \Div2|auto_generated|divider|divider|op_4~17_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[116]~19_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[115]~12_combout ;
wire \Div2|auto_generated|divider|divider|op_4~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[114]~24_combout ;
wire \Div2|auto_generated|divider|divider|op_4~21_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[114]~26_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[113]~36_combout ;
wire \Div2|auto_generated|divider|divider|op_4~25_sumout ;
wire \Div2|auto_generated|divider|divider|op_4~33_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[112]~58_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[112]~60_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[111]~47_combout ;
wire \Div2|auto_generated|divider|divider|op_4~29_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[110]~76_combout ;
wire \Div2|auto_generated|divider|divider|op_4~41_sumout ;
wire \Div2|auto_generated|divider|divider|op_4~45_sumout ;
wire \Mult13~327 ;
wire \Div2|auto_generated|divider|divider|op_5~50_cout ;
wire \Div2|auto_generated|divider|divider|op_5~46 ;
wire \Div2|auto_generated|divider|divider|op_5~42 ;
wire \Div2|auto_generated|divider|divider|op_5~38 ;
wire \Div2|auto_generated|divider|divider|op_5~30 ;
wire \Div2|auto_generated|divider|divider|op_5~34 ;
wire \Div2|auto_generated|divider|divider|op_5~26 ;
wire \Div2|auto_generated|divider|divider|op_5~22 ;
wire \Div2|auto_generated|divider|divider|op_5~14 ;
wire \Div2|auto_generated|divider|divider|op_5~18 ;
wire \Div2|auto_generated|divider|divider|op_5~10 ;
wire \Div2|auto_generated|divider|divider|op_5~6_cout ;
wire \Div2|auto_generated|divider|divider|op_5~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[140]~33_combout ;
wire \Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[140]~38_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[139]~45_combout ;
wire \Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[138]~48_combout ;
wire \Div0|auto_generated|divider|divider|op_6~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[138]~53_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[137]~63_combout ;
wire \Div0|auto_generated|divider|divider|op_6~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[136]~5_combout ;
wire \Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[136]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[135]~22_combout ;
wire \Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[134]~73_combout ;
wire \Div0|auto_generated|divider|divider|op_6~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[134]~76_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[133]~94_combout ;
wire \Div0|auto_generated|divider|divider|op_6~37_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[132]~102_combout ;
wire \Div0|auto_generated|divider|divider|op_6~41_sumout ;
wire \Div0|auto_generated|divider|divider|op_6~45_sumout ;
wire \Mult7~325 ;
wire \Div0|auto_generated|divider|divider|op_7~50_cout ;
wire \Div0|auto_generated|divider|divider|op_7~46 ;
wire \Div0|auto_generated|divider|divider|op_7~42 ;
wire \Div0|auto_generated|divider|divider|op_7~38 ;
wire \Div0|auto_generated|divider|divider|op_7~34 ;
wire \Div0|auto_generated|divider|divider|op_7~30 ;
wire \Div0|auto_generated|divider|divider|op_7~14 ;
wire \Div0|auto_generated|divider|divider|op_7~10 ;
wire \Div0|auto_generated|divider|divider|op_7~26 ;
wire \Div0|auto_generated|divider|divider|op_7~22 ;
wire \Div0|auto_generated|divider|divider|op_7~18 ;
wire \Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[129]~0_combout ;
wire \Div2|auto_generated|divider|divider|op_5~9_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[129]~4_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[128]~20_combout ;
wire \Div2|auto_generated|divider|divider|op_5~17_sumout ;
wire \Div2|auto_generated|divider|divider|op_5~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[127]~9_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[127]~13_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[126]~27_combout ;
wire \Div2|auto_generated|divider|divider|op_5~21_sumout ;
wire \Div2|auto_generated|divider|divider|op_5~25_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[125]~33_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[125]~37_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[124]~61_combout ;
wire \Div2|auto_generated|divider|divider|op_5~33_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[123]~45_combout ;
wire \Div2|auto_generated|divider|divider|op_5~29_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[123]~48_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[122]~77_combout ;
wire \Div2|auto_generated|divider|divider|op_5~37_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[121]~93_combout ;
wire \Div2|auto_generated|divider|divider|op_5~41_sumout ;
wire \Div2|auto_generated|divider|divider|op_5~45_sumout ;
wire \Mult13~326 ;
wire \Div2|auto_generated|divider|divider|op_6~50_cout ;
wire \Div2|auto_generated|divider|divider|op_6~46 ;
wire \Div2|auto_generated|divider|divider|op_6~42 ;
wire \Div2|auto_generated|divider|divider|op_6~38 ;
wire \Div2|auto_generated|divider|divider|op_6~34 ;
wire \Div2|auto_generated|divider|divider|op_6~26 ;
wire \Div2|auto_generated|divider|divider|op_6~30 ;
wire \Div2|auto_generated|divider|divider|op_6~22 ;
wire \Div2|auto_generated|divider|divider|op_6~18 ;
wire \Div2|auto_generated|divider|divider|op_6~14 ;
wire \Div2|auto_generated|divider|divider|op_6~10 ;
wire \Div2|auto_generated|divider|divider|op_6~6_cout ;
wire \Div2|auto_generated|divider|divider|op_6~1_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[129]~0_combout ;
wire \Div3|auto_generated|divider|divider|op_5~9_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[129]~4_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[128]~20_combout ;
wire \Div3|auto_generated|divider|divider|op_5~17_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[127]~9_combout ;
wire \Div3|auto_generated|divider|divider|op_5~13_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[127]~13_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[126]~27_combout ;
wire \Div3|auto_generated|divider|divider|op_5~21_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[125]~33_combout ;
wire \Div3|auto_generated|divider|divider|op_5~25_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[125]~37_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[124]~61_combout ;
wire \Div3|auto_generated|divider|divider|op_5~33_sumout ;
wire \Div3|auto_generated|divider|divider|op_5~29_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[123]~45_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[123]~48_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[122]~77_combout ;
wire \Div3|auto_generated|divider|divider|op_5~37_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[121]~93_combout ;
wire \Div3|auto_generated|divider|divider|op_5~41_sumout ;
wire \Div3|auto_generated|divider|divider|op_5~45_sumout ;
wire \Mult16~326 ;
wire \Div3|auto_generated|divider|divider|op_6~50_cout ;
wire \Div3|auto_generated|divider|divider|op_6~46 ;
wire \Div3|auto_generated|divider|divider|op_6~42 ;
wire \Div3|auto_generated|divider|divider|op_6~38 ;
wire \Div3|auto_generated|divider|divider|op_6~34 ;
wire \Div3|auto_generated|divider|divider|op_6~26 ;
wire \Div3|auto_generated|divider|divider|op_6~30 ;
wire \Div3|auto_generated|divider|divider|op_6~22 ;
wire \Div3|auto_generated|divider|divider|op_6~18 ;
wire \Div3|auto_generated|divider|divider|op_6~14 ;
wire \Div3|auto_generated|divider|divider|op_6~10 ;
wire \Div3|auto_generated|divider|divider|op_6~6_cout ;
wire \Div3|auto_generated|divider|divider|op_6~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[140]~16_combout ;
wire \Div2|auto_generated|divider|divider|op_6~9_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[140]~21_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[139]~14_combout ;
wire \Div2|auto_generated|divider|divider|op_6~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[138]~23_combout ;
wire \Div2|auto_generated|divider|divider|op_6~17_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[138]~28_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[137]~38_combout ;
wire \Div2|auto_generated|divider|divider|op_6~21_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[136]~57_combout ;
wire \Div2|auto_generated|divider|divider|op_6~29_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[136]~62_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[135]~49_combout ;
wire \Div2|auto_generated|divider|divider|op_6~25_sumout ;
wire \Div2|auto_generated|divider|divider|op_6~33_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[134]~75_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[134]~78_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[133]~94_combout ;
wire \Div2|auto_generated|divider|divider|op_6~37_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[132]~102_combout ;
wire \Div2|auto_generated|divider|divider|op_6~41_sumout ;
wire \Div2|auto_generated|divider|divider|op_6~45_sumout ;
wire \Mult13~325 ;
wire \Div2|auto_generated|divider|divider|op_7~50_cout ;
wire \Div2|auto_generated|divider|divider|op_7~46 ;
wire \Div2|auto_generated|divider|divider|op_7~42 ;
wire \Div2|auto_generated|divider|divider|op_7~38 ;
wire \Div2|auto_generated|divider|divider|op_7~34 ;
wire \Div2|auto_generated|divider|divider|op_7~30 ;
wire \Div2|auto_generated|divider|divider|op_7~22 ;
wire \Div2|auto_generated|divider|divider|op_7~26 ;
wire \Div2|auto_generated|divider|divider|op_7~18 ;
wire \Div2|auto_generated|divider|divider|op_7~14 ;
wire \Div2|auto_generated|divider|divider|op_7~10 ;
wire \Div2|auto_generated|divider|divider|op_7~6_cout ;
wire \Div2|auto_generated|divider|divider|op_7~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[151]~39_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[151]~46_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[150]~54_combout ;
wire \Div0|auto_generated|divider|divider|op_7~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[149]~57_combout ;
wire \Div0|auto_generated|divider|divider|op_7~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[149]~64_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[148]~11_combout ;
wire \Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[147]~17_combout ;
wire \Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[147]~23_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[146]~77_combout ;
wire \Div0|auto_generated|divider|divider|op_7~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[145]~92_combout ;
wire \Div0|auto_generated|divider|divider|op_7~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[145]~95_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[144]~103_combout ;
wire \Div0|auto_generated|divider|divider|op_7~37_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[143]~110_combout ;
wire \Div0|auto_generated|divider|divider|op_7~41_sumout ;
wire \Div0|auto_generated|divider|divider|op_7~45_sumout ;
wire \Mult7~324 ;
wire \Div0|auto_generated|divider|divider|op_8~50_cout ;
wire \Div0|auto_generated|divider|divider|op_8~46 ;
wire \Div0|auto_generated|divider|divider|op_8~42 ;
wire \Div0|auto_generated|divider|divider|op_8~38 ;
wire \Div0|auto_generated|divider|divider|op_8~34 ;
wire \Div0|auto_generated|divider|divider|op_8~30 ;
wire \Div0|auto_generated|divider|divider|op_8~26 ;
wire \Div0|auto_generated|divider|divider|op_8~14 ;
wire \Div0|auto_generated|divider|divider|op_8~10 ;
wire \Div0|auto_generated|divider|divider|op_8~22 ;
wire \Div0|auto_generated|divider|divider|op_8~18 ;
wire \Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[140]~16_combout ;
wire \Div3|auto_generated|divider|divider|op_6~9_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[140]~21_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[139]~14_combout ;
wire \Div3|auto_generated|divider|divider|op_6~13_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[138]~23_combout ;
wire \Div3|auto_generated|divider|divider|op_6~17_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[138]~28_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[137]~38_combout ;
wire \Div3|auto_generated|divider|divider|op_6~21_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[136]~57_combout ;
wire \Div3|auto_generated|divider|divider|op_6~29_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[136]~62_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[135]~49_combout ;
wire \Div3|auto_generated|divider|divider|op_6~25_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[134]~75_combout ;
wire \Div3|auto_generated|divider|divider|op_6~33_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[134]~78_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[133]~94_combout ;
wire \Div3|auto_generated|divider|divider|op_6~37_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[132]~102_combout ;
wire \Div3|auto_generated|divider|divider|op_6~41_sumout ;
wire \Div3|auto_generated|divider|divider|op_6~45_sumout ;
wire \Mult16~325 ;
wire \Div3|auto_generated|divider|divider|op_7~50_cout ;
wire \Div3|auto_generated|divider|divider|op_7~46 ;
wire \Div3|auto_generated|divider|divider|op_7~42 ;
wire \Div3|auto_generated|divider|divider|op_7~38 ;
wire \Div3|auto_generated|divider|divider|op_7~34 ;
wire \Div3|auto_generated|divider|divider|op_7~30 ;
wire \Div3|auto_generated|divider|divider|op_7~22 ;
wire \Div3|auto_generated|divider|divider|op_7~26 ;
wire \Div3|auto_generated|divider|divider|op_7~18 ;
wire \Div3|auto_generated|divider|divider|op_7~14 ;
wire \Div3|auto_generated|divider|divider|op_7~10 ;
wire \Div3|auto_generated|divider|divider|op_7~6_cout ;
wire \Div3|auto_generated|divider|divider|op_7~1_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[151]~8_combout ;
wire \Div3|auto_generated|divider|divider|op_7~9_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[151]~15_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[150]~29_combout ;
wire \Div3|auto_generated|divider|divider|op_7~13_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[149]~32_combout ;
wire \Div3|auto_generated|divider|divider|op_7~17_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[149]~39_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[148]~63_combout ;
wire \Div3|auto_generated|divider|divider|op_7~25_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[147]~44_combout ;
wire \Div3|auto_generated|divider|divider|op_7~21_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[147]~50_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[146]~79_combout ;
wire \Div3|auto_generated|divider|divider|op_7~29_sumout ;
wire \Div3|auto_generated|divider|divider|op_7~33_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[145]~92_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[145]~95_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[144]~103_combout ;
wire \Div3|auto_generated|divider|divider|op_7~37_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[143]~110_combout ;
wire \Div3|auto_generated|divider|divider|op_7~41_sumout ;
wire \Div3|auto_generated|divider|divider|op_7~45_sumout ;
wire \Mult16~324 ;
wire \Div3|auto_generated|divider|divider|op_8~50_cout ;
wire \Div3|auto_generated|divider|divider|op_8~46 ;
wire \Div3|auto_generated|divider|divider|op_8~42 ;
wire \Div3|auto_generated|divider|divider|op_8~38 ;
wire \Div3|auto_generated|divider|divider|op_8~34 ;
wire \Div3|auto_generated|divider|divider|op_8~30 ;
wire \Div3|auto_generated|divider|divider|op_8~26 ;
wire \Div3|auto_generated|divider|divider|op_8~18 ;
wire \Div3|auto_generated|divider|divider|op_8~22 ;
wire \Div3|auto_generated|divider|divider|op_8~14 ;
wire \Div3|auto_generated|divider|divider|op_8~10 ;
wire \Div3|auto_generated|divider|divider|op_8~6_cout ;
wire \Div3|auto_generated|divider|divider|op_8~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[151]~8_combout ;
wire \Div2|auto_generated|divider|divider|op_7~9_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[151]~15_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[150]~29_combout ;
wire \Div2|auto_generated|divider|divider|op_7~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[149]~32_combout ;
wire \Div2|auto_generated|divider|divider|op_7~17_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[149]~39_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[148]~63_combout ;
wire \Div2|auto_generated|divider|divider|op_7~25_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[147]~44_combout ;
wire \Div2|auto_generated|divider|divider|op_7~21_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[147]~50_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[146]~79_combout ;
wire \Div2|auto_generated|divider|divider|op_7~29_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[145]~92_combout ;
wire \Div2|auto_generated|divider|divider|op_7~33_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[145]~95_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[144]~103_combout ;
wire \Div2|auto_generated|divider|divider|op_7~37_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[143]~110_combout ;
wire \Div2|auto_generated|divider|divider|op_7~41_sumout ;
wire \Div2|auto_generated|divider|divider|op_7~45_sumout ;
wire \Mult13~324 ;
wire \Div2|auto_generated|divider|divider|op_8~50_cout ;
wire \Div2|auto_generated|divider|divider|op_8~46 ;
wire \Div2|auto_generated|divider|divider|op_8~42 ;
wire \Div2|auto_generated|divider|divider|op_8~38 ;
wire \Div2|auto_generated|divider|divider|op_8~34 ;
wire \Div2|auto_generated|divider|divider|op_8~30 ;
wire \Div2|auto_generated|divider|divider|op_8~26 ;
wire \Div2|auto_generated|divider|divider|op_8~18 ;
wire \Div2|auto_generated|divider|divider|op_8~22 ;
wire \Div2|auto_generated|divider|divider|op_8~14 ;
wire \Div2|auto_generated|divider|divider|op_8~10 ;
wire \Div2|auto_generated|divider|divider|op_8~6_cout ;
wire \Div2|auto_generated|divider|divider|op_8~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[162]~47_combout ;
wire \Div0|auto_generated|divider|divider|op_8~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[162]~55_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[161]~65_combout ;
wire \Div0|auto_generated|divider|divider|op_8~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[160]~4_combout ;
wire \Div0|auto_generated|divider|divider|op_8~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[160]~12_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[159]~24_combout ;
wire \Div0|auto_generated|divider|divider|op_8~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[158]~72_combout ;
wire \Div0|auto_generated|divider|divider|op_8~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[158]~78_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[157]~96_combout ;
wire \Div0|auto_generated|divider|divider|op_8~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[156]~101_combout ;
wire \Div0|auto_generated|divider|divider|op_8~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[156]~104_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[155]~111_combout ;
wire \Div0|auto_generated|divider|divider|op_8~37_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[154]~116_combout ;
wire \Div0|auto_generated|divider|divider|op_8~41_sumout ;
wire \Div0|auto_generated|divider|divider|op_8~45_sumout ;
wire \Mult7~323 ;
wire \Div0|auto_generated|divider|divider|op_9~50_cout ;
wire \Div0|auto_generated|divider|divider|op_9~46 ;
wire \Div0|auto_generated|divider|divider|op_9~42 ;
wire \Div0|auto_generated|divider|divider|op_9~38 ;
wire \Div0|auto_generated|divider|divider|op_9~34 ;
wire \Div0|auto_generated|divider|divider|op_9~30 ;
wire \Div0|auto_generated|divider|divider|op_9~26 ;
wire \Div0|auto_generated|divider|divider|op_9~22 ;
wire \Div0|auto_generated|divider|divider|op_9~14 ;
wire \Div0|auto_generated|divider|divider|op_9~10 ;
wire \Div0|auto_generated|divider|divider|op_9~18 ;
wire \Div0|auto_generated|divider|divider|op_9~6_cout ;
wire \Div0|auto_generated|divider|divider|op_9~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[162]~22_combout ;
wire \Div2|auto_generated|divider|divider|op_8~9_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[162]~30_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[161]~40_combout ;
wire \Div2|auto_generated|divider|divider|op_8~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[160]~56_combout ;
wire \Div2|auto_generated|divider|divider|op_8~21_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[160]~64_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[159]~51_combout ;
wire \Div2|auto_generated|divider|divider|op_8~17_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[158]~74_combout ;
wire \Div2|auto_generated|divider|divider|op_8~25_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[158]~80_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[157]~96_combout ;
wire \Div2|auto_generated|divider|divider|op_8~29_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[156]~101_combout ;
wire \Div2|auto_generated|divider|divider|op_8~33_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[156]~104_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[155]~111_combout ;
wire \Div2|auto_generated|divider|divider|op_8~37_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[154]~116_combout ;
wire \Div2|auto_generated|divider|divider|op_8~41_sumout ;
wire \Div2|auto_generated|divider|divider|op_8~45_sumout ;
wire \Mult13~323 ;
wire \Div2|auto_generated|divider|divider|op_9~50_cout ;
wire \Div2|auto_generated|divider|divider|op_9~46 ;
wire \Div2|auto_generated|divider|divider|op_9~42 ;
wire \Div2|auto_generated|divider|divider|op_9~38 ;
wire \Div2|auto_generated|divider|divider|op_9~34 ;
wire \Div2|auto_generated|divider|divider|op_9~30 ;
wire \Div2|auto_generated|divider|divider|op_9~26 ;
wire \Div2|auto_generated|divider|divider|op_9~22 ;
wire \Div2|auto_generated|divider|divider|op_9~14 ;
wire \Div2|auto_generated|divider|divider|op_9~18 ;
wire \Div2|auto_generated|divider|divider|op_9~10 ;
wire \Div2|auto_generated|divider|divider|op_9~6_cout ;
wire \Div2|auto_generated|divider|divider|op_9~1_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[162]~22_combout ;
wire \Div3|auto_generated|divider|divider|op_8~9_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[162]~30_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[161]~40_combout ;
wire \Div3|auto_generated|divider|divider|op_8~13_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[160]~56_combout ;
wire \Div3|auto_generated|divider|divider|op_8~21_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[160]~64_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[159]~51_combout ;
wire \Div3|auto_generated|divider|divider|op_8~17_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[158]~74_combout ;
wire \Div3|auto_generated|divider|divider|op_8~25_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[158]~80_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[157]~96_combout ;
wire \Div3|auto_generated|divider|divider|op_8~29_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[156]~101_combout ;
wire \Div3|auto_generated|divider|divider|op_8~33_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[156]~104_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[155]~111_combout ;
wire \Div3|auto_generated|divider|divider|op_8~37_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[154]~116_combout ;
wire \Div3|auto_generated|divider|divider|op_8~41_sumout ;
wire \Div3|auto_generated|divider|divider|op_8~45_sumout ;
wire \Mult16~323 ;
wire \Div3|auto_generated|divider|divider|op_9~50_cout ;
wire \Div3|auto_generated|divider|divider|op_9~46 ;
wire \Div3|auto_generated|divider|divider|op_9~42 ;
wire \Div3|auto_generated|divider|divider|op_9~38 ;
wire \Div3|auto_generated|divider|divider|op_9~34 ;
wire \Div3|auto_generated|divider|divider|op_9~30 ;
wire \Div3|auto_generated|divider|divider|op_9~26 ;
wire \Div3|auto_generated|divider|divider|op_9~22 ;
wire \Div3|auto_generated|divider|divider|op_9~14 ;
wire \Div3|auto_generated|divider|divider|op_9~18 ;
wire \Div3|auto_generated|divider|divider|op_9~10 ;
wire \Div3|auto_generated|divider|divider|op_9~6_cout ;
wire \Div3|auto_generated|divider|divider|op_9~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[173]~56_combout ;
wire \Div0|auto_generated|divider|divider|op_9~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[173]~66_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[172]~13_combout ;
wire \Div0|auto_generated|divider|divider|op_9~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[171]~16_combout ;
wire \Div0|auto_generated|divider|divider|op_9~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[171]~25_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[170]~79_combout ;
wire \Div0|auto_generated|divider|divider|op_9~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[169]~91_combout ;
wire \Div0|auto_generated|divider|divider|op_9~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[169]~97_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[168]~105_combout ;
wire \Div0|auto_generated|divider|divider|op_9~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[167]~109_combout ;
wire \Div0|auto_generated|divider|divider|op_9~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[167]~112_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[166]~117_combout ;
wire \Div0|auto_generated|divider|divider|op_9~37_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[165]~121_combout ;
wire \Div0|auto_generated|divider|divider|op_9~41_sumout ;
wire \Div0|auto_generated|divider|divider|op_9~45_sumout ;
wire \Mult7~322 ;
wire \Div0|auto_generated|divider|divider|op_10~50_cout ;
wire \Div0|auto_generated|divider|divider|op_10~46 ;
wire \Div0|auto_generated|divider|divider|op_10~42 ;
wire \Div0|auto_generated|divider|divider|op_10~38 ;
wire \Div0|auto_generated|divider|divider|op_10~34 ;
wire \Div0|auto_generated|divider|divider|op_10~30 ;
wire \Div0|auto_generated|divider|divider|op_10~26 ;
wire \Div0|auto_generated|divider|divider|op_10~22 ;
wire \Div0|auto_generated|divider|divider|op_10~18 ;
wire \Div0|auto_generated|divider|divider|op_10~14 ;
wire \Div0|auto_generated|divider|divider|op_10~10 ;
wire \Div0|auto_generated|divider|divider|op_10~6_cout ;
wire \Div0|auto_generated|divider|divider|op_10~1_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[173]~31_combout ;
wire \Div3|auto_generated|divider|divider|op_9~9_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[173]~41_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[172]~65_combout ;
wire \Div3|auto_generated|divider|divider|op_9~17_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[171]~43_combout ;
wire \Div3|auto_generated|divider|divider|op_9~13_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[171]~52_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[170]~81_combout ;
wire \Div3|auto_generated|divider|divider|op_9~21_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[169]~91_combout ;
wire \Div3|auto_generated|divider|divider|op_9~25_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[169]~97_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[168]~105_combout ;
wire \Div3|auto_generated|divider|divider|op_9~29_sumout ;
wire \Div3|auto_generated|divider|divider|op_9~33_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[167]~109_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[167]~112_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[166]~117_combout ;
wire \Div3|auto_generated|divider|divider|op_9~37_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[165]~121_combout ;
wire \Div3|auto_generated|divider|divider|op_9~41_sumout ;
wire \Div3|auto_generated|divider|divider|op_9~45_sumout ;
wire \Mult16~322 ;
wire \Div3|auto_generated|divider|divider|op_10~50_cout ;
wire \Div3|auto_generated|divider|divider|op_10~46 ;
wire \Div3|auto_generated|divider|divider|op_10~42 ;
wire \Div3|auto_generated|divider|divider|op_10~38 ;
wire \Div3|auto_generated|divider|divider|op_10~34 ;
wire \Div3|auto_generated|divider|divider|op_10~30 ;
wire \Div3|auto_generated|divider|divider|op_10~26 ;
wire \Div3|auto_generated|divider|divider|op_10~22 ;
wire \Div3|auto_generated|divider|divider|op_10~18 ;
wire \Div3|auto_generated|divider|divider|op_10~14 ;
wire \Div3|auto_generated|divider|divider|op_10~10 ;
wire \Div3|auto_generated|divider|divider|op_10~6_cout ;
wire \Div3|auto_generated|divider|divider|op_10~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[173]~31_combout ;
wire \Div2|auto_generated|divider|divider|op_9~9_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[173]~41_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[172]~65_combout ;
wire \Div2|auto_generated|divider|divider|op_9~17_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[171]~43_combout ;
wire \Div2|auto_generated|divider|divider|op_9~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[171]~52_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[170]~81_combout ;
wire \Div2|auto_generated|divider|divider|op_9~21_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[169]~91_combout ;
wire \Div2|auto_generated|divider|divider|op_9~25_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[169]~97_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[168]~105_combout ;
wire \Div2|auto_generated|divider|divider|op_9~29_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[167]~109_combout ;
wire \Div2|auto_generated|divider|divider|op_9~33_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[167]~112_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[166]~117_combout ;
wire \Div2|auto_generated|divider|divider|op_9~37_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[165]~121_combout ;
wire \Div2|auto_generated|divider|divider|op_9~41_sumout ;
wire \Div2|auto_generated|divider|divider|op_9~45_sumout ;
wire \Mult13~322 ;
wire \Div2|auto_generated|divider|divider|op_10~50_cout ;
wire \Div2|auto_generated|divider|divider|op_10~46 ;
wire \Div2|auto_generated|divider|divider|op_10~42 ;
wire \Div2|auto_generated|divider|divider|op_10~38 ;
wire \Div2|auto_generated|divider|divider|op_10~34 ;
wire \Div2|auto_generated|divider|divider|op_10~30 ;
wire \Div2|auto_generated|divider|divider|op_10~26 ;
wire \Div2|auto_generated|divider|divider|op_10~22 ;
wire \Div2|auto_generated|divider|divider|op_10~18 ;
wire \Div2|auto_generated|divider|divider|op_10~14 ;
wire \Div2|auto_generated|divider|divider|op_10~10 ;
wire \Div2|auto_generated|divider|divider|op_10~6_cout ;
wire \Div2|auto_generated|divider|divider|op_10~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[184]~3_combout ;
wire \Div0|auto_generated|divider|divider|op_10~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[184]~14_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[183]~26_combout ;
wire \Div0|auto_generated|divider|divider|op_10~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[182]~71_combout ;
wire \Div0|auto_generated|divider|divider|op_10~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[182]~80_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[181]~98_combout ;
wire \Div0|auto_generated|divider|divider|op_10~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[180]~100_combout ;
wire \Div0|auto_generated|divider|divider|op_10~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[180]~106_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[179]~113_combout ;
wire \Div0|auto_generated|divider|divider|op_10~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[178]~115_combout ;
wire \Div0|auto_generated|divider|divider|op_10~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[178]~118_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[177]~122_combout ;
wire \Div0|auto_generated|divider|divider|op_10~37_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[176]~124_combout ;
wire \Div0|auto_generated|divider|divider|op_10~41_sumout ;
wire \Div0|auto_generated|divider|divider|op_10~45_sumout ;
wire \Mult7~321 ;
wire \Div0|auto_generated|divider|divider|op_11~50_cout ;
wire \Div0|auto_generated|divider|divider|op_11~46 ;
wire \Div0|auto_generated|divider|divider|op_11~42 ;
wire \Div0|auto_generated|divider|divider|op_11~38 ;
wire \Div0|auto_generated|divider|divider|op_11~34 ;
wire \Div0|auto_generated|divider|divider|op_11~30 ;
wire \Div0|auto_generated|divider|divider|op_11~26 ;
wire \Div0|auto_generated|divider|divider|op_11~22 ;
wire \Div0|auto_generated|divider|divider|op_11~18 ;
wire \Div0|auto_generated|divider|divider|op_11~14 ;
wire \Div0|auto_generated|divider|divider|op_11~10 ;
wire \Div0|auto_generated|divider|divider|op_11~6_cout ;
wire \Div0|auto_generated|divider|divider|op_11~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[184]~55_combout ;
wire \Div2|auto_generated|divider|divider|op_10~9_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[184]~66_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[183]~53_combout ;
wire \Div2|auto_generated|divider|divider|op_10~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[182]~73_combout ;
wire \Div2|auto_generated|divider|divider|op_10~17_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[182]~82_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[181]~98_combout ;
wire \Div2|auto_generated|divider|divider|op_10~21_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[180]~100_combout ;
wire \Div2|auto_generated|divider|divider|op_10~25_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[180]~106_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[179]~113_combout ;
wire \Div2|auto_generated|divider|divider|op_10~29_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[178]~115_combout ;
wire \Div2|auto_generated|divider|divider|op_10~33_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[178]~118_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[177]~122_combout ;
wire \Div2|auto_generated|divider|divider|op_10~37_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[176]~124_combout ;
wire \Div2|auto_generated|divider|divider|op_10~41_sumout ;
wire \Div2|auto_generated|divider|divider|op_10~45_sumout ;
wire \Mult13~321 ;
wire \Div2|auto_generated|divider|divider|op_11~50_cout ;
wire \Div2|auto_generated|divider|divider|op_11~46 ;
wire \Div2|auto_generated|divider|divider|op_11~42 ;
wire \Div2|auto_generated|divider|divider|op_11~38 ;
wire \Div2|auto_generated|divider|divider|op_11~34 ;
wire \Div2|auto_generated|divider|divider|op_11~30 ;
wire \Div2|auto_generated|divider|divider|op_11~26 ;
wire \Div2|auto_generated|divider|divider|op_11~22 ;
wire \Div2|auto_generated|divider|divider|op_11~18 ;
wire \Div2|auto_generated|divider|divider|op_11~14 ;
wire \Div2|auto_generated|divider|divider|op_11~10 ;
wire \Div2|auto_generated|divider|divider|op_11~6_cout ;
wire \Div2|auto_generated|divider|divider|op_11~1_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[184]~55_combout ;
wire \Div3|auto_generated|divider|divider|op_10~9_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[184]~66_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[183]~53_combout ;
wire \Div3|auto_generated|divider|divider|op_10~13_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[182]~73_combout ;
wire \Div3|auto_generated|divider|divider|op_10~17_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[182]~82_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[181]~98_combout ;
wire \Div3|auto_generated|divider|divider|op_10~21_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[180]~100_combout ;
wire \Div3|auto_generated|divider|divider|op_10~25_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[180]~106_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[179]~113_combout ;
wire \Div3|auto_generated|divider|divider|op_10~29_sumout ;
wire \Div3|auto_generated|divider|divider|op_10~33_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[178]~115_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[178]~118_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[177]~122_combout ;
wire \Div3|auto_generated|divider|divider|op_10~37_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[176]~124_combout ;
wire \Div3|auto_generated|divider|divider|op_10~41_sumout ;
wire \Div3|auto_generated|divider|divider|op_10~45_sumout ;
wire \Mult16~321 ;
wire \Div3|auto_generated|divider|divider|op_11~50_cout ;
wire \Div3|auto_generated|divider|divider|op_11~46 ;
wire \Div3|auto_generated|divider|divider|op_11~42 ;
wire \Div3|auto_generated|divider|divider|op_11~38 ;
wire \Div3|auto_generated|divider|divider|op_11~34 ;
wire \Div3|auto_generated|divider|divider|op_11~30 ;
wire \Div3|auto_generated|divider|divider|op_11~26 ;
wire \Div3|auto_generated|divider|divider|op_11~22 ;
wire \Div3|auto_generated|divider|divider|op_11~18 ;
wire \Div3|auto_generated|divider|divider|op_11~14 ;
wire \Div3|auto_generated|divider|divider|op_11~10 ;
wire \Div3|auto_generated|divider|divider|op_11~6_cout ;
wire \Div3|auto_generated|divider|divider|op_11~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_11~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[195]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[195]~27_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[194]~81_combout ;
wire \Div0|auto_generated|divider|divider|op_11~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[193]~90_combout ;
wire \Div0|auto_generated|divider|divider|op_11~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[193]~99_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[192]~107_combout ;
wire \Div0|auto_generated|divider|divider|op_11~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_11~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[191]~108_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[191]~114_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[190]~119_combout ;
wire \Div0|auto_generated|divider|divider|op_11~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[189]~120_combout ;
wire \Div0|auto_generated|divider|divider|op_11~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[189]~123_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[188]~125_combout ;
wire \Div0|auto_generated|divider|divider|op_11~37_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[187]~126_combout ;
wire \Div0|auto_generated|divider|divider|op_11~41_sumout ;
wire \Div0|auto_generated|divider|divider|op_11~45_sumout ;
wire \Mult7~mac_resulta ;
wire \Div0|auto_generated|divider|divider|op_12~50_cout ;
wire \Div0|auto_generated|divider|divider|op_12~46_cout ;
wire \Div0|auto_generated|divider|divider|op_12~42_cout ;
wire \Div0|auto_generated|divider|divider|op_12~38_cout ;
wire \Div0|auto_generated|divider|divider|op_12~34_cout ;
wire \Div0|auto_generated|divider|divider|op_12~30_cout ;
wire \Div0|auto_generated|divider|divider|op_12~26_cout ;
wire \Div0|auto_generated|divider|divider|op_12~22_cout ;
wire \Div0|auto_generated|divider|divider|op_12~18_cout ;
wire \Div0|auto_generated|divider|divider|op_12~14_cout ;
wire \Div0|auto_generated|divider|divider|op_12~10_cout ;
wire \Div0|auto_generated|divider|divider|op_12~6_cout ;
wire \Div0|auto_generated|divider|divider|op_12~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[195]~42_combout ;
wire \Div2|auto_generated|divider|divider|op_11~9_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[195]~54_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[194]~83_combout ;
wire \Div2|auto_generated|divider|divider|op_11~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[193]~90_combout ;
wire \Div2|auto_generated|divider|divider|op_11~17_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[193]~99_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[192]~107_combout ;
wire \Div2|auto_generated|divider|divider|op_11~21_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[191]~108_combout ;
wire \Div2|auto_generated|divider|divider|op_11~25_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[191]~114_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[190]~119_combout ;
wire \Div2|auto_generated|divider|divider|op_11~29_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[189]~120_combout ;
wire \Div2|auto_generated|divider|divider|op_11~33_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[189]~123_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[188]~125_combout ;
wire \Div2|auto_generated|divider|divider|op_11~37_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[187]~126_combout ;
wire \Div2|auto_generated|divider|divider|op_11~41_sumout ;
wire \Div2|auto_generated|divider|divider|op_11~45_sumout ;
wire \Mult13~mac_resulta ;
wire \Div2|auto_generated|divider|divider|op_12~50_cout ;
wire \Div2|auto_generated|divider|divider|op_12~46_cout ;
wire \Div2|auto_generated|divider|divider|op_12~42_cout ;
wire \Div2|auto_generated|divider|divider|op_12~38_cout ;
wire \Div2|auto_generated|divider|divider|op_12~34_cout ;
wire \Div2|auto_generated|divider|divider|op_12~30_cout ;
wire \Div2|auto_generated|divider|divider|op_12~26_cout ;
wire \Div2|auto_generated|divider|divider|op_12~22_cout ;
wire \Div2|auto_generated|divider|divider|op_12~18_cout ;
wire \Div2|auto_generated|divider|divider|op_12~14_cout ;
wire \Div2|auto_generated|divider|divider|op_12~10_cout ;
wire \Div2|auto_generated|divider|divider|op_12~6_cout ;
wire \Div2|auto_generated|divider|divider|op_12~1_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[195]~42_combout ;
wire \Div3|auto_generated|divider|divider|op_11~9_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[195]~54_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[194]~83_combout ;
wire \Div3|auto_generated|divider|divider|op_11~13_sumout ;
wire \Div3|auto_generated|divider|divider|op_11~17_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[193]~90_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[193]~99_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[192]~107_combout ;
wire \Div3|auto_generated|divider|divider|op_11~21_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[191]~108_combout ;
wire \Div3|auto_generated|divider|divider|op_11~25_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[191]~114_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[190]~119_combout ;
wire \Div3|auto_generated|divider|divider|op_11~29_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[189]~120_combout ;
wire \Div3|auto_generated|divider|divider|op_11~33_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[189]~123_combout ;
wire \Div3|auto_generated|divider|divider|StageOut[188]~125_combout ;
wire \Div3|auto_generated|divider|divider|op_11~37_sumout ;
wire \Div3|auto_generated|divider|divider|StageOut[187]~126_combout ;
wire \Div3|auto_generated|divider|divider|op_11~41_sumout ;
wire \Div3|auto_generated|divider|divider|op_11~45_sumout ;
wire \Mult16~mac_resulta ;
wire \Div3|auto_generated|divider|divider|op_12~50_cout ;
wire \Div3|auto_generated|divider|divider|op_12~46_cout ;
wire \Div3|auto_generated|divider|divider|op_12~42_cout ;
wire \Div3|auto_generated|divider|divider|op_12~38_cout ;
wire \Div3|auto_generated|divider|divider|op_12~34_cout ;
wire \Div3|auto_generated|divider|divider|op_12~30_cout ;
wire \Div3|auto_generated|divider|divider|op_12~26_cout ;
wire \Div3|auto_generated|divider|divider|op_12~22_cout ;
wire \Div3|auto_generated|divider|divider|op_12~18_cout ;
wire \Div3|auto_generated|divider|divider|op_12~14_cout ;
wire \Div3|auto_generated|divider|divider|op_12~10_cout ;
wire \Div3|auto_generated|divider|divider|op_12~6_cout ;
wire \Div3|auto_generated|divider|divider|op_12~1_sumout ;
wire \Add37~34_cout ;
wire \Add37~35 ;
wire \Add37~26 ;
wire \Add37~27 ;
wire \Add37~30 ;
wire \Add37~31 ;
wire \Add37~22 ;
wire \Add37~23 ;
wire \Add37~18 ;
wire \Add37~19 ;
wire \Add37~10 ;
wire \Add37~11 ;
wire \Add37~14 ;
wire \Add37~15 ;
wire \Add37~2 ;
wire \Add37~3 ;
wire \Add37~5_sumout ;
wire \Add37~9_sumout ;
wire \Add37~13_sumout ;
wire \Add37~17_sumout ;
wire \Add37~25_sumout ;
wire \Add37~29_sumout ;
wire \Add37~21_sumout ;
wire \LessThan7~0_combout ;
wire \Add37~1_sumout ;
wire \LessThan7~1_combout ;
wire \Add19~25_sumout ;
wire \Add19~26 ;
wire \Add19~29_sumout ;
wire \Add19~30 ;
wire \Add19~33_sumout ;
wire \Add19~34 ;
wire \Add19~37_sumout ;
wire \Add19~38 ;
wire \Add19~41_sumout ;
wire \Add19~42 ;
wire \Add19~5_sumout ;
wire \Add19~6 ;
wire \Add19~45_sumout ;
wire \Add19~46 ;
wire \Add19~50 ;
wire \Add19~53_sumout ;
wire \Add19~54 ;
wire \Add19~57_sumout ;
wire \Add19~58 ;
wire \Add19~61_sumout ;
wire \Add19~62 ;
wire \Add19~9_sumout ;
wire \Add19~10 ;
wire \Add19~13_sumout ;
wire \Add19~14 ;
wire \Add19~17_sumout ;
wire \Add19~18 ;
wire \Add19~21_sumout ;
wire \Add19~22 ;
wire \Add19~1_sumout ;
wire \reverse_key~input_o ;
wire \Equal0~3_combout ;
wire \Equal0~4_combout ;
wire \status~0_combout ;
wire \status~q ;
wire \key_count[8]~0_combout ;
wire \Add19~49_sumout ;
wire \Equal0~2_combout ;
wire \view_state~q ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \view_state~0_combout ;
wire \always0~3_combout ;
wire \always0~2_combout ;
wire \VGA_B~16_combout ;
wire \sw3~input_o ;
wire \sw2~input_o ;
wire \VGA_R[0]~2_combout ;
wire \sw1~input_o ;
wire \sw0~input_o ;
wire \VGA_R[0]~1_combout ;
wire \Mult1~21 ;
wire \Mult1~20 ;
wire \Mult1~19 ;
wire \Mult1~18 ;
wire \Mult1~17 ;
wire \Mult1~16 ;
wire \Mult1~15 ;
wire \Mult1~14 ;
wire \Mult1~13 ;
wire \Mult1~12 ;
wire \Mult1~11 ;
wire \Mult1~10 ;
wire \Mult1~9 ;
wire \Mult1~8_resulta ;
wire \Add4~6 ;
wire \Add4~7 ;
wire \Add4~10 ;
wire \Add4~11 ;
wire \Add4~14 ;
wire \Add4~15 ;
wire \Add4~18 ;
wire \Add4~19 ;
wire \Add4~22 ;
wire \Add4~23 ;
wire \Add4~26 ;
wire \Add4~27 ;
wire \Add4~30 ;
wire \Add4~31 ;
wire \Add4~34 ;
wire \Add4~35 ;
wire \Add4~38 ;
wire \Add4~39 ;
wire \Add4~42 ;
wire \Add4~43 ;
wire \Add4~46 ;
wire \Add4~47 ;
wire \Add4~50 ;
wire \Add4~51 ;
wire \Add4~54 ;
wire \Add4~55 ;
wire \Add4~1_sumout ;
wire \Add4~5_sumout ;
wire \Add4~9_sumout ;
wire \Add4~13_sumout ;
wire \Add4~17_sumout ;
wire \Add4~21_sumout ;
wire \Add4~25_sumout ;
wire \Add4~29_sumout ;
wire \Add4~33_sumout ;
wire \Add4~37_sumout ;
wire \Add4~41_sumout ;
wire \Add4~45_sumout ;
wire \Add4~49_sumout ;
wire \Add4~53_sumout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ;
wire \Add22~8_resulta ;
wire \Add22~9 ;
wire \Add22~10 ;
wire \Add22~11 ;
wire \Add22~12 ;
wire \Add22~13 ;
wire \Add22~14 ;
wire \Add22~15 ;
wire \Add22~16 ;
wire \Add22~17 ;
wire \Add22~18 ;
wire \Add22~19 ;
wire \Add22~20 ;
wire \Add22~21 ;
wire \Add22~22 ;
wire \Add22~23 ;
wire \Add22~24 ;
wire \Add22~25 ;
wire \Add22~26 ;
wire \Mult10~338 ;
wire \Mult10~337 ;
wire \Mult10~336 ;
wire \Mult10~335 ;
wire \Mult10~334 ;
wire \Mult10~333 ;
wire \Mult10~332 ;
wire \Mult10~331 ;
wire \Mult10~330 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~30 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~31 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~34 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~35 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~26 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~27 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~22 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~23 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~14 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~15 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~18 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~19 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~6 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~7 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~10 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ;
wire \Mult10~339 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~42 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~43 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~38 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~39 ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[106]~67_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[106]~68_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[104]~69_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[104]~70_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[102]~71_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[102]~72_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[100]~84_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[100]~85_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ;
wire \Mult10~329 ;
wire \Div1|auto_generated|divider|divider|op_3~50_cout ;
wire \Div1|auto_generated|divider|divider|op_3~42 ;
wire \Div1|auto_generated|divider|divider|op_3~30 ;
wire \Div1|auto_generated|divider|divider|op_3~34 ;
wire \Div1|auto_generated|divider|divider|op_3~26 ;
wire \Div1|auto_generated|divider|divider|op_3~22 ;
wire \Div1|auto_generated|divider|divider|op_3~14 ;
wire \Div1|auto_generated|divider|divider|op_3~18 ;
wire \Div1|auto_generated|divider|divider|op_3~6 ;
wire \Div1|auto_generated|divider|divider|op_3~10 ;
wire \Div1|auto_generated|divider|divider|op_3~45_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[108]~88_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[108]~89_combout ;
wire \Div1|auto_generated|divider|divider|op_3~46 ;
wire \Div1|auto_generated|divider|divider|op_3~38_cout ;
wire \Div1|auto_generated|divider|divider|op_3~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[107]~86_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[107]~87_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[106]~6_combout ;
wire \Div1|auto_generated|divider|divider|op_3~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[105]~1_combout ;
wire \Div1|auto_generated|divider|divider|op_3~5_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[105]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[104]~18_combout ;
wire \Div1|auto_generated|divider|divider|op_3~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[103]~10_combout ;
wire \Div1|auto_generated|divider|divider|op_3~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[103]~11_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[102]~25_combout ;
wire \Div1|auto_generated|divider|divider|op_3~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[101]~34_combout ;
wire \Div1|auto_generated|divider|divider|op_3~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[101]~35_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[100]~59_combout ;
wire \Div1|auto_generated|divider|divider|op_3~33_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[99]~46_combout ;
wire \Div1|auto_generated|divider|divider|op_3~29_sumout ;
wire \Div1|auto_generated|divider|divider|op_3~41_sumout ;
wire \Mult10~328 ;
wire \Div1|auto_generated|divider|divider|op_4~50_cout ;
wire \Div1|auto_generated|divider|divider|op_4~46 ;
wire \Div1|auto_generated|divider|divider|op_4~42 ;
wire \Div1|auto_generated|divider|divider|op_4~30 ;
wire \Div1|auto_generated|divider|divider|op_4~34 ;
wire \Div1|auto_generated|divider|divider|op_4~26 ;
wire \Div1|auto_generated|divider|divider|op_4~22 ;
wire \Div1|auto_generated|divider|divider|op_4~14 ;
wire \Div1|auto_generated|divider|divider|op_4~18 ;
wire \Div1|auto_generated|divider|divider|op_4~6 ;
wire \Div1|auto_generated|divider|divider|op_4~10 ;
wire \Div1|auto_generated|divider|divider|op_4~38_cout ;
wire \Div1|auto_generated|divider|divider|op_4~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[118]~5_combout ;
wire \Div1|auto_generated|divider|divider|op_4~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[118]~7_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[117]~3_combout ;
wire \Div1|auto_generated|divider|divider|op_4~5_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[116]~17_combout ;
wire \Div1|auto_generated|divider|divider|op_4~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[116]~19_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[115]~12_combout ;
wire \Div1|auto_generated|divider|divider|op_4~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[114]~24_combout ;
wire \Div1|auto_generated|divider|divider|op_4~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[114]~26_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[113]~36_combout ;
wire \Div1|auto_generated|divider|divider|op_4~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[112]~58_combout ;
wire \Div1|auto_generated|divider|divider|op_4~33_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[112]~60_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[111]~47_combout ;
wire \Div1|auto_generated|divider|divider|op_4~29_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[110]~76_combout ;
wire \Div1|auto_generated|divider|divider|op_4~41_sumout ;
wire \Div1|auto_generated|divider|divider|op_4~45_sumout ;
wire \Mult10~327 ;
wire \Div1|auto_generated|divider|divider|op_5~50_cout ;
wire \Div1|auto_generated|divider|divider|op_5~46 ;
wire \Div1|auto_generated|divider|divider|op_5~42 ;
wire \Div1|auto_generated|divider|divider|op_5~38 ;
wire \Div1|auto_generated|divider|divider|op_5~30 ;
wire \Div1|auto_generated|divider|divider|op_5~34 ;
wire \Div1|auto_generated|divider|divider|op_5~26 ;
wire \Div1|auto_generated|divider|divider|op_5~22 ;
wire \Div1|auto_generated|divider|divider|op_5~14 ;
wire \Div1|auto_generated|divider|divider|op_5~18 ;
wire \Div1|auto_generated|divider|divider|op_5~10 ;
wire \Div1|auto_generated|divider|divider|op_5~6_cout ;
wire \Div1|auto_generated|divider|divider|op_5~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[140]~16_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[129]~0_combout ;
wire \Div1|auto_generated|divider|divider|op_5~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[129]~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[128]~20_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[127]~9_combout ;
wire \Div1|auto_generated|divider|divider|op_5~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[127]~13_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[126]~27_combout ;
wire \Div1|auto_generated|divider|divider|op_5~21_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[125]~33_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[125]~37_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[124]~61_combout ;
wire \Div1|auto_generated|divider|divider|op_5~33_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[123]~45_combout ;
wire \Div1|auto_generated|divider|divider|op_5~29_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[123]~48_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[122]~77_combout ;
wire \Div1|auto_generated|divider|divider|op_5~37_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[121]~93_combout ;
wire \Div1|auto_generated|divider|divider|op_5~41_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~45_sumout ;
wire \Mult10~326 ;
wire \Div1|auto_generated|divider|divider|op_6~50_cout ;
wire \Div1|auto_generated|divider|divider|op_6~46 ;
wire \Div1|auto_generated|divider|divider|op_6~42 ;
wire \Div1|auto_generated|divider|divider|op_6~38 ;
wire \Div1|auto_generated|divider|divider|op_6~34 ;
wire \Div1|auto_generated|divider|divider|op_6~26 ;
wire \Div1|auto_generated|divider|divider|op_6~30 ;
wire \Div1|auto_generated|divider|divider|op_6~22 ;
wire \Div1|auto_generated|divider|divider|op_6~18 ;
wire \Div1|auto_generated|divider|divider|op_6~14 ;
wire \Div1|auto_generated|divider|divider|op_6~10 ;
wire \Div1|auto_generated|divider|divider|op_6~6_cout ;
wire \Div1|auto_generated|divider|divider|op_6~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_6~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[140]~21_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[139]~14_combout ;
wire \Div1|auto_generated|divider|divider|op_6~13_sumout ;
wire \Div1|auto_generated|divider|divider|op_6~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[138]~23_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[138]~28_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[137]~38_combout ;
wire \Div1|auto_generated|divider|divider|op_6~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[136]~57_combout ;
wire \Div1|auto_generated|divider|divider|op_6~29_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[136]~62_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[135]~49_combout ;
wire \Div1|auto_generated|divider|divider|op_6~25_sumout ;
wire \Div1|auto_generated|divider|divider|op_6~33_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[134]~75_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[134]~78_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[133]~94_combout ;
wire \Div1|auto_generated|divider|divider|op_6~37_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[132]~102_combout ;
wire \Div1|auto_generated|divider|divider|op_6~41_sumout ;
wire \Div1|auto_generated|divider|divider|op_6~45_sumout ;
wire \Mult10~325 ;
wire \Div1|auto_generated|divider|divider|op_7~50_cout ;
wire \Div1|auto_generated|divider|divider|op_7~46 ;
wire \Div1|auto_generated|divider|divider|op_7~42 ;
wire \Div1|auto_generated|divider|divider|op_7~38 ;
wire \Div1|auto_generated|divider|divider|op_7~34 ;
wire \Div1|auto_generated|divider|divider|op_7~30 ;
wire \Div1|auto_generated|divider|divider|op_7~22 ;
wire \Div1|auto_generated|divider|divider|op_7~26 ;
wire \Div1|auto_generated|divider|divider|op_7~18 ;
wire \Div1|auto_generated|divider|divider|op_7~14 ;
wire \Div1|auto_generated|divider|divider|op_7~10 ;
wire \Div1|auto_generated|divider|divider|op_7~6_cout ;
wire \Div1|auto_generated|divider|divider|op_7~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_7~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[162]~22_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[151]~8_combout ;
wire \Div1|auto_generated|divider|divider|op_7~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[151]~15_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[150]~29_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[149]~32_combout ;
wire \Div1|auto_generated|divider|divider|op_7~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[149]~39_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[148]~63_combout ;
wire \Div1|auto_generated|divider|divider|op_7~25_sumout ;
wire \Div1|auto_generated|divider|divider|op_7~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[147]~44_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[147]~50_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[146]~79_combout ;
wire \Div1|auto_generated|divider|divider|op_7~29_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[145]~92_combout ;
wire \Div1|auto_generated|divider|divider|op_7~33_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[145]~95_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[144]~103_combout ;
wire \Div1|auto_generated|divider|divider|op_7~37_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[143]~110_combout ;
wire \Div1|auto_generated|divider|divider|op_7~41_sumout ;
wire \Div1|auto_generated|divider|divider|op_7~45_sumout ;
wire \Mult10~324 ;
wire \Div1|auto_generated|divider|divider|op_8~50_cout ;
wire \Div1|auto_generated|divider|divider|op_8~46 ;
wire \Div1|auto_generated|divider|divider|op_8~42 ;
wire \Div1|auto_generated|divider|divider|op_8~38 ;
wire \Div1|auto_generated|divider|divider|op_8~34 ;
wire \Div1|auto_generated|divider|divider|op_8~30 ;
wire \Div1|auto_generated|divider|divider|op_8~26 ;
wire \Div1|auto_generated|divider|divider|op_8~18 ;
wire \Div1|auto_generated|divider|divider|op_8~22 ;
wire \Div1|auto_generated|divider|divider|op_8~14 ;
wire \Div1|auto_generated|divider|divider|op_8~10 ;
wire \Div1|auto_generated|divider|divider|op_8~6_cout ;
wire \Div1|auto_generated|divider|divider|op_8~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_8~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[162]~30_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[161]~40_combout ;
wire \Div1|auto_generated|divider|divider|op_8~13_sumout ;
wire \Div1|auto_generated|divider|divider|op_8~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[160]~56_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[160]~64_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[159]~51_combout ;
wire \Div1|auto_generated|divider|divider|op_8~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[158]~74_combout ;
wire \Div1|auto_generated|divider|divider|op_8~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[158]~80_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[157]~96_combout ;
wire \Div1|auto_generated|divider|divider|op_8~29_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[156]~101_combout ;
wire \Div1|auto_generated|divider|divider|op_8~33_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[156]~104_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[155]~111_combout ;
wire \Div1|auto_generated|divider|divider|op_8~37_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[154]~116_combout ;
wire \Div1|auto_generated|divider|divider|op_8~41_sumout ;
wire \Div1|auto_generated|divider|divider|op_8~45_sumout ;
wire \Mult10~323 ;
wire \Div1|auto_generated|divider|divider|op_9~50_cout ;
wire \Div1|auto_generated|divider|divider|op_9~46 ;
wire \Div1|auto_generated|divider|divider|op_9~42 ;
wire \Div1|auto_generated|divider|divider|op_9~38 ;
wire \Div1|auto_generated|divider|divider|op_9~34 ;
wire \Div1|auto_generated|divider|divider|op_9~30 ;
wire \Div1|auto_generated|divider|divider|op_9~26 ;
wire \Div1|auto_generated|divider|divider|op_9~22 ;
wire \Div1|auto_generated|divider|divider|op_9~14 ;
wire \Div1|auto_generated|divider|divider|op_9~18 ;
wire \Div1|auto_generated|divider|divider|op_9~10 ;
wire \Div1|auto_generated|divider|divider|op_9~6_cout ;
wire \Div1|auto_generated|divider|divider|op_9~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[173]~31_combout ;
wire \Div1|auto_generated|divider|divider|op_9~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[173]~41_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[172]~65_combout ;
wire \Div1|auto_generated|divider|divider|op_9~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[171]~43_combout ;
wire \Div1|auto_generated|divider|divider|op_9~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[171]~52_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[170]~81_combout ;
wire \Div1|auto_generated|divider|divider|op_9~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[169]~91_combout ;
wire \Div1|auto_generated|divider|divider|op_9~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[169]~97_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[168]~105_combout ;
wire \Div1|auto_generated|divider|divider|op_9~29_sumout ;
wire \Div1|auto_generated|divider|divider|op_9~33_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[167]~109_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[167]~112_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[166]~117_combout ;
wire \Div1|auto_generated|divider|divider|op_9~37_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[165]~121_combout ;
wire \Div1|auto_generated|divider|divider|op_9~41_sumout ;
wire \Div1|auto_generated|divider|divider|op_9~45_sumout ;
wire \Mult10~322 ;
wire \Div1|auto_generated|divider|divider|op_10~50_cout ;
wire \Div1|auto_generated|divider|divider|op_10~46 ;
wire \Div1|auto_generated|divider|divider|op_10~42 ;
wire \Div1|auto_generated|divider|divider|op_10~38 ;
wire \Div1|auto_generated|divider|divider|op_10~34 ;
wire \Div1|auto_generated|divider|divider|op_10~30 ;
wire \Div1|auto_generated|divider|divider|op_10~26 ;
wire \Div1|auto_generated|divider|divider|op_10~22 ;
wire \Div1|auto_generated|divider|divider|op_10~18 ;
wire \Div1|auto_generated|divider|divider|op_10~14 ;
wire \Div1|auto_generated|divider|divider|op_10~10 ;
wire \Div1|auto_generated|divider|divider|op_10~6_cout ;
wire \Div1|auto_generated|divider|divider|op_10~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_10~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[184]~55_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[184]~66_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[183]~53_combout ;
wire \Div1|auto_generated|divider|divider|op_10~13_sumout ;
wire \Div1|auto_generated|divider|divider|op_10~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[182]~73_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[182]~82_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[181]~98_combout ;
wire \Div1|auto_generated|divider|divider|op_10~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[180]~100_combout ;
wire \Div1|auto_generated|divider|divider|op_10~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[180]~106_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[179]~113_combout ;
wire \Div1|auto_generated|divider|divider|op_10~29_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[178]~115_combout ;
wire \Div1|auto_generated|divider|divider|op_10~33_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[178]~118_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[177]~122_combout ;
wire \Div1|auto_generated|divider|divider|op_10~37_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[176]~124_combout ;
wire \Div1|auto_generated|divider|divider|op_10~41_sumout ;
wire \Div1|auto_generated|divider|divider|op_10~45_sumout ;
wire \Mult10~321 ;
wire \Div1|auto_generated|divider|divider|op_11~50_cout ;
wire \Div1|auto_generated|divider|divider|op_11~46 ;
wire \Div1|auto_generated|divider|divider|op_11~42 ;
wire \Div1|auto_generated|divider|divider|op_11~38 ;
wire \Div1|auto_generated|divider|divider|op_11~34 ;
wire \Div1|auto_generated|divider|divider|op_11~30 ;
wire \Div1|auto_generated|divider|divider|op_11~26 ;
wire \Div1|auto_generated|divider|divider|op_11~22 ;
wire \Div1|auto_generated|divider|divider|op_11~18 ;
wire \Div1|auto_generated|divider|divider|op_11~14 ;
wire \Div1|auto_generated|divider|divider|op_11~10 ;
wire \Div1|auto_generated|divider|divider|op_11~6_cout ;
wire \Div1|auto_generated|divider|divider|op_11~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[195]~42_combout ;
wire \Div1|auto_generated|divider|divider|op_11~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[195]~54_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[194]~83_combout ;
wire \Div1|auto_generated|divider|divider|op_11~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[193]~90_combout ;
wire \Div1|auto_generated|divider|divider|op_11~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[193]~99_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[192]~107_combout ;
wire \Div1|auto_generated|divider|divider|op_11~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[191]~108_combout ;
wire \Div1|auto_generated|divider|divider|op_11~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[191]~114_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[190]~119_combout ;
wire \Div1|auto_generated|divider|divider|op_11~29_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[189]~120_combout ;
wire \Div1|auto_generated|divider|divider|op_11~33_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[189]~123_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[188]~125_combout ;
wire \Div1|auto_generated|divider|divider|op_11~37_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[187]~126_combout ;
wire \Div1|auto_generated|divider|divider|op_11~41_sumout ;
wire \Div1|auto_generated|divider|divider|op_11~45_sumout ;
wire \Mult10~mac_resulta ;
wire \Div1|auto_generated|divider|divider|op_12~50_cout ;
wire \Div1|auto_generated|divider|divider|op_12~46_cout ;
wire \Div1|auto_generated|divider|divider|op_12~42_cout ;
wire \Div1|auto_generated|divider|divider|op_12~38_cout ;
wire \Div1|auto_generated|divider|divider|op_12~34_cout ;
wire \Div1|auto_generated|divider|divider|op_12~30_cout ;
wire \Div1|auto_generated|divider|divider|op_12~26_cout ;
wire \Div1|auto_generated|divider|divider|op_12~22_cout ;
wire \Div1|auto_generated|divider|divider|op_12~18_cout ;
wire \Div1|auto_generated|divider|divider|op_12~14_cout ;
wire \Div1|auto_generated|divider|divider|op_12~10_cout ;
wire \Div1|auto_generated|divider|divider|op_12~6_cout ;
wire \Div1|auto_generated|divider|divider|op_12~1_sumout ;
wire \Add30~26 ;
wire \Add30~27 ;
wire \Add30~30 ;
wire \Add30~31 ;
wire \Add30~22 ;
wire \Add30~23 ;
wire \Add30~17_sumout ;
wire \Mult4~21 ;
wire \Mult4~20 ;
wire \Mult4~19 ;
wire \Mult4~18 ;
wire \Mult4~17 ;
wire \Mult4~16 ;
wire \Mult4~15 ;
wire \Mult4~14 ;
wire \Mult4~13 ;
wire \Mult4~12 ;
wire \Mult4~11 ;
wire \Mult4~10 ;
wire \Add16~6 ;
wire \Add16~10 ;
wire \Add16~14 ;
wire \Add16~18 ;
wire \Add16~22 ;
wire \Add16~26 ;
wire \Add16~30 ;
wire \Add16~34 ;
wire \Add16~38 ;
wire \Add16~42 ;
wire \Add16~46 ;
wire \Add16~1_sumout ;
wire \Add16~45_sumout ;
wire \Add16~41_sumout ;
wire \Add16~37_sumout ;
wire \Add16~33_sumout ;
wire \Add16~29_sumout ;
wire \Add16~25_sumout ;
wire \Add16~21_sumout ;
wire \Add16~17_sumout ;
wire \Add16~13_sumout ;
wire \Add16~9_sumout ;
wire \Add16~5_sumout ;
wire \Mult4~9 ;
wire \Mult4~8_resulta ;
wire \Add18~6 ;
wire \Add18~10 ;
wire \Add18~14 ;
wire \Add18~18 ;
wire \Add18~22 ;
wire \Add18~26 ;
wire \Add18~30 ;
wire \Add18~34 ;
wire \Add18~38 ;
wire \Add18~42 ;
wire \Add18~46 ;
wire \Add18~50 ;
wire \Add18~54 ;
wire \Add18~1_sumout ;
wire \img_rom_8|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \Add18~5_sumout ;
wire \Add18~9_sumout ;
wire \Add18~13_sumout ;
wire \Add18~17_sumout ;
wire \Add18~21_sumout ;
wire \Add18~25_sumout ;
wire \Add18~29_sumout ;
wire \Add18~33_sumout ;
wire \Add18~37_sumout ;
wire \Add18~41_sumout ;
wire \Add18~45_sumout ;
wire \Add18~49_sumout ;
wire \Add18~53_sumout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ;
wire \Add28~8_resulta ;
wire \Add28~9 ;
wire \Add28~10 ;
wire \Add28~11 ;
wire \Add28~12 ;
wire \Add28~13 ;
wire \Add28~14 ;
wire \Add28~15 ;
wire \Add28~16 ;
wire \Add28~17 ;
wire \Add28~18 ;
wire \Add28~19 ;
wire \Add28~20 ;
wire \Add28~21 ;
wire \Add28~22 ;
wire \Add28~23 ;
wire \Add28~24 ;
wire \Add28~25 ;
wire \Add28~26 ;
wire \Mult19~339 ;
wire \Mult19~338 ;
wire \Mult19~337 ;
wire \Mult19~336 ;
wire \Mult19~335 ;
wire \Mult19~334 ;
wire \Mult19~333 ;
wire \Mult19~332 ;
wire \Mult19~331 ;
wire \Mult19~330 ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~30 ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~31 ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~34 ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~35 ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~26 ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~27 ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~22 ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~23 ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~14 ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~15 ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~18 ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~19 ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~6 ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~7 ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~10 ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11 ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~42 ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~43 ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[9]~38 ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[9]~39 ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[108]~88_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[108]~89_combout ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[106]~67_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[106]~68_combout ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[104]~69_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[104]~70_combout ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[102]~71_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[102]~72_combout ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[100]~84_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[100]~85_combout ;
wire \Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ;
wire \Mult19~329 ;
wire \Div4|auto_generated|divider|divider|op_3~50_cout ;
wire \Div4|auto_generated|divider|divider|op_3~42 ;
wire \Div4|auto_generated|divider|divider|op_3~30 ;
wire \Div4|auto_generated|divider|divider|op_3~34 ;
wire \Div4|auto_generated|divider|divider|op_3~26 ;
wire \Div4|auto_generated|divider|divider|op_3~22 ;
wire \Div4|auto_generated|divider|divider|op_3~14 ;
wire \Div4|auto_generated|divider|divider|op_3~18 ;
wire \Div4|auto_generated|divider|divider|op_3~6 ;
wire \Div4|auto_generated|divider|divider|op_3~10 ;
wire \Div4|auto_generated|divider|divider|op_3~46 ;
wire \Div4|auto_generated|divider|divider|op_3~38_cout ;
wire \Div4|auto_generated|divider|divider|op_3~1_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[107]~86_combout ;
wire \Div4|auto_generated|divider|divider|op_3~45_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[107]~87_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[106]~6_combout ;
wire \Div4|auto_generated|divider|divider|op_3~9_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[105]~1_combout ;
wire \Div4|auto_generated|divider|divider|op_3~5_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[105]~2_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[104]~18_combout ;
wire \Div4|auto_generated|divider|divider|op_3~17_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[103]~10_combout ;
wire \Div4|auto_generated|divider|divider|op_3~13_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[103]~11_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[102]~25_combout ;
wire \Div4|auto_generated|divider|divider|op_3~21_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[101]~34_combout ;
wire \Div4|auto_generated|divider|divider|op_3~25_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[101]~35_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[100]~59_combout ;
wire \Div4|auto_generated|divider|divider|op_3~33_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[99]~46_combout ;
wire \Div4|auto_generated|divider|divider|op_3~29_sumout ;
wire \Div4|auto_generated|divider|divider|op_3~41_sumout ;
wire \Mult19~328 ;
wire \Div4|auto_generated|divider|divider|op_4~50_cout ;
wire \Div4|auto_generated|divider|divider|op_4~46 ;
wire \Div4|auto_generated|divider|divider|op_4~42 ;
wire \Div4|auto_generated|divider|divider|op_4~30 ;
wire \Div4|auto_generated|divider|divider|op_4~34 ;
wire \Div4|auto_generated|divider|divider|op_4~26 ;
wire \Div4|auto_generated|divider|divider|op_4~22 ;
wire \Div4|auto_generated|divider|divider|op_4~14 ;
wire \Div4|auto_generated|divider|divider|op_4~18 ;
wire \Div4|auto_generated|divider|divider|op_4~6 ;
wire \Div4|auto_generated|divider|divider|op_4~10 ;
wire \Div4|auto_generated|divider|divider|op_4~38_cout ;
wire \Div4|auto_generated|divider|divider|op_4~1_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[118]~5_combout ;
wire \Div4|auto_generated|divider|divider|op_4~9_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[118]~7_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[117]~3_combout ;
wire \Div4|auto_generated|divider|divider|op_4~5_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[116]~17_combout ;
wire \Div4|auto_generated|divider|divider|op_4~17_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[116]~19_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[115]~12_combout ;
wire \Div4|auto_generated|divider|divider|op_4~13_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[114]~24_combout ;
wire \Div4|auto_generated|divider|divider|op_4~21_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[114]~26_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[113]~36_combout ;
wire \Div4|auto_generated|divider|divider|op_4~25_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[112]~58_combout ;
wire \Div4|auto_generated|divider|divider|op_4~33_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[112]~60_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[111]~47_combout ;
wire \Div4|auto_generated|divider|divider|op_4~29_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[110]~76_combout ;
wire \Div4|auto_generated|divider|divider|op_4~41_sumout ;
wire \Div4|auto_generated|divider|divider|op_4~45_sumout ;
wire \Mult19~327 ;
wire \Div4|auto_generated|divider|divider|op_5~50_cout ;
wire \Div4|auto_generated|divider|divider|op_5~46 ;
wire \Div4|auto_generated|divider|divider|op_5~42 ;
wire \Div4|auto_generated|divider|divider|op_5~38 ;
wire \Div4|auto_generated|divider|divider|op_5~30 ;
wire \Div4|auto_generated|divider|divider|op_5~34 ;
wire \Div4|auto_generated|divider|divider|op_5~26 ;
wire \Div4|auto_generated|divider|divider|op_5~22 ;
wire \Div4|auto_generated|divider|divider|op_5~14 ;
wire \Div4|auto_generated|divider|divider|op_5~18 ;
wire \Div4|auto_generated|divider|divider|op_5~10 ;
wire \Div4|auto_generated|divider|divider|op_5~6_cout ;
wire \Div4|auto_generated|divider|divider|op_5~1_sumout ;
wire \Div4|auto_generated|divider|divider|op_5~17_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[140]~16_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[129]~0_combout ;
wire \Div4|auto_generated|divider|divider|op_5~9_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[129]~4_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[128]~20_combout ;
wire \Div4|auto_generated|divider|divider|op_5~13_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[127]~9_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[127]~13_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[126]~27_combout ;
wire \Div4|auto_generated|divider|divider|op_5~21_sumout ;
wire \Div4|auto_generated|divider|divider|op_5~25_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[125]~33_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[125]~37_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[124]~61_combout ;
wire \Div4|auto_generated|divider|divider|op_5~33_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[123]~45_combout ;
wire \Div4|auto_generated|divider|divider|op_5~29_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[123]~48_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[122]~77_combout ;
wire \Div4|auto_generated|divider|divider|op_5~37_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[121]~93_combout ;
wire \Div4|auto_generated|divider|divider|op_5~41_sumout ;
wire \Div4|auto_generated|divider|divider|op_5~45_sumout ;
wire \Mult19~326 ;
wire \Div4|auto_generated|divider|divider|op_6~50_cout ;
wire \Div4|auto_generated|divider|divider|op_6~46 ;
wire \Div4|auto_generated|divider|divider|op_6~42 ;
wire \Div4|auto_generated|divider|divider|op_6~38 ;
wire \Div4|auto_generated|divider|divider|op_6~34 ;
wire \Div4|auto_generated|divider|divider|op_6~26 ;
wire \Div4|auto_generated|divider|divider|op_6~30 ;
wire \Div4|auto_generated|divider|divider|op_6~22 ;
wire \Div4|auto_generated|divider|divider|op_6~18 ;
wire \Div4|auto_generated|divider|divider|op_6~14 ;
wire \Div4|auto_generated|divider|divider|op_6~10 ;
wire \Div4|auto_generated|divider|divider|op_6~6_cout ;
wire \Div4|auto_generated|divider|divider|op_6~1_sumout ;
wire \Div4|auto_generated|divider|divider|op_6~9_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[140]~21_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[139]~14_combout ;
wire \Div4|auto_generated|divider|divider|op_6~13_sumout ;
wire \Div4|auto_generated|divider|divider|op_6~17_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[138]~23_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[138]~28_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[137]~38_combout ;
wire \Div4|auto_generated|divider|divider|op_6~21_sumout ;
wire \Div4|auto_generated|divider|divider|op_6~29_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[136]~57_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[136]~62_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[135]~49_combout ;
wire \Div4|auto_generated|divider|divider|op_6~25_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[134]~75_combout ;
wire \Div4|auto_generated|divider|divider|op_6~33_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[134]~78_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[133]~94_combout ;
wire \Div4|auto_generated|divider|divider|op_6~37_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[132]~102_combout ;
wire \Div4|auto_generated|divider|divider|op_6~41_sumout ;
wire \Div4|auto_generated|divider|divider|op_6~45_sumout ;
wire \Mult19~325 ;
wire \Div4|auto_generated|divider|divider|op_7~50_cout ;
wire \Div4|auto_generated|divider|divider|op_7~46 ;
wire \Div4|auto_generated|divider|divider|op_7~42 ;
wire \Div4|auto_generated|divider|divider|op_7~38 ;
wire \Div4|auto_generated|divider|divider|op_7~34 ;
wire \Div4|auto_generated|divider|divider|op_7~30 ;
wire \Div4|auto_generated|divider|divider|op_7~22 ;
wire \Div4|auto_generated|divider|divider|op_7~26 ;
wire \Div4|auto_generated|divider|divider|op_7~18 ;
wire \Div4|auto_generated|divider|divider|op_7~14 ;
wire \Div4|auto_generated|divider|divider|op_7~10 ;
wire \Div4|auto_generated|divider|divider|op_7~6_cout ;
wire \Div4|auto_generated|divider|divider|op_7~1_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[151]~8_combout ;
wire \Div4|auto_generated|divider|divider|op_7~9_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[151]~15_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[150]~29_combout ;
wire \Div4|auto_generated|divider|divider|op_7~13_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[149]~32_combout ;
wire \Div4|auto_generated|divider|divider|op_7~17_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[149]~39_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[148]~63_combout ;
wire \Div4|auto_generated|divider|divider|op_7~25_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[147]~44_combout ;
wire \Div4|auto_generated|divider|divider|op_7~21_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[147]~50_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[146]~79_combout ;
wire \Div4|auto_generated|divider|divider|op_7~29_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[145]~92_combout ;
wire \Div4|auto_generated|divider|divider|op_7~33_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[145]~95_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[144]~103_combout ;
wire \Div4|auto_generated|divider|divider|op_7~37_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[143]~110_combout ;
wire \Div4|auto_generated|divider|divider|op_7~41_sumout ;
wire \Div4|auto_generated|divider|divider|op_7~45_sumout ;
wire \Mult19~324 ;
wire \Div4|auto_generated|divider|divider|op_8~50_cout ;
wire \Div4|auto_generated|divider|divider|op_8~46 ;
wire \Div4|auto_generated|divider|divider|op_8~42 ;
wire \Div4|auto_generated|divider|divider|op_8~38 ;
wire \Div4|auto_generated|divider|divider|op_8~34 ;
wire \Div4|auto_generated|divider|divider|op_8~30 ;
wire \Div4|auto_generated|divider|divider|op_8~26 ;
wire \Div4|auto_generated|divider|divider|op_8~18 ;
wire \Div4|auto_generated|divider|divider|op_8~22 ;
wire \Div4|auto_generated|divider|divider|op_8~14 ;
wire \Div4|auto_generated|divider|divider|op_8~10 ;
wire \Div4|auto_generated|divider|divider|op_8~6_cout ;
wire \Div4|auto_generated|divider|divider|op_8~1_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[162]~22_combout ;
wire \Div4|auto_generated|divider|divider|op_8~9_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[162]~30_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[161]~40_combout ;
wire \Div4|auto_generated|divider|divider|op_8~13_sumout ;
wire \Div4|auto_generated|divider|divider|op_8~21_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[160]~56_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[160]~64_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[159]~51_combout ;
wire \Div4|auto_generated|divider|divider|op_8~17_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[158]~74_combout ;
wire \Div4|auto_generated|divider|divider|op_8~25_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[158]~80_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[157]~96_combout ;
wire \Div4|auto_generated|divider|divider|op_8~29_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[156]~101_combout ;
wire \Div4|auto_generated|divider|divider|op_8~33_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[156]~104_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[155]~111_combout ;
wire \Div4|auto_generated|divider|divider|op_8~37_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[154]~116_combout ;
wire \Div4|auto_generated|divider|divider|op_8~41_sumout ;
wire \Div4|auto_generated|divider|divider|op_8~45_sumout ;
wire \Mult19~323 ;
wire \Div4|auto_generated|divider|divider|op_9~50_cout ;
wire \Div4|auto_generated|divider|divider|op_9~46 ;
wire \Div4|auto_generated|divider|divider|op_9~42 ;
wire \Div4|auto_generated|divider|divider|op_9~38 ;
wire \Div4|auto_generated|divider|divider|op_9~34 ;
wire \Div4|auto_generated|divider|divider|op_9~30 ;
wire \Div4|auto_generated|divider|divider|op_9~26 ;
wire \Div4|auto_generated|divider|divider|op_9~22 ;
wire \Div4|auto_generated|divider|divider|op_9~14 ;
wire \Div4|auto_generated|divider|divider|op_9~18 ;
wire \Div4|auto_generated|divider|divider|op_9~10 ;
wire \Div4|auto_generated|divider|divider|op_9~6_cout ;
wire \Div4|auto_generated|divider|divider|op_9~1_sumout ;
wire \Add30~21_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[173]~31_combout ;
wire \Div4|auto_generated|divider|divider|op_9~9_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[173]~41_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[172]~65_combout ;
wire \Div4|auto_generated|divider|divider|op_9~17_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[171]~43_combout ;
wire \Div4|auto_generated|divider|divider|op_9~13_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[171]~52_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[170]~81_combout ;
wire \Div4|auto_generated|divider|divider|op_9~21_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[169]~91_combout ;
wire \Div4|auto_generated|divider|divider|op_9~25_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[169]~97_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[168]~105_combout ;
wire \Div4|auto_generated|divider|divider|op_9~29_sumout ;
wire \Div4|auto_generated|divider|divider|op_9~33_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[167]~109_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[167]~112_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[166]~117_combout ;
wire \Div4|auto_generated|divider|divider|op_9~37_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[165]~121_combout ;
wire \Div4|auto_generated|divider|divider|op_9~41_sumout ;
wire \Div4|auto_generated|divider|divider|op_9~45_sumout ;
wire \Mult19~322 ;
wire \Div4|auto_generated|divider|divider|op_10~50_cout ;
wire \Div4|auto_generated|divider|divider|op_10~46 ;
wire \Div4|auto_generated|divider|divider|op_10~42 ;
wire \Div4|auto_generated|divider|divider|op_10~38 ;
wire \Div4|auto_generated|divider|divider|op_10~34 ;
wire \Div4|auto_generated|divider|divider|op_10~30 ;
wire \Div4|auto_generated|divider|divider|op_10~26 ;
wire \Div4|auto_generated|divider|divider|op_10~22 ;
wire \Div4|auto_generated|divider|divider|op_10~18 ;
wire \Div4|auto_generated|divider|divider|op_10~14 ;
wire \Div4|auto_generated|divider|divider|op_10~10 ;
wire \Div4|auto_generated|divider|divider|op_10~6_cout ;
wire \Div4|auto_generated|divider|divider|op_10~1_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[184]~55_combout ;
wire \Div4|auto_generated|divider|divider|op_10~9_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[184]~66_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[183]~53_combout ;
wire \Div4|auto_generated|divider|divider|op_10~13_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[182]~73_combout ;
wire \Div4|auto_generated|divider|divider|op_10~17_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[182]~82_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[181]~98_combout ;
wire \Div4|auto_generated|divider|divider|op_10~21_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[180]~100_combout ;
wire \Div4|auto_generated|divider|divider|op_10~25_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[180]~106_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[179]~113_combout ;
wire \Div4|auto_generated|divider|divider|op_10~29_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[178]~115_combout ;
wire \Div4|auto_generated|divider|divider|op_10~33_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[178]~118_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[177]~122_combout ;
wire \Div4|auto_generated|divider|divider|op_10~37_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[176]~124_combout ;
wire \Div4|auto_generated|divider|divider|op_10~41_sumout ;
wire \Div4|auto_generated|divider|divider|op_10~45_sumout ;
wire \Mult19~321 ;
wire \Div4|auto_generated|divider|divider|op_11~50_cout ;
wire \Div4|auto_generated|divider|divider|op_11~46 ;
wire \Div4|auto_generated|divider|divider|op_11~42 ;
wire \Div4|auto_generated|divider|divider|op_11~38 ;
wire \Div4|auto_generated|divider|divider|op_11~34 ;
wire \Div4|auto_generated|divider|divider|op_11~30 ;
wire \Div4|auto_generated|divider|divider|op_11~26 ;
wire \Div4|auto_generated|divider|divider|op_11~22 ;
wire \Div4|auto_generated|divider|divider|op_11~18 ;
wire \Div4|auto_generated|divider|divider|op_11~14 ;
wire \Div4|auto_generated|divider|divider|op_11~10 ;
wire \Div4|auto_generated|divider|divider|op_11~6_cout ;
wire \Div4|auto_generated|divider|divider|op_11~1_sumout ;
wire \Add30~29_sumout ;
wire \Add30~25_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[195]~42_combout ;
wire \Div4|auto_generated|divider|divider|op_11~9_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[195]~54_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[194]~83_combout ;
wire \Div4|auto_generated|divider|divider|op_11~13_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[193]~90_combout ;
wire \Div4|auto_generated|divider|divider|op_11~17_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[193]~99_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[192]~107_combout ;
wire \Div4|auto_generated|divider|divider|op_11~21_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[191]~108_combout ;
wire \Div4|auto_generated|divider|divider|op_11~25_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[191]~114_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[190]~119_combout ;
wire \Div4|auto_generated|divider|divider|op_11~29_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[189]~120_combout ;
wire \Div4|auto_generated|divider|divider|op_11~33_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[189]~123_combout ;
wire \Div4|auto_generated|divider|divider|StageOut[188]~125_combout ;
wire \Div4|auto_generated|divider|divider|op_11~37_sumout ;
wire \Div4|auto_generated|divider|divider|StageOut[187]~126_combout ;
wire \Div4|auto_generated|divider|divider|op_11~41_sumout ;
wire \Div4|auto_generated|divider|divider|op_11~45_sumout ;
wire \Mult19~mac_resulta ;
wire \Div4|auto_generated|divider|divider|op_12~50_cout ;
wire \Div4|auto_generated|divider|divider|op_12~46_cout ;
wire \Div4|auto_generated|divider|divider|op_12~42_cout ;
wire \Div4|auto_generated|divider|divider|op_12~38_cout ;
wire \Div4|auto_generated|divider|divider|op_12~34_cout ;
wire \Div4|auto_generated|divider|divider|op_12~30_cout ;
wire \Div4|auto_generated|divider|divider|op_12~26_cout ;
wire \Div4|auto_generated|divider|divider|op_12~22_cout ;
wire \Div4|auto_generated|divider|divider|op_12~18_cout ;
wire \Div4|auto_generated|divider|divider|op_12~14_cout ;
wire \Div4|auto_generated|divider|divider|op_12~10_cout ;
wire \Div4|auto_generated|divider|divider|op_12~6_cout ;
wire \Div4|auto_generated|divider|divider|op_12~1_sumout ;
wire \Add31~26 ;
wire \Add31~27 ;
wire \Add31~30 ;
wire \Add31~31 ;
wire \Add31~22 ;
wire \Add31~23 ;
wire \Add31~17_sumout ;
wire \Add33~2_combout ;
wire \Add30~18 ;
wire \Add30~19 ;
wire \Add30~9_sumout ;
wire \Add31~18 ;
wire \Add31~19 ;
wire \Add31~9_sumout ;
wire \Add31~25_sumout ;
wire \Add31~29_sumout ;
wire \Add31~21_sumout ;
wire \LessThan5~0_combout ;
wire \Add30~10 ;
wire \Add30~11 ;
wire \Add30~13_sumout ;
wire \Add33~3_combout ;
wire \Add31~10 ;
wire \Add31~11 ;
wire \Add31~13_sumout ;
wire \Add30~14 ;
wire \Add30~15 ;
wire \Add30~2 ;
wire \Add30~3 ;
wire \Add30~5_sumout ;
wire \Add33~1_combout ;
wire \Add33~0_combout ;
wire \Add30~1_sumout ;
wire \Add31~14 ;
wire \Add31~15 ;
wire \Add31~2 ;
wire \Add31~3 ;
wire \Add31~5_sumout ;
wire \Add31~1_sumout ;
wire \LessThan5~1_combout ;
wire \Add35~34_cout ;
wire \Add35~35 ;
wire \Add35~26 ;
wire \Add35~27 ;
wire \Add35~30 ;
wire \Add35~31 ;
wire \Add35~22 ;
wire \Add35~23 ;
wire \Add35~18 ;
wire \Add35~19 ;
wire \Add35~10 ;
wire \Add35~11 ;
wire \Add35~13_sumout ;
wire \Add35~17_sumout ;
wire \Add35~14 ;
wire \Add35~15 ;
wire \Add35~1_sumout ;
wire \Add35~9_sumout ;
wire \Add35~25_sumout ;
wire \Add35~29_sumout ;
wire \Add35~21_sumout ;
wire \LessThan6~0_combout ;
wire \Add35~2 ;
wire \Add35~3 ;
wire \Add35~5_sumout ;
wire \LessThan6~1_combout ;
wire \LessThan4~0_combout ;
wire \VGA_R~0_combout ;
wire \VGA_R~3_combout ;
wire \VGA_R~4_combout ;
wire \VGA_R[0]~reg0_q ;
wire \VGA_R~5_combout ;
wire \VGA_R~6_combout ;
wire \VGA_R~7_combout ;
wire \VGA_R[1]~reg0_q ;
wire \VGA_R~8_combout ;
wire \VGA_R~9_combout ;
wire \VGA_R~10_combout ;
wire \VGA_R[2]~reg0_q ;
wire \VGA_R~11_combout ;
wire \VGA_R~12_combout ;
wire \VGA_R~13_combout ;
wire \VGA_R[3]~reg0_q ;
wire \VGA_R~14_combout ;
wire \VGA_R~15_combout ;
wire \VGA_R~16_combout ;
wire \VGA_R[4]~reg0_q ;
wire \VGA_R~17_combout ;
wire \VGA_R~18_combout ;
wire \VGA_R~19_combout ;
wire \VGA_R[5]~reg0_q ;
wire \VGA_R~20_combout ;
wire \VGA_R~21_combout ;
wire \VGA_R~22_combout ;
wire \VGA_R[6]~reg0_q ;
wire \VGA_R~23_combout ;
wire \VGA_R~24_combout ;
wire \VGA_R~25_combout ;
wire \VGA_R[7]~reg0_q ;
wire \VGA_G~0_combout ;
wire \VGA_G~1_combout ;
wire \VGA_G[0]~reg0_q ;
wire \VGA_G~2_combout ;
wire \VGA_G~3_combout ;
wire \VGA_G[1]~reg0_q ;
wire \VGA_G~4_combout ;
wire \VGA_G~5_combout ;
wire \VGA_G[2]~reg0_q ;
wire \VGA_G~6_combout ;
wire \VGA_G~7_combout ;
wire \VGA_G[3]~reg0_q ;
wire \VGA_G~8_combout ;
wire \VGA_G~9_combout ;
wire \VGA_G[4]~reg0_q ;
wire \VGA_G~10_combout ;
wire \VGA_G~11_combout ;
wire \VGA_G[5]~reg0_q ;
wire \VGA_G~12_combout ;
wire \VGA_G~13_combout ;
wire \VGA_G[6]~reg0_q ;
wire \VGA_G~14_combout ;
wire \VGA_G~15_combout ;
wire \VGA_G[7]~reg0_q ;
wire \VGA_B~0_combout ;
wire \VGA_B~1_combout ;
wire \VGA_B[0]~reg0_q ;
wire \VGA_B~2_combout ;
wire \VGA_B~3_combout ;
wire \VGA_B[1]~reg0_q ;
wire \VGA_B~4_combout ;
wire \VGA_B~5_combout ;
wire \VGA_B[2]~reg0_q ;
wire \VGA_B~6_combout ;
wire \VGA_B~7_combout ;
wire \VGA_B[3]~reg0_q ;
wire \VGA_B~8_combout ;
wire \VGA_B~9_combout ;
wire \VGA_B[4]~reg0_q ;
wire \VGA_B~10_combout ;
wire \VGA_B~11_combout ;
wire \VGA_B[5]~reg0_q ;
wire \VGA_B~12_combout ;
wire \VGA_B~13_combout ;
wire \VGA_B[6]~reg0_q ;
wire \VGA_B~14_combout ;
wire \VGA_B~15_combout ;
wire \VGA_B[7]~reg0_q ;
wire \screen|blank~1_combout ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|address_reg_a ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|out_address_reg_a ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|address_reg_a ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|address_reg_a ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|out_address_reg_a ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|address_reg_a ;
wire [15:0] key_count;
wire [0:0] \img_rom|altsyncram_component|auto_generated|address_reg_a ;
wire [9:0] \screen|Hcnt ;
wire [9:0] \screen|Vcnt ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|out_address_reg_a ;

wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \img_rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [63:0] \Mult0~8_RESULTA_bus ;
wire [63:0] \Mult7~mac_RESULTA_bus ;
wire [63:0] \Add20~8_RESULTA_bus ;
wire [63:0] \Mult19~mac_RESULTA_bus ;
wire [63:0] \Mult10~mac_RESULTA_bus ;
wire [63:0] \Mult16~mac_RESULTA_bus ;
wire [63:0] \Mult13~mac_RESULTA_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [63:0] \Add28~8_RESULTA_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [63:0] \Add22~8_RESULTA_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [63:0] \Add26~8_RESULTA_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [63:0] \Add24~8_RESULTA_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \img_rom_8|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \img_rom_2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \img_rom_6|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \img_rom_4|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [63:0] \Mult4~8_RESULTA_bus ;
wire [63:0] \Mult1~8_RESULTA_bus ;
wire [63:0] \Mult3~8_RESULTA_bus ;
wire [63:0] \Mult2~8_RESULTA_bus ;

assign \img_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \img_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \img_rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \Mult0~8_resulta  = \Mult0~8_RESULTA_bus [0];
assign \Mult0~9  = \Mult0~8_RESULTA_bus [1];
assign \Mult0~10  = \Mult0~8_RESULTA_bus [2];
assign \Mult0~11  = \Mult0~8_RESULTA_bus [3];
assign \Mult0~12  = \Mult0~8_RESULTA_bus [4];
assign \Mult0~13  = \Mult0~8_RESULTA_bus [5];
assign \Mult0~14  = \Mult0~8_RESULTA_bus [6];
assign \Mult0~15  = \Mult0~8_RESULTA_bus [7];
assign \Mult0~16  = \Mult0~8_RESULTA_bus [8];
assign \Mult0~17  = \Mult0~8_RESULTA_bus [9];
assign \Mult0~18  = \Mult0~8_RESULTA_bus [10];
assign \Mult0~19  = \Mult0~8_RESULTA_bus [11];
assign \Mult0~20  = \Mult0~8_RESULTA_bus [12];
assign \Mult0~21  = \Mult0~8_RESULTA_bus [13];
assign \Mult0~22  = \Mult0~8_RESULTA_bus [14];
assign \Mult0~23  = \Mult0~8_RESULTA_bus [15];
assign \Mult0~24  = \Mult0~8_RESULTA_bus [16];
assign \Mult0~25  = \Mult0~8_RESULTA_bus [17];
assign \Mult0~26  = \Mult0~8_RESULTA_bus [18];
assign \Mult0~27  = \Mult0~8_RESULTA_bus [19];
assign \Mult0~28  = \Mult0~8_RESULTA_bus [20];
assign \Mult0~29  = \Mult0~8_RESULTA_bus [21];
assign \Mult0~30  = \Mult0~8_RESULTA_bus [22];
assign \Mult0~31  = \Mult0~8_RESULTA_bus [23];
assign \Mult0~32  = \Mult0~8_RESULTA_bus [24];
assign \Mult0~33  = \Mult0~8_RESULTA_bus [25];
assign \Mult0~34  = \Mult0~8_RESULTA_bus [26];
assign \Mult0~35  = \Mult0~8_RESULTA_bus [27];
assign \Mult0~36  = \Mult0~8_RESULTA_bus [28];
assign \Mult0~37  = \Mult0~8_RESULTA_bus [29];
assign \Mult0~38  = \Mult0~8_RESULTA_bus [30];
assign \Mult0~39  = \Mult0~8_RESULTA_bus [31];
assign \Mult0~40  = \Mult0~8_RESULTA_bus [32];
assign \Mult0~41  = \Mult0~8_RESULTA_bus [33];
assign \Mult0~42  = \Mult0~8_RESULTA_bus [34];
assign \Mult0~43  = \Mult0~8_RESULTA_bus [35];
assign \Mult0~44  = \Mult0~8_RESULTA_bus [36];
assign \Mult0~45  = \Mult0~8_RESULTA_bus [37];
assign \Mult0~46  = \Mult0~8_RESULTA_bus [38];
assign \Mult0~47  = \Mult0~8_RESULTA_bus [39];
assign \Mult0~48  = \Mult0~8_RESULTA_bus [40];
assign \Mult0~49  = \Mult0~8_RESULTA_bus [41];
assign \Mult0~50  = \Mult0~8_RESULTA_bus [42];
assign \Mult0~51  = \Mult0~8_RESULTA_bus [43];
assign \Mult0~52  = \Mult0~8_RESULTA_bus [44];
assign \Mult0~53  = \Mult0~8_RESULTA_bus [45];
assign \Mult0~54  = \Mult0~8_RESULTA_bus [46];
assign \Mult0~55  = \Mult0~8_RESULTA_bus [47];
assign \Mult0~56  = \Mult0~8_RESULTA_bus [48];
assign \Mult0~57  = \Mult0~8_RESULTA_bus [49];
assign \Mult0~58  = \Mult0~8_RESULTA_bus [50];
assign \Mult0~59  = \Mult0~8_RESULTA_bus [51];
assign \Mult0~60  = \Mult0~8_RESULTA_bus [52];
assign \Mult0~61  = \Mult0~8_RESULTA_bus [53];
assign \Mult0~62  = \Mult0~8_RESULTA_bus [54];
assign \Mult0~63  = \Mult0~8_RESULTA_bus [55];
assign \Mult0~64  = \Mult0~8_RESULTA_bus [56];
assign \Mult0~65  = \Mult0~8_RESULTA_bus [57];
assign \Mult0~66  = \Mult0~8_RESULTA_bus [58];
assign \Mult0~67  = \Mult0~8_RESULTA_bus [59];
assign \Mult0~68  = \Mult0~8_RESULTA_bus [60];
assign \Mult0~69  = \Mult0~8_RESULTA_bus [61];
assign \Mult0~70  = \Mult0~8_RESULTA_bus [62];
assign \Mult0~71  = \Mult0~8_RESULTA_bus [63];

assign \Mult7~mac_resulta  = \Mult7~mac_RESULTA_bus [0];
assign \Mult7~321  = \Mult7~mac_RESULTA_bus [1];
assign \Mult7~322  = \Mult7~mac_RESULTA_bus [2];
assign \Mult7~323  = \Mult7~mac_RESULTA_bus [3];
assign \Mult7~324  = \Mult7~mac_RESULTA_bus [4];
assign \Mult7~325  = \Mult7~mac_RESULTA_bus [5];
assign \Mult7~326  = \Mult7~mac_RESULTA_bus [6];
assign \Mult7~327  = \Mult7~mac_RESULTA_bus [7];
assign \Mult7~328  = \Mult7~mac_RESULTA_bus [8];
assign \Mult7~329  = \Mult7~mac_RESULTA_bus [9];
assign \Mult7~330  = \Mult7~mac_RESULTA_bus [10];
assign \Mult7~331  = \Mult7~mac_RESULTA_bus [11];
assign \Mult7~332  = \Mult7~mac_RESULTA_bus [12];
assign \Mult7~333  = \Mult7~mac_RESULTA_bus [13];
assign \Mult7~334  = \Mult7~mac_RESULTA_bus [14];
assign \Mult7~335  = \Mult7~mac_RESULTA_bus [15];
assign \Mult7~336  = \Mult7~mac_RESULTA_bus [16];
assign \Mult7~337  = \Mult7~mac_RESULTA_bus [17];
assign \Mult7~338  = \Mult7~mac_RESULTA_bus [18];
assign \Mult7~339  = \Mult7~mac_RESULTA_bus [19];
assign \Mult7~8  = \Mult7~mac_RESULTA_bus [20];
assign \Mult7~9  = \Mult7~mac_RESULTA_bus [21];
assign \Mult7~10  = \Mult7~mac_RESULTA_bus [22];
assign \Mult7~11  = \Mult7~mac_RESULTA_bus [23];
assign \Mult7~12  = \Mult7~mac_RESULTA_bus [24];
assign \Mult7~13  = \Mult7~mac_RESULTA_bus [25];
assign \Mult7~14  = \Mult7~mac_RESULTA_bus [26];
assign \Mult7~15  = \Mult7~mac_RESULTA_bus [27];
assign \Mult7~16  = \Mult7~mac_RESULTA_bus [28];
assign \Mult7~17  = \Mult7~mac_RESULTA_bus [29];
assign \Mult7~18  = \Mult7~mac_RESULTA_bus [30];
assign \Mult7~19  = \Mult7~mac_RESULTA_bus [31];
assign \Mult7~20  = \Mult7~mac_RESULTA_bus [32];
assign \Mult7~21  = \Mult7~mac_RESULTA_bus [33];
assign \Mult7~22  = \Mult7~mac_RESULTA_bus [34];
assign \Mult7~23  = \Mult7~mac_RESULTA_bus [35];
assign \Mult7~24  = \Mult7~mac_RESULTA_bus [36];
assign \Mult7~25  = \Mult7~mac_RESULTA_bus [37];
assign \Mult7~26  = \Mult7~mac_RESULTA_bus [38];
assign \Mult7~27  = \Mult7~mac_RESULTA_bus [39];
assign \Mult7~28  = \Mult7~mac_RESULTA_bus [40];
assign \Mult7~29  = \Mult7~mac_RESULTA_bus [41];
assign \Mult7~30  = \Mult7~mac_RESULTA_bus [42];
assign \Mult7~31  = \Mult7~mac_RESULTA_bus [43];
assign \Mult7~32  = \Mult7~mac_RESULTA_bus [44];
assign \Mult7~33  = \Mult7~mac_RESULTA_bus [45];
assign \Mult7~34  = \Mult7~mac_RESULTA_bus [46];
assign \Mult7~35  = \Mult7~mac_RESULTA_bus [47];
assign \Mult7~36  = \Mult7~mac_RESULTA_bus [48];
assign \Mult7~37  = \Mult7~mac_RESULTA_bus [49];
assign \Mult7~38  = \Mult7~mac_RESULTA_bus [50];
assign \Mult7~39  = \Mult7~mac_RESULTA_bus [51];
assign \Mult7~40  = \Mult7~mac_RESULTA_bus [52];
assign \Mult7~41  = \Mult7~mac_RESULTA_bus [53];
assign \Mult7~42  = \Mult7~mac_RESULTA_bus [54];
assign \Mult7~43  = \Mult7~mac_RESULTA_bus [55];
assign \Mult7~44  = \Mult7~mac_RESULTA_bus [56];
assign \Mult7~45  = \Mult7~mac_RESULTA_bus [57];
assign \Mult7~46  = \Mult7~mac_RESULTA_bus [58];
assign \Mult7~47  = \Mult7~mac_RESULTA_bus [59];
assign \Mult7~48  = \Mult7~mac_RESULTA_bus [60];
assign \Mult7~49  = \Mult7~mac_RESULTA_bus [61];
assign \Mult7~50  = \Mult7~mac_RESULTA_bus [62];
assign \Mult7~51  = \Mult7~mac_RESULTA_bus [63];

assign \Add20~8_resulta  = \Add20~8_RESULTA_bus [0];
assign \Add20~9  = \Add20~8_RESULTA_bus [1];
assign \Add20~10  = \Add20~8_RESULTA_bus [2];
assign \Add20~11  = \Add20~8_RESULTA_bus [3];
assign \Add20~12  = \Add20~8_RESULTA_bus [4];
assign \Add20~13  = \Add20~8_RESULTA_bus [5];
assign \Add20~14  = \Add20~8_RESULTA_bus [6];
assign \Add20~15  = \Add20~8_RESULTA_bus [7];
assign \Add20~16  = \Add20~8_RESULTA_bus [8];
assign \Add20~17  = \Add20~8_RESULTA_bus [9];
assign \Add20~18  = \Add20~8_RESULTA_bus [10];
assign \Add20~19  = \Add20~8_RESULTA_bus [11];
assign \Add20~20  = \Add20~8_RESULTA_bus [12];
assign \Add20~21  = \Add20~8_RESULTA_bus [13];
assign \Add20~22  = \Add20~8_RESULTA_bus [14];
assign \Add20~23  = \Add20~8_RESULTA_bus [15];
assign \Add20~24  = \Add20~8_RESULTA_bus [16];
assign \Add20~25  = \Add20~8_RESULTA_bus [17];
assign \Add20~26  = \Add20~8_RESULTA_bus [18];
assign \Add20~27  = \Add20~8_RESULTA_bus [19];
assign \Add20~28  = \Add20~8_RESULTA_bus [20];
assign \Add20~29  = \Add20~8_RESULTA_bus [21];
assign \Add20~30  = \Add20~8_RESULTA_bus [22];
assign \Add20~31  = \Add20~8_RESULTA_bus [23];
assign \Add20~32  = \Add20~8_RESULTA_bus [24];
assign \Add20~33  = \Add20~8_RESULTA_bus [25];
assign \Add20~34  = \Add20~8_RESULTA_bus [26];
assign \Add20~35  = \Add20~8_RESULTA_bus [27];
assign \Add20~36  = \Add20~8_RESULTA_bus [28];
assign \Add20~37  = \Add20~8_RESULTA_bus [29];
assign \Add20~38  = \Add20~8_RESULTA_bus [30];
assign \Add20~39  = \Add20~8_RESULTA_bus [31];
assign \Add20~40  = \Add20~8_RESULTA_bus [32];
assign \Add20~41  = \Add20~8_RESULTA_bus [33];
assign \Add20~42  = \Add20~8_RESULTA_bus [34];
assign \Add20~43  = \Add20~8_RESULTA_bus [35];
assign \Add20~44  = \Add20~8_RESULTA_bus [36];
assign \Add20~45  = \Add20~8_RESULTA_bus [37];
assign \Add20~46  = \Add20~8_RESULTA_bus [38];
assign \Add20~47  = \Add20~8_RESULTA_bus [39];
assign \Add20~48  = \Add20~8_RESULTA_bus [40];
assign \Add20~49  = \Add20~8_RESULTA_bus [41];
assign \Add20~50  = \Add20~8_RESULTA_bus [42];
assign \Add20~51  = \Add20~8_RESULTA_bus [43];
assign \Add20~52  = \Add20~8_RESULTA_bus [44];
assign \Add20~53  = \Add20~8_RESULTA_bus [45];
assign \Add20~54  = \Add20~8_RESULTA_bus [46];
assign \Add20~55  = \Add20~8_RESULTA_bus [47];
assign \Add20~56  = \Add20~8_RESULTA_bus [48];
assign \Add20~57  = \Add20~8_RESULTA_bus [49];
assign \Add20~58  = \Add20~8_RESULTA_bus [50];
assign \Add20~59  = \Add20~8_RESULTA_bus [51];
assign \Add20~60  = \Add20~8_RESULTA_bus [52];
assign \Add20~61  = \Add20~8_RESULTA_bus [53];
assign \Add20~62  = \Add20~8_RESULTA_bus [54];
assign \Add20~63  = \Add20~8_RESULTA_bus [55];
assign \Add20~64  = \Add20~8_RESULTA_bus [56];
assign \Add20~65  = \Add20~8_RESULTA_bus [57];
assign \Add20~66  = \Add20~8_RESULTA_bus [58];
assign \Add20~67  = \Add20~8_RESULTA_bus [59];
assign \Add20~68  = \Add20~8_RESULTA_bus [60];
assign \Add20~69  = \Add20~8_RESULTA_bus [61];
assign \Add20~70  = \Add20~8_RESULTA_bus [62];
assign \Add20~71  = \Add20~8_RESULTA_bus [63];

assign \Mult19~mac_resulta  = \Mult19~mac_RESULTA_bus [0];
assign \Mult19~321  = \Mult19~mac_RESULTA_bus [1];
assign \Mult19~322  = \Mult19~mac_RESULTA_bus [2];
assign \Mult19~323  = \Mult19~mac_RESULTA_bus [3];
assign \Mult19~324  = \Mult19~mac_RESULTA_bus [4];
assign \Mult19~325  = \Mult19~mac_RESULTA_bus [5];
assign \Mult19~326  = \Mult19~mac_RESULTA_bus [6];
assign \Mult19~327  = \Mult19~mac_RESULTA_bus [7];
assign \Mult19~328  = \Mult19~mac_RESULTA_bus [8];
assign \Mult19~329  = \Mult19~mac_RESULTA_bus [9];
assign \Mult19~330  = \Mult19~mac_RESULTA_bus [10];
assign \Mult19~331  = \Mult19~mac_RESULTA_bus [11];
assign \Mult19~332  = \Mult19~mac_RESULTA_bus [12];
assign \Mult19~333  = \Mult19~mac_RESULTA_bus [13];
assign \Mult19~334  = \Mult19~mac_RESULTA_bus [14];
assign \Mult19~335  = \Mult19~mac_RESULTA_bus [15];
assign \Mult19~336  = \Mult19~mac_RESULTA_bus [16];
assign \Mult19~337  = \Mult19~mac_RESULTA_bus [17];
assign \Mult19~338  = \Mult19~mac_RESULTA_bus [18];
assign \Mult19~339  = \Mult19~mac_RESULTA_bus [19];
assign \Mult19~8  = \Mult19~mac_RESULTA_bus [20];
assign \Mult19~9  = \Mult19~mac_RESULTA_bus [21];
assign \Mult19~10  = \Mult19~mac_RESULTA_bus [22];
assign \Mult19~11  = \Mult19~mac_RESULTA_bus [23];
assign \Mult19~12  = \Mult19~mac_RESULTA_bus [24];
assign \Mult19~13  = \Mult19~mac_RESULTA_bus [25];
assign \Mult19~14  = \Mult19~mac_RESULTA_bus [26];
assign \Mult19~15  = \Mult19~mac_RESULTA_bus [27];
assign \Mult19~16  = \Mult19~mac_RESULTA_bus [28];
assign \Mult19~17  = \Mult19~mac_RESULTA_bus [29];
assign \Mult19~18  = \Mult19~mac_RESULTA_bus [30];
assign \Mult19~19  = \Mult19~mac_RESULTA_bus [31];
assign \Mult19~20  = \Mult19~mac_RESULTA_bus [32];
assign \Mult19~21  = \Mult19~mac_RESULTA_bus [33];
assign \Mult19~22  = \Mult19~mac_RESULTA_bus [34];
assign \Mult19~23  = \Mult19~mac_RESULTA_bus [35];
assign \Mult19~24  = \Mult19~mac_RESULTA_bus [36];
assign \Mult19~25  = \Mult19~mac_RESULTA_bus [37];
assign \Mult19~26  = \Mult19~mac_RESULTA_bus [38];
assign \Mult19~27  = \Mult19~mac_RESULTA_bus [39];
assign \Mult19~28  = \Mult19~mac_RESULTA_bus [40];
assign \Mult19~29  = \Mult19~mac_RESULTA_bus [41];
assign \Mult19~30  = \Mult19~mac_RESULTA_bus [42];
assign \Mult19~31  = \Mult19~mac_RESULTA_bus [43];
assign \Mult19~32  = \Mult19~mac_RESULTA_bus [44];
assign \Mult19~33  = \Mult19~mac_RESULTA_bus [45];
assign \Mult19~34  = \Mult19~mac_RESULTA_bus [46];
assign \Mult19~35  = \Mult19~mac_RESULTA_bus [47];
assign \Mult19~36  = \Mult19~mac_RESULTA_bus [48];
assign \Mult19~37  = \Mult19~mac_RESULTA_bus [49];
assign \Mult19~38  = \Mult19~mac_RESULTA_bus [50];
assign \Mult19~39  = \Mult19~mac_RESULTA_bus [51];
assign \Mult19~40  = \Mult19~mac_RESULTA_bus [52];
assign \Mult19~41  = \Mult19~mac_RESULTA_bus [53];
assign \Mult19~42  = \Mult19~mac_RESULTA_bus [54];
assign \Mult19~43  = \Mult19~mac_RESULTA_bus [55];
assign \Mult19~44  = \Mult19~mac_RESULTA_bus [56];
assign \Mult19~45  = \Mult19~mac_RESULTA_bus [57];
assign \Mult19~46  = \Mult19~mac_RESULTA_bus [58];
assign \Mult19~47  = \Mult19~mac_RESULTA_bus [59];
assign \Mult19~48  = \Mult19~mac_RESULTA_bus [60];
assign \Mult19~49  = \Mult19~mac_RESULTA_bus [61];
assign \Mult19~50  = \Mult19~mac_RESULTA_bus [62];
assign \Mult19~51  = \Mult19~mac_RESULTA_bus [63];

assign \Mult10~mac_resulta  = \Mult10~mac_RESULTA_bus [0];
assign \Mult10~321  = \Mult10~mac_RESULTA_bus [1];
assign \Mult10~322  = \Mult10~mac_RESULTA_bus [2];
assign \Mult10~323  = \Mult10~mac_RESULTA_bus [3];
assign \Mult10~324  = \Mult10~mac_RESULTA_bus [4];
assign \Mult10~325  = \Mult10~mac_RESULTA_bus [5];
assign \Mult10~326  = \Mult10~mac_RESULTA_bus [6];
assign \Mult10~327  = \Mult10~mac_RESULTA_bus [7];
assign \Mult10~328  = \Mult10~mac_RESULTA_bus [8];
assign \Mult10~329  = \Mult10~mac_RESULTA_bus [9];
assign \Mult10~330  = \Mult10~mac_RESULTA_bus [10];
assign \Mult10~331  = \Mult10~mac_RESULTA_bus [11];
assign \Mult10~332  = \Mult10~mac_RESULTA_bus [12];
assign \Mult10~333  = \Mult10~mac_RESULTA_bus [13];
assign \Mult10~334  = \Mult10~mac_RESULTA_bus [14];
assign \Mult10~335  = \Mult10~mac_RESULTA_bus [15];
assign \Mult10~336  = \Mult10~mac_RESULTA_bus [16];
assign \Mult10~337  = \Mult10~mac_RESULTA_bus [17];
assign \Mult10~338  = \Mult10~mac_RESULTA_bus [18];
assign \Mult10~339  = \Mult10~mac_RESULTA_bus [19];
assign \Mult10~8  = \Mult10~mac_RESULTA_bus [20];
assign \Mult10~9  = \Mult10~mac_RESULTA_bus [21];
assign \Mult10~10  = \Mult10~mac_RESULTA_bus [22];
assign \Mult10~11  = \Mult10~mac_RESULTA_bus [23];
assign \Mult10~12  = \Mult10~mac_RESULTA_bus [24];
assign \Mult10~13  = \Mult10~mac_RESULTA_bus [25];
assign \Mult10~14  = \Mult10~mac_RESULTA_bus [26];
assign \Mult10~15  = \Mult10~mac_RESULTA_bus [27];
assign \Mult10~16  = \Mult10~mac_RESULTA_bus [28];
assign \Mult10~17  = \Mult10~mac_RESULTA_bus [29];
assign \Mult10~18  = \Mult10~mac_RESULTA_bus [30];
assign \Mult10~19  = \Mult10~mac_RESULTA_bus [31];
assign \Mult10~20  = \Mult10~mac_RESULTA_bus [32];
assign \Mult10~21  = \Mult10~mac_RESULTA_bus [33];
assign \Mult10~22  = \Mult10~mac_RESULTA_bus [34];
assign \Mult10~23  = \Mult10~mac_RESULTA_bus [35];
assign \Mult10~24  = \Mult10~mac_RESULTA_bus [36];
assign \Mult10~25  = \Mult10~mac_RESULTA_bus [37];
assign \Mult10~26  = \Mult10~mac_RESULTA_bus [38];
assign \Mult10~27  = \Mult10~mac_RESULTA_bus [39];
assign \Mult10~28  = \Mult10~mac_RESULTA_bus [40];
assign \Mult10~29  = \Mult10~mac_RESULTA_bus [41];
assign \Mult10~30  = \Mult10~mac_RESULTA_bus [42];
assign \Mult10~31  = \Mult10~mac_RESULTA_bus [43];
assign \Mult10~32  = \Mult10~mac_RESULTA_bus [44];
assign \Mult10~33  = \Mult10~mac_RESULTA_bus [45];
assign \Mult10~34  = \Mult10~mac_RESULTA_bus [46];
assign \Mult10~35  = \Mult10~mac_RESULTA_bus [47];
assign \Mult10~36  = \Mult10~mac_RESULTA_bus [48];
assign \Mult10~37  = \Mult10~mac_RESULTA_bus [49];
assign \Mult10~38  = \Mult10~mac_RESULTA_bus [50];
assign \Mult10~39  = \Mult10~mac_RESULTA_bus [51];
assign \Mult10~40  = \Mult10~mac_RESULTA_bus [52];
assign \Mult10~41  = \Mult10~mac_RESULTA_bus [53];
assign \Mult10~42  = \Mult10~mac_RESULTA_bus [54];
assign \Mult10~43  = \Mult10~mac_RESULTA_bus [55];
assign \Mult10~44  = \Mult10~mac_RESULTA_bus [56];
assign \Mult10~45  = \Mult10~mac_RESULTA_bus [57];
assign \Mult10~46  = \Mult10~mac_RESULTA_bus [58];
assign \Mult10~47  = \Mult10~mac_RESULTA_bus [59];
assign \Mult10~48  = \Mult10~mac_RESULTA_bus [60];
assign \Mult10~49  = \Mult10~mac_RESULTA_bus [61];
assign \Mult10~50  = \Mult10~mac_RESULTA_bus [62];
assign \Mult10~51  = \Mult10~mac_RESULTA_bus [63];

assign \Mult16~mac_resulta  = \Mult16~mac_RESULTA_bus [0];
assign \Mult16~321  = \Mult16~mac_RESULTA_bus [1];
assign \Mult16~322  = \Mult16~mac_RESULTA_bus [2];
assign \Mult16~323  = \Mult16~mac_RESULTA_bus [3];
assign \Mult16~324  = \Mult16~mac_RESULTA_bus [4];
assign \Mult16~325  = \Mult16~mac_RESULTA_bus [5];
assign \Mult16~326  = \Mult16~mac_RESULTA_bus [6];
assign \Mult16~327  = \Mult16~mac_RESULTA_bus [7];
assign \Mult16~328  = \Mult16~mac_RESULTA_bus [8];
assign \Mult16~329  = \Mult16~mac_RESULTA_bus [9];
assign \Mult16~330  = \Mult16~mac_RESULTA_bus [10];
assign \Mult16~331  = \Mult16~mac_RESULTA_bus [11];
assign \Mult16~332  = \Mult16~mac_RESULTA_bus [12];
assign \Mult16~333  = \Mult16~mac_RESULTA_bus [13];
assign \Mult16~334  = \Mult16~mac_RESULTA_bus [14];
assign \Mult16~335  = \Mult16~mac_RESULTA_bus [15];
assign \Mult16~336  = \Mult16~mac_RESULTA_bus [16];
assign \Mult16~337  = \Mult16~mac_RESULTA_bus [17];
assign \Mult16~338  = \Mult16~mac_RESULTA_bus [18];
assign \Mult16~339  = \Mult16~mac_RESULTA_bus [19];
assign \Mult16~8  = \Mult16~mac_RESULTA_bus [20];
assign \Mult16~9  = \Mult16~mac_RESULTA_bus [21];
assign \Mult16~10  = \Mult16~mac_RESULTA_bus [22];
assign \Mult16~11  = \Mult16~mac_RESULTA_bus [23];
assign \Mult16~12  = \Mult16~mac_RESULTA_bus [24];
assign \Mult16~13  = \Mult16~mac_RESULTA_bus [25];
assign \Mult16~14  = \Mult16~mac_RESULTA_bus [26];
assign \Mult16~15  = \Mult16~mac_RESULTA_bus [27];
assign \Mult16~16  = \Mult16~mac_RESULTA_bus [28];
assign \Mult16~17  = \Mult16~mac_RESULTA_bus [29];
assign \Mult16~18  = \Mult16~mac_RESULTA_bus [30];
assign \Mult16~19  = \Mult16~mac_RESULTA_bus [31];
assign \Mult16~20  = \Mult16~mac_RESULTA_bus [32];
assign \Mult16~21  = \Mult16~mac_RESULTA_bus [33];
assign \Mult16~22  = \Mult16~mac_RESULTA_bus [34];
assign \Mult16~23  = \Mult16~mac_RESULTA_bus [35];
assign \Mult16~24  = \Mult16~mac_RESULTA_bus [36];
assign \Mult16~25  = \Mult16~mac_RESULTA_bus [37];
assign \Mult16~26  = \Mult16~mac_RESULTA_bus [38];
assign \Mult16~27  = \Mult16~mac_RESULTA_bus [39];
assign \Mult16~28  = \Mult16~mac_RESULTA_bus [40];
assign \Mult16~29  = \Mult16~mac_RESULTA_bus [41];
assign \Mult16~30  = \Mult16~mac_RESULTA_bus [42];
assign \Mult16~31  = \Mult16~mac_RESULTA_bus [43];
assign \Mult16~32  = \Mult16~mac_RESULTA_bus [44];
assign \Mult16~33  = \Mult16~mac_RESULTA_bus [45];
assign \Mult16~34  = \Mult16~mac_RESULTA_bus [46];
assign \Mult16~35  = \Mult16~mac_RESULTA_bus [47];
assign \Mult16~36  = \Mult16~mac_RESULTA_bus [48];
assign \Mult16~37  = \Mult16~mac_RESULTA_bus [49];
assign \Mult16~38  = \Mult16~mac_RESULTA_bus [50];
assign \Mult16~39  = \Mult16~mac_RESULTA_bus [51];
assign \Mult16~40  = \Mult16~mac_RESULTA_bus [52];
assign \Mult16~41  = \Mult16~mac_RESULTA_bus [53];
assign \Mult16~42  = \Mult16~mac_RESULTA_bus [54];
assign \Mult16~43  = \Mult16~mac_RESULTA_bus [55];
assign \Mult16~44  = \Mult16~mac_RESULTA_bus [56];
assign \Mult16~45  = \Mult16~mac_RESULTA_bus [57];
assign \Mult16~46  = \Mult16~mac_RESULTA_bus [58];
assign \Mult16~47  = \Mult16~mac_RESULTA_bus [59];
assign \Mult16~48  = \Mult16~mac_RESULTA_bus [60];
assign \Mult16~49  = \Mult16~mac_RESULTA_bus [61];
assign \Mult16~50  = \Mult16~mac_RESULTA_bus [62];
assign \Mult16~51  = \Mult16~mac_RESULTA_bus [63];

assign \Mult13~mac_resulta  = \Mult13~mac_RESULTA_bus [0];
assign \Mult13~321  = \Mult13~mac_RESULTA_bus [1];
assign \Mult13~322  = \Mult13~mac_RESULTA_bus [2];
assign \Mult13~323  = \Mult13~mac_RESULTA_bus [3];
assign \Mult13~324  = \Mult13~mac_RESULTA_bus [4];
assign \Mult13~325  = \Mult13~mac_RESULTA_bus [5];
assign \Mult13~326  = \Mult13~mac_RESULTA_bus [6];
assign \Mult13~327  = \Mult13~mac_RESULTA_bus [7];
assign \Mult13~328  = \Mult13~mac_RESULTA_bus [8];
assign \Mult13~329  = \Mult13~mac_RESULTA_bus [9];
assign \Mult13~330  = \Mult13~mac_RESULTA_bus [10];
assign \Mult13~331  = \Mult13~mac_RESULTA_bus [11];
assign \Mult13~332  = \Mult13~mac_RESULTA_bus [12];
assign \Mult13~333  = \Mult13~mac_RESULTA_bus [13];
assign \Mult13~334  = \Mult13~mac_RESULTA_bus [14];
assign \Mult13~335  = \Mult13~mac_RESULTA_bus [15];
assign \Mult13~336  = \Mult13~mac_RESULTA_bus [16];
assign \Mult13~337  = \Mult13~mac_RESULTA_bus [17];
assign \Mult13~338  = \Mult13~mac_RESULTA_bus [18];
assign \Mult13~339  = \Mult13~mac_RESULTA_bus [19];
assign \Mult13~8  = \Mult13~mac_RESULTA_bus [20];
assign \Mult13~9  = \Mult13~mac_RESULTA_bus [21];
assign \Mult13~10  = \Mult13~mac_RESULTA_bus [22];
assign \Mult13~11  = \Mult13~mac_RESULTA_bus [23];
assign \Mult13~12  = \Mult13~mac_RESULTA_bus [24];
assign \Mult13~13  = \Mult13~mac_RESULTA_bus [25];
assign \Mult13~14  = \Mult13~mac_RESULTA_bus [26];
assign \Mult13~15  = \Mult13~mac_RESULTA_bus [27];
assign \Mult13~16  = \Mult13~mac_RESULTA_bus [28];
assign \Mult13~17  = \Mult13~mac_RESULTA_bus [29];
assign \Mult13~18  = \Mult13~mac_RESULTA_bus [30];
assign \Mult13~19  = \Mult13~mac_RESULTA_bus [31];
assign \Mult13~20  = \Mult13~mac_RESULTA_bus [32];
assign \Mult13~21  = \Mult13~mac_RESULTA_bus [33];
assign \Mult13~22  = \Mult13~mac_RESULTA_bus [34];
assign \Mult13~23  = \Mult13~mac_RESULTA_bus [35];
assign \Mult13~24  = \Mult13~mac_RESULTA_bus [36];
assign \Mult13~25  = \Mult13~mac_RESULTA_bus [37];
assign \Mult13~26  = \Mult13~mac_RESULTA_bus [38];
assign \Mult13~27  = \Mult13~mac_RESULTA_bus [39];
assign \Mult13~28  = \Mult13~mac_RESULTA_bus [40];
assign \Mult13~29  = \Mult13~mac_RESULTA_bus [41];
assign \Mult13~30  = \Mult13~mac_RESULTA_bus [42];
assign \Mult13~31  = \Mult13~mac_RESULTA_bus [43];
assign \Mult13~32  = \Mult13~mac_RESULTA_bus [44];
assign \Mult13~33  = \Mult13~mac_RESULTA_bus [45];
assign \Mult13~34  = \Mult13~mac_RESULTA_bus [46];
assign \Mult13~35  = \Mult13~mac_RESULTA_bus [47];
assign \Mult13~36  = \Mult13~mac_RESULTA_bus [48];
assign \Mult13~37  = \Mult13~mac_RESULTA_bus [49];
assign \Mult13~38  = \Mult13~mac_RESULTA_bus [50];
assign \Mult13~39  = \Mult13~mac_RESULTA_bus [51];
assign \Mult13~40  = \Mult13~mac_RESULTA_bus [52];
assign \Mult13~41  = \Mult13~mac_RESULTA_bus [53];
assign \Mult13~42  = \Mult13~mac_RESULTA_bus [54];
assign \Mult13~43  = \Mult13~mac_RESULTA_bus [55];
assign \Mult13~44  = \Mult13~mac_RESULTA_bus [56];
assign \Mult13~45  = \Mult13~mac_RESULTA_bus [57];
assign \Mult13~46  = \Mult13~mac_RESULTA_bus [58];
assign \Mult13~47  = \Mult13~mac_RESULTA_bus [59];
assign \Mult13~48  = \Mult13~mac_RESULTA_bus [60];
assign \Mult13~49  = \Mult13~mac_RESULTA_bus [61];
assign \Mult13~50  = \Mult13~mac_RESULTA_bus [62];
assign \Mult13~51  = \Mult13~mac_RESULTA_bus [63];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \Add28~8_resulta  = \Add28~8_RESULTA_bus [0];
assign \Add28~9  = \Add28~8_RESULTA_bus [1];
assign \Add28~10  = \Add28~8_RESULTA_bus [2];
assign \Add28~11  = \Add28~8_RESULTA_bus [3];
assign \Add28~12  = \Add28~8_RESULTA_bus [4];
assign \Add28~13  = \Add28~8_RESULTA_bus [5];
assign \Add28~14  = \Add28~8_RESULTA_bus [6];
assign \Add28~15  = \Add28~8_RESULTA_bus [7];
assign \Add28~16  = \Add28~8_RESULTA_bus [8];
assign \Add28~17  = \Add28~8_RESULTA_bus [9];
assign \Add28~18  = \Add28~8_RESULTA_bus [10];
assign \Add28~19  = \Add28~8_RESULTA_bus [11];
assign \Add28~20  = \Add28~8_RESULTA_bus [12];
assign \Add28~21  = \Add28~8_RESULTA_bus [13];
assign \Add28~22  = \Add28~8_RESULTA_bus [14];
assign \Add28~23  = \Add28~8_RESULTA_bus [15];
assign \Add28~24  = \Add28~8_RESULTA_bus [16];
assign \Add28~25  = \Add28~8_RESULTA_bus [17];
assign \Add28~26  = \Add28~8_RESULTA_bus [18];
assign \Add28~27  = \Add28~8_RESULTA_bus [19];
assign \Add28~28  = \Add28~8_RESULTA_bus [20];
assign \Add28~29  = \Add28~8_RESULTA_bus [21];
assign \Add28~30  = \Add28~8_RESULTA_bus [22];
assign \Add28~31  = \Add28~8_RESULTA_bus [23];
assign \Add28~32  = \Add28~8_RESULTA_bus [24];
assign \Add28~33  = \Add28~8_RESULTA_bus [25];
assign \Add28~34  = \Add28~8_RESULTA_bus [26];
assign \Add28~35  = \Add28~8_RESULTA_bus [27];
assign \Add28~36  = \Add28~8_RESULTA_bus [28];
assign \Add28~37  = \Add28~8_RESULTA_bus [29];
assign \Add28~38  = \Add28~8_RESULTA_bus [30];
assign \Add28~39  = \Add28~8_RESULTA_bus [31];
assign \Add28~40  = \Add28~8_RESULTA_bus [32];
assign \Add28~41  = \Add28~8_RESULTA_bus [33];
assign \Add28~42  = \Add28~8_RESULTA_bus [34];
assign \Add28~43  = \Add28~8_RESULTA_bus [35];
assign \Add28~44  = \Add28~8_RESULTA_bus [36];
assign \Add28~45  = \Add28~8_RESULTA_bus [37];
assign \Add28~46  = \Add28~8_RESULTA_bus [38];
assign \Add28~47  = \Add28~8_RESULTA_bus [39];
assign \Add28~48  = \Add28~8_RESULTA_bus [40];
assign \Add28~49  = \Add28~8_RESULTA_bus [41];
assign \Add28~50  = \Add28~8_RESULTA_bus [42];
assign \Add28~51  = \Add28~8_RESULTA_bus [43];
assign \Add28~52  = \Add28~8_RESULTA_bus [44];
assign \Add28~53  = \Add28~8_RESULTA_bus [45];
assign \Add28~54  = \Add28~8_RESULTA_bus [46];
assign \Add28~55  = \Add28~8_RESULTA_bus [47];
assign \Add28~56  = \Add28~8_RESULTA_bus [48];
assign \Add28~57  = \Add28~8_RESULTA_bus [49];
assign \Add28~58  = \Add28~8_RESULTA_bus [50];
assign \Add28~59  = \Add28~8_RESULTA_bus [51];
assign \Add28~60  = \Add28~8_RESULTA_bus [52];
assign \Add28~61  = \Add28~8_RESULTA_bus [53];
assign \Add28~62  = \Add28~8_RESULTA_bus [54];
assign \Add28~63  = \Add28~8_RESULTA_bus [55];
assign \Add28~64  = \Add28~8_RESULTA_bus [56];
assign \Add28~65  = \Add28~8_RESULTA_bus [57];
assign \Add28~66  = \Add28~8_RESULTA_bus [58];
assign \Add28~67  = \Add28~8_RESULTA_bus [59];
assign \Add28~68  = \Add28~8_RESULTA_bus [60];
assign \Add28~69  = \Add28~8_RESULTA_bus [61];
assign \Add28~70  = \Add28~8_RESULTA_bus [62];
assign \Add28~71  = \Add28~8_RESULTA_bus [63];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \Add22~8_resulta  = \Add22~8_RESULTA_bus [0];
assign \Add22~9  = \Add22~8_RESULTA_bus [1];
assign \Add22~10  = \Add22~8_RESULTA_bus [2];
assign \Add22~11  = \Add22~8_RESULTA_bus [3];
assign \Add22~12  = \Add22~8_RESULTA_bus [4];
assign \Add22~13  = \Add22~8_RESULTA_bus [5];
assign \Add22~14  = \Add22~8_RESULTA_bus [6];
assign \Add22~15  = \Add22~8_RESULTA_bus [7];
assign \Add22~16  = \Add22~8_RESULTA_bus [8];
assign \Add22~17  = \Add22~8_RESULTA_bus [9];
assign \Add22~18  = \Add22~8_RESULTA_bus [10];
assign \Add22~19  = \Add22~8_RESULTA_bus [11];
assign \Add22~20  = \Add22~8_RESULTA_bus [12];
assign \Add22~21  = \Add22~8_RESULTA_bus [13];
assign \Add22~22  = \Add22~8_RESULTA_bus [14];
assign \Add22~23  = \Add22~8_RESULTA_bus [15];
assign \Add22~24  = \Add22~8_RESULTA_bus [16];
assign \Add22~25  = \Add22~8_RESULTA_bus [17];
assign \Add22~26  = \Add22~8_RESULTA_bus [18];
assign \Add22~27  = \Add22~8_RESULTA_bus [19];
assign \Add22~28  = \Add22~8_RESULTA_bus [20];
assign \Add22~29  = \Add22~8_RESULTA_bus [21];
assign \Add22~30  = \Add22~8_RESULTA_bus [22];
assign \Add22~31  = \Add22~8_RESULTA_bus [23];
assign \Add22~32  = \Add22~8_RESULTA_bus [24];
assign \Add22~33  = \Add22~8_RESULTA_bus [25];
assign \Add22~34  = \Add22~8_RESULTA_bus [26];
assign \Add22~35  = \Add22~8_RESULTA_bus [27];
assign \Add22~36  = \Add22~8_RESULTA_bus [28];
assign \Add22~37  = \Add22~8_RESULTA_bus [29];
assign \Add22~38  = \Add22~8_RESULTA_bus [30];
assign \Add22~39  = \Add22~8_RESULTA_bus [31];
assign \Add22~40  = \Add22~8_RESULTA_bus [32];
assign \Add22~41  = \Add22~8_RESULTA_bus [33];
assign \Add22~42  = \Add22~8_RESULTA_bus [34];
assign \Add22~43  = \Add22~8_RESULTA_bus [35];
assign \Add22~44  = \Add22~8_RESULTA_bus [36];
assign \Add22~45  = \Add22~8_RESULTA_bus [37];
assign \Add22~46  = \Add22~8_RESULTA_bus [38];
assign \Add22~47  = \Add22~8_RESULTA_bus [39];
assign \Add22~48  = \Add22~8_RESULTA_bus [40];
assign \Add22~49  = \Add22~8_RESULTA_bus [41];
assign \Add22~50  = \Add22~8_RESULTA_bus [42];
assign \Add22~51  = \Add22~8_RESULTA_bus [43];
assign \Add22~52  = \Add22~8_RESULTA_bus [44];
assign \Add22~53  = \Add22~8_RESULTA_bus [45];
assign \Add22~54  = \Add22~8_RESULTA_bus [46];
assign \Add22~55  = \Add22~8_RESULTA_bus [47];
assign \Add22~56  = \Add22~8_RESULTA_bus [48];
assign \Add22~57  = \Add22~8_RESULTA_bus [49];
assign \Add22~58  = \Add22~8_RESULTA_bus [50];
assign \Add22~59  = \Add22~8_RESULTA_bus [51];
assign \Add22~60  = \Add22~8_RESULTA_bus [52];
assign \Add22~61  = \Add22~8_RESULTA_bus [53];
assign \Add22~62  = \Add22~8_RESULTA_bus [54];
assign \Add22~63  = \Add22~8_RESULTA_bus [55];
assign \Add22~64  = \Add22~8_RESULTA_bus [56];
assign \Add22~65  = \Add22~8_RESULTA_bus [57];
assign \Add22~66  = \Add22~8_RESULTA_bus [58];
assign \Add22~67  = \Add22~8_RESULTA_bus [59];
assign \Add22~68  = \Add22~8_RESULTA_bus [60];
assign \Add22~69  = \Add22~8_RESULTA_bus [61];
assign \Add22~70  = \Add22~8_RESULTA_bus [62];
assign \Add22~71  = \Add22~8_RESULTA_bus [63];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \Add26~8_resulta  = \Add26~8_RESULTA_bus [0];
assign \Add26~9  = \Add26~8_RESULTA_bus [1];
assign \Add26~10  = \Add26~8_RESULTA_bus [2];
assign \Add26~11  = \Add26~8_RESULTA_bus [3];
assign \Add26~12  = \Add26~8_RESULTA_bus [4];
assign \Add26~13  = \Add26~8_RESULTA_bus [5];
assign \Add26~14  = \Add26~8_RESULTA_bus [6];
assign \Add26~15  = \Add26~8_RESULTA_bus [7];
assign \Add26~16  = \Add26~8_RESULTA_bus [8];
assign \Add26~17  = \Add26~8_RESULTA_bus [9];
assign \Add26~18  = \Add26~8_RESULTA_bus [10];
assign \Add26~19  = \Add26~8_RESULTA_bus [11];
assign \Add26~20  = \Add26~8_RESULTA_bus [12];
assign \Add26~21  = \Add26~8_RESULTA_bus [13];
assign \Add26~22  = \Add26~8_RESULTA_bus [14];
assign \Add26~23  = \Add26~8_RESULTA_bus [15];
assign \Add26~24  = \Add26~8_RESULTA_bus [16];
assign \Add26~25  = \Add26~8_RESULTA_bus [17];
assign \Add26~26  = \Add26~8_RESULTA_bus [18];
assign \Add26~27  = \Add26~8_RESULTA_bus [19];
assign \Add26~28  = \Add26~8_RESULTA_bus [20];
assign \Add26~29  = \Add26~8_RESULTA_bus [21];
assign \Add26~30  = \Add26~8_RESULTA_bus [22];
assign \Add26~31  = \Add26~8_RESULTA_bus [23];
assign \Add26~32  = \Add26~8_RESULTA_bus [24];
assign \Add26~33  = \Add26~8_RESULTA_bus [25];
assign \Add26~34  = \Add26~8_RESULTA_bus [26];
assign \Add26~35  = \Add26~8_RESULTA_bus [27];
assign \Add26~36  = \Add26~8_RESULTA_bus [28];
assign \Add26~37  = \Add26~8_RESULTA_bus [29];
assign \Add26~38  = \Add26~8_RESULTA_bus [30];
assign \Add26~39  = \Add26~8_RESULTA_bus [31];
assign \Add26~40  = \Add26~8_RESULTA_bus [32];
assign \Add26~41  = \Add26~8_RESULTA_bus [33];
assign \Add26~42  = \Add26~8_RESULTA_bus [34];
assign \Add26~43  = \Add26~8_RESULTA_bus [35];
assign \Add26~44  = \Add26~8_RESULTA_bus [36];
assign \Add26~45  = \Add26~8_RESULTA_bus [37];
assign \Add26~46  = \Add26~8_RESULTA_bus [38];
assign \Add26~47  = \Add26~8_RESULTA_bus [39];
assign \Add26~48  = \Add26~8_RESULTA_bus [40];
assign \Add26~49  = \Add26~8_RESULTA_bus [41];
assign \Add26~50  = \Add26~8_RESULTA_bus [42];
assign \Add26~51  = \Add26~8_RESULTA_bus [43];
assign \Add26~52  = \Add26~8_RESULTA_bus [44];
assign \Add26~53  = \Add26~8_RESULTA_bus [45];
assign \Add26~54  = \Add26~8_RESULTA_bus [46];
assign \Add26~55  = \Add26~8_RESULTA_bus [47];
assign \Add26~56  = \Add26~8_RESULTA_bus [48];
assign \Add26~57  = \Add26~8_RESULTA_bus [49];
assign \Add26~58  = \Add26~8_RESULTA_bus [50];
assign \Add26~59  = \Add26~8_RESULTA_bus [51];
assign \Add26~60  = \Add26~8_RESULTA_bus [52];
assign \Add26~61  = \Add26~8_RESULTA_bus [53];
assign \Add26~62  = \Add26~8_RESULTA_bus [54];
assign \Add26~63  = \Add26~8_RESULTA_bus [55];
assign \Add26~64  = \Add26~8_RESULTA_bus [56];
assign \Add26~65  = \Add26~8_RESULTA_bus [57];
assign \Add26~66  = \Add26~8_RESULTA_bus [58];
assign \Add26~67  = \Add26~8_RESULTA_bus [59];
assign \Add26~68  = \Add26~8_RESULTA_bus [60];
assign \Add26~69  = \Add26~8_RESULTA_bus [61];
assign \Add26~70  = \Add26~8_RESULTA_bus [62];
assign \Add26~71  = \Add26~8_RESULTA_bus [63];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \Add24~8_resulta  = \Add24~8_RESULTA_bus [0];
assign \Add24~9  = \Add24~8_RESULTA_bus [1];
assign \Add24~10  = \Add24~8_RESULTA_bus [2];
assign \Add24~11  = \Add24~8_RESULTA_bus [3];
assign \Add24~12  = \Add24~8_RESULTA_bus [4];
assign \Add24~13  = \Add24~8_RESULTA_bus [5];
assign \Add24~14  = \Add24~8_RESULTA_bus [6];
assign \Add24~15  = \Add24~8_RESULTA_bus [7];
assign \Add24~16  = \Add24~8_RESULTA_bus [8];
assign \Add24~17  = \Add24~8_RESULTA_bus [9];
assign \Add24~18  = \Add24~8_RESULTA_bus [10];
assign \Add24~19  = \Add24~8_RESULTA_bus [11];
assign \Add24~20  = \Add24~8_RESULTA_bus [12];
assign \Add24~21  = \Add24~8_RESULTA_bus [13];
assign \Add24~22  = \Add24~8_RESULTA_bus [14];
assign \Add24~23  = \Add24~8_RESULTA_bus [15];
assign \Add24~24  = \Add24~8_RESULTA_bus [16];
assign \Add24~25  = \Add24~8_RESULTA_bus [17];
assign \Add24~26  = \Add24~8_RESULTA_bus [18];
assign \Add24~27  = \Add24~8_RESULTA_bus [19];
assign \Add24~28  = \Add24~8_RESULTA_bus [20];
assign \Add24~29  = \Add24~8_RESULTA_bus [21];
assign \Add24~30  = \Add24~8_RESULTA_bus [22];
assign \Add24~31  = \Add24~8_RESULTA_bus [23];
assign \Add24~32  = \Add24~8_RESULTA_bus [24];
assign \Add24~33  = \Add24~8_RESULTA_bus [25];
assign \Add24~34  = \Add24~8_RESULTA_bus [26];
assign \Add24~35  = \Add24~8_RESULTA_bus [27];
assign \Add24~36  = \Add24~8_RESULTA_bus [28];
assign \Add24~37  = \Add24~8_RESULTA_bus [29];
assign \Add24~38  = \Add24~8_RESULTA_bus [30];
assign \Add24~39  = \Add24~8_RESULTA_bus [31];
assign \Add24~40  = \Add24~8_RESULTA_bus [32];
assign \Add24~41  = \Add24~8_RESULTA_bus [33];
assign \Add24~42  = \Add24~8_RESULTA_bus [34];
assign \Add24~43  = \Add24~8_RESULTA_bus [35];
assign \Add24~44  = \Add24~8_RESULTA_bus [36];
assign \Add24~45  = \Add24~8_RESULTA_bus [37];
assign \Add24~46  = \Add24~8_RESULTA_bus [38];
assign \Add24~47  = \Add24~8_RESULTA_bus [39];
assign \Add24~48  = \Add24~8_RESULTA_bus [40];
assign \Add24~49  = \Add24~8_RESULTA_bus [41];
assign \Add24~50  = \Add24~8_RESULTA_bus [42];
assign \Add24~51  = \Add24~8_RESULTA_bus [43];
assign \Add24~52  = \Add24~8_RESULTA_bus [44];
assign \Add24~53  = \Add24~8_RESULTA_bus [45];
assign \Add24~54  = \Add24~8_RESULTA_bus [46];
assign \Add24~55  = \Add24~8_RESULTA_bus [47];
assign \Add24~56  = \Add24~8_RESULTA_bus [48];
assign \Add24~57  = \Add24~8_RESULTA_bus [49];
assign \Add24~58  = \Add24~8_RESULTA_bus [50];
assign \Add24~59  = \Add24~8_RESULTA_bus [51];
assign \Add24~60  = \Add24~8_RESULTA_bus [52];
assign \Add24~61  = \Add24~8_RESULTA_bus [53];
assign \Add24~62  = \Add24~8_RESULTA_bus [54];
assign \Add24~63  = \Add24~8_RESULTA_bus [55];
assign \Add24~64  = \Add24~8_RESULTA_bus [56];
assign \Add24~65  = \Add24~8_RESULTA_bus [57];
assign \Add24~66  = \Add24~8_RESULTA_bus [58];
assign \Add24~67  = \Add24~8_RESULTA_bus [59];
assign \Add24~68  = \Add24~8_RESULTA_bus [60];
assign \Add24~69  = \Add24~8_RESULTA_bus [61];
assign \Add24~70  = \Add24~8_RESULTA_bus [62];
assign \Add24~71  = \Add24~8_RESULTA_bus [63];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \img_rom_8|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \img_rom_8|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \img_rom_2|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \img_rom_2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \img_rom_6|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \img_rom_6|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \img_rom_4|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \img_rom_4|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \Mult4~8_resulta  = \Mult4~8_RESULTA_bus [0];
assign \Mult4~9  = \Mult4~8_RESULTA_bus [1];
assign \Mult4~10  = \Mult4~8_RESULTA_bus [2];
assign \Mult4~11  = \Mult4~8_RESULTA_bus [3];
assign \Mult4~12  = \Mult4~8_RESULTA_bus [4];
assign \Mult4~13  = \Mult4~8_RESULTA_bus [5];
assign \Mult4~14  = \Mult4~8_RESULTA_bus [6];
assign \Mult4~15  = \Mult4~8_RESULTA_bus [7];
assign \Mult4~16  = \Mult4~8_RESULTA_bus [8];
assign \Mult4~17  = \Mult4~8_RESULTA_bus [9];
assign \Mult4~18  = \Mult4~8_RESULTA_bus [10];
assign \Mult4~19  = \Mult4~8_RESULTA_bus [11];
assign \Mult4~20  = \Mult4~8_RESULTA_bus [12];
assign \Mult4~21  = \Mult4~8_RESULTA_bus [13];
assign \Mult4~22  = \Mult4~8_RESULTA_bus [14];
assign \Mult4~23  = \Mult4~8_RESULTA_bus [15];
assign \Mult4~24  = \Mult4~8_RESULTA_bus [16];
assign \Mult4~25  = \Mult4~8_RESULTA_bus [17];
assign \Mult4~26  = \Mult4~8_RESULTA_bus [18];
assign \Mult4~27  = \Mult4~8_RESULTA_bus [19];
assign \Mult4~28  = \Mult4~8_RESULTA_bus [20];
assign \Mult4~29  = \Mult4~8_RESULTA_bus [21];
assign \Mult4~30  = \Mult4~8_RESULTA_bus [22];
assign \Mult4~31  = \Mult4~8_RESULTA_bus [23];
assign \Mult4~32  = \Mult4~8_RESULTA_bus [24];
assign \Mult4~33  = \Mult4~8_RESULTA_bus [25];
assign \Mult4~34  = \Mult4~8_RESULTA_bus [26];
assign \Mult4~35  = \Mult4~8_RESULTA_bus [27];
assign \Mult4~36  = \Mult4~8_RESULTA_bus [28];
assign \Mult4~37  = \Mult4~8_RESULTA_bus [29];
assign \Mult4~38  = \Mult4~8_RESULTA_bus [30];
assign \Mult4~39  = \Mult4~8_RESULTA_bus [31];
assign \Mult4~40  = \Mult4~8_RESULTA_bus [32];
assign \Mult4~41  = \Mult4~8_RESULTA_bus [33];
assign \Mult4~42  = \Mult4~8_RESULTA_bus [34];
assign \Mult4~43  = \Mult4~8_RESULTA_bus [35];
assign \Mult4~44  = \Mult4~8_RESULTA_bus [36];
assign \Mult4~45  = \Mult4~8_RESULTA_bus [37];
assign \Mult4~46  = \Mult4~8_RESULTA_bus [38];
assign \Mult4~47  = \Mult4~8_RESULTA_bus [39];
assign \Mult4~48  = \Mult4~8_RESULTA_bus [40];
assign \Mult4~49  = \Mult4~8_RESULTA_bus [41];
assign \Mult4~50  = \Mult4~8_RESULTA_bus [42];
assign \Mult4~51  = \Mult4~8_RESULTA_bus [43];
assign \Mult4~52  = \Mult4~8_RESULTA_bus [44];
assign \Mult4~53  = \Mult4~8_RESULTA_bus [45];
assign \Mult4~54  = \Mult4~8_RESULTA_bus [46];
assign \Mult4~55  = \Mult4~8_RESULTA_bus [47];
assign \Mult4~56  = \Mult4~8_RESULTA_bus [48];
assign \Mult4~57  = \Mult4~8_RESULTA_bus [49];
assign \Mult4~58  = \Mult4~8_RESULTA_bus [50];
assign \Mult4~59  = \Mult4~8_RESULTA_bus [51];
assign \Mult4~60  = \Mult4~8_RESULTA_bus [52];
assign \Mult4~61  = \Mult4~8_RESULTA_bus [53];
assign \Mult4~62  = \Mult4~8_RESULTA_bus [54];
assign \Mult4~63  = \Mult4~8_RESULTA_bus [55];
assign \Mult4~64  = \Mult4~8_RESULTA_bus [56];
assign \Mult4~65  = \Mult4~8_RESULTA_bus [57];
assign \Mult4~66  = \Mult4~8_RESULTA_bus [58];
assign \Mult4~67  = \Mult4~8_RESULTA_bus [59];
assign \Mult4~68  = \Mult4~8_RESULTA_bus [60];
assign \Mult4~69  = \Mult4~8_RESULTA_bus [61];
assign \Mult4~70  = \Mult4~8_RESULTA_bus [62];
assign \Mult4~71  = \Mult4~8_RESULTA_bus [63];

assign \Mult1~8_resulta  = \Mult1~8_RESULTA_bus [0];
assign \Mult1~9  = \Mult1~8_RESULTA_bus [1];
assign \Mult1~10  = \Mult1~8_RESULTA_bus [2];
assign \Mult1~11  = \Mult1~8_RESULTA_bus [3];
assign \Mult1~12  = \Mult1~8_RESULTA_bus [4];
assign \Mult1~13  = \Mult1~8_RESULTA_bus [5];
assign \Mult1~14  = \Mult1~8_RESULTA_bus [6];
assign \Mult1~15  = \Mult1~8_RESULTA_bus [7];
assign \Mult1~16  = \Mult1~8_RESULTA_bus [8];
assign \Mult1~17  = \Mult1~8_RESULTA_bus [9];
assign \Mult1~18  = \Mult1~8_RESULTA_bus [10];
assign \Mult1~19  = \Mult1~8_RESULTA_bus [11];
assign \Mult1~20  = \Mult1~8_RESULTA_bus [12];
assign \Mult1~21  = \Mult1~8_RESULTA_bus [13];
assign \Mult1~22  = \Mult1~8_RESULTA_bus [14];
assign \Mult1~23  = \Mult1~8_RESULTA_bus [15];
assign \Mult1~24  = \Mult1~8_RESULTA_bus [16];
assign \Mult1~25  = \Mult1~8_RESULTA_bus [17];
assign \Mult1~26  = \Mult1~8_RESULTA_bus [18];
assign \Mult1~27  = \Mult1~8_RESULTA_bus [19];
assign \Mult1~28  = \Mult1~8_RESULTA_bus [20];
assign \Mult1~29  = \Mult1~8_RESULTA_bus [21];
assign \Mult1~30  = \Mult1~8_RESULTA_bus [22];
assign \Mult1~31  = \Mult1~8_RESULTA_bus [23];
assign \Mult1~32  = \Mult1~8_RESULTA_bus [24];
assign \Mult1~33  = \Mult1~8_RESULTA_bus [25];
assign \Mult1~34  = \Mult1~8_RESULTA_bus [26];
assign \Mult1~35  = \Mult1~8_RESULTA_bus [27];
assign \Mult1~36  = \Mult1~8_RESULTA_bus [28];
assign \Mult1~37  = \Mult1~8_RESULTA_bus [29];
assign \Mult1~38  = \Mult1~8_RESULTA_bus [30];
assign \Mult1~39  = \Mult1~8_RESULTA_bus [31];
assign \Mult1~40  = \Mult1~8_RESULTA_bus [32];
assign \Mult1~41  = \Mult1~8_RESULTA_bus [33];
assign \Mult1~42  = \Mult1~8_RESULTA_bus [34];
assign \Mult1~43  = \Mult1~8_RESULTA_bus [35];
assign \Mult1~44  = \Mult1~8_RESULTA_bus [36];
assign \Mult1~45  = \Mult1~8_RESULTA_bus [37];
assign \Mult1~46  = \Mult1~8_RESULTA_bus [38];
assign \Mult1~47  = \Mult1~8_RESULTA_bus [39];
assign \Mult1~48  = \Mult1~8_RESULTA_bus [40];
assign \Mult1~49  = \Mult1~8_RESULTA_bus [41];
assign \Mult1~50  = \Mult1~8_RESULTA_bus [42];
assign \Mult1~51  = \Mult1~8_RESULTA_bus [43];
assign \Mult1~52  = \Mult1~8_RESULTA_bus [44];
assign \Mult1~53  = \Mult1~8_RESULTA_bus [45];
assign \Mult1~54  = \Mult1~8_RESULTA_bus [46];
assign \Mult1~55  = \Mult1~8_RESULTA_bus [47];
assign \Mult1~56  = \Mult1~8_RESULTA_bus [48];
assign \Mult1~57  = \Mult1~8_RESULTA_bus [49];
assign \Mult1~58  = \Mult1~8_RESULTA_bus [50];
assign \Mult1~59  = \Mult1~8_RESULTA_bus [51];
assign \Mult1~60  = \Mult1~8_RESULTA_bus [52];
assign \Mult1~61  = \Mult1~8_RESULTA_bus [53];
assign \Mult1~62  = \Mult1~8_RESULTA_bus [54];
assign \Mult1~63  = \Mult1~8_RESULTA_bus [55];
assign \Mult1~64  = \Mult1~8_RESULTA_bus [56];
assign \Mult1~65  = \Mult1~8_RESULTA_bus [57];
assign \Mult1~66  = \Mult1~8_RESULTA_bus [58];
assign \Mult1~67  = \Mult1~8_RESULTA_bus [59];
assign \Mult1~68  = \Mult1~8_RESULTA_bus [60];
assign \Mult1~69  = \Mult1~8_RESULTA_bus [61];
assign \Mult1~70  = \Mult1~8_RESULTA_bus [62];
assign \Mult1~71  = \Mult1~8_RESULTA_bus [63];

assign \Mult3~8_resulta  = \Mult3~8_RESULTA_bus [0];
assign \Mult3~9  = \Mult3~8_RESULTA_bus [1];
assign \Mult3~10  = \Mult3~8_RESULTA_bus [2];
assign \Mult3~11  = \Mult3~8_RESULTA_bus [3];
assign \Mult3~12  = \Mult3~8_RESULTA_bus [4];
assign \Mult3~13  = \Mult3~8_RESULTA_bus [5];
assign \Mult3~14  = \Mult3~8_RESULTA_bus [6];
assign \Mult3~15  = \Mult3~8_RESULTA_bus [7];
assign \Mult3~16  = \Mult3~8_RESULTA_bus [8];
assign \Mult3~17  = \Mult3~8_RESULTA_bus [9];
assign \Mult3~18  = \Mult3~8_RESULTA_bus [10];
assign \Mult3~19  = \Mult3~8_RESULTA_bus [11];
assign \Mult3~20  = \Mult3~8_RESULTA_bus [12];
assign \Mult3~21  = \Mult3~8_RESULTA_bus [13];
assign \Mult3~22  = \Mult3~8_RESULTA_bus [14];
assign \Mult3~23  = \Mult3~8_RESULTA_bus [15];
assign \Mult3~24  = \Mult3~8_RESULTA_bus [16];
assign \Mult3~25  = \Mult3~8_RESULTA_bus [17];
assign \Mult3~26  = \Mult3~8_RESULTA_bus [18];
assign \Mult3~27  = \Mult3~8_RESULTA_bus [19];
assign \Mult3~28  = \Mult3~8_RESULTA_bus [20];
assign \Mult3~29  = \Mult3~8_RESULTA_bus [21];
assign \Mult3~30  = \Mult3~8_RESULTA_bus [22];
assign \Mult3~31  = \Mult3~8_RESULTA_bus [23];
assign \Mult3~32  = \Mult3~8_RESULTA_bus [24];
assign \Mult3~33  = \Mult3~8_RESULTA_bus [25];
assign \Mult3~34  = \Mult3~8_RESULTA_bus [26];
assign \Mult3~35  = \Mult3~8_RESULTA_bus [27];
assign \Mult3~36  = \Mult3~8_RESULTA_bus [28];
assign \Mult3~37  = \Mult3~8_RESULTA_bus [29];
assign \Mult3~38  = \Mult3~8_RESULTA_bus [30];
assign \Mult3~39  = \Mult3~8_RESULTA_bus [31];
assign \Mult3~40  = \Mult3~8_RESULTA_bus [32];
assign \Mult3~41  = \Mult3~8_RESULTA_bus [33];
assign \Mult3~42  = \Mult3~8_RESULTA_bus [34];
assign \Mult3~43  = \Mult3~8_RESULTA_bus [35];
assign \Mult3~44  = \Mult3~8_RESULTA_bus [36];
assign \Mult3~45  = \Mult3~8_RESULTA_bus [37];
assign \Mult3~46  = \Mult3~8_RESULTA_bus [38];
assign \Mult3~47  = \Mult3~8_RESULTA_bus [39];
assign \Mult3~48  = \Mult3~8_RESULTA_bus [40];
assign \Mult3~49  = \Mult3~8_RESULTA_bus [41];
assign \Mult3~50  = \Mult3~8_RESULTA_bus [42];
assign \Mult3~51  = \Mult3~8_RESULTA_bus [43];
assign \Mult3~52  = \Mult3~8_RESULTA_bus [44];
assign \Mult3~53  = \Mult3~8_RESULTA_bus [45];
assign \Mult3~54  = \Mult3~8_RESULTA_bus [46];
assign \Mult3~55  = \Mult3~8_RESULTA_bus [47];
assign \Mult3~56  = \Mult3~8_RESULTA_bus [48];
assign \Mult3~57  = \Mult3~8_RESULTA_bus [49];
assign \Mult3~58  = \Mult3~8_RESULTA_bus [50];
assign \Mult3~59  = \Mult3~8_RESULTA_bus [51];
assign \Mult3~60  = \Mult3~8_RESULTA_bus [52];
assign \Mult3~61  = \Mult3~8_RESULTA_bus [53];
assign \Mult3~62  = \Mult3~8_RESULTA_bus [54];
assign \Mult3~63  = \Mult3~8_RESULTA_bus [55];
assign \Mult3~64  = \Mult3~8_RESULTA_bus [56];
assign \Mult3~65  = \Mult3~8_RESULTA_bus [57];
assign \Mult3~66  = \Mult3~8_RESULTA_bus [58];
assign \Mult3~67  = \Mult3~8_RESULTA_bus [59];
assign \Mult3~68  = \Mult3~8_RESULTA_bus [60];
assign \Mult3~69  = \Mult3~8_RESULTA_bus [61];
assign \Mult3~70  = \Mult3~8_RESULTA_bus [62];
assign \Mult3~71  = \Mult3~8_RESULTA_bus [63];

assign \Mult2~8_resulta  = \Mult2~8_RESULTA_bus [0];
assign \Mult2~9  = \Mult2~8_RESULTA_bus [1];
assign \Mult2~10  = \Mult2~8_RESULTA_bus [2];
assign \Mult2~11  = \Mult2~8_RESULTA_bus [3];
assign \Mult2~12  = \Mult2~8_RESULTA_bus [4];
assign \Mult2~13  = \Mult2~8_RESULTA_bus [5];
assign \Mult2~14  = \Mult2~8_RESULTA_bus [6];
assign \Mult2~15  = \Mult2~8_RESULTA_bus [7];
assign \Mult2~16  = \Mult2~8_RESULTA_bus [8];
assign \Mult2~17  = \Mult2~8_RESULTA_bus [9];
assign \Mult2~18  = \Mult2~8_RESULTA_bus [10];
assign \Mult2~19  = \Mult2~8_RESULTA_bus [11];
assign \Mult2~20  = \Mult2~8_RESULTA_bus [12];
assign \Mult2~21  = \Mult2~8_RESULTA_bus [13];
assign \Mult2~22  = \Mult2~8_RESULTA_bus [14];
assign \Mult2~23  = \Mult2~8_RESULTA_bus [15];
assign \Mult2~24  = \Mult2~8_RESULTA_bus [16];
assign \Mult2~25  = \Mult2~8_RESULTA_bus [17];
assign \Mult2~26  = \Mult2~8_RESULTA_bus [18];
assign \Mult2~27  = \Mult2~8_RESULTA_bus [19];
assign \Mult2~28  = \Mult2~8_RESULTA_bus [20];
assign \Mult2~29  = \Mult2~8_RESULTA_bus [21];
assign \Mult2~30  = \Mult2~8_RESULTA_bus [22];
assign \Mult2~31  = \Mult2~8_RESULTA_bus [23];
assign \Mult2~32  = \Mult2~8_RESULTA_bus [24];
assign \Mult2~33  = \Mult2~8_RESULTA_bus [25];
assign \Mult2~34  = \Mult2~8_RESULTA_bus [26];
assign \Mult2~35  = \Mult2~8_RESULTA_bus [27];
assign \Mult2~36  = \Mult2~8_RESULTA_bus [28];
assign \Mult2~37  = \Mult2~8_RESULTA_bus [29];
assign \Mult2~38  = \Mult2~8_RESULTA_bus [30];
assign \Mult2~39  = \Mult2~8_RESULTA_bus [31];
assign \Mult2~40  = \Mult2~8_RESULTA_bus [32];
assign \Mult2~41  = \Mult2~8_RESULTA_bus [33];
assign \Mult2~42  = \Mult2~8_RESULTA_bus [34];
assign \Mult2~43  = \Mult2~8_RESULTA_bus [35];
assign \Mult2~44  = \Mult2~8_RESULTA_bus [36];
assign \Mult2~45  = \Mult2~8_RESULTA_bus [37];
assign \Mult2~46  = \Mult2~8_RESULTA_bus [38];
assign \Mult2~47  = \Mult2~8_RESULTA_bus [39];
assign \Mult2~48  = \Mult2~8_RESULTA_bus [40];
assign \Mult2~49  = \Mult2~8_RESULTA_bus [41];
assign \Mult2~50  = \Mult2~8_RESULTA_bus [42];
assign \Mult2~51  = \Mult2~8_RESULTA_bus [43];
assign \Mult2~52  = \Mult2~8_RESULTA_bus [44];
assign \Mult2~53  = \Mult2~8_RESULTA_bus [45];
assign \Mult2~54  = \Mult2~8_RESULTA_bus [46];
assign \Mult2~55  = \Mult2~8_RESULTA_bus [47];
assign \Mult2~56  = \Mult2~8_RESULTA_bus [48];
assign \Mult2~57  = \Mult2~8_RESULTA_bus [49];
assign \Mult2~58  = \Mult2~8_RESULTA_bus [50];
assign \Mult2~59  = \Mult2~8_RESULTA_bus [51];
assign \Mult2~60  = \Mult2~8_RESULTA_bus [52];
assign \Mult2~61  = \Mult2~8_RESULTA_bus [53];
assign \Mult2~62  = \Mult2~8_RESULTA_bus [54];
assign \Mult2~63  = \Mult2~8_RESULTA_bus [55];
assign \Mult2~64  = \Mult2~8_RESULTA_bus [56];
assign \Mult2~65  = \Mult2~8_RESULTA_bus [57];
assign \Mult2~66  = \Mult2~8_RESULTA_bus [58];
assign \Mult2~67  = \Mult2~8_RESULTA_bus [59];
assign \Mult2~68  = \Mult2~8_RESULTA_bus [60];
assign \Mult2~69  = \Mult2~8_RESULTA_bus [61];
assign \Mult2~70  = \Mult2~8_RESULTA_bus [62];
assign \Mult2~71  = \Mult2~8_RESULTA_bus [63];

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \HS~output (
	.i(\screen|hs~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HS),
	.obar());
// synopsys translate_off
defparam \HS~output .bus_hold = "false";
defparam \HS~output .open_drain_output = "false";
defparam \HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VS~output (
	.i(\screen|vs~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VS),
	.obar());
// synopsys translate_off
defparam \VS~output .bus_hold = "false";
defparam \VS~output .open_drain_output = "false";
defparam \VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA_R[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA_R[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA_R[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA_R[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA_R[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA_R[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA_R[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA_R[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA_G[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA_G[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA_G[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA_G[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA_G[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA_G[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA_G[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA_G[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA_B[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA_B[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA_B[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA_B[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA_B[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA_B[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA_B[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA_B[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\screen|blank~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\clk_trans|clk_25M~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \led9~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led9),
	.obar());
// synopsys translate_off
defparam \led9~output .bus_hold = "false";
defparam \led9~output .open_drain_output = "false";
defparam \led9~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N3
cyclonev_lcell_comb \clk_trans|clk_25M~0 (
// Equation(s):
// \clk_trans|clk_25M~0_combout  = ( !\clk_trans|clk_25M~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_trans|clk_25M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_trans|clk_25M~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_trans|clk_25M~0 .extended_lut = "off";
defparam \clk_trans|clk_25M~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \clk_trans|clk_25M~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \clk_trans|clk_25M~feeder (
// Equation(s):
// \clk_trans|clk_25M~feeder_combout  = \clk_trans|clk_25M~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_trans|clk_25M~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_trans|clk_25M~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_trans|clk_25M~feeder .extended_lut = "off";
defparam \clk_trans|clk_25M~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \clk_trans|clk_25M~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N26
dffeas \clk_trans|clk_25M (
	.clk(\clk~input_o ),
	.d(\clk_trans|clk_25M~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_trans|clk_25M~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_trans|clk_25M .is_wysiwyg = "true";
defparam \clk_trans|clk_25M .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \clk_trans|clk_25M~CLKENA0 (
	.inclk(\clk_trans|clk_25M~q ),
	.ena(vcc),
	.outclk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk_trans|clk_25M~CLKENA0 .clock_type = "global clock";
defparam \clk_trans|clk_25M~CLKENA0 .disable_mode = "low";
defparam \clk_trans|clk_25M~CLKENA0 .ena_register_mode = "always enabled";
defparam \clk_trans|clk_25M~CLKENA0 .ena_register_power_up = "high";
defparam \clk_trans|clk_25M~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N30
cyclonev_lcell_comb \screen|Add0~17 (
// Equation(s):
// \screen|Add0~17_sumout  = SUM(( \screen|Hcnt [0] ) + ( VCC ) + ( !VCC ))
// \screen|Add0~18  = CARRY(( \screen|Hcnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Hcnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add0~17_sumout ),
	.cout(\screen|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add0~17 .extended_lut = "off";
defparam \screen|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \screen|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N56
dffeas \screen|Hcnt[8] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\screen|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Hcnt[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Hcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Hcnt[8] .is_wysiwyg = "true";
defparam \screen|Hcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N45
cyclonev_lcell_comb \screen|Add0~37 (
// Equation(s):
// \screen|Add0~37_sumout  = SUM(( \screen|Hcnt [5] ) + ( GND ) + ( \screen|Add0~34  ))
// \screen|Add0~38  = CARRY(( \screen|Hcnt [5] ) + ( GND ) + ( \screen|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Hcnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add0~37_sumout ),
	.cout(\screen|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add0~37 .extended_lut = "off";
defparam \screen|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \screen|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N48
cyclonev_lcell_comb \screen|Add0~5 (
// Equation(s):
// \screen|Add0~5_sumout  = SUM(( \screen|Hcnt [6] ) + ( GND ) + ( \screen|Add0~38  ))
// \screen|Add0~6  = CARRY(( \screen|Hcnt [6] ) + ( GND ) + ( \screen|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Hcnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add0~5_sumout ),
	.cout(\screen|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add0~5 .extended_lut = "off";
defparam \screen|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \screen|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N50
dffeas \screen|Hcnt[6] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\screen|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Hcnt[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Hcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Hcnt[6] .is_wysiwyg = "true";
defparam \screen|Hcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N51
cyclonev_lcell_comb \screen|Add0~9 (
// Equation(s):
// \screen|Add0~9_sumout  = SUM(( \screen|Hcnt [7] ) + ( GND ) + ( \screen|Add0~6  ))
// \screen|Add0~10  = CARRY(( \screen|Hcnt [7] ) + ( GND ) + ( \screen|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Hcnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add0~9_sumout ),
	.cout(\screen|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add0~9 .extended_lut = "off";
defparam \screen|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \screen|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N53
dffeas \screen|Hcnt[7] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\screen|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Hcnt[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Hcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Hcnt[7] .is_wysiwyg = "true";
defparam \screen|Hcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N54
cyclonev_lcell_comb \screen|Add0~13 (
// Equation(s):
// \screen|Add0~13_sumout  = SUM(( \screen|Hcnt [8] ) + ( GND ) + ( \screen|Add0~10  ))
// \screen|Add0~14  = CARRY(( \screen|Hcnt [8] ) + ( GND ) + ( \screen|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Hcnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add0~13_sumout ),
	.cout(\screen|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add0~13 .extended_lut = "off";
defparam \screen|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \screen|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N24
cyclonev_lcell_comb \screen|Equal0~0 (
// Equation(s):
// \screen|Equal0~0_combout  = ( \screen|Add0~37_sumout  & ( !\screen|Add0~21_sumout  & ( (!\screen|Add0~25_sumout  & (!\screen|Add0~33_sumout  & (!\screen|Add0~17_sumout  & !\screen|Add0~29_sumout ))) ) ) )

	.dataa(!\screen|Add0~25_sumout ),
	.datab(!\screen|Add0~33_sumout ),
	.datac(!\screen|Add0~17_sumout ),
	.datad(!\screen|Add0~29_sumout ),
	.datae(!\screen|Add0~37_sumout ),
	.dataf(!\screen|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screen|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|Equal0~0 .extended_lut = "off";
defparam \screen|Equal0~0 .lut_mask = 64'h0000800000000000;
defparam \screen|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N59
dffeas \screen|Hcnt[9] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\screen|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Hcnt[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Hcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Hcnt[9] .is_wysiwyg = "true";
defparam \screen|Hcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N57
cyclonev_lcell_comb \screen|Add0~1 (
// Equation(s):
// \screen|Add0~1_sumout  = SUM(( \screen|Hcnt [9] ) + ( GND ) + ( \screen|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Hcnt [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|Add0~1 .extended_lut = "off";
defparam \screen|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \screen|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N12
cyclonev_lcell_comb \screen|Hcnt[9]~0 (
// Equation(s):
// \screen|Hcnt[9]~0_combout  = ( \screen|Add0~9_sumout  & ( \screen|Add0~5_sumout  & ( !\reset~input_o  ) ) ) # ( !\screen|Add0~9_sumout  & ( \screen|Add0~5_sumout  & ( !\reset~input_o  ) ) ) # ( \screen|Add0~9_sumout  & ( !\screen|Add0~5_sumout  & ( 
// !\reset~input_o  ) ) ) # ( !\screen|Add0~9_sumout  & ( !\screen|Add0~5_sumout  & ( (!\reset~input_o ) # ((\screen|Add0~13_sumout  & (\screen|Equal0~0_combout  & \screen|Add0~1_sumout ))) ) ) )

	.dataa(!\screen|Add0~13_sumout ),
	.datab(!\reset~input_o ),
	.datac(!\screen|Equal0~0_combout ),
	.datad(!\screen|Add0~1_sumout ),
	.datae(!\screen|Add0~9_sumout ),
	.dataf(!\screen|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screen|Hcnt[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|Hcnt[9]~0 .extended_lut = "off";
defparam \screen|Hcnt[9]~0 .lut_mask = 64'hCCCDCCCCCCCCCCCC;
defparam \screen|Hcnt[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N23
dffeas \screen|Hcnt[0] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Hcnt[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Hcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Hcnt[0] .is_wysiwyg = "true";
defparam \screen|Hcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N33
cyclonev_lcell_comb \screen|Add0~21 (
// Equation(s):
// \screen|Add0~21_sumout  = SUM(( \screen|Hcnt [1] ) + ( GND ) + ( \screen|Add0~18  ))
// \screen|Add0~22  = CARRY(( \screen|Hcnt [1] ) + ( GND ) + ( \screen|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Hcnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add0~21_sumout ),
	.cout(\screen|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add0~21 .extended_lut = "off";
defparam \screen|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \screen|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N29
dffeas \screen|Hcnt[1] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Hcnt[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Hcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Hcnt[1] .is_wysiwyg = "true";
defparam \screen|Hcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N36
cyclonev_lcell_comb \screen|Add0~25 (
// Equation(s):
// \screen|Add0~25_sumout  = SUM(( \screen|Hcnt [2] ) + ( GND ) + ( \screen|Add0~22  ))
// \screen|Add0~26  = CARRY(( \screen|Hcnt [2] ) + ( GND ) + ( \screen|Add0~22  ))

	.dataa(gnd),
	.datab(!\screen|Hcnt [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add0~25_sumout ),
	.cout(\screen|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add0~25 .extended_lut = "off";
defparam \screen|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \screen|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N17
dffeas \screen|Hcnt[2] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Hcnt[9]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Hcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Hcnt[2] .is_wysiwyg = "true";
defparam \screen|Hcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N39
cyclonev_lcell_comb \screen|Add0~29 (
// Equation(s):
// \screen|Add0~29_sumout  = SUM(( \screen|Hcnt [3] ) + ( GND ) + ( \screen|Add0~26  ))
// \screen|Add0~30  = CARRY(( \screen|Hcnt [3] ) + ( GND ) + ( \screen|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Hcnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add0~29_sumout ),
	.cout(\screen|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add0~29 .extended_lut = "off";
defparam \screen|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \screen|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N41
dffeas \screen|Hcnt[3] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\screen|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Hcnt[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Hcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Hcnt[3] .is_wysiwyg = "true";
defparam \screen|Hcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N42
cyclonev_lcell_comb \screen|Add0~33 (
// Equation(s):
// \screen|Add0~33_sumout  = SUM(( \screen|Hcnt [4] ) + ( GND ) + ( \screen|Add0~30  ))
// \screen|Add0~34  = CARRY(( \screen|Hcnt [4] ) + ( GND ) + ( \screen|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Hcnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add0~33_sumout ),
	.cout(\screen|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add0~33 .extended_lut = "off";
defparam \screen|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \screen|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y43_N44
dffeas \screen|Hcnt[4] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\screen|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Hcnt[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Hcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Hcnt[4] .is_wysiwyg = "true";
defparam \screen|Hcnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y43_N47
dffeas \screen|Hcnt[5] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\screen|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Hcnt[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Hcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Hcnt[5] .is_wysiwyg = "true";
defparam \screen|Hcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N18
cyclonev_lcell_comb \screen|hs~0 (
// Equation(s):
// \screen|hs~0_combout  = ( \screen|Hcnt [7] & ( \screen|Hcnt [4] & ( (!\screen|Hcnt [9]) # (((\screen|Hcnt [5] & \screen|Hcnt [6])) # (\screen|Hcnt [8])) ) ) ) # ( !\screen|Hcnt [7] & ( \screen|Hcnt [4] ) ) # ( \screen|Hcnt [7] & ( !\screen|Hcnt [4] & ( 
// (!\screen|Hcnt [9]) # (((!\screen|Hcnt [5] & !\screen|Hcnt [6])) # (\screen|Hcnt [8])) ) ) ) # ( !\screen|Hcnt [7] & ( !\screen|Hcnt [4] ) )

	.dataa(!\screen|Hcnt [5]),
	.datab(!\screen|Hcnt [9]),
	.datac(!\screen|Hcnt [6]),
	.datad(!\screen|Hcnt [8]),
	.datae(!\screen|Hcnt [7]),
	.dataf(!\screen|Hcnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screen|hs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|hs~0 .extended_lut = "off";
defparam \screen|hs~0 .lut_mask = 64'hFFFFECFFFFFFCDFF;
defparam \screen|hs~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N30
cyclonev_lcell_comb \screen|Add1~17 (
// Equation(s):
// \screen|Add1~17_sumout  = SUM(( \screen|Vcnt [0] ) + ( VCC ) + ( !VCC ))
// \screen|Add1~18  = CARRY(( \screen|Vcnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\screen|Vcnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add1~17_sumout ),
	.cout(\screen|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add1~17 .extended_lut = "off";
defparam \screen|Add1~17 .lut_mask = 64'h0000000000003333;
defparam \screen|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N27
cyclonev_lcell_comb \screen|Equal1~0 (
// Equation(s):
// \screen|Equal1~0_combout  = ( !\screen|Add1~37_sumout  & ( \screen|Add1~29_sumout  & ( (\screen|Add1~25_sumout  & (\screen|Add1~17_sumout  & (!\screen|Add1~33_sumout  & !\screen|Add1~21_sumout ))) ) ) )

	.dataa(!\screen|Add1~25_sumout ),
	.datab(!\screen|Add1~17_sumout ),
	.datac(!\screen|Add1~33_sumout ),
	.datad(!\screen|Add1~21_sumout ),
	.datae(!\screen|Add1~37_sumout ),
	.dataf(!\screen|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screen|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|Equal1~0 .extended_lut = "off";
defparam \screen|Equal1~0 .lut_mask = 64'h0000000010000000;
defparam \screen|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N12
cyclonev_lcell_comb \screen|Vcnt[9]~0 (
// Equation(s):
// \screen|Vcnt[9]~0_combout  = ( \screen|Add1~13_sumout  & ( \screen|Add1~9_sumout  & ( !\reset~input_o  ) ) ) # ( !\screen|Add1~13_sumout  & ( \screen|Add1~9_sumout  & ( !\reset~input_o  ) ) ) # ( \screen|Add1~13_sumout  & ( !\screen|Add1~9_sumout  & ( 
// !\reset~input_o  ) ) ) # ( !\screen|Add1~13_sumout  & ( !\screen|Add1~9_sumout  & ( (!\reset~input_o ) # ((!\screen|Add1~5_sumout  & (\screen|Equal1~0_combout  & \screen|Add1~1_sumout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\screen|Add1~5_sumout ),
	.datac(!\screen|Equal1~0_combout ),
	.datad(!\screen|Add1~1_sumout ),
	.datae(!\screen|Add1~13_sumout ),
	.dataf(!\screen|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screen|Vcnt[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|Vcnt[9]~0 .extended_lut = "off";
defparam \screen|Vcnt[9]~0 .lut_mask = 64'hAAAEAAAAAAAAAAAA;
defparam \screen|Vcnt[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N14
dffeas \screen|Vcnt[0] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Vcnt[9]~0_combout ),
	.sload(vcc),
	.ena(\screen|Hcnt[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Vcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Vcnt[0] .is_wysiwyg = "true";
defparam \screen|Vcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N33
cyclonev_lcell_comb \screen|Add1~21 (
// Equation(s):
// \screen|Add1~21_sumout  = SUM(( \screen|Vcnt [1] ) + ( GND ) + ( \screen|Add1~18  ))
// \screen|Add1~22  = CARRY(( \screen|Vcnt [1] ) + ( GND ) + ( \screen|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Vcnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add1~21_sumout ),
	.cout(\screen|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add1~21 .extended_lut = "off";
defparam \screen|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \screen|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N8
dffeas \screen|Vcnt[1] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Vcnt[9]~0_combout ),
	.sload(vcc),
	.ena(\screen|Hcnt[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Vcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Vcnt[1] .is_wysiwyg = "true";
defparam \screen|Vcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N36
cyclonev_lcell_comb \screen|Add1~25 (
// Equation(s):
// \screen|Add1~25_sumout  = SUM(( \screen|Vcnt [2] ) + ( GND ) + ( \screen|Add1~22  ))
// \screen|Add1~26  = CARRY(( \screen|Vcnt [2] ) + ( GND ) + ( \screen|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Vcnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add1~25_sumout ),
	.cout(\screen|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add1~25 .extended_lut = "off";
defparam \screen|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \screen|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N3
cyclonev_lcell_comb \screen|Vcnt[2]~feeder (
// Equation(s):
// \screen|Vcnt[2]~feeder_combout  = ( \screen|Add1~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\screen|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screen|Vcnt[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|Vcnt[2]~feeder .extended_lut = "off";
defparam \screen|Vcnt[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \screen|Vcnt[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N5
dffeas \screen|Vcnt[2] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\screen|Vcnt[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Vcnt[9]~0_combout ),
	.sload(gnd),
	.ena(\screen|Hcnt[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Vcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Vcnt[2] .is_wysiwyg = "true";
defparam \screen|Vcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N39
cyclonev_lcell_comb \screen|Add1~29 (
// Equation(s):
// \screen|Add1~29_sumout  = SUM(( \screen|Vcnt [3] ) + ( GND ) + ( \screen|Add1~26  ))
// \screen|Add1~30  = CARRY(( \screen|Vcnt [3] ) + ( GND ) + ( \screen|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Vcnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add1~29_sumout ),
	.cout(\screen|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add1~29 .extended_lut = "off";
defparam \screen|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \screen|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N2
dffeas \screen|Vcnt[3] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Vcnt[9]~0_combout ),
	.sload(vcc),
	.ena(\screen|Hcnt[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Vcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Vcnt[3] .is_wysiwyg = "true";
defparam \screen|Vcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N42
cyclonev_lcell_comb \screen|Add1~33 (
// Equation(s):
// \screen|Add1~33_sumout  = SUM(( \screen|Vcnt [4] ) + ( GND ) + ( \screen|Add1~30  ))
// \screen|Add1~34  = CARRY(( \screen|Vcnt [4] ) + ( GND ) + ( \screen|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Vcnt [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add1~33_sumout ),
	.cout(\screen|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add1~33 .extended_lut = "off";
defparam \screen|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \screen|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N5
dffeas \screen|Vcnt[4] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Vcnt[9]~0_combout ),
	.sload(vcc),
	.ena(\screen|Hcnt[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Vcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Vcnt[4] .is_wysiwyg = "true";
defparam \screen|Vcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N45
cyclonev_lcell_comb \screen|Add1~37 (
// Equation(s):
// \screen|Add1~37_sumout  = SUM(( \screen|Vcnt [5] ) + ( GND ) + ( \screen|Add1~34  ))
// \screen|Add1~38  = CARRY(( \screen|Vcnt [5] ) + ( GND ) + ( \screen|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Vcnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add1~37_sumout ),
	.cout(\screen|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add1~37 .extended_lut = "off";
defparam \screen|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \screen|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N11
dffeas \screen|Vcnt[5] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Vcnt[9]~0_combout ),
	.sload(vcc),
	.ena(\screen|Hcnt[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Vcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Vcnt[5] .is_wysiwyg = "true";
defparam \screen|Vcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N48
cyclonev_lcell_comb \screen|Add1~5 (
// Equation(s):
// \screen|Add1~5_sumout  = SUM(( \screen|Vcnt [6] ) + ( GND ) + ( \screen|Add1~38  ))
// \screen|Add1~6  = CARRY(( \screen|Vcnt [6] ) + ( GND ) + ( \screen|Add1~38  ))

	.dataa(gnd),
	.datab(!\screen|Vcnt [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add1~5_sumout ),
	.cout(\screen|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add1~5 .extended_lut = "off";
defparam \screen|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \screen|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N17
dffeas \screen|Vcnt[6] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Vcnt[9]~0_combout ),
	.sload(vcc),
	.ena(\screen|Hcnt[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Vcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Vcnt[6] .is_wysiwyg = "true";
defparam \screen|Vcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N51
cyclonev_lcell_comb \screen|Add1~9 (
// Equation(s):
// \screen|Add1~9_sumout  = SUM(( \screen|Vcnt [7] ) + ( GND ) + ( \screen|Add1~6  ))
// \screen|Add1~10  = CARRY(( \screen|Vcnt [7] ) + ( GND ) + ( \screen|Add1~6  ))

	.dataa(!\screen|Vcnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add1~9_sumout ),
	.cout(\screen|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add1~9 .extended_lut = "off";
defparam \screen|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \screen|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N20
dffeas \screen|Vcnt[7] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Vcnt[9]~0_combout ),
	.sload(vcc),
	.ena(\screen|Hcnt[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Vcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Vcnt[7] .is_wysiwyg = "true";
defparam \screen|Vcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N54
cyclonev_lcell_comb \screen|Add1~13 (
// Equation(s):
// \screen|Add1~13_sumout  = SUM(( \screen|Vcnt [8] ) + ( GND ) + ( \screen|Add1~10  ))
// \screen|Add1~14  = CARRY(( \screen|Vcnt [8] ) + ( GND ) + ( \screen|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Vcnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add1~13_sumout ),
	.cout(\screen|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \screen|Add1~13 .extended_lut = "off";
defparam \screen|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \screen|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N29
dffeas \screen|Vcnt[8] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Vcnt[9]~0_combout ),
	.sload(vcc),
	.ena(\screen|Hcnt[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Vcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Vcnt[8] .is_wysiwyg = "true";
defparam \screen|Vcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N57
cyclonev_lcell_comb \screen|Add1~1 (
// Equation(s):
// \screen|Add1~1_sumout  = SUM(( \screen|Vcnt [9] ) + ( GND ) + ( \screen|Add1~14  ))

	.dataa(!\screen|Vcnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\screen|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\screen|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|Add1~1 .extended_lut = "off";
defparam \screen|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \screen|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y37_N26
dffeas \screen|Vcnt[9] (
	.clk(\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\screen|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\screen|Vcnt[9]~0_combout ),
	.sload(vcc),
	.ena(\screen|Hcnt[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\screen|Vcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \screen|Vcnt[9] .is_wysiwyg = "true";
defparam \screen|Vcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N15
cyclonev_lcell_comb \screen|blank~0 (
// Equation(s):
// \screen|blank~0_combout  = ( \screen|Vcnt [6] & ( \screen|Vcnt [8] & ( (\screen|Vcnt [7] & \screen|Vcnt [5]) ) ) )

	.dataa(!\screen|Vcnt [7]),
	.datab(gnd),
	.datac(!\screen|Vcnt [5]),
	.datad(gnd),
	.datae(!\screen|Vcnt [6]),
	.dataf(!\screen|Vcnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screen|blank~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|blank~0 .extended_lut = "off";
defparam \screen|blank~0 .lut_mask = 64'h0000000000000505;
defparam \screen|blank~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N18
cyclonev_lcell_comb \screen|vs~0 (
// Equation(s):
// \screen|vs~0_combout  = ( \screen|Vcnt [3] & ( \screen|Vcnt [4] ) ) # ( !\screen|Vcnt [3] & ( \screen|Vcnt [4] ) ) # ( \screen|Vcnt [3] & ( !\screen|Vcnt [4] & ( ((!\screen|Vcnt [1]) # ((!\screen|blank~0_combout ) # (\screen|Vcnt [2]))) # (\screen|Vcnt 
// [9]) ) ) ) # ( !\screen|Vcnt [3] & ( !\screen|Vcnt [4] ) )

	.dataa(!\screen|Vcnt [9]),
	.datab(!\screen|Vcnt [1]),
	.datac(!\screen|Vcnt [2]),
	.datad(!\screen|blank~0_combout ),
	.datae(!\screen|Vcnt [3]),
	.dataf(!\screen|Vcnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screen|vs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|vs~0 .extended_lut = "off";
defparam \screen|vs~0 .lut_mask = 64'hFFFFFFDFFFFFFFFF;
defparam \screen|vs~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N6
cyclonev_lcell_comb \screen|LessThan1~0 (
// Equation(s):
// \screen|LessThan1~0_combout  = ( \screen|Vcnt [2] & ( \screen|Vcnt [4] & ( \screen|Vcnt [5] ) ) ) # ( !\screen|Vcnt [2] & ( \screen|Vcnt [4] & ( \screen|Vcnt [5] ) ) ) # ( \screen|Vcnt [2] & ( !\screen|Vcnt [4] & ( (\screen|Vcnt [3] & \screen|Vcnt [5]) ) 
// ) )

	.dataa(!\screen|Vcnt [3]),
	.datab(!\screen|Vcnt [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\screen|Vcnt [2]),
	.dataf(!\screen|Vcnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screen|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|LessThan1~0 .extended_lut = "off";
defparam \screen|LessThan1~0 .lut_mask = 64'h0000111133333333;
defparam \screen|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N3
cyclonev_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = ( !\screen|Vcnt [4] & ( (!\screen|Vcnt [5] & !\screen|Vcnt [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Vcnt [5]),
	.datad(!\screen|Vcnt [3]),
	.datae(gnd),
	.dataf(!\screen|Vcnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~0 .extended_lut = "off";
defparam \always0~0 .lut_mask = 64'hF000F00000000000;
defparam \always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N0
cyclonev_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = ( \screen|Vcnt [8] & ( (!\screen|Vcnt [6] & (!\screen|LessThan1~0_combout  & !\screen|Vcnt [7])) ) ) # ( !\screen|Vcnt [8] & ( (\screen|Vcnt [6] & (!\always0~0_combout  & \screen|Vcnt [7])) ) )

	.dataa(!\screen|Vcnt [6]),
	.datab(!\screen|LessThan1~0_combout ),
	.datac(!\always0~0_combout ),
	.datad(!\screen|Vcnt [7]),
	.datae(gnd),
	.dataf(!\screen|Vcnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~1 .extended_lut = "off";
defparam \always0~1 .lut_mask = 64'h0050005088008800;
defparam \always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \sw4~input (
	.i(sw4),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw4~input_o ));
// synopsys translate_off
defparam \sw4~input .bus_hold = "false";
defparam \sw4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N30
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \screen|Hcnt [3] ) + ( VCC ) + ( !VCC ))
// \Add1~6  = CARRY(( \screen|Hcnt [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Hcnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N33
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \screen|Hcnt [4] ) + ( VCC ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( \screen|Hcnt [4] ) + ( VCC ) + ( \Add1~6  ))

	.dataa(!\screen|Hcnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000000000005555;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N36
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \screen|Hcnt [5] ) + ( VCC ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( \screen|Hcnt [5] ) + ( VCC ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Hcnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N39
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \screen|Hcnt [6] ) + ( GND ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( \screen|Hcnt [6] ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Hcnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N42
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \screen|Hcnt [7] ) + ( GND ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( \screen|Hcnt [7] ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Hcnt [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N45
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \screen|Hcnt [8] ) + ( VCC ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( \screen|Hcnt [8] ) + ( VCC ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Hcnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N48
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \screen|Hcnt [9] ) + ( VCC ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( \screen|Hcnt [9] ) + ( VCC ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Hcnt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N51
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( GND ) + ( GND ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF00000000;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N0
cyclonev_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_cout  = CARRY(( \screen|Vcnt [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Vcnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~30 .extended_lut = "off";
defparam \Add0~30 .lut_mask = 64'h00000000000000FF;
defparam \Add0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N3
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \screen|Vcnt [4] ) + ( VCC ) + ( \Add0~30_cout  ))
// \Add0~2  = CARRY(( \screen|Vcnt [4] ) + ( VCC ) + ( \Add0~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Vcnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N6
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \screen|Vcnt [5] ) + ( VCC ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \screen|Vcnt [5] ) + ( VCC ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(!\screen|Vcnt [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000000000003333;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N9
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \screen|Vcnt [6] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \screen|Vcnt [6] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Vcnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N12
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \screen|Vcnt [7] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \screen|Vcnt [7] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Vcnt [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N15
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \screen|Vcnt [8] ) + ( VCC ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \screen|Vcnt [8] ) + ( VCC ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\screen|Vcnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N18
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \screen|Vcnt [9] ) + ( VCC ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( \screen|Vcnt [9] ) + ( VCC ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Vcnt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y37_N21
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( GND ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000000;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y33_N0
cyclonev_mac \Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,\Add0~1_sumout ,!\screen|Vcnt [3],\screen|Vcnt [2],
\screen|Vcnt [1],\screen|Vcnt [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~8 .accumulate_clock = "none";
defparam \Mult0~8 .ax_clock = "none";
defparam \Mult0~8 .ax_width = 7;
defparam \Mult0~8 .ay_scan_in_clock = "none";
defparam \Mult0~8 .ay_scan_in_width = 18;
defparam \Mult0~8 .ay_use_scan_in = "false";
defparam \Mult0~8 .az_clock = "none";
defparam \Mult0~8 .bx_clock = "none";
defparam \Mult0~8 .by_clock = "none";
defparam \Mult0~8 .by_use_scan_in = "false";
defparam \Mult0~8 .bz_clock = "none";
defparam \Mult0~8 .coef_a_0 = 0;
defparam \Mult0~8 .coef_a_1 = 0;
defparam \Mult0~8 .coef_a_2 = 0;
defparam \Mult0~8 .coef_a_3 = 0;
defparam \Mult0~8 .coef_a_4 = 0;
defparam \Mult0~8 .coef_a_5 = 0;
defparam \Mult0~8 .coef_a_6 = 0;
defparam \Mult0~8 .coef_a_7 = 0;
defparam \Mult0~8 .coef_b_0 = 0;
defparam \Mult0~8 .coef_b_1 = 0;
defparam \Mult0~8 .coef_b_2 = 0;
defparam \Mult0~8 .coef_b_3 = 0;
defparam \Mult0~8 .coef_b_4 = 0;
defparam \Mult0~8 .coef_b_5 = 0;
defparam \Mult0~8 .coef_b_6 = 0;
defparam \Mult0~8 .coef_b_7 = 0;
defparam \Mult0~8 .coef_sel_a_clock = "none";
defparam \Mult0~8 .coef_sel_b_clock = "none";
defparam \Mult0~8 .delay_scan_out_ay = "false";
defparam \Mult0~8 .delay_scan_out_by = "false";
defparam \Mult0~8 .enable_double_accum = "false";
defparam \Mult0~8 .load_const_clock = "none";
defparam \Mult0~8 .load_const_value = 0;
defparam \Mult0~8 .mode_sub_location = 0;
defparam \Mult0~8 .negate_clock = "none";
defparam \Mult0~8 .operand_source_max = "input";
defparam \Mult0~8 .operand_source_may = "input";
defparam \Mult0~8 .operand_source_mbx = "input";
defparam \Mult0~8 .operand_source_mby = "input";
defparam \Mult0~8 .operation_mode = "m18x18_full";
defparam \Mult0~8 .output_clock = "none";
defparam \Mult0~8 .preadder_subtract_a = "false";
defparam \Mult0~8 .preadder_subtract_b = "false";
defparam \Mult0~8 .result_a_width = 64;
defparam \Mult0~8 .signed_max = "false";
defparam \Mult0~8 .signed_may = "false";
defparam \Mult0~8 .signed_mbx = "false";
defparam \Mult0~8 .signed_mby = "false";
defparam \Mult0~8 .sub_clock = "none";
defparam \Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N0
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( \Mult0~8_resulta  ) + ( \screen|Hcnt [0] ) + ( !VCC ))
// \Add2~6  = CARRY(( \Mult0~8_resulta  ) + ( \screen|Hcnt [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\screen|Hcnt [0]),
	.datad(!\Mult0~8_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N3
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \screen|Hcnt [1] ) + ( \Mult0~9  ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( \screen|Hcnt [1] ) + ( \Mult0~9  ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~9 ),
	.datad(!\screen|Hcnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N6
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( \screen|Hcnt [2] ) + ( \Mult0~10  ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( \screen|Hcnt [2] ) + ( \Mult0~10  ) + ( \Add2~10  ))

	.dataa(!\screen|Hcnt [2]),
	.datab(gnd),
	.datac(!\Mult0~10 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000F0F000005555;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N9
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( \Add1~5_sumout  ) + ( \Mult0~11  ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( \Add1~5_sumout  ) + ( \Mult0~11  ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~11 ),
	.datad(!\Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N12
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( \Mult0~12  ) + ( \Add1~9_sumout  ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( \Mult0~12  ) + ( \Add1~9_sumout  ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~9_sumout ),
	.datad(!\Mult0~12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N15
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( \Mult0~13  ) + ( \Add1~13_sumout  ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( \Mult0~13  ) + ( \Add1~13_sumout  ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~13_sumout ),
	.datad(!\Mult0~13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N18
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( \Add1~17_sumout  ) + ( \Mult0~14  ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( \Add1~17_sumout  ) + ( \Mult0~14  ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~14 ),
	.datad(!\Add1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N21
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( \Mult0~15  ) + ( \Add1~21_sumout  ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( \Mult0~15  ) + ( \Add1~21_sumout  ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~21_sumout ),
	.datad(!\Mult0~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N24
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( \Mult0~16  ) + ( \Add1~25_sumout  ) + ( \Add2~34  ))
// \Add2~38  = CARRY(( \Mult0~16  ) + ( \Add1~25_sumout  ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~25_sumout ),
	.datad(!\Mult0~16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N27
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( \Add1~29_sumout  ) + ( \Mult0~17  ) + ( \Add2~38  ))
// \Add2~42  = CARRY(( \Add1~29_sumout  ) + ( \Mult0~17  ) + ( \Add2~38  ))

	.dataa(!\Add1~29_sumout ),
	.datab(gnd),
	.datac(!\Mult0~17 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000F0F000005555;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N30
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( !\Add1~1_sumout  ) + ( \Mult0~18  ) + ( \Add2~42  ))
// \Add2~46  = CARRY(( !\Add1~1_sumout  ) + ( \Mult0~18  ) + ( \Add2~42  ))

	.dataa(gnd),
	.datab(!\Add1~1_sumout ),
	.datac(!\Mult0~18 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000F0F00000CCCC;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N33
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( !\Add1~1_sumout  ) + ( \Mult0~19  ) + ( \Add2~46  ))
// \Add2~50  = CARRY(( !\Add1~1_sumout  ) + ( \Mult0~19  ) + ( \Add2~46  ))

	.dataa(!\Mult0~19 ),
	.datab(gnd),
	.datac(!\Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000AAAA0000F0F0;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N36
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( !\Add1~1_sumout  ) + ( \Mult0~20  ) + ( \Add2~50  ))
// \Add2~54  = CARRY(( !\Add1~1_sumout  ) + ( \Mult0~20  ) + ( \Add2~50  ))

	.dataa(gnd),
	.datab(!\Add1~1_sumout ),
	.datac(!\Mult0~20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000F0F00000CCCC;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N39
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( \Mult0~21  ) + ( !\Add1~1_sumout  ) + ( \Add2~54  ))

	.dataa(gnd),
	.datab(!\Add1~1_sumout ),
	.datac(gnd),
	.datad(!\Mult0~21 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h00003333000000FF;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N42
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = ( \Add2~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \img_rom|altsyncram_component|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N43
dffeas \img_rom|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\img_rom|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \img_rom|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y41_N59
dffeas \img_rom|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\img_rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \img_rom|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFA07FFFFFFFFFFFFFFFFFFFFF57FD3FFFFFFFFFFFFFFFFFFF3FFFFF3FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFF7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFE0FFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFEFFFF7FFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFF7FFFFFBFFFBFFFFFFFFFFFFFEFFFFFFCFFFBFFFFFFFFFFFFFCFFFFFFEFFFDFFFFFFFFFFFFFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFDDFFFFFFFFFFFFFBFFFFFFF7FBEFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFFFDFEFFFFFFFFFFFFF7FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFBFFFEFFFFFFFFFFFFEFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFEFFFFFFFBFFFF7FF7FFFFFFFFEFFFFFFFBFFFF7FF7FFFFFFFFEFFFFFFFBFFFF7FF7FFFFFFFFFFFFFFFFBFFFF7FF7FFFFFFFFEFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFDBFEFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFF9CFFFFFFFFFFFFFFFFFFFFFFF3FBEFFFFFFFFFFFFFFFFFFFFF7FFDFFFFFFFFFFFFFFFFFFFFEFFEDFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFBFFFFFBFFF3FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF5FFFFEFFFFFFFFFFFFFFFFFFFFBFFF9FFFFFFFFFFFFFFFFFFFFE1F3FFFFFFFFFFFFFFFFFFFBFFEE7FFFFBFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF9FFFFFFFFFFFFFFDFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFEFFFFFFFFFFFFFFFF3FFFFFFFDFFFFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFF9FFFFFFFFFFFFFFFFFFAFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FE3FFFFFFFFFFFFFFFFFFF9BFB3FFFFFFFFFFFFFFFFFFFFF8E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N36
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFAFFE7FFFFFFFFFFFFFFFFFFF9FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFEFFFFFFFFFFFFFC1FFFFFFFFFF3FFFFFFFFFFFF407FFFFFFFFFBFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFF000FE3F1FFFFDFFFFFFFFFFFE000FBFFF3FFFEFFFFFFFFFFFC00077FFFCFFFFFFFFFFFFFFFE0000FFFFF7FFFFFFFFFFFFFF8000BFFFFFFFFFFFFFFFFFFFFC0007FFFFFDFFFBFFFFFFFFFF0000FFFFFFFFFF1FFFFFFFFFF8003FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FF7FE0FFFFFFFFFF8001FFFFFFFFF80FFFFFFFFFF0003FFFFFFFFF00FFFFFFFFFF000BFFFFFFFDE00FFFFFFFFFF0007FFFFFFFD800FFFFFFFFFF00040003FFFE000FFFFFFFFFF00000003FFFE000FFFFFFFFFE00000003FFFF000FFFFFFFFFE00000003FFFF000FFFFFFFFFE00000003FFFF0007FFFFFFFFF00000003FFFF0007FFFFFFFFF00000003FFFF0007FFFFFFFFF00000003FFFF0007FFFFFFFFE00000003FFFF0007FFFFFFFFE00000003FFFF0007FFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFE000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC200FFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFFFFFFFFF8100FFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFF0020FFFFFFFFFFFFFFFFFFFFF0011FFFFFFFFFFFFFFFFFFFFC000BFFFFFFFFFFFFFF3FFFFF80007FFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFE1FFFFC0000FFFFFFFFFFFFFFE0FFFE40001FFFFFFFFFFFFFF400BF200003FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFF40000000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFD0000000007FFFFFFFFFFFFFFF000000005FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFD8000000FFFFFFFFFFFFFFFFFFA000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00FFFFFFFFFFFFFFFFFFFFB0017FFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N51
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout  ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y63_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFB17FFFFFFFFFFFFFFFFFFFFF3803BFFFFFFFFFFFFFFFFFFF400000BFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFC000000000BFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFE80000000007FFFFFFFFFFFFBFC0000000003FFFFFFFFFFFF7F8001F000007FFFFFFFFFFFFFFF009FA00003FFFFFFFFFFFEFFF47FFFC0000FFFFFFFFFFFFFFF8FFFFF0000FFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF7FFFFFC0003FFFFFFFFFFFFFFFFFFFFF000BFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFF7FFDFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FF803DFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFF7FFFFFFFE3FEFFFFFFFFFFFFF7FFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFF7FF7FFFFFFFFEFFFFFFFFFFFF7FF7FFFFFFFFEFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFDFFEFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF7F3FFFFFFFFFFFFFFFFFFFFFF7FFDFFFFFFFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFDFFFBFFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFEFFFFCFFFFFFFFFFFFFFFFFFFFFFFF7FFFEFFFFFFFFFFFFFF7FF9FDFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFCFFFFFFFFFFFFFFFFFF9FFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFBFFFFFFFFFFFFFFFFFFFEFFEBFFFFFFFFFFFFFFFFFFFFFA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y52_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N15
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout  ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE8027FFFFFFFFFFFFFFFFFFFA000007FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFA00000007FFFFFFFFFFFFFFFF000000005FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFE40000000001FFFFFFFFFFFFFC18000000000FFFFFFFFFFFFF8000000000003FFFFFFFFFFFF804001F000007FFFFFFFFFFFF000013F400001FFFFFFFFFFFF0008FFFF80001FFFFFFFFFFFE0004FFFFE0000FFFFFFFFFFFC0003FFFFF00007FFFFFFFFFFC0007FFFFFC0007FFFFFFFFFF8000FFFFFFF000BFFFFFFFFFF8001FFFFFFF0013FFFFFFFFFF8003FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FF0021FFFFFFFFFF0003FFFFFFF8001FFFFFFFFFF0007FFFFFFFC100FFFFFFFFFF0007FFFFFFFC200FFFFFFFFFF000FFFFFFFFC000FFFFFFFFFF000FFFFFFFFF000FFFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE800FFFFFFFFFFFFFFFFFFFFFE200FFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF8081FFFFFFFFFFFFFFFFFFFFF8021FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFF0FFFFF0000FFFFFFFFFFFFFFC03FFF80000FFFFFFFFFFFFFF8007FD00001FFFFFFFFFFFFFF0000E000003FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFF0000002FFFFFFFFFFFFFFFFFF8000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "007FFFFFFFFFFFFFFFFFFF8802FFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N33
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFB17FFFFFFFFFFFFFFFFFFFFF47FC3FFFFFFFFFFFFFFFFFFF1FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF9FFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFF3FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFBFFFFFFFFFFFFFFEFE5FDFFFFDFFFFFFFFFFFFFFFB7FFFBFFFEFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFFFFFFFFFFFFFFFFFFFEFFFBFFFFFFFFFFFFFFFFFFFFEFFF3FFFFFFFFFFFFFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FF7FC1FFFFFFFFFFFFFFFFFFFFF7F81FFFFFFFFFFFFFFFFFFFFFBF00FFFFFFFFFFFFFFFFFFFFFDC00FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFC00FFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFF7F81FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFEFFE3FFFFFFFFFFFFFFFFFFFFEFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF5FFFFF7FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFDF7FFFBFFFEFFFFFFFFFFFFFFBFF1FCFFFFDFFFFFFFFFFFFFF7FFF1FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFDFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FF3FFFFFFFFFFFFFFFFFFF87FCBFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N9
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h000000FFFF00FFFF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFF003F000001FFFFFFFFFFFFFFF8FFFFC0000FFFFFFFFFFFFFFFDFFFFE0000FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFF0011FFFFFFFFFFFFFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FF0001FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFC100FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFD800FFFFFFFFFFFFFFFFFFFFFDC00FFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFBF00FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFF7FC1FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFEFFFFFEFFFFFFFFFFFFFFFFFFFFBFFFBFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FF7FFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFD17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N33
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h000000FFFF00FFFF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y51_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFC1FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFC000FFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF3FFFFF00007FFFFFFFFFFFFFF0FFFFE0000FFFFFFFFFFFFFFE03FFFC0000FFFFFFFFFFFFFF800BFC00001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFF80000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFF8000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N24
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h000000FFFF00FFFF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFF00FFC00001FFFFFFFFFFFFFFF87FFF80000FFFFFFFFFFFFFFFDFFFFE0000FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FF0001FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFC000FFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFE0FFFFE0000FFFFFFFFFFFFFFC07FFF80000FFFFFFFFFFFFFF8007F800001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFC000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N57
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout  ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y41_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFF807FFFFFFFFFFFFFFFFFFFFF50013FFFFFFFFFFFFFFFFFFF400000BFFFFFFFFFFFFFFFFFF0000002FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFC000000000007FFFFFFFFFFFF8000000000003FFFFFFFFFFFF8000000000003FFFFFFFFFFFF001001F600003FFFFFFFFFFFF0000DFFFC0000FFFFFFFFFFFE0001FFFFF0000FFFFFFFFFFFE0007FFFFF80007FFFFFFFFFFE0007FFFFF80003FFFFFFFFFF8000FFFFFFE0007FFFFFFFFFFC001FFFFFFE0003FFFFFFFFFF8003FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FF8021FFFFFFFFFF0003FFFFFFF0041FFFFFFFFFF0007FFFFFFF8000FFFFFFFFFF0007FFFFFFFE201FFFFFFFFFF0007FFFFFFFC400FFFFFFFFFF000FFFFFFFFE800FFFFFFFFFF00000003FFFF0007FFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFF0007FFFFFFFFE00000003FFFF000FFFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFF0007FFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFF0007FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFE400FFFFFFFFFFFFFFFFFFFFFC601FFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FFFFFFFFFFFFFFFE200FFFFFFFFFFFFFFFFFFFFF4041FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFE0013FFFFFFFFFFFFFFFFFFFFD000FFFFFFFFFFFFFFF7FFFFFC000BFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFBFFFFC0000FFFFFFFFFFFFFFC0BFFF60001FFFFFFFFFFFFFF401DFF00003FFFFFFFFFFFFFFC001F800007FFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFF40000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFF400000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE8000004FFFFFFFFFFFFFFFFFFB000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "01BFFFFFFFFFFFFFFFFFFFFC07BFFFFFFFFFFFFFFFFFFFFFAEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N39
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFF917FFFFFFFFFFFFFFFFFFFFF3803BFFFFFFFFFFFFFFFFFFF400000BFFFFFFFFFFFFFFFFFF0000002FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFC000000000BFFFFFFFFFFFFFF40000000001FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFE80000000007FFFFFFFFFFFFFF40000000007FFFFFFFFFFFF7F8001F000007FFFFFFFFFFFF7FC00DF200003FFFFFFFFFFFEFFF47FFFC0000FFFFFFFFFFFEFFF8FFFFF0000FFFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFDFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFBFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FF8021FFFFFFFFFFFFFFFFFFFFF0041FFFFFFFFFF7FF7FFFFFFF8000FFFFFFFFFFFFFFFFFFFFFE201FFFFFFFFFFFFF7FFFFFFFC400FFFFFFFFFFFFFFFFFFFFFE800FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFEFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFEFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFA01FFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFDD00FFFFFFFFFFFFFFFFFFFFF3F81FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFEFFF3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFBFFF3FFFFFFFFFFFFFF9FFFFF7FFFFFFFFFFFFFFFFFE4FFFFFFFFFFFFFFFFFFFFFFFDFBFFF9FFFEFFFFFFFFFFFFFFFFE1FDFFFFDFFFFFFFFFFFFFFBFFEE7FFFFBFFFFFFFFFFFFFEFFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF9FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFAFFFFFFFFFFFFFFFFFF8FFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FE3FFFFFFFFFFFFFFFFFFFCBFABFFFFFFFFFFFFFFFFFFFFFAEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N54
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout  ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFA802FFFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF80000000007FFFFFFFFFFFF7FC001F000007FFFFFFFFFFFFFFE01DF000001FFFFFFFFFFFEFFF87FFFC0001FFFFFFFFFFFFFFFDFFFFE0000FFFFFFFFFFFFFFFBFFFFF00007FFFFFFFFFFDFFFFFFFFFC0007FFFFFFFFFFBFFFFFFFFFF000BFFFFFFFFFFBFFFFFFFFFF000FFFFFFFFFFF7FFDFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FF001DFFFFFFFFFF7FFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC1FEFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFC1FEFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF80BFFFFFFFFFFFFFFFFFFFFFF003DFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFC000BFFFFFFFFFFFFFF3FFFFF80007FFFFFFFFFFFFFF9FFFFF80007FFFFFFFFFFFFFF1FFFFC0000FFFFFFFFFFFFFFC0FFFF00001FFFFFFFFFFFFFF4007FA00003FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFE000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFD0017FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N27
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFB17FFFFFFFFFFFFFFFFFFFFF47FCBFFFFFFFFFFFFFFFFFFF5FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFF3FFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFF7FFFFFFFFFFFF807FFFFFFFFFBFFFFFFFFFFFF803FFE0FFFFFBFFFFFFFFFFFF001FEBFDFFFFDFFFFFFFFFFFF00077FFFFFFFEFFFFFFFFFFFE0002FFFFEFFFFFFFFFFFFFFFC0003FFFFF7FFFFFFFFFFFFFFC0007FFFFFBFFFBFFFFFFFFFFC001FFFFFFEFFF7FFFFFFFFFF8003FFFFFFEFFEFFFFFFFFFFF0001FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FF7FFFFFFFFFFFFF8007FFFFFFF7FFFFFFFFFFFFF0007FFFFFFFBEFFFFFFFFFFFF0007FFFFFFFDFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFE00000007FFFFFFF7FFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFF7FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFE0FFFFF0000FFFFFFFFFFFFFFC07FFF80000FFFFFFFFFFFFFF8007F900001FFFFFFFFFFFFFF0000E000003FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFF0000002FFFFFFFFFFFFFFFFFF8000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "007FFFFFFFFFFFFFFFFFFF88027FFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N33
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout  ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000000FFFFFFFFFFFFFE00000000000FFFFFFFFFFFFF8000000000003FFFFFFFFFFFF0000000000003FFFFFFFFFFFF00100BF000001FFFFFFFFFFFF0000FFFF80000FFFFFFFFFFFE0001FFFFE0000FFFFFFFFFFFC0003FFFFF00007FFFFFFFFFFC0007FFFFF80007FFFFFFFFFFC001FFFFFFE000FFFFFFFFFFF8003FFFFFFF001FFFFFFFFFFF0001FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FF003FFFFFFFFFFF8007FFFFFFF807FFFFFFFFFFF0007FFFFFFFC1FFFFFFFFFFFF0007FFFFFFFC3FFFFFFFFFFFF000FFFFFFFFC7FFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFF7FFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFF7FFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFF00BFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFBFFFFF80003FFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFE1FFFFE0000FFFFFFFFFFFFFFE0FFFFC0001FFFFFFFFFFFFFFC009FB00003FFFFFFFFFFFFFF8000E000003FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFF800000005FFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFE8000001FFFFFFFFFFFFFFFFFFE000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00BFFFFFFFFFFFFFFFFFFFB8033FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N24
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  & 
// !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(gnd),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFF3FFFFFFFFFEFFFFFFFFFFFFFE0FFFFFFFFFF7FFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF000FFFFBFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFE0002FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFDFFFFFFFFFF8003FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF00000007FFFEFFFFFFFFFFFFE00000007FFFFFFF7FFFFFFFFF00000007FFFFFFF7FFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFF7FFFFFFFFF00000007FFFFFFF7FFFFFFFFF00000007FFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF80BFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF001DFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFF9FFFFF80007FFFFFFFFFFFFFF1FFFFF0000FFFFFFFFFFFFFFE0BFFF80001FFFFFFFFFFFFFFC007F300003FFFFFFFFFFFFFF8000E000003FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFF8000000000BFFFFFFFFFFFFFFD000000000FFFFFFFFFFFFFFFF800000005FFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFF8000002FFFFFFFFFFFFFFFFFFE000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "007FFFFFFFFFFFFFFFFFFF98037FFFFFFFFFFFFFFFFFFFFFD17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N9
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFE00000000000FFFFFFFFFFFFF8000000000007FFFFFFFFFFFF8000000000003FFFFFFFFFFFF000007FC00001FFFFFFFFFFFE00007FFF80000FFFFFFFFFFFE0001FFFFE0000FFFFFFFFFFFC0003FFFFF00007FFFFFFFFFFC0007FFFFF80007FFFFFFFFFF8001FFFFFFE0003FFFFFFFFFF8003FFFFFFF0003FFFFFFFFFF8003FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FF0001FFFFFFFFFF0007FFFFFFF8001FFFFFFFFFF0007FFFFFFFC000FFFFFFFFFF0007FFFFFFFC000FFFFFFFFFF000FFFFFFFFE000FFFFFFFFFF000FFFFFFFFE000FFFFFFFFFF00000007FFFF000FFFFFFFFFF00000007FFFF000FFFFFFFFFE00000007FFFF000FFFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFF00000007FFFF000FFFFFFFFFF00000007FFFF000FFFFFFFFFF00000007FFFF000FFFFFFFFFFFFFFFFFFFFFE800FFFFFFFFFFFFFFFFFFFFFF400FFFFFFFFFFFFFFFFFFFFFDC00FFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFF41FFFFFFFFFFFFFFFFFFFFF7FC1FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFEFFF3FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF7FFFFFFFFFFFFFFFFFFEFFFFEFFFFFFFFFFFFFFFFFFFF3FFFFFFFEFFFFFFFFFFFFFFBFFBF8FFFFDFFFFFFFFFFFFFF7FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFDFFFFFFFFFFFFFFFFFF9FFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFE7FC7FFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N51
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout  ) ) # ( 
// !\img_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\img_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFE0FFFFE0000FFFFFFFFFFFFFFC07FFF80000FFFFFFFFFFFFFF8007FC00001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFC000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N21
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "FFFFFFFFFBF3FFFFFFFFFFFFFFFFFFFFF2802BFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF8000000000BFFFFFFFFFFFFFF40000000003FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFE08000000000FFFFFFFFFFFFFC040000000007FFFFFFFFFFFF000001F000007FFFFFFFFFFFF00000FF800001FFFFFFFFFFFF00047FFF80000FFFFFFFFFFFE0001FFFFE0000FFFFFFFFFFFE0003FFFFF00007FFFFFFFFFFC000FFFFFFC0003FFFFFFFFFF8001FFFFFFF000FFFFFFFFFFF8003FFFFFFE0003FFFFFFFFFF0001FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "FF0001FFFFFFFFFF0007FFFFFFF0041FFFFFFFFFF0007FFFFFFF8000FFFFFFFFFF000FFFFFFFFC001FFFFFFFFFF000FFFFFFFFE400FFFFFFFFFF000FFFFFFFFE800FFFFFFFFFE00000003FFFF0007FFFFFFFFE00000003FFFF0007FFFFFFFFE00000003FFFF000FFFFFFFFFF00000003FFFF000FFFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFF00000003FFFF8007FFFFFFFFF00000003FFFF000FFFFFFFFFE00000003FFFF000FFFFFFFFFE00000003FFFF0007FFFFFFFFF00000003FFFF0007FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFCC00FFFFFFFFFFFFFFFFFFFFFE001FFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFF8100FFFFFFFFFFFFFFFFFFFFF00C1FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFE0013FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFBFFFFE80007FFFFFFFFFFFFFF17FFFF0000FFFFFFFFFFFFFFC0DFFFC0001FFFFFFFFFFFFFFC009F600002FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFD000000000FFFFFFFFFFFFFFFF000000005FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE8000003FFFFFFFFFFFFFFFFFF6000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00BFFFFFFFFFFFFFFFFFFF3001BFFFFFFFFFFFFFFFFFFFFF917FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N18
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ) ) )

	.dataa(gnd),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFFFFFFEEBFFFFFFFFFFFFFFFFFFFFFD0017FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFF40000000003FFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFBFC0000000003FFFFFFFFFFFF7FC0000000003FFFFFFFFFFFFFFF003FE00003FFFFFFFFFFFFFFFC7FFFC0000FFFFFFFFFFFFFFFDFFFFF0000FFFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFDFFF7FFFFF80007FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFBFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "FF803FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFF7FFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFFFFFFFF7FFFFE7FFFFFFFFFFFFFFFFFFE7FFFCFFFFFFFFFFFFFFFFFFFF1FFF7FFFEFFFFFFFFFFFFFF3FF9F5FFFFCFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFE7FFFFFCFFFFFFFFFFFFFFFFFF5FFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFBFFFFFFFFFFFFFFFFFFF2FFEBFFFFFFFFFFFFFFFFFFFFF9F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N3
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ) # 
// (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFEFFFFFFFFFFFFFE0FFFFFFFFFF7FFFFFFFFFFFF80BFFFFFFFFFBFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF802FF3FBFFFFFFFFFFFFFFFFF00037FFFBFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFF3FFFFFFFFFF8003FFFFFFFFFE1FFFFFFFFFF8003FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FFFFC1FFFFFFFFFF8007FFFFFFFFF81FFFFFFFFFF800FFFFFFFFFE00FFFFFFFFFF0007FFFFFFFFC00FFFFFFFFFF000FFFFFFFFF800FFFFFFFFFF000FFFFFFFFF000FFFFFFFFFF00000007FFFE000FFFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC000FFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFF8100FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF0021FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFE000BFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFF0FFFFE0000FFFFFFFFFFFFFFE03FFF80000FFFFFFFFFFFFFF8007F400001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFF8000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N12
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout  & 
// !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(gnd),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFFFFFAE7FFFFFFFFFFFFFFFFFFFFF78033FFFFFFFFFFFFFFFFFFF400000BFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFA00000007FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFC000000000BFFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFE08000000000FFFFFFFFFFFFF8080000000007FFFFFFFFFFFF000001F000007FFFFFFFFFFFF803007FE00003FFFFFFFFFFFE00007FFFC0000FFFFFFFFFFFF0000FFFFF0000FFFFFFFFFFFE0007FFFFF80007FFFFFFFFFFE0007FFFFFC0003FFFFFFFFFF8001FFFFFFF000FFFFFFFFFFFC003FFFFFFE001FFFFFFFFFFF0001FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FF803FFFFFFFFFFF0007FFFFFFF007FFFFFFFFFFF800FFFFFFFF81FFFFFFFFFFFF0007FFFFFFFE3FFFFFFFFFFFF000FFFFFFFFE7FFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N42
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \img_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// \img_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout  ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \img_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  ) ) # ( 
// \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\img_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \img_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(gnd),
	.datae(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "FFFFFFFFF9F7FFFFFFFFFFFFFFFFFFFFF17FDBFFFFFFFFFFFFFFFFFFF1FFFFF3FFFFFFFFFFFFFFFFFEFFFFFFEFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF3FFFFFFFFFEFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFBFFFFFFFFFFFF803FFE0FFFFFBFFFFFFFFFFFF803FE9F3FFFFFFFFFFFFFFFFF0007FFFFBFFFEFFFFFFFFFFFF0002FFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFE0007FFFFFBFFFBFFFFFFFFFF8000FFFFFFEFFF7FFFFFFFFFFC001FFFFFFEFFEFFFFFFFFFFF8003FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "FFFFDFFFFFFFFFFF0003FFFFFFF7FFFFFFFFFFFFF800FFFFFFFFBEFFFFFFFFFFFF0007FFFFFFFFDFFFFFFFFFFFF000FFFFFFFFDFFFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFE0FFFFE0000FFFFFFFFFFFFFFC07FFF80000FFFFFFFFFFFFFF8007F800001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFC000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N6
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  & 
// !\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(gnd),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFFAFFEFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFEFFFFFFFFFFFFFE0FFFFFFFFFF7FFFFFFFFFFFF80FFFFFFFFFFBFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF803FFBF1FFFFDFFFFFFFFFFFE00077FFFBFFFFFFFFFFFFFFFF0003FFFFEFFFFFFFFFFFFFFFE0007FFFFF7FFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFF7FFFFFFFFFFC003FFFFFFFFFEFFFFFFFFFFF0001FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "FF7FFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFEFFFFFFFFFFFF0007FFFFFFFDFFFFFFFFFFFFF000FFFFFFFFDFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N15
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFDF00000000007FFFFFFFFFFFFFF00000000007FFFFFFFFFFFF7FC0000000003FFFFFFFFFFFF7FC00FF800001FFFFFFFFFFFEFFF8FFFFC0000FFFFFFFFFFFEFFFCFFFFE0000FFFFFFFFFFFFFFFBFFFFF00007FFFFFFFFFFDFFFFFFFFF80007FFFFFFFFFFFFFEFFFFFFE000FFFFFFFFFFFBFFDFFFFFFF000FFFFFFFFFFFFFFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "FF003FFFFFFFFFFFFFFBFFFFFFF807FFFFFFFFFFF7FF7FFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFF7FFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N0
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout ) ) )

	.dataa(gnd),
	.datab(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(!\img_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .lut_mask = 64'h00330033CCFFCCFF;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \img_rom|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add2~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add2~53_sumout ,\Add2~49_sumout ,\Add2~45_sumout ,\Add2~41_sumout ,\Add2~37_sumout ,\Add2~33_sumout ,\Add2~29_sumout ,\Add2~25_sumout ,\Add2~21_sumout ,\Add2~17_sumout ,\Add2~13_sumout ,\Add2~9_sumout ,\Add2~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./img.mif";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "rom:img_rom|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFC00000000000FFFFFFFFFFFFF8000000000007FFFFFFFFFFFF8000000000003FFFFFFFFFFFF000007FC00001FFFFFFFFFFFF00007FFF80000FFFFFFFFFFFE0001FFFFE0000FFFFFFFFFFFC0003FFFFF00007FFFFFFFFFFC0007FFFFF80007FFFFFFFFFF8000FFFFFFE000FFFFFFFFFFF8001FFFFFFF001FFFFFFFFFFF8003FFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FF003FFFFFFFFFFF0003FFFFFFF807FFFFFFFFFFF0007FFFFFFFC1FFFFFFFFFFFF0007FFFFFFFC3FFFFFFFFFFFF000FFFFFFFFE7FFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N36
cyclonev_lcell_comb \img_rom|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 (
// Equation(s):
// \img_rom|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  = ( \img_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( (\img_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout  & 
// \img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(gnd),
	.dataf(!\img_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \img_rom|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y41_N0
cyclonev_mac \Add20~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\img_rom|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ,\img_rom|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ,\img_rom|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ,
\img_rom|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ,\img_rom|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ,\img_rom|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ,
\img_rom|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ,\img_rom|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout }),
	.ay({vcc,gnd,gnd,vcc,gnd,gnd,vcc,gnd,vcc,vcc}),
	.az(26'b00000000000000000000000000),
	.bx({\img_rom|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ,\img_rom|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ,\img_rom|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ,
\img_rom|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ,\img_rom|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ,\img_rom|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ,
\img_rom|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ,\img_rom|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout }),
	.by({vcc,gnd,gnd,vcc,gnd,vcc,gnd,vcc,vcc}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Add20~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Add20~8 .accumulate_clock = "none";
defparam \Add20~8 .ax_clock = "none";
defparam \Add20~8 .ax_width = 8;
defparam \Add20~8 .ay_scan_in_clock = "none";
defparam \Add20~8 .ay_scan_in_width = 10;
defparam \Add20~8 .ay_use_scan_in = "false";
defparam \Add20~8 .az_clock = "none";
defparam \Add20~8 .bx_clock = "none";
defparam \Add20~8 .bx_width = 8;
defparam \Add20~8 .by_clock = "none";
defparam \Add20~8 .by_use_scan_in = "false";
defparam \Add20~8 .by_width = 9;
defparam \Add20~8 .bz_clock = "none";
defparam \Add20~8 .coef_a_0 = 0;
defparam \Add20~8 .coef_a_1 = 0;
defparam \Add20~8 .coef_a_2 = 0;
defparam \Add20~8 .coef_a_3 = 0;
defparam \Add20~8 .coef_a_4 = 0;
defparam \Add20~8 .coef_a_5 = 0;
defparam \Add20~8 .coef_a_6 = 0;
defparam \Add20~8 .coef_a_7 = 0;
defparam \Add20~8 .coef_b_0 = 0;
defparam \Add20~8 .coef_b_1 = 0;
defparam \Add20~8 .coef_b_2 = 0;
defparam \Add20~8 .coef_b_3 = 0;
defparam \Add20~8 .coef_b_4 = 0;
defparam \Add20~8 .coef_b_5 = 0;
defparam \Add20~8 .coef_b_6 = 0;
defparam \Add20~8 .coef_b_7 = 0;
defparam \Add20~8 .coef_sel_a_clock = "none";
defparam \Add20~8 .coef_sel_b_clock = "none";
defparam \Add20~8 .delay_scan_out_ay = "false";
defparam \Add20~8 .delay_scan_out_by = "false";
defparam \Add20~8 .enable_double_accum = "false";
defparam \Add20~8 .load_const_clock = "none";
defparam \Add20~8 .load_const_value = 0;
defparam \Add20~8 .mode_sub_location = 0;
defparam \Add20~8 .negate_clock = "none";
defparam \Add20~8 .operand_source_max = "input";
defparam \Add20~8 .operand_source_may = "input";
defparam \Add20~8 .operand_source_mbx = "input";
defparam \Add20~8 .operand_source_mby = "input";
defparam \Add20~8 .operation_mode = "m18x18_sumof2";
defparam \Add20~8 .output_clock = "none";
defparam \Add20~8 .preadder_subtract_a = "false";
defparam \Add20~8 .preadder_subtract_b = "false";
defparam \Add20~8 .result_a_width = 64;
defparam \Add20~8 .signed_max = "false";
defparam \Add20~8 .signed_may = "false";
defparam \Add20~8 .signed_mbx = "false";
defparam \Add20~8 .signed_mby = "false";
defparam \Add20~8 .sub_clock = "none";
defparam \Add20~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y39_N0
cyclonev_mac \Mult7~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,gnd,gnd,vcc,gnd}),
	.ay({\img_rom|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ,\img_rom|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ,\img_rom|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ,
\img_rom|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ,\img_rom|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ,\img_rom|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ,
\img_rom|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ,\img_rom|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,\Add20~26 }),
	.by({\Add20~25 ,\Add20~24 ,\Add20~23 ,\Add20~22 ,\Add20~21 ,\Add20~20 ,\Add20~19 ,\Add20~18 ,\Add20~17 ,\Add20~16 ,\Add20~15 ,\Add20~14 ,\Add20~13 ,\Add20~12 ,\Add20~11 ,\Add20~10 ,\Add20~9 ,\Add20~8_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult7~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult7~mac .accumulate_clock = "none";
defparam \Mult7~mac .ax_clock = "none";
defparam \Mult7~mac .ax_width = 7;
defparam \Mult7~mac .ay_scan_in_clock = "none";
defparam \Mult7~mac .ay_scan_in_width = 8;
defparam \Mult7~mac .ay_use_scan_in = "false";
defparam \Mult7~mac .az_clock = "none";
defparam \Mult7~mac .bx_clock = "none";
defparam \Mult7~mac .bx_width = 2;
defparam \Mult7~mac .by_clock = "none";
defparam \Mult7~mac .by_use_scan_in = "false";
defparam \Mult7~mac .by_width = 18;
defparam \Mult7~mac .bz_clock = "none";
defparam \Mult7~mac .coef_a_0 = 0;
defparam \Mult7~mac .coef_a_1 = 0;
defparam \Mult7~mac .coef_a_2 = 0;
defparam \Mult7~mac .coef_a_3 = 0;
defparam \Mult7~mac .coef_a_4 = 0;
defparam \Mult7~mac .coef_a_5 = 0;
defparam \Mult7~mac .coef_a_6 = 0;
defparam \Mult7~mac .coef_a_7 = 0;
defparam \Mult7~mac .coef_b_0 = 0;
defparam \Mult7~mac .coef_b_1 = 0;
defparam \Mult7~mac .coef_b_2 = 0;
defparam \Mult7~mac .coef_b_3 = 0;
defparam \Mult7~mac .coef_b_4 = 0;
defparam \Mult7~mac .coef_b_5 = 0;
defparam \Mult7~mac .coef_b_6 = 0;
defparam \Mult7~mac .coef_b_7 = 0;
defparam \Mult7~mac .coef_sel_a_clock = "none";
defparam \Mult7~mac .coef_sel_b_clock = "none";
defparam \Mult7~mac .delay_scan_out_ay = "false";
defparam \Mult7~mac .delay_scan_out_by = "false";
defparam \Mult7~mac .enable_double_accum = "false";
defparam \Mult7~mac .load_const_clock = "none";
defparam \Mult7~mac .load_const_value = 0;
defparam \Mult7~mac .mode_sub_location = 0;
defparam \Mult7~mac .negate_clock = "none";
defparam \Mult7~mac .operand_source_max = "input";
defparam \Mult7~mac .operand_source_may = "input";
defparam \Mult7~mac .operand_source_mbx = "input";
defparam \Mult7~mac .operand_source_mby = "input";
defparam \Mult7~mac .operation_mode = "m18x18_plus36";
defparam \Mult7~mac .output_clock = "none";
defparam \Mult7~mac .preadder_subtract_a = "false";
defparam \Mult7~mac .preadder_subtract_b = "false";
defparam \Mult7~mac .result_a_width = 64;
defparam \Mult7~mac .signed_max = "false";
defparam \Mult7~mac .signed_may = "false";
defparam \Mult7~mac .signed_mbx = "false";
defparam \Mult7~mac .signed_mby = "false";
defparam \Mult7~mac .sub_clock = "none";
defparam \Mult7~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~13_sumout  = SUM(( \Mult7~330  ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~14  = CARRY(( \Mult7~330  ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~15  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult7~330 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~14 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~15 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~9_sumout  = SUM(( !\Mult7~331  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~15  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~14  ))
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~10  = CARRY(( !\Mult7~331  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~15  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~14  ))
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~11  = SHARE(\Mult7~331 )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult7~331 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~14 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~15 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~10 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~11 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~9 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout  = SUM(( !\Mult7~332  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~11  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~10  ))
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~34  = CARRY(( !\Mult7~332  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~11  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~10  ))
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~35  = SHARE(\Mult7~332 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult7~332 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~10 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~11 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~34 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~35 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~33 .lut_mask = 64'h000000FF0000FF00;
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~29_sumout  = SUM(( \Mult7~333  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~35  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~34  ))
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~30  = CARRY(( \Mult7~333  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~35  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~34  ))
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~31  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult7~333 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~34 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~35 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~30 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~29 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~25_sumout  = SUM(( !\Mult7~334  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~31  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~30  ))
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~26  = CARRY(( !\Mult7~334  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~31  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~30  ))
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~27  = SHARE(\Mult7~334 )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult7~334 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~30 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~31 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~26 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~27 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~25 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21_sumout  = SUM(( \Mult7~335  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~27  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~26  ))
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~22  = CARRY(( \Mult7~335  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~27  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~26  ))
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult7~335 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~26 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~27 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~22 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~23 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17_sumout  = SUM(( \Mult7~336  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~23  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~22  ))
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~18  = CARRY(( \Mult7~336  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~23  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~22  ))
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult7~336 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~22 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~23 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~18 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~19 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17 .lut_mask = 64'h00000000000000FF;
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~5_sumout  = SUM(( \Mult7~337  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~19  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~18  ))
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~6  = CARRY(( \Mult7~337  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~19  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~18  ))
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~7  = SHARE(GND)

	.dataa(!\Mult7~337 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~18 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~19 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~6 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~5 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~41 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout  = SUM(( \Mult7~338  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~7  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~6  ))
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~42  = CARRY(( \Mult7~338  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~7  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~6  ))
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~43  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult7~338 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~6 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~7 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~42 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~43 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~41 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~41 .lut_mask = 64'h00000000000000FF;
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout  = SUM(( \Mult7~339  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~43  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~42  ))
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~38  = CARRY(( \Mult7~339  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~43  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~42  ))
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult7~339 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~42 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~43 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~38 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~39 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~37 .lut_mask = 64'h00000000000000FF;
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~39  ) + ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~38 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~39 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[107]~86 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[107]~86_combout  = ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout  & ( !\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[107]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[107]~86 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[107]~86 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div0|auto_generated|divider|divider|StageOut[107]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[108]~88 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[108]~88_combout  = ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout  & ( !\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[108]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[108]~88 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[108]~88 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div0|auto_generated|divider|divider|StageOut[108]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[108]~89 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[108]~89_combout  = ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult7~339  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult7~339 ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[108]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[108]~89 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[108]~89 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[108]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[106]~67 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[106]~67_combout  = ( !\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~5_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[106]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[106]~67 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[106]~67 .lut_mask = 64'h00FF00FF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[106]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[106]~68 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[106]~68_combout  = ( \Mult7~337  & ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult7~337 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[106]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[106]~68 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[106]~68 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[106]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[104]~82 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[104]~82_combout  = ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21_sumout  & ( !\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[104]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[104]~82 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[104]~82 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[104]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[104]~83 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[104]~83_combout  = ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult7~335  ) )

	.dataa(gnd),
	.datab(!\Mult7~335 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[104]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[104]~83 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[104]~83 .lut_mask = 64'h0000000033333333;
defparam \Div0|auto_generated|divider|divider|StageOut[104]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[102]~84 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[102]~84_combout  = ( !\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~29_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[102]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[102]~84 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[102]~84 .lut_mask = 64'h00FF00FF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[102]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[102]~85 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[102]~85_combout  = ( \Mult7~333  & ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mult7~333 ),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[102]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[102]~85 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[102]~85 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[102]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[100]~69 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[100]~69_combout  = ( !\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~9_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[100]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[100]~69 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[100]~69 .lut_mask = 64'h00FF00FF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[100]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[100]~70 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[100]~70_combout  = ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult7~331  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.dataf(!\Mult7~331 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[100]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[100]~70 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[100]~70 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[100]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~50 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_3~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~50 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_3~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~41 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~41_sumout  = SUM(( \Mult7~329  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~50_cout  ))
// \Div0|auto_generated|divider|divider|op_3~42  = CARRY(( \Mult7~329  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult7~329 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~41_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~42 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~41 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~41 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~13_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult7~330 )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~42  ))
// \Div0|auto_generated|divider|divider|op_3~14  = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~13_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult7~330 )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~42  ))

	.dataa(!\Mult7~330 ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h00000000000005F5;
defparam \Div0|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~9_sumout  = SUM(( (\Div0|auto_generated|divider|divider|StageOut[100]~70_combout ) # (\Div0|auto_generated|divider|divider|StageOut[100]~69_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~14  
// ))
// \Div0|auto_generated|divider|divider|op_3~10  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[100]~70_combout ) # (\Div0|auto_generated|divider|divider|StageOut[100]~69_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[100]~69_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[100]~70_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h0000000000000FFF;
defparam \Div0|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~33_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult7~332 )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~10  ))
// \Div0|auto_generated|divider|divider|op_3~34  = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult7~332 )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~10  ))

	.dataa(gnd),
	.datab(!\Mult7~332 ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~33 .lut_mask = 64'h0000FFFF000003F3;
defparam \Div0|auto_generated|divider|divider|op_3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~29_sumout  = SUM(( (\Div0|auto_generated|divider|divider|StageOut[102]~85_combout ) # (\Div0|auto_generated|divider|divider|StageOut[102]~84_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~34  
// ))
// \Div0|auto_generated|divider|divider|op_3~30  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[102]~85_combout ) # (\Div0|auto_generated|divider|divider|StageOut[102]~84_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[102]~84_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[102]~85_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~29 .lut_mask = 64'h0000000000000FFF;
defparam \Div0|auto_generated|divider|divider|op_3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~25_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult7~334 )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~30  ))
// \Div0|auto_generated|divider|divider|op_3~26  = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~25_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult7~334 )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~30  ))

	.dataa(gnd),
	.datab(!\Mult7~334 ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h0000FFFF000003F3;
defparam \Div0|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~21_sumout  = SUM(( (\Div0|auto_generated|divider|divider|StageOut[104]~83_combout ) # (\Div0|auto_generated|divider|divider|StageOut[104]~82_combout ) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~26  
// ))
// \Div0|auto_generated|divider|divider|op_3~22  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[104]~83_combout ) # (\Div0|auto_generated|divider|divider|StageOut[104]~82_combout ) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[104]~82_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[104]~83_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~21 .lut_mask = 64'h0000FFFF00000FFF;
defparam \Div0|auto_generated|divider|divider|op_3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult7~336 )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~22  ))
// \Div0|auto_generated|divider|divider|op_3~18  = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult7~336 )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~22  ))

	.dataa(!\Mult7~336 ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~17 .lut_mask = 64'h0000FFFF000005F5;
defparam \Div0|auto_generated|divider|divider|op_3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~5_sumout  = SUM(( (\Div0|auto_generated|divider|divider|StageOut[106]~68_combout ) # (\Div0|auto_generated|divider|divider|StageOut[106]~67_combout ) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~18  
// ))
// \Div0|auto_generated|divider|divider|op_3~6  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[106]~68_combout ) # (\Div0|auto_generated|divider|divider|StageOut[106]~67_combout ) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[106]~67_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[106]~68_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~5 .lut_mask = 64'h0000FFFF00000FFF;
defparam \Div0|auto_generated|divider|divider|op_3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~45 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~45_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult7~338 )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~6  ))
// \Div0|auto_generated|divider|divider|op_3~46  = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult7~338 )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~6  ))

	.dataa(!\Mult7~338 ),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~45_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~46 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~45 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~45 .lut_mask = 64'h0000FFFF00003535;
defparam \Div0|auto_generated|divider|divider|op_3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~38_cout  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[108]~89_combout ) # (\Div0|auto_generated|divider|divider|StageOut[108]~88_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~46  
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[108]~88_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[108]~89_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_3~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~38 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~38 .lut_mask = 64'h0000000000000FFF;
defparam \Div0|auto_generated|divider|divider|op_3~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y39_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[107]~87 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[107]~87_combout  = ( \Mult7~338  & ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mult7~338 ),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[107]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[107]~87 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[107]~87 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[107]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[106]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[106]~1_combout  = ( \Mult7~337  & ( (\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~5_sumout ) # (\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) ) ) # ( !\Mult7~337  & ( 
// (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~5_sumout ),
	.datae(gnd),
	.dataf(!\Mult7~337 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[106]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[106]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[106]~1 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Div0|auto_generated|divider|divider|StageOut[106]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[105]~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[105]~29_combout  = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[105]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[105]~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[105]~29 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \Div0|auto_generated|divider|divider|StageOut[105]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y39_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[105]~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[105]~30_combout  = ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult7~336  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult7~336 ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[105]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[105]~30 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[105]~30 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[105]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y39_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[104]~35 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[104]~35_combout  = ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21_sumout  & ( (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) # (\Mult7~335 ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21_sumout  & ( (\Mult7~335  & \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Mult7~335 ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[104]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[104]~35 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[104]~35 .lut_mask = 64'h03030303F3F3F3F3;
defparam \Div0|auto_generated|divider|divider|StageOut[104]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[103]~41 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[103]~41_combout  = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~25_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[103]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[103]~41 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[103]~41 .lut_mask = 64'h00F000F000F000F0;
defparam \Div0|auto_generated|divider|divider|StageOut[103]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[103]~42 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[103]~42_combout  = ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult7~334  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult7~334 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[103]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[103]~42 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[103]~42 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[103]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y39_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[102]~50 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[102]~50_combout  = ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult7~333  ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~29_sumout  ) )

	.dataa(gnd),
	.datab(!\Mult7~333 ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[102]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[102]~50 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[102]~50 .lut_mask = 64'h0F0F0F0F33333333;
defparam \Div0|auto_generated|divider|divider|StageOut[102]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y39_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[101]~59 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[101]~59_combout  = ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout  & ( !\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~33_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[101]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[101]~59 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[101]~59 .lut_mask = 64'h0000FFFF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[101]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[101]~60 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[101]~60_combout  = ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult7~332  ) )

	.dataa(!\Mult7~332 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[101]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[101]~60 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[101]~60 .lut_mask = 64'h0000000055555555;
defparam \Div0|auto_generated|divider|divider|StageOut[101]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y39_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[100]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[100]~7_combout  = ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult7~331  ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~9_sumout  ) )

	.dataa(!\Mult7~331 ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[100]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[100]~7 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[100]~7 .lut_mask = 64'h0F0F0F0F55555555;
defparam \Div0|auto_generated|divider|divider|StageOut[100]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[99]~19 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[99]~19_combout  = ( \Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult7~330  ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult7~330 ),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~13_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[99]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[99]~19 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[99]~19 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[99]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y39_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~50 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_4~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~50 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_4~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y39_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~45 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~45_sumout  = SUM(( \Mult7~328  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~50_cout  ))
// \Div0|auto_generated|divider|divider|op_4~46  = CARRY(( \Mult7~328  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult7~328 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~45_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~46 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~45 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~45 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y39_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~41 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~41_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~41_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & (\Mult7~329 )) ) + ( 
// VCC ) + ( \Div0|auto_generated|divider|divider|op_4~46  ))
// \Div0|auto_generated|divider|divider|op_4~42  = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~41_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & (\Mult7~329 )) ) + ( VCC ) + 
// ( \Div0|auto_generated|divider|divider|op_4~46  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Mult7~329 ),
	.datad(!\Div0|auto_generated|divider|divider|op_3~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~41_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~42 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~41 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~41 .lut_mask = 64'h00000000000003CF;
defparam \Div0|auto_generated|divider|divider|op_4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y39_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[99]~19_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~42  ))
// \Div0|auto_generated|divider|divider|op_4~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[99]~19_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~42  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[99]~19_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h00000000000005F5;
defparam \Div0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y39_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[100]~7_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~14  ))
// \Div0|auto_generated|divider|divider|op_4~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[100]~7_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~14  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[100]~7_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y39_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~33_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\Div0|auto_generated|divider|divider|op_3~33_sumout )))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[101]~60_combout )) # (\Div0|auto_generated|divider|divider|StageOut[101]~59_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~10  ))
// \Div0|auto_generated|divider|divider|op_4~34  = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\Div0|auto_generated|divider|divider|op_3~33_sumout )))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[101]~60_combout )) # (\Div0|auto_generated|divider|divider|StageOut[101]~59_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[101]~59_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~33_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[101]~60_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~33 .lut_mask = 64'h0000000000001D3F;
defparam \Div0|auto_generated|divider|divider|op_4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y39_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~29_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[102]~50_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~34  ))
// \Div0|auto_generated|divider|divider|op_4~30  = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[102]~50_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~34  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[102]~50_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~29 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y39_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\Div0|auto_generated|divider|divider|op_3~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[103]~42_combout )) # (\Div0|auto_generated|divider|divider|StageOut[103]~41_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~30  ))
// \Div0|auto_generated|divider|divider|op_4~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\Div0|auto_generated|divider|divider|op_3~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[103]~42_combout )) # (\Div0|auto_generated|divider|divider|StageOut[103]~41_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[103]~41_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[103]~42_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~25 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y39_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~21_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[104]~35_combout )) ) + ( \Div0|auto_generated|divider|divider|op_4~26  ))
// \Div0|auto_generated|divider|divider|op_4~22  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[104]~35_combout )) ) + ( \Div0|auto_generated|divider|divider|op_4~26  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[104]~35_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~21 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y39_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\Div0|auto_generated|divider|divider|op_3~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[105]~30_combout )) # (\Div0|auto_generated|divider|divider|StageOut[105]~29_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~22  ))
// \Div0|auto_generated|divider|divider|op_4~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\Div0|auto_generated|divider|divider|op_3~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[105]~30_combout )) # (\Div0|auto_generated|divider|divider|StageOut[105]~29_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[105]~29_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[105]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y39_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[106]~1_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~18  ))
// \Div0|auto_generated|divider|divider|op_4~6  = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[106]~1_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[106]~1_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_3~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y39_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~38_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\Div0|auto_generated|divider|divider|op_3~45_sumout )))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[107]~87_combout )) # (\Div0|auto_generated|divider|divider|StageOut[107]~86_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~6  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[107]~86_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~45_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[107]~87_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_4~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~38 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~38 .lut_mask = 64'h0000000000001D3F;
defparam \Div0|auto_generated|divider|divider|op_4~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y39_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[117]~31 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[117]~31_combout  = ( \Div0|auto_generated|divider|divider|op_3~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[105]~30_combout ) # (\Div0|auto_generated|divider|divider|StageOut[105]~29_combout ) 
// ) ) # ( !\Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \Div0|auto_generated|divider|divider|op_3~17_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[105]~29_combout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[105]~30_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_3~17_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[117]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[117]~31 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[117]~31 .lut_mask = 64'h00FF00FF3F3F3F3F;
defparam \Div0|auto_generated|divider|divider|StageOut[117]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[116]~34 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[116]~34_combout  = ( !\Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \Div0|auto_generated|divider|divider|op_3~21_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[116]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[116]~34 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[116]~34 .lut_mask = 64'h5555555500000000;
defparam \Div0|auto_generated|divider|divider|StageOut[116]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[116]~36 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[116]~36_combout  = ( \Div0|auto_generated|divider|divider|StageOut[104]~35_combout  & ( \Div0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[104]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[116]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[116]~36 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[116]~36 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[116]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[115]~43 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[115]~43_combout  = ( \Div0|auto_generated|divider|divider|op_3~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[103]~41_combout ) # (\Div0|auto_generated|divider|divider|StageOut[103]~42_combout ) 
// ) ) # ( !\Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \Div0|auto_generated|divider|divider|op_3~25_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[103]~42_combout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[103]~41_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[115]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[115]~43 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[115]~43 .lut_mask = 64'h00FF00FF3F3F3F3F;
defparam \Div0|auto_generated|divider|divider|StageOut[115]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[114]~49 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[114]~49_combout  = ( !\Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \Div0|auto_generated|divider|divider|op_3~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_3~29_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[114]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[114]~49 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[114]~49 .lut_mask = 64'h00FF00FF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[114]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y39_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[114]~51 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[114]~51_combout  = ( \Div0|auto_generated|divider|divider|StageOut[102]~50_combout  & ( \Div0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[102]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[114]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[114]~51 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[114]~51 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[114]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[113]~61 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[113]~61_combout  = ( \Div0|auto_generated|divider|divider|op_3~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[101]~60_combout ) # (\Div0|auto_generated|divider|divider|StageOut[101]~59_combout ) 
// ) ) # ( !\Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \Div0|auto_generated|divider|divider|op_3~33_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[101]~59_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~33_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[101]~60_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[113]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[113]~61 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[113]~61 .lut_mask = 64'h0F0F0F0F33FF33FF;
defparam \Div0|auto_generated|divider|divider|StageOut[113]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[112]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[112]~6_combout  = ( !\Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \Div0|auto_generated|divider|divider|op_3~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[112]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[112]~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[112]~6 .lut_mask = 64'h00FF00FF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[112]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[112]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[112]~8_combout  = ( \Div0|auto_generated|divider|divider|StageOut[100]~7_combout  & ( \Div0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|StageOut[100]~7_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[112]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[112]~8 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[112]~8 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[112]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[111]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[111]~20_combout  = ( \Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[99]~19_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_3~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_3~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[99]~19_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[111]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[111]~20 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[111]~20 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[111]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[110]~74 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[110]~74_combout  = ( \Div0|auto_generated|divider|divider|op_3~41_sumout  & ( \Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \Mult7~329  ) ) ) # ( !\Div0|auto_generated|divider|divider|op_3~41_sumout  
// & ( \Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \Mult7~329  ) ) ) # ( \Div0|auto_generated|divider|divider|op_3~41_sumout  & ( !\Div0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult7~329 ),
	.datae(!\Div0|auto_generated|divider|divider|op_3~41_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[110]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[110]~74 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[110]~74 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[110]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~50 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~50 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~45 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~45_sumout  = SUM(( \Mult7~327  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~50_cout  ))
// \Div0|auto_generated|divider|divider|op_5~46  = CARRY(( \Mult7~327  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult7~327 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~45_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~46 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~45 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~45 .lut_mask = 64'h00000000000000FF;
defparam \Div0|auto_generated|divider|divider|op_5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~41 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~41_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~45_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\Mult7~328 
// )) ) + ( \Div0|auto_generated|divider|divider|op_5~46  ))
// \Div0|auto_generated|divider|divider|op_5~42  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~45_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\Mult7~328 )) ) + 
// ( \Div0|auto_generated|divider|divider|op_5~46  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Mult7~328 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~45_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~41_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~42 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~41 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~41 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~37_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~41_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[110]~74_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~42  ))
// \Div0|auto_generated|divider|divider|op_5~38  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~41_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[110]~74_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~42  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[110]~74_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~37_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~38 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~37 .lut_mask = 64'h00000000000005F5;
defparam \Div0|auto_generated|divider|divider|op_5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[111]~20_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~38  ))
// \Div0|auto_generated|divider|divider|op_5~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[111]~20_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~38  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[111]~20_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|op_4~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[112]~8_combout )) # (\Div0|auto_generated|divider|divider|StageOut[112]~6_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~18  ))
// \Div0|auto_generated|divider|divider|op_5~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|op_4~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[112]~8_combout )) # (\Div0|auto_generated|divider|divider|StageOut[112]~6_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[112]~6_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[112]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000000000001D3F;
defparam \Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~33_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~33_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[113]~61_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~14  ))
// \Div0|auto_generated|divider|divider|op_5~34  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~33_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[113]~61_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[113]~61_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_4~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~29_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|op_4~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[114]~51_combout )) # (\Div0|auto_generated|divider|divider|StageOut[114]~49_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~34  ))
// \Div0|auto_generated|divider|divider|op_5~30  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|op_4~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[114]~51_combout )) # (\Div0|auto_generated|divider|divider|StageOut[114]~49_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~34  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[114]~49_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[114]~51_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~29 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[115]~43_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~30  ))
// \Div0|auto_generated|divider|divider|op_5~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[115]~43_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~30  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[115]~43_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_4~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|op_4~21_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[116]~36_combout )) # (\Div0|auto_generated|divider|divider|StageOut[116]~34_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~26  ))
// \Div0|auto_generated|divider|divider|op_5~22  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|op_4~21_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[116]~36_combout )) # (\Div0|auto_generated|divider|divider|StageOut[116]~34_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[116]~34_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~21_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[116]~36_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[117]~31_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~22  ))
// \Div0|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[117]~31_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[117]~31_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[118]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[118]~0_combout  = ( \Div0|auto_generated|divider|divider|op_3~5_sumout  & ( !\Div0|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[118]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[118]~0 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[118]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[118]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[118]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[118]~2_combout  = ( \Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[106]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[106]~1_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[118]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[118]~2 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[118]~2 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[118]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|op_4~5_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[118]~2_combout )) # (\Div0|auto_generated|divider|divider|StageOut[118]~0_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[118]~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[118]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div0|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[129]~28 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[129]~28_combout  = ( \Div0|auto_generated|divider|divider|op_4~17_sumout  & ( !\Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[129]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[129]~28 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[129]~28 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div0|auto_generated|divider|divider|StageOut[129]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[129]~32 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[129]~32_combout  = ( \Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[117]~31_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[117]~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[129]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[129]~32 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[129]~32 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[129]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[128]~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[128]~37_combout  = ( \Div0|auto_generated|divider|divider|op_4~21_sumout  & ( ((!\Div0|auto_generated|divider|divider|op_4~1_sumout ) # (\Div0|auto_generated|divider|divider|StageOut[116]~34_combout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[116]~36_combout ) ) ) # ( !\Div0|auto_generated|divider|divider|op_4~21_sumout  & ( (\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[116]~34_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[116]~36_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[116]~36_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[116]~34_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[128]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[128]~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[128]~37 .lut_mask = 64'h030F030FF3FFF3FF;
defparam \Div0|auto_generated|divider|divider|StageOut[128]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y39_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[127]~40 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[127]~40_combout  = ( \Div0|auto_generated|divider|divider|op_4~25_sumout  & ( !\Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[127]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[127]~40 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[127]~40 .lut_mask = 64'h00000000FF00FF00;
defparam \Div0|auto_generated|divider|divider|StageOut[127]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[127]~44 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[127]~44_combout  = ( \Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[115]~43_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[115]~43_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[127]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[127]~44 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[127]~44 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[127]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[126]~52 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[126]~52_combout  = ( \Div0|auto_generated|divider|divider|op_4~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[114]~51_combout ) # (\Div0|auto_generated|divider|divider|StageOut[114]~49_combout ) 
// ) ) # ( !\Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \Div0|auto_generated|divider|divider|op_4~29_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[114]~49_combout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[114]~51_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_4~29_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[126]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[126]~52 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[126]~52 .lut_mask = 64'h00FF00FF3F3F3F3F;
defparam \Div0|auto_generated|divider|divider|StageOut[126]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y39_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[125]~58 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[125]~58_combout  = ( \Div0|auto_generated|divider|divider|op_4~33_sumout  & ( !\Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[125]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[125]~58 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[125]~58 .lut_mask = 64'h00000000FF00FF00;
defparam \Div0|auto_generated|divider|divider|StageOut[125]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[125]~62 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[125]~62_combout  = ( \Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[113]~61_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[113]~61_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[125]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[125]~62 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[125]~62 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[125]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[124]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[124]~9_combout  = ( \Div0|auto_generated|divider|divider|op_4~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[112]~6_combout ) # (\Div0|auto_generated|divider|divider|StageOut[112]~8_combout ) ) ) 
// # ( !\Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \Div0|auto_generated|divider|divider|op_4~9_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[112]~8_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[112]~6_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[124]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[124]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[124]~9 .lut_mask = 64'h00FF00FF5F5F5F5F;
defparam \Div0|auto_generated|divider|divider|StageOut[124]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[123]~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[123]~18_combout  = ( \Div0|auto_generated|divider|divider|op_4~13_sumout  & ( !\Div0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[123]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[123]~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[123]~18 .lut_mask = 64'h0000FFFF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[123]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[123]~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[123]~21_combout  = ( \Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[111]~20_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[111]~20_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[123]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[123]~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[123]~21 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[123]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[122]~75 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[122]~75_combout  = ( \Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \Div0|auto_generated|divider|divider|op_4~41_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[110]~74_combout  ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \Div0|auto_generated|divider|divider|op_4~41_sumout  ) ) # ( \Div0|auto_generated|divider|divider|op_4~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_4~41_sumout  & ( 
// \Div0|auto_generated|divider|divider|StageOut[110]~74_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[110]~74_combout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[122]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[122]~75 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[122]~75 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[122]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[121]~93 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[121]~93_combout  = ( \Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \Mult7~328  ) ) # ( !\Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \Div0|auto_generated|divider|divider|op_4~45_sumout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult7~328 ),
	.datad(!\Div0|auto_generated|divider|divider|op_4~45_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[121]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[121]~93 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[121]~93 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[121]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~50 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~50 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~45 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~45_sumout  = SUM(( \Mult7~326  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~50_cout  ))
// \Div0|auto_generated|divider|divider|op_6~46  = CARRY(( \Mult7~326  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult7~326 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~45_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~46 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~45 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~45 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~41 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~41_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~45_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Mult7~327 )) ) + ( 
// VCC ) + ( \Div0|auto_generated|divider|divider|op_6~46  ))
// \Div0|auto_generated|divider|divider|op_6~42  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~45_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Mult7~327 )) ) + ( VCC ) + 
// ( \Div0|auto_generated|divider|divider|op_6~46  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mult7~327 ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~41_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~42 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~41 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~41 .lut_mask = 64'h00000000000003CF;
defparam \Div0|auto_generated|divider|divider|op_6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~37_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~41_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[121]~93_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~42  ))
// \Div0|auto_generated|divider|divider|op_6~38  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~41_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[121]~93_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~42  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[121]~93_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~37_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~38 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~37 .lut_mask = 64'h00000000000005F5;
defparam \Div0|auto_generated|divider|divider|op_6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~33_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~37_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[122]~75_combout )) ) + ( \Div0|auto_generated|divider|divider|op_6~38  ))
// \Div0|auto_generated|divider|divider|op_6~34  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~37_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[122]~75_combout )) ) + ( \Div0|auto_generated|divider|divider|op_6~38  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[122]~75_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~37_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~33 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[123]~21_combout )) # (\Div0|auto_generated|divider|divider|StageOut[123]~18_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~34  ))
// \Div0|auto_generated|divider|divider|op_6~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[123]~21_combout )) # (\Div0|auto_generated|divider|divider|StageOut[123]~18_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~34  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[123]~18_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[123]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000000000001D3F;
defparam \Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[124]~9_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~14  ))
// \Div0|auto_generated|divider|divider|op_6~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[124]~9_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[124]~9_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~29_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~33_sumout )))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[125]~62_combout )) # (\Div0|auto_generated|divider|divider|StageOut[125]~58_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~10  ))
// \Div0|auto_generated|divider|divider|op_6~30  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~33_sumout )))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[125]~62_combout )) # (\Div0|auto_generated|divider|divider|StageOut[125]~58_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[125]~58_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~33_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[125]~62_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~29 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[126]~52_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~30  ))
// \Div0|auto_generated|divider|divider|op_6~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[126]~52_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~30  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[126]~52_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|op_5~25_sumout )) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[127]~44_combout ) # (\Div0|auto_generated|divider|divider|StageOut[127]~40_combout )))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~26  ))
// \Div0|auto_generated|divider|divider|op_6~22  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|op_5~25_sumout )) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[127]~44_combout ) # (\Div0|auto_generated|divider|divider|StageOut[127]~40_combout )))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_5~25_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[127]~40_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[127]~44_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000FFFF00004777;
defparam \Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[128]~37_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~22  ))
// \Div0|auto_generated|divider|divider|op_6~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[128]~37_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[128]~37_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|op_5~9_sumout )) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[129]~32_combout ) # (\Div0|auto_generated|divider|divider|StageOut[129]~28_combout )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[129]~28_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[129]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000004777;
defparam \Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y49_N0
cyclonev_mac \Mult3~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,\Add0~1_sumout ,!\screen|Vcnt [3],\screen|Vcnt [2],
\screen|Vcnt [1],\screen|Vcnt [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult3~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult3~8 .accumulate_clock = "none";
defparam \Mult3~8 .ax_clock = "none";
defparam \Mult3~8 .ax_width = 7;
defparam \Mult3~8 .ay_scan_in_clock = "none";
defparam \Mult3~8 .ay_scan_in_width = 18;
defparam \Mult3~8 .ay_use_scan_in = "false";
defparam \Mult3~8 .az_clock = "none";
defparam \Mult3~8 .bx_clock = "none";
defparam \Mult3~8 .by_clock = "none";
defparam \Mult3~8 .by_use_scan_in = "false";
defparam \Mult3~8 .bz_clock = "none";
defparam \Mult3~8 .coef_a_0 = 0;
defparam \Mult3~8 .coef_a_1 = 0;
defparam \Mult3~8 .coef_a_2 = 0;
defparam \Mult3~8 .coef_a_3 = 0;
defparam \Mult3~8 .coef_a_4 = 0;
defparam \Mult3~8 .coef_a_5 = 0;
defparam \Mult3~8 .coef_a_6 = 0;
defparam \Mult3~8 .coef_a_7 = 0;
defparam \Mult3~8 .coef_b_0 = 0;
defparam \Mult3~8 .coef_b_1 = 0;
defparam \Mult3~8 .coef_b_2 = 0;
defparam \Mult3~8 .coef_b_3 = 0;
defparam \Mult3~8 .coef_b_4 = 0;
defparam \Mult3~8 .coef_b_5 = 0;
defparam \Mult3~8 .coef_b_6 = 0;
defparam \Mult3~8 .coef_b_7 = 0;
defparam \Mult3~8 .coef_sel_a_clock = "none";
defparam \Mult3~8 .coef_sel_b_clock = "none";
defparam \Mult3~8 .delay_scan_out_ay = "false";
defparam \Mult3~8 .delay_scan_out_by = "false";
defparam \Mult3~8 .enable_double_accum = "false";
defparam \Mult3~8 .load_const_clock = "none";
defparam \Mult3~8 .load_const_value = 0;
defparam \Mult3~8 .mode_sub_location = 0;
defparam \Mult3~8 .negate_clock = "none";
defparam \Mult3~8 .operand_source_max = "input";
defparam \Mult3~8 .operand_source_may = "input";
defparam \Mult3~8 .operand_source_mbx = "input";
defparam \Mult3~8 .operand_source_mby = "input";
defparam \Mult3~8 .operation_mode = "m18x18_full";
defparam \Mult3~8 .output_clock = "none";
defparam \Mult3~8 .preadder_subtract_a = "false";
defparam \Mult3~8 .preadder_subtract_b = "false";
defparam \Mult3~8 .result_a_width = 64;
defparam \Mult3~8 .signed_max = "false";
defparam \Mult3~8 .signed_may = "false";
defparam \Mult3~8 .signed_mbx = "false";
defparam \Mult3~8 .signed_mby = "false";
defparam \Mult3~8 .sub_clock = "none";
defparam \Mult3~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N0
cyclonev_lcell_comb \Add12~5 (
// Equation(s):
// \Add12~5_sumout  = SUM(( !\screen|Hcnt [0] $ (\Mult3~8_resulta ) ) + ( !VCC ) + ( !VCC ))
// \Add12~6  = CARRY(( !\screen|Hcnt [0] $ (\Mult3~8_resulta ) ) + ( !VCC ) + ( !VCC ))
// \Add12~7  = SHARE((\Mult3~8_resulta ) # (\screen|Hcnt [0]))

	.dataa(gnd),
	.datab(!\screen|Hcnt [0]),
	.datac(!\Mult3~8_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add12~5_sumout ),
	.cout(\Add12~6 ),
	.shareout(\Add12~7 ));
// synopsys translate_off
defparam \Add12~5 .extended_lut = "off";
defparam \Add12~5 .lut_mask = 64'h00003F3F0000C3C3;
defparam \Add12~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N3
cyclonev_lcell_comb \Add12~9 (
// Equation(s):
// \Add12~9_sumout  = SUM(( !\screen|Hcnt [1] $ (!\Mult3~9 ) ) + ( \Add12~7  ) + ( \Add12~6  ))
// \Add12~10  = CARRY(( !\screen|Hcnt [1] $ (!\Mult3~9 ) ) + ( \Add12~7  ) + ( \Add12~6  ))
// \Add12~11  = SHARE((\screen|Hcnt [1] & \Mult3~9 ))

	.dataa(!\screen|Hcnt [1]),
	.datab(gnd),
	.datac(!\Mult3~9 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add12~6 ),
	.sharein(\Add12~7 ),
	.combout(),
	.sumout(\Add12~9_sumout ),
	.cout(\Add12~10 ),
	.shareout(\Add12~11 ));
// synopsys translate_off
defparam \Add12~9 .extended_lut = "off";
defparam \Add12~9 .lut_mask = 64'h0000050500005A5A;
defparam \Add12~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N6
cyclonev_lcell_comb \Add12~13 (
// Equation(s):
// \Add12~13_sumout  = SUM(( !\screen|Hcnt [2] $ (!\Mult3~10 ) ) + ( \Add12~11  ) + ( \Add12~10  ))
// \Add12~14  = CARRY(( !\screen|Hcnt [2] $ (!\Mult3~10 ) ) + ( \Add12~11  ) + ( \Add12~10  ))
// \Add12~15  = SHARE((\screen|Hcnt [2] & \Mult3~10 ))

	.dataa(gnd),
	.datab(!\screen|Hcnt [2]),
	.datac(!\Mult3~10 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add12~10 ),
	.sharein(\Add12~11 ),
	.combout(),
	.sumout(\Add12~13_sumout ),
	.cout(\Add12~14 ),
	.shareout(\Add12~15 ));
// synopsys translate_off
defparam \Add12~13 .extended_lut = "off";
defparam \Add12~13 .lut_mask = 64'h0000030300003C3C;
defparam \Add12~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N9
cyclonev_lcell_comb \Add12~17 (
// Equation(s):
// \Add12~17_sumout  = SUM(( !\Add1~5_sumout  $ (!\Mult3~11 ) ) + ( \Add12~15  ) + ( \Add12~14  ))
// \Add12~18  = CARRY(( !\Add1~5_sumout  $ (!\Mult3~11 ) ) + ( \Add12~15  ) + ( \Add12~14  ))
// \Add12~19  = SHARE((\Add1~5_sumout  & \Mult3~11 ))

	.dataa(!\Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult3~11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add12~14 ),
	.sharein(\Add12~15 ),
	.combout(),
	.sumout(\Add12~17_sumout ),
	.cout(\Add12~18 ),
	.shareout(\Add12~19 ));
// synopsys translate_off
defparam \Add12~17 .extended_lut = "off";
defparam \Add12~17 .lut_mask = 64'h00000055000055AA;
defparam \Add12~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N12
cyclonev_lcell_comb \Add12~21 (
// Equation(s):
// \Add12~21_sumout  = SUM(( !\Add1~9_sumout  $ (!\Mult3~12 ) ) + ( \Add12~19  ) + ( \Add12~18  ))
// \Add12~22  = CARRY(( !\Add1~9_sumout  $ (!\Mult3~12 ) ) + ( \Add12~19  ) + ( \Add12~18  ))
// \Add12~23  = SHARE((\Add1~9_sumout  & \Mult3~12 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~9_sumout ),
	.datad(!\Mult3~12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add12~18 ),
	.sharein(\Add12~19 ),
	.combout(),
	.sumout(\Add12~21_sumout ),
	.cout(\Add12~22 ),
	.shareout(\Add12~23 ));
// synopsys translate_off
defparam \Add12~21 .extended_lut = "off";
defparam \Add12~21 .lut_mask = 64'h0000000F00000FF0;
defparam \Add12~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N15
cyclonev_lcell_comb \Add12~25 (
// Equation(s):
// \Add12~25_sumout  = SUM(( !\Add1~13_sumout  $ (!\Mult3~13 ) ) + ( \Add12~23  ) + ( \Add12~22  ))
// \Add12~26  = CARRY(( !\Add1~13_sumout  $ (!\Mult3~13 ) ) + ( \Add12~23  ) + ( \Add12~22  ))
// \Add12~27  = SHARE((\Add1~13_sumout  & \Mult3~13 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~13_sumout ),
	.datad(!\Mult3~13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add12~22 ),
	.sharein(\Add12~23 ),
	.combout(),
	.sumout(\Add12~25_sumout ),
	.cout(\Add12~26 ),
	.shareout(\Add12~27 ));
// synopsys translate_off
defparam \Add12~25 .extended_lut = "off";
defparam \Add12~25 .lut_mask = 64'h0000000F00000FF0;
defparam \Add12~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N18
cyclonev_lcell_comb \Add12~29 (
// Equation(s):
// \Add12~29_sumout  = SUM(( !\Add1~17_sumout  $ (!\Mult3~14 ) ) + ( \Add12~27  ) + ( \Add12~26  ))
// \Add12~30  = CARRY(( !\Add1~17_sumout  $ (!\Mult3~14 ) ) + ( \Add12~27  ) + ( \Add12~26  ))
// \Add12~31  = SHARE((\Add1~17_sumout  & \Mult3~14 ))

	.dataa(!\Add1~17_sumout ),
	.datab(gnd),
	.datac(!\Mult3~14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add12~26 ),
	.sharein(\Add12~27 ),
	.combout(),
	.sumout(\Add12~29_sumout ),
	.cout(\Add12~30 ),
	.shareout(\Add12~31 ));
// synopsys translate_off
defparam \Add12~29 .extended_lut = "off";
defparam \Add12~29 .lut_mask = 64'h0000050500005A5A;
defparam \Add12~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N21
cyclonev_lcell_comb \Add12~33 (
// Equation(s):
// \Add12~33_sumout  = SUM(( !\Add1~21_sumout  $ (!\Mult3~15 ) ) + ( \Add12~31  ) + ( \Add12~30  ))
// \Add12~34  = CARRY(( !\Add1~21_sumout  $ (!\Mult3~15 ) ) + ( \Add12~31  ) + ( \Add12~30  ))
// \Add12~35  = SHARE((\Add1~21_sumout  & \Mult3~15 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~21_sumout ),
	.datad(!\Mult3~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add12~30 ),
	.sharein(\Add12~31 ),
	.combout(),
	.sumout(\Add12~33_sumout ),
	.cout(\Add12~34 ),
	.shareout(\Add12~35 ));
// synopsys translate_off
defparam \Add12~33 .extended_lut = "off";
defparam \Add12~33 .lut_mask = 64'h0000000F00000FF0;
defparam \Add12~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N24
cyclonev_lcell_comb \Add12~37 (
// Equation(s):
// \Add12~37_sumout  = SUM(( !\Add1~25_sumout  $ (!\Mult3~16 ) ) + ( \Add12~35  ) + ( \Add12~34  ))
// \Add12~38  = CARRY(( !\Add1~25_sumout  $ (!\Mult3~16 ) ) + ( \Add12~35  ) + ( \Add12~34  ))
// \Add12~39  = SHARE((\Add1~25_sumout  & \Mult3~16 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~25_sumout ),
	.datad(!\Mult3~16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add12~34 ),
	.sharein(\Add12~35 ),
	.combout(),
	.sumout(\Add12~37_sumout ),
	.cout(\Add12~38 ),
	.shareout(\Add12~39 ));
// synopsys translate_off
defparam \Add12~37 .extended_lut = "off";
defparam \Add12~37 .lut_mask = 64'h0000000F00000FF0;
defparam \Add12~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N27
cyclonev_lcell_comb \Add12~41 (
// Equation(s):
// \Add12~41_sumout  = SUM(( !\Mult3~17  $ (!\Add1~29_sumout ) ) + ( \Add12~39  ) + ( \Add12~38  ))
// \Add12~42  = CARRY(( !\Mult3~17  $ (!\Add1~29_sumout ) ) + ( \Add12~39  ) + ( \Add12~38  ))
// \Add12~43  = SHARE((\Mult3~17  & \Add1~29_sumout ))

	.dataa(!\Mult3~17 ),
	.datab(gnd),
	.datac(!\Add1~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add12~38 ),
	.sharein(\Add12~39 ),
	.combout(),
	.sumout(\Add12~41_sumout ),
	.cout(\Add12~42 ),
	.shareout(\Add12~43 ));
// synopsys translate_off
defparam \Add12~41 .extended_lut = "off";
defparam \Add12~41 .lut_mask = 64'h0000050500005A5A;
defparam \Add12~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N30
cyclonev_lcell_comb \Add12~45 (
// Equation(s):
// \Add12~45_sumout  = SUM(( !\Add1~1_sumout  $ (\Mult3~18 ) ) + ( \Add12~43  ) + ( \Add12~42  ))
// \Add12~46  = CARRY(( !\Add1~1_sumout  $ (\Mult3~18 ) ) + ( \Add12~43  ) + ( \Add12~42  ))
// \Add12~47  = SHARE((!\Add1~1_sumout  & \Mult3~18 ))

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(!\Mult3~18 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add12~42 ),
	.sharein(\Add12~43 ),
	.combout(),
	.sumout(\Add12~45_sumout ),
	.cout(\Add12~46 ),
	.shareout(\Add12~47 ));
// synopsys translate_off
defparam \Add12~45 .extended_lut = "off";
defparam \Add12~45 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add12~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N33
cyclonev_lcell_comb \Add12~49 (
// Equation(s):
// \Add12~49_sumout  = SUM(( !\Add1~1_sumout  $ (\Mult3~19 ) ) + ( \Add12~47  ) + ( \Add12~46  ))
// \Add12~50  = CARRY(( !\Add1~1_sumout  $ (\Mult3~19 ) ) + ( \Add12~47  ) + ( \Add12~46  ))
// \Add12~51  = SHARE((!\Add1~1_sumout  & \Mult3~19 ))

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(!\Mult3~19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add12~46 ),
	.sharein(\Add12~47 ),
	.combout(),
	.sumout(\Add12~49_sumout ),
	.cout(\Add12~50 ),
	.shareout(\Add12~51 ));
// synopsys translate_off
defparam \Add12~49 .extended_lut = "off";
defparam \Add12~49 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add12~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N36
cyclonev_lcell_comb \Add12~53 (
// Equation(s):
// \Add12~53_sumout  = SUM(( !\Add1~1_sumout  $ (\Mult3~20 ) ) + ( \Add12~51  ) + ( \Add12~50  ))
// \Add12~54  = CARRY(( !\Add1~1_sumout  $ (\Mult3~20 ) ) + ( \Add12~51  ) + ( \Add12~50  ))
// \Add12~55  = SHARE((!\Add1~1_sumout  & \Mult3~20 ))

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(!\Mult3~20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add12~50 ),
	.sharein(\Add12~51 ),
	.combout(),
	.sumout(\Add12~53_sumout ),
	.cout(\Add12~54 ),
	.shareout(\Add12~55 ));
// synopsys translate_off
defparam \Add12~53 .extended_lut = "off";
defparam \Add12~53 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add12~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y49_N39
cyclonev_lcell_comb \Add12~1 (
// Equation(s):
// \Add12~1_sumout  = SUM(( !\Add1~1_sumout  $ (\Mult3~21 ) ) + ( \Add12~55  ) + ( \Add12~54  ))

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult3~21 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add12~54 ),
	.sharein(\Add12~55 ),
	.combout(),
	.sumout(\Add12~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add12~1 .extended_lut = "off";
defparam \Add12~1 .lut_mask = 64'h000000000000AA55;
defparam \Add12~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y53_N24
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = ( \Add12~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \img_rom_6|altsyncram_component|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y53_N25
dffeas \img_rom_6|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\img_rom_6|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom_6|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \img_rom_6|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y53_N59
dffeas \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\img_rom_6|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y60_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFA07FFFFFFFFFFFFFFFFFFFFF57FD3FFFFFFFFFFFFFFFFFFF3FFFFF3FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFF7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFE0FFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFEFFFF7FFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFF7FFFFFBFFFBFFFFFFFFFFFFFEFFFFFFCFFFBFFFFFFFFFFFFFCFFFFFFEFFFDFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFDDFFFFFFFFFFFFFBFFFFFFF7FBEFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFFFDFEFFFFFFFFFFFFF7FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFBFFFEFFFFFFFFFFFFEFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFEFFFFFFFBFFFF7FF7FFFFFFFFEFFFFFFFBFFFF7FF7FFFFFFFFEFFFFFFFBFFFF7FF7FFFFFFFFFFFFFFFFBFFFF7FF7FFFFFFFFEFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFDBFEFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFF9CFFFFFFFFFFFFFFFFFFFFFFF3FBEFFFFFFFFFFFFFFFFFFFFF7FFDFFFFFFFFFFFFFFFFFFFFEFFEDFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFBFFFFFBFFF3FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF5FFFFEFFFFFFFFFFFFFFFFFFFFBFFF9FFFFFFFFFFFFFFFFFFFFE1F3FFFFFFFFFFFFFFFFFFFBFFEE7FFFFBFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF9FFFFFFFFFFFFFFDFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFEFFFFFFFFFFFFFFFF3FFFFFFFDFFFFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFF9FFFFFFFFFFFFFFFFFFAFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FE3FFFFFFFFFFFFFFFFFFF9BFB3FFFFFFFFFFFFFFFFFFFFF8E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N33
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a24~portadataout  ) ) # ( 
// !\img_rom_6|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFAFFE7FFFFFFFFFFFFFFFFFFF9FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFEFFFFFFFFFFFFFC1FFFFFFFFFF3FFFFFFFFFFFF407FFFFFFFFFBFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFF000FE3F1FFFFDFFFFFFFFFFFE000FBFFF3FFFEFFFFFFFFFFFC00077FFFCFFFFFFFFFFFFFFFE0000FFFFF7FFFFFFFFFFFFFF8000BFFFFFFFFFFFFFFFFFFFFC0007FFFFFDFFFBFFFFFFFFFF0000FFFFFFFFFF1FFFFFFFFFF8003FFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FF7FE0FFFFFFFFFF8001FFFFFFFFF80FFFFFFFFFF0003FFFFFFFFF00FFFFFFFFFF000BFFFFFFFDE00FFFFFFFFFF0007FFFFFFFD800FFFFFFFFFF00040003FFFE000FFFFFFFFFF00000003FFFE000FFFFFFFFFE00000003FFFF000FFFFFFFFFE00000003FFFF000FFFFFFFFFE00000003FFFF0007FFFFFFFFF00000003FFFF0007FFFFFFFFF00000003FFFF0007FFFFFFFFF00000003FFFF0007FFFFFFFFE00000003FFFF0007FFFFFFFFE00000003FFFF0007FFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFE000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC200FFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFFFFFFFFF8100FFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFF0020FFFFFFFFFFFFFFFFFFFFF0011FFFFFFFFFFFFFFFFFFFFC000BFFFFFFFFFFFFFF3FFFFF80007FFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFE1FFFFC0000FFFFFFFFFFFFFFE0FFFE40001FFFFFFFFFFFFFF400BF200003FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFF40000000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFD0000000007FFFFFFFFFFFFFFF000000005FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFD8000000FFFFFFFFFFFFFFFFFFA000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00FFFFFFFFFFFFFFFFFFFFB0017FFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y55_N30
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a1~portadataout  ) ) # ( 
// !\img_rom_6|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h000000FFFF00FFFF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFB17FFFFFFFFFFFFFFFFFFFFF3803BFFFFFFFFFFFFFFFFFFF400000BFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFC000000000BFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFE80000000007FFFFFFFFFFFFBFC0000000003FFFFFFFFFFFF7F8001F000007FFFFFFFFFFFFFFF009FA00003FFFFFFFFFFFEFFF47FFFC0000FFFFFFFFFFFFFFF8FFFFF0000FFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF7FFFFFC0003FFFFFFFFFFFFFFFFFFFFF000BFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFF7FFDFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FF803DFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFF7FFFFFFFE3FEFFFFFFFFFFFFF7FFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFF7FF7FFFFFFFFEFFFFFFFFFFFF7FF7FFFFFFFFEFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFDFFEFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF7F3FFFFFFFFFFFFFFFFFFFFFF7FFDFFFFFFFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFDFFFBFFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFEFFFFCFFFFFFFFFFFFFFFFFFFFFFFF7FFFEFFFFFFFFFFFFFF7FF9FDFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFCFFFFFFFFFFFFFFFFFF9FFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFBFFFFFFFFFFFFFFFFFFFEFFEBFFFFFFFFFFFFFFFFFFFFFA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y55_N54
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a26~portadataout  ) ) # ( 
// !\img_rom_6|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE8027FFFFFFFFFFFFFFFFFFFA000007FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFA00000007FFFFFFFFFFFFFFFF000000005FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFE40000000001FFFFFFFFFFFFFC18000000000FFFFFFFFFFFFF8000000000003FFFFFFFFFFFF804001F000007FFFFFFFFFFFF000013F400001FFFFFFFFFFFF0008FFFF80001FFFFFFFFFFFE0004FFFFE0000FFFFFFFFFFFC0003FFFFF00007FFFFFFFFFFC0007FFFFFC0007FFFFFFFFFF8000FFFFFFF000BFFFFFFFFFF8001FFFFFFF0013FFFFFFFFFF8003FFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FF0021FFFFFFFFFF0003FFFFFFF8001FFFFFFFFFF0007FFFFFFFC100FFFFFFFFFF0007FFFFFFFC200FFFFFFFFFF000FFFFFFFFC000FFFFFFFFFF000FFFFFFFFF000FFFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE800FFFFFFFFFFFFFFFFFFFFFE200FFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF8081FFFFFFFFFFFFFFFFFFFFF8021FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFF0FFFFF0000FFFFFFFFFFFFFFC03FFF80000FFFFFFFFFFFFFF8007FD00001FFFFFFFFFFFFFF0000E000003FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFF0000002FFFFFFFFFFFFFFFFFF8000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "007FFFFFFFFFFFFFFFFFFF8802FFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y55_N21
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a3~portadataout  ) ) # ( 
// !\img_rom_6|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFB17FFFFFFFFFFFFFFFFFFFFF47FC3FFFFFFFFFFFFFFFFFFF1FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF9FFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFF3FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFBFFFFFFFFFFFFFFEFE5FDFFFFDFFFFFFFFFFFFFFFB7FFFBFFFEFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFFFFFFFFFFFFFFFFFFFEFFFBFFFFFFFFFFFFFFFFFFFFEFFF3FFFFFFFFFFFFFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FF7FC1FFFFFFFFFFFFFFFFFFFFF7F81FFFFFFFFFFFFFFFFFFFFFBF00FFFFFFFFFFFFFFFFFFFFFDC00FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFC00FFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFF7F81FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFEFFE3FFFFFFFFFFFFFFFFFFFFEFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF5FFFFF7FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFDF7FFFBFFFEFFFFFFFFFFFFFFBFF1FCFFFFDFFFFFFFFFFFFFF7FFF1FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFDFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FF3FFFFFFFFFFFFFFFFFFF87FCBFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N12
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (\img_rom_6|altsyncram_component|auto_generated|ram_block1a4~portadataout ) # 
// (\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) # ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( (!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a4~portadataout ) ) )

	.dataa(gnd),
	.datab(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFF003F000001FFFFFFFFFFFFFFF8FFFFC0000FFFFFFFFFFFFFFFDFFFFE0000FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFF0011FFFFFFFFFFFFFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FF0001FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFC100FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFD800FFFFFFFFFFFFFFFFFFFFFDC00FFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFBF00FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFF7FC1FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFEFFFFFEFFFFFFFFFFFFFFFFFFFFBFFFBFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FF7FFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFD17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y55_N39
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) ) # ( 
// !\img_rom_6|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y58_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFC1FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFC000FFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF3FFFFF00007FFFFFFFFFFFFFF0FFFFE0000FFFFFFFFFFFFFFE03FFFC0000FFFFFFFFFFFFFF800BFC00001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFF80000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFF8000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N36
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a30~portadataout  ) ) ) # ( !\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a6~portadataout  ) ) # ( 
// \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a30~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datae(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h000000FFFFFF00FF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFF00FFC00001FFFFFFFFFFFFFFF87FFF80000FFFFFFFFFFFFFFFDFFFFE0000FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FF0001FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFC000FFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFE0FFFFE0000FFFFFFFFFFFFFFC07FFF80000FFFFFFFFFFFFFF8007F800001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFC000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y55_N0
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a31~portadataout  ) ) # ( 
// !\img_rom_6|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFF807FFFFFFFFFFFFFFFFFFFFF50013FFFFFFFFFFFFFFFFFFF400000BFFFFFFFFFFFFFFFFFF0000002FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFC000000000007FFFFFFFFFFFF8000000000003FFFFFFFFFFFF8000000000003FFFFFFFFFFFF001001F600003FFFFFFFFFFFF0000DFFFC0000FFFFFFFFFFFE0001FFFFF0000FFFFFFFFFFFE0007FFFFF80007FFFFFFFFFFE0007FFFFF80003FFFFFFFFFF8000FFFFFFE0007FFFFFFFFFFC001FFFFFFE0003FFFFFFFFFF8003FFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FF8021FFFFFFFFFF0003FFFFFFF0041FFFFFFFFFF0007FFFFFFF8000FFFFFFFFFF0007FFFFFFFE201FFFFFFFFFF0007FFFFFFFC400FFFFFFFFFF000FFFFFFFFE800FFFFFFFFFF00000003FFFF0007FFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFF0007FFFFFFFFE00000003FFFF000FFFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFF0007FFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFF0007FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFE400FFFFFFFFFFFFFFFFFFFFFC601FFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FFFFFFFFFFFFFFFE200FFFFFFFFFFFFFFFFFFFFF4041FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFE0013FFFFFFFFFFFFFFFFFFFFD000FFFFFFFFFFFFFFF7FFFFFC000BFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFBFFFFC0000FFFFFFFFFFFFFFC0BFFF60001FFFFFFFFFFFFFF401DFF00003FFFFFFFFFFFFFFC001F800007FFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFF40000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFF400000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE8000004FFFFFFFFFFFFFFFFFFB000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "01BFFFFFFFFFFFFFFFFFFFFC07BFFFFFFFFFFFFFFFFFFFFFAEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N3
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\img_rom_6|altsyncram_component|auto_generated|ram_block1a32~portadataout ) ) ) # ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a32~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFF917FFFFFFFFFFFFFFFFFFFFF3803BFFFFFFFFFFFFFFFFFFF400000BFFFFFFFFFFFFFFFFFF0000002FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFC000000000BFFFFFFFFFFFFFF40000000001FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFE80000000007FFFFFFFFFFFFFF40000000007FFFFFFFFFFFF7F8001F000007FFFFFFFFFFFF7FC00DF200003FFFFFFFFFFFEFFF47FFFC0000FFFFFFFFFFFEFFF8FFFFF0000FFFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFDFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFBFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FF8021FFFFFFFFFFFFFFFFFFFFF0041FFFFFFFFFF7FF7FFFFFFF8000FFFFFFFFFFFFFFFFFFFFFE201FFFFFFFFFFFFF7FFFFFFFC400FFFFFFFFFFFFFFFFFFFFFE800FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFEFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFEFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFA01FFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFDD00FFFFFFFFFFFFFFFFFFFFF3F81FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFEFFF3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFBFFF3FFFFFFFFFFFFFF9FFFFF7FFFFFFFFFFFFFFFFFE4FFFFFFFFFFFFFFFFFFFFFFFDFBFFF9FFFEFFFFFFFFFFFFFFFFE1FDFFFFDFFFFFFFFFFFFFFBFFEE7FFFFBFFFFFFFFFFFFFEFFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF9FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFAFFFFFFFFFFFFFFFFFF8FFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FE3FFFFFFFFFFFFFFFFFFFCBFABFFFFFFFFFFFFFFFFFFFFFAEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N54
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a33~portadataout  ) ) # ( 
// !\img_rom_6|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFA802FFFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF80000000007FFFFFFFFFFFF7FC001F000007FFFFFFFFFFFFFFE01DF000001FFFFFFFFFFFEFFF87FFFC0001FFFFFFFFFFFFFFFDFFFFE0000FFFFFFFFFFFFFFFBFFFFF00007FFFFFFFFFFDFFFFFFFFFC0007FFFFFFFFFFBFFFFFFFFFF000BFFFFFFFFFFBFFFFFFFFFF000FFFFFFFFFFF7FFDFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FF001DFFFFFFFFFF7FFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC1FEFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFC1FEFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF80BFFFFFFFFFFFFFFFFFFFFFF003DFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFC000BFFFFFFFFFFFFFF3FFFFF80007FFFFFFFFFFFFFF9FFFFF80007FFFFFFFFFFFFFF1FFFFC0000FFFFFFFFFFFFFFC0FFFF00001FFFFFFFFFFFFFF4007FA00003FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFE000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFD0017FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N54
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a34~portadataout  ) ) # ( 
// !\img_rom_6|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y53_N58
dffeas \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\img_rom_6|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFB17FFFFFFFFFFFFFFFFFFFFF47FCBFFFFFFFFFFFFFFFFFFF5FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFF3FFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFF7FFFFFFFFFFFF807FFFFFFFFFBFFFFFFFFFFFF803FFE0FFFFFBFFFFFFFFFFFF001FEBFDFFFFDFFFFFFFFFFFF00077FFFFFFFEFFFFFFFFFFFE0002FFFFEFFFFFFFFFFFFFFFC0003FFFFF7FFFFFFFFFFFFFFC0007FFFFFBFFFBFFFFFFFFFFC001FFFFFFEFFF7FFFFFFFFFF8003FFFFFFEFFEFFFFFFFFFFF0001FFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FF7FFFFFFFFFFFFF8007FFFFFFF7FFFFFFFFFFFFF0007FFFFFFFBEFFFFFFFFFFFF0007FFFFFFFDFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFE00000007FFFFFFF7FFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFF7FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFE0FFFFF0000FFFFFFFFFFFFFFC07FFF80000FFFFFFFFFFFFFF8007F900001FFFFFFFFFFFFFF0000E000003FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFF0000002FFFFFFFFFFFFFFFFFF8000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "007FFFFFFFFFFFFFFFFFFF88027FFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N0
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom_6|altsyncram_component|auto_generated|ram_block1a35~portadataout ) ) ) # ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a35~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000000FFFFFFFFFFFFFE00000000000FFFFFFFFFFFFF8000000000003FFFFFFFFFFFF0000000000003FFFFFFFFFFFF00100BF000001FFFFFFFFFFFF0000FFFF80000FFFFFFFFFFFE0001FFFFE0000FFFFFFFFFFFC0003FFFFF00007FFFFFFFFFFC0007FFFFF80007FFFFFFFFFFC001FFFFFFE000FFFFFFFFFFF8003FFFFFFF001FFFFFFFFFFF0001FFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FF003FFFFFFFFFFF8007FFFFFFF807FFFFFFFFFFF0007FFFFFFFC1FFFFFFFFFFFF0007FFFFFFFC3FFFFFFFFFFFF000FFFFFFFFC7FFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFF7FFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFF7FFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFF00BFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFBFFFFF80003FFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFE1FFFFE0000FFFFFFFFFFFFFFE0FFFFC0001FFFFFFFFFFFFFFC009FB00003FFFFFFFFFFFFFF8000E000003FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFF800000005FFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFE8000001FFFFFFFFFFFFFFFFFFE000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00BFFFFFFFFFFFFFFFFFFFB8033FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N48
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom_6|altsyncram_component|auto_generated|ram_block1a36~portadataout ) ) ) # ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a36~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFF3FFFFFFFFFEFFFFFFFFFFFFFE0FFFFFFFFFF7FFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF000FFFFBFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFE0002FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFDFFFFFFFFFF8003FFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF00000007FFFEFFFFFFFFFFFFE00000007FFFFFFF7FFFFFFFFF00000007FFFFFFF7FFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFF7FFFFFFFFF00000007FFFFFFF7FFFFFFFFF00000007FFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF80BFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF001DFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFF9FFFFF80007FFFFFFFFFFFFFF1FFFFF0000FFFFFFFFFFFFFFE0BFFF80001FFFFFFFFFFFFFFC007F300003FFFFFFFFFFFFFF8000E000003FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFF8000000000BFFFFFFFFFFFFFFD000000000FFFFFFFFFFFFFFFF800000005FFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFF8000002FFFFFFFFFFFFFFFFFFE000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "007FFFFFFFFFFFFFFFFFFF98037FFFFFFFFFFFFFFFFFFFFFD17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N6
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a13~portadataout  ) ) # ( 
// !\img_rom_6|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h000000FFFF00FFFF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFE00000000000FFFFFFFFFFFFF8000000000007FFFFFFFFFFFF8000000000003FFFFFFFFFFFF000007FC00001FFFFFFFFFFFE00007FFF80000FFFFFFFFFFFE0001FFFFE0000FFFFFFFFFFFC0003FFFFF00007FFFFFFFFFFC0007FFFFF80007FFFFFFFFFF8001FFFFFFE0003FFFFFFFFFF8003FFFFFFF0003FFFFFFFFFF8003FFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FF0001FFFFFFFFFF0007FFFFFFF8001FFFFFFFFFF0007FFFFFFFC000FFFFFFFFFF0007FFFFFFFC000FFFFFFFFFF000FFFFFFFFE000FFFFFFFFFF000FFFFFFFFE000FFFFFFFFFF00000007FFFF000FFFFFFFFFF00000007FFFF000FFFFFFFFFE00000007FFFF000FFFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFF00000007FFFF000FFFFFFFFFF00000007FFFF000FFFFFFFFFF00000007FFFF000FFFFFFFFFFFFFFFFFFFFFE800FFFFFFFFFFFFFFFFFFFFFF400FFFFFFFFFFFFFFFFFFFFFDC00FFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFF41FFFFFFFFFFFFFFFFFFFFF7FC1FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFEFFF3FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF7FFFFFFFFFFFFFFFFFFEFFFFEFFFFFFFFFFFFFFFFFFFF3FFFFFFFEFFFFFFFFFFFFFFBFFBF8FFFFDFFFFFFFFFFFFFF7FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFDFFFFFFFFFFFFFFFFFF9FFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFE7FC7FFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N42
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\img_rom_6|altsyncram_component|auto_generated|ram_block1a38~portadataout ) ) ) # ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (\img_rom_6|altsyncram_component|auto_generated|ram_block1a38~portadataout  & 
// \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFE0FFFFE0000FFFFFFFFFFFFFFC07FFF80000FFFFFFFFFFFFFF8007FC00001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFC000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N36
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom_6|altsyncram_component|auto_generated|ram_block1a39~portadataout ) ) ) # ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a39~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "FFFFFFFFFBF3FFFFFFFFFFFFFFFFFFFFF2802BFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF8000000000BFFFFFFFFFFFFFF40000000003FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFE08000000000FFFFFFFFFFFFFC040000000007FFFFFFFFFFFF000001F000007FFFFFFFFFFFF00000FF800001FFFFFFFFFFFF00047FFF80000FFFFFFFFFFFE0001FFFFE0000FFFFFFFFFFFE0003FFFFF00007FFFFFFFFFFC000FFFFFFC0003FFFFFFFFFF8001FFFFFFF000FFFFFFFFFFF8003FFFFFFE0003FFFFFFFFFF0001FFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "FF0001FFFFFFFFFF0007FFFFFFF0041FFFFFFFFFF0007FFFFFFF8000FFFFFFFFFF000FFFFFFFFC001FFFFFFFFFF000FFFFFFFFE400FFFFFFFFFF000FFFFFFFFE800FFFFFFFFFE00000003FFFF0007FFFFFFFFE00000003FFFF0007FFFFFFFFE00000003FFFF000FFFFFFFFFF00000003FFFF000FFFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFF00000003FFFF8007FFFFFFFFF00000003FFFF000FFFFFFFFFE00000003FFFF000FFFFFFFFFE00000003FFFF0007FFFFFFFFF00000003FFFF0007FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFCC00FFFFFFFFFFFFFFFFFFFFFE001FFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFF8100FFFFFFFFFFFFFFFFFFFFF00C1FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFE0013FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFBFFFFE80007FFFFFFFFFFFFFF17FFFF0000FFFFFFFFFFFFFFC0DFFFC0001FFFFFFFFFFFFFFC009F600002FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFD000000000FFFFFFFFFFFFFFFF000000005FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE8000003FFFFFFFFFFFFFFFFFF6000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00BFFFFFFFFFFFFFFFFFFF3001BFFFFFFFFFFFFFFFFFFFFF917FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N45
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\img_rom_6|altsyncram_component|auto_generated|ram_block1a16~portadataout ) ) ) # ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (\img_rom_6|altsyncram_component|auto_generated|ram_block1a16~portadataout  & 
// !\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .lut_mask = 64'h303030303F3F3F3F;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFFFFFFEEBFFFFFFFFFFFFFFFFFFFFFD0017FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFF40000000003FFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFBFC0000000003FFFFFFFFFFFF7FC0000000003FFFFFFFFFFFFFFF003FE00003FFFFFFFFFFFFFFFC7FFFC0000FFFFFFFFFFFFFFFDFFFFF0000FFFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFDFFF7FFFFF80007FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFBFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "FF803FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFF7FFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFFFFFFFF7FFFFE7FFFFFFFFFFFFFFFFFFE7FFFCFFFFFFFFFFFFFFFFFFFF1FFF7FFFEFFFFFFFFFFFFFF3FF9F5FFFFCFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFE7FFFFFCFFFFFFFFFFFFFFFFFF5FFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFBFFFFFFFFFFFFFFFFFFF2FFEBFFFFFFFFFFFFFFFFFFFFF9F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N24
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (\img_rom_6|altsyncram_component|auto_generated|ram_block1a17~portadataout ) # 
// (\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) # ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a17~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y55_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFEFFFFFFFFFFFFFE0FFFFFFFFFF7FFFFFFFFFFFF80BFFFFFFFFFBFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF802FF3FBFFFFFFFFFFFFFFFFF00037FFFBFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFF3FFFFFFFFFF8003FFFFFFFFFE1FFFFFFFFFF8003FFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FFFFC1FFFFFFFFFF8007FFFFFFFFF81FFFFFFFFFF800FFFFFFFFFE00FFFFFFFFFF0007FFFFFFFFC00FFFFFFFFFF000FFFFFFFFF800FFFFFFFFFF000FFFFFFFFF000FFFFFFFFFF00000007FFFE000FFFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC000FFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFF8100FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF0021FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFE000BFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFF0FFFFE0000FFFFFFFFFFFFFFE03FFF80000FFFFFFFFFFFFFF8007F400001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFF8000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N33
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a18~portadataout  ) ) # ( 
// !\img_rom_6|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y53_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFFFFFAE7FFFFFFFFFFFFFFFFFFFFF78033FFFFFFFFFFFFFFFFFFF400000BFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFA00000007FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFC000000000BFFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFE08000000000FFFFFFFFFFFFF8080000000007FFFFFFFFFFFF000001F000007FFFFFFFFFFFF803007FE00003FFFFFFFFFFFE00007FFFC0000FFFFFFFFFFFF0000FFFFF0000FFFFFFFFFFFE0007FFFFF80007FFFFFFFFFFE0007FFFFFC0003FFFFFFFFFF8001FFFFFFF000FFFFFFFFFFFC003FFFFFFE001FFFFFFFFFFF0001FFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FF803FFFFFFFFFFF0007FFFFFFF007FFFFFFFFFFF800FFFFFFFF81FFFFFFFFFFFF0007FFFFFFFE3FFFFFFFFFFFF000FFFFFFFFE7FFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N51
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (\img_rom_6|altsyncram_component|auto_generated|ram_block1a19~portadataout ) # 
// (\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) # ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( (!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a19~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "FFFFFFFFF9F7FFFFFFFFFFFFFFFFFFFFF17FDBFFFFFFFFFFFFFFFFFFF1FFFFF3FFFFFFFFFFFFFFFFFEFFFFFFEFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF3FFFFFFFFFEFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFBFFFFFFFFFFFF803FFE0FFFFFBFFFFFFFFFFFF803FE9F3FFFFFFFFFFFFFFFFF0007FFFFBFFFEFFFFFFFFFFFF0002FFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFE0007FFFFFBFFFBFFFFFFFFFF8000FFFFFFEFFF7FFFFFFFFFFC001FFFFFFEFFEFFFFFFFFFFF8003FFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "FFFFDFFFFFFFFFFF0003FFFFFFF7FFFFFFFFFFFFF800FFFFFFFFBEFFFFFFFFFFFF0007FFFFFFFFDFFFFFFFFFFFF000FFFFFFFFDFFFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFE0FFFFE0000FFFFFFFFFFFFFFC07FFF80000FFFFFFFFFFFFFF8007F800001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFC000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N39
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\img_rom_6|altsyncram_component|auto_generated|ram_block1a44~portadataout ) ) ) # ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a44~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y56_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFFAFFEFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFEFFFFFFFFFFFFFE0FFFFFFFFFF7FFFFFFFFFFFF80FFFFFFFFFFBFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF803FFBF1FFFFDFFFFFFFFFFFE00077FFFBFFFFFFFFFFFFFFFF0003FFFFEFFFFFFFFFFFFFFFE0007FFFFF7FFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFF7FFFFFFFFFFC003FFFFFFFFFEFFFFFFFFFFF0001FFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "FF7FFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFEFFFFFFFFFFFF0007FFFFFFFDFFFFFFFFFFFFF000FFFFFFFFDFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N27
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\img_rom_6|altsyncram_component|auto_generated|ram_block1a45~portadataout ) ) ) # ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a45~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFDF00000000007FFFFFFFFFFFFFF00000000007FFFFFFFFFFFF7FC0000000003FFFFFFFFFFFF7FC00FF800001FFFFFFFFFFFEFFF8FFFFC0000FFFFFFFFFFFEFFFCFFFFE0000FFFFFFFFFFFFFFFBFFFFF00007FFFFFFFFFFDFFFFFFFFF80007FFFFFFFFFFFFFEFFFFFFE000FFFFFFFFFFFBFFDFFFFFFF000FFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "FF003FFFFFFFFFFFFFFBFFFFFFF807FFFFFFFFFFF7FF7FFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFF7FFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N15
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (\img_rom_6|altsyncram_component|auto_generated|ram_block1a22~portadataout ) # 
// (\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) # ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a22~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFC00000000000FFFFFFFFFFFFF8000000000007FFFFFFFFFFFF8000000000003FFFFFFFFFFFF000007FC00001FFFFFFFFFFFF00007FFF80000FFFFFFFFFFFE0001FFFFE0000FFFFFFFFFFFC0003FFFFF00007FFFFFFFFFFC0007FFFFF80007FFFFFFFFFF8000FFFFFFE000FFFFFFFFFFF8001FFFFFFF001FFFFFFFFFFF8003FFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FF003FFFFFFFFFFF0003FFFFFFF807FFFFFFFFFFF0007FFFFFFFC1FFFFFFFFFFFF0007FFFFFFFC3FFFFFFFFFFFF000FFFFFFFFE7FFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add12~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add12~53_sumout ,\Add12~49_sumout ,\Add12~45_sumout ,\Add12~41_sumout ,\Add12~37_sumout ,\Add12~33_sumout ,\Add12~29_sumout ,\Add12~25_sumout ,\Add12~21_sumout ,\Add12~17_sumout ,\Add12~13_sumout ,\Add12~9_sumout ,\Add12~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_6|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .init_file = "./img.mif";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "rom:img_rom_6|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_6|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N18
cyclonev_lcell_comb \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  = ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a47~portadataout  ) ) # ( 
// !\img_rom_6|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( \img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \img_rom_6|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( !\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_6|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.dataf(!\img_rom_6|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \img_rom_6|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y53_N0
cyclonev_mac \Add26~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ,\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ,\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ,
\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ,\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ,\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ,
\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ,\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout }),
	.ay({vcc,gnd,gnd,vcc,gnd,gnd,vcc,gnd,vcc,vcc}),
	.az(26'b00000000000000000000000000),
	.bx({\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ,\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ,\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ,
\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ,\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ,\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ,
\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ,\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout }),
	.by({vcc,gnd,gnd,vcc,gnd,vcc,gnd,vcc,vcc}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Add26~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Add26~8 .accumulate_clock = "none";
defparam \Add26~8 .ax_clock = "none";
defparam \Add26~8 .ax_width = 8;
defparam \Add26~8 .ay_scan_in_clock = "none";
defparam \Add26~8 .ay_scan_in_width = 10;
defparam \Add26~8 .ay_use_scan_in = "false";
defparam \Add26~8 .az_clock = "none";
defparam \Add26~8 .bx_clock = "none";
defparam \Add26~8 .bx_width = 8;
defparam \Add26~8 .by_clock = "none";
defparam \Add26~8 .by_use_scan_in = "false";
defparam \Add26~8 .by_width = 9;
defparam \Add26~8 .bz_clock = "none";
defparam \Add26~8 .coef_a_0 = 0;
defparam \Add26~8 .coef_a_1 = 0;
defparam \Add26~8 .coef_a_2 = 0;
defparam \Add26~8 .coef_a_3 = 0;
defparam \Add26~8 .coef_a_4 = 0;
defparam \Add26~8 .coef_a_5 = 0;
defparam \Add26~8 .coef_a_6 = 0;
defparam \Add26~8 .coef_a_7 = 0;
defparam \Add26~8 .coef_b_0 = 0;
defparam \Add26~8 .coef_b_1 = 0;
defparam \Add26~8 .coef_b_2 = 0;
defparam \Add26~8 .coef_b_3 = 0;
defparam \Add26~8 .coef_b_4 = 0;
defparam \Add26~8 .coef_b_5 = 0;
defparam \Add26~8 .coef_b_6 = 0;
defparam \Add26~8 .coef_b_7 = 0;
defparam \Add26~8 .coef_sel_a_clock = "none";
defparam \Add26~8 .coef_sel_b_clock = "none";
defparam \Add26~8 .delay_scan_out_ay = "false";
defparam \Add26~8 .delay_scan_out_by = "false";
defparam \Add26~8 .enable_double_accum = "false";
defparam \Add26~8 .load_const_clock = "none";
defparam \Add26~8 .load_const_value = 0;
defparam \Add26~8 .mode_sub_location = 0;
defparam \Add26~8 .negate_clock = "none";
defparam \Add26~8 .operand_source_max = "input";
defparam \Add26~8 .operand_source_may = "input";
defparam \Add26~8 .operand_source_mbx = "input";
defparam \Add26~8 .operand_source_mby = "input";
defparam \Add26~8 .operation_mode = "m18x18_sumof2";
defparam \Add26~8 .output_clock = "none";
defparam \Add26~8 .preadder_subtract_a = "false";
defparam \Add26~8 .preadder_subtract_b = "false";
defparam \Add26~8 .result_a_width = 64;
defparam \Add26~8 .signed_max = "false";
defparam \Add26~8 .signed_may = "false";
defparam \Add26~8 .signed_mbx = "false";
defparam \Add26~8 .signed_mby = "false";
defparam \Add26~8 .sub_clock = "none";
defparam \Add26~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y55_N0
cyclonev_mac \Mult16~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,gnd,gnd,vcc,gnd}),
	.ay({\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ,\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ,\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ,
\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ,\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ,\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ,
\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ,\img_rom_6|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,\Add26~26 }),
	.by({\Add26~25 ,\Add26~24 ,\Add26~23 ,\Add26~22 ,\Add26~21 ,\Add26~20 ,\Add26~19 ,\Add26~18 ,\Add26~17 ,\Add26~16 ,\Add26~15 ,\Add26~14 ,\Add26~13 ,\Add26~12 ,\Add26~11 ,\Add26~10 ,\Add26~9 ,\Add26~8_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult16~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult16~mac .accumulate_clock = "none";
defparam \Mult16~mac .ax_clock = "none";
defparam \Mult16~mac .ax_width = 7;
defparam \Mult16~mac .ay_scan_in_clock = "none";
defparam \Mult16~mac .ay_scan_in_width = 8;
defparam \Mult16~mac .ay_use_scan_in = "false";
defparam \Mult16~mac .az_clock = "none";
defparam \Mult16~mac .bx_clock = "none";
defparam \Mult16~mac .bx_width = 2;
defparam \Mult16~mac .by_clock = "none";
defparam \Mult16~mac .by_use_scan_in = "false";
defparam \Mult16~mac .by_width = 18;
defparam \Mult16~mac .bz_clock = "none";
defparam \Mult16~mac .coef_a_0 = 0;
defparam \Mult16~mac .coef_a_1 = 0;
defparam \Mult16~mac .coef_a_2 = 0;
defparam \Mult16~mac .coef_a_3 = 0;
defparam \Mult16~mac .coef_a_4 = 0;
defparam \Mult16~mac .coef_a_5 = 0;
defparam \Mult16~mac .coef_a_6 = 0;
defparam \Mult16~mac .coef_a_7 = 0;
defparam \Mult16~mac .coef_b_0 = 0;
defparam \Mult16~mac .coef_b_1 = 0;
defparam \Mult16~mac .coef_b_2 = 0;
defparam \Mult16~mac .coef_b_3 = 0;
defparam \Mult16~mac .coef_b_4 = 0;
defparam \Mult16~mac .coef_b_5 = 0;
defparam \Mult16~mac .coef_b_6 = 0;
defparam \Mult16~mac .coef_b_7 = 0;
defparam \Mult16~mac .coef_sel_a_clock = "none";
defparam \Mult16~mac .coef_sel_b_clock = "none";
defparam \Mult16~mac .delay_scan_out_ay = "false";
defparam \Mult16~mac .delay_scan_out_by = "false";
defparam \Mult16~mac .enable_double_accum = "false";
defparam \Mult16~mac .load_const_clock = "none";
defparam \Mult16~mac .load_const_value = 0;
defparam \Mult16~mac .mode_sub_location = 0;
defparam \Mult16~mac .negate_clock = "none";
defparam \Mult16~mac .operand_source_max = "input";
defparam \Mult16~mac .operand_source_may = "input";
defparam \Mult16~mac .operand_source_mbx = "input";
defparam \Mult16~mac .operand_source_mby = "input";
defparam \Mult16~mac .operation_mode = "m18x18_plus36";
defparam \Mult16~mac .output_clock = "none";
defparam \Mult16~mac .preadder_subtract_a = "false";
defparam \Mult16~mac .preadder_subtract_b = "false";
defparam \Mult16~mac .result_a_width = 64;
defparam \Mult16~mac .signed_max = "false";
defparam \Mult16~mac .signed_may = "false";
defparam \Mult16~mac .signed_mbx = "false";
defparam \Mult16~mac .signed_mby = "false";
defparam \Mult16~mac .sub_clock = "none";
defparam \Mult16~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N0
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~29 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout  = SUM(( \Mult16~330  ) + ( !VCC ) + ( !VCC ))
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~30  = CARRY(( \Mult16~330  ) + ( !VCC ) + ( !VCC ))
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~31  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult16~330 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~30 ),
	.shareout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~31 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~29 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N3
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~33 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout  = SUM(( !\Mult16~331  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~31  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~30  ))
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~34  = CARRY(( !\Mult16~331  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~31  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~30  ))
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~35  = SHARE(\Mult16~331 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult16~331 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~30 ),
	.sharein(\Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~31 ),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~34 ),
	.shareout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~35 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~33 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~33 .lut_mask = 64'h000000FF0000FF00;
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N6
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~25 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout  = SUM(( !\Mult16~332  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~35  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~34  ))
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~26  = CARRY(( !\Mult16~332  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~35  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~34  ))
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~27  = SHARE(\Mult16~332 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult16~332 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~34 ),
	.sharein(\Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~35 ),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~26 ),
	.shareout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~27 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~25 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~25 .lut_mask = 64'h000000FF0000FF00;
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N9
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~21 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout  = SUM(( \Mult16~333  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~27  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~26  ))
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~22  = CARRY(( \Mult16~333  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~27  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~26  ))
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult16~333 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~26 ),
	.sharein(\Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~27 ),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~22 ),
	.shareout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~23 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~21 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~21 .lut_mask = 64'h00000000000000FF;
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N12
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~13 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout  = SUM(( !\Mult16~334  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~23  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~22  ))
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~14  = CARRY(( !\Mult16~334  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~23  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~22  ))
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~15  = SHARE(\Mult16~334 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult16~334 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~22 ),
	.sharein(\Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~23 ),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~14 ),
	.shareout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~15 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~13 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~13 .lut_mask = 64'h000000FF0000FF00;
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N15
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~17 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout  = SUM(( \Mult16~335  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~15  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~14  ))
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~18  = CARRY(( \Mult16~335  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~15  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~14  ))
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult16~335 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~14 ),
	.sharein(\Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~15 ),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~18 ),
	.shareout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~19 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~17 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~17 .lut_mask = 64'h00000000000000FF;
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N18
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~5 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout  = SUM(( \Mult16~336  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~19  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~18  ))
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6  = CARRY(( \Mult16~336  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~19  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~18  ))
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult16~336 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~18 ),
	.sharein(\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~19 ),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6 ),
	.shareout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~5 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~5 .lut_mask = 64'h00000000000000FF;
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N21
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout  = SUM(( \Mult16~337  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6  ))
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~10  = CARRY(( \Mult16~337  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6  ))
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~11  = SHARE(GND)

	.dataa(!\Mult16~337 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6 ),
	.sharein(\Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7 ),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~10 ),
	.shareout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~11 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9 .lut_mask = 64'h0000000000005555;
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N24
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~41 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout  = SUM(( \Mult16~338  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~11  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~10  ))
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~42  = CARRY(( \Mult16~338  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~11  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~10  ))
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~43  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult16~338 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~10 ),
	.sharein(\Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~11 ),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~42 ),
	.shareout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~43 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~41 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~41 .lut_mask = 64'h00000000000000FF;
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N27
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~37 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout  = SUM(( \Mult16~339  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~43  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~42  ))
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~38  = CARRY(( \Mult16~339  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~43  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~42  ))
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult16~339 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~42 ),
	.sharein(\Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~43 ),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout ),
	.cout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~38 ),
	.shareout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~39 ));
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~37 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~37 .lut_mask = 64'h0000000000000F0F;
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N30
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1 (
// Equation(s):
// \Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  = SUM(( VCC ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~39  ) + ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~38 ),
	.sharein(\Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~39 ),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N48
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[108]~88 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[108]~88_combout  = ( !\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[108]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[108]~88 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[108]~88 .lut_mask = 64'h00FF00FF00000000;
defparam \Div3|auto_generated|divider|divider|StageOut[108]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N42
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[108]~89 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[108]~89_combout  = ( \Mult16~339  & ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult16~339 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[108]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[108]~89 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[108]~89 .lut_mask = 64'h0000000033333333;
defparam \Div3|auto_generated|divider|divider|StageOut[108]~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y55_N51
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[106]~67 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[106]~67_combout  = ( !\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[106]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[106]~67 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[106]~67 .lut_mask = 64'h00FF00FF00000000;
defparam \Div3|auto_generated|divider|divider|StageOut[106]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N45
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[106]~68 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[106]~68_combout  = ( \Mult16~337  & ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult16~337 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[106]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[106]~68 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[106]~68 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div3|auto_generated|divider|divider|StageOut[106]~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y55_N42
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[104]~69 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[104]~69_combout  = ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout  & ( !\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[104]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[104]~69 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[104]~69 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div3|auto_generated|divider|divider|StageOut[104]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N48
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[104]~70 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[104]~70_combout  = ( \Mult16~335  & ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mult16~335 ),
	.dataf(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[104]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[104]~70 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[104]~70 .lut_mask = 64'h000000000000FFFF;
defparam \Div3|auto_generated|divider|divider|StageOut[104]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y55_N54
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[102]~71 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[102]~71_combout  = ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout  & ( !\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[102]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[102]~71 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[102]~71 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div3|auto_generated|divider|divider|StageOut[102]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N12
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[102]~72 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[102]~72_combout  = ( \Mult16~333  & ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mult16~333 ),
	.dataf(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[102]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[102]~72 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[102]~72 .lut_mask = 64'h000000000000FFFF;
defparam \Div3|auto_generated|divider|divider|StageOut[102]~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y55_N57
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[100]~84 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[100]~84_combout  = ( !\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[100]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[100]~84 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[100]~84 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div3|auto_generated|divider|divider|StageOut[100]~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y55_N45
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[100]~85 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[100]~85_combout  = ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult16~331  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult16~331 ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[100]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[100]~85 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[100]~85 .lut_mask = 64'h0000000000FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[100]~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y55_N0
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_3~50 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_3~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_3~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_3~50 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_3~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div3|auto_generated|divider|divider|op_3~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y55_N3
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_3~41 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_3~41_sumout  = SUM(( \Mult16~329  ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_3~50_cout  ))
// \Div3|auto_generated|divider|divider|op_3~42  = CARRY(( \Mult16~329  ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_3~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult16~329 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_3~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_3~41_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_3~42 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_3~41 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_3~41 .lut_mask = 64'h00000000000000FF;
defparam \Div3|auto_generated|divider|divider|op_3~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y55_N6
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_3~29 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_3~29_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ))) # 
// (\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult16~330 )) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_3~42  ))
// \Div3|auto_generated|divider|divider|op_3~30  = CARRY(( (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ))) # 
// (\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult16~330 )) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_3~42  ))

	.dataa(!\Mult16~330 ),
	.datab(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_3~29_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_3~30 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_3~29 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_3~29 .lut_mask = 64'h0000000000003535;
defparam \Div3|auto_generated|divider|divider|op_3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y55_N9
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_3~33 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_3~33_sumout  = SUM(( (\Div3|auto_generated|divider|divider|StageOut[100]~85_combout ) # (\Div3|auto_generated|divider|divider|StageOut[100]~84_combout ) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_3~30  
// ))
// \Div3|auto_generated|divider|divider|op_3~34  = CARRY(( (\Div3|auto_generated|divider|divider|StageOut[100]~85_combout ) # (\Div3|auto_generated|divider|divider|StageOut[100]~84_combout ) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[100]~84_combout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[100]~85_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_3~33_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_3~34 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_3~33 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_3~33 .lut_mask = 64'h0000000000000FFF;
defparam \Div3|auto_generated|divider|divider|op_3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y55_N12
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_3~25_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ))) # 
// (\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult16~332 )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_3~34  ))
// \Div3|auto_generated|divider|divider|op_3~26  = CARRY(( (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ))) # 
// (\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult16~332 )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_3~34  ))

	.dataa(!\Mult16~332 ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h0000FFFF000005F5;
defparam \Div3|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y55_N15
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_3~21 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_3~21_sumout  = SUM(( (\Div3|auto_generated|divider|divider|StageOut[102]~72_combout ) # (\Div3|auto_generated|divider|divider|StageOut[102]~71_combout ) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_3~26  
// ))
// \Div3|auto_generated|divider|divider|op_3~22  = CARRY(( (\Div3|auto_generated|divider|divider|StageOut[102]~72_combout ) # (\Div3|auto_generated|divider|divider|StageOut[102]~71_combout ) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[102]~71_combout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[102]~72_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_3~21_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_3~22 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_3~21 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_3~21 .lut_mask = 64'h0000000000000FFF;
defparam \Div3|auto_generated|divider|divider|op_3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y55_N18
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_3~13_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ))) # 
// (\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult16~334 )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_3~22  ))
// \Div3|auto_generated|divider|divider|op_3~14  = CARRY(( (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ))) # 
// (\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult16~334 )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_3~22  ))

	.dataa(!\Mult16~334 ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h0000FFFF000005F5;
defparam \Div3|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y55_N21
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_3~17 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_3~17_sumout  = SUM(( (\Div3|auto_generated|divider|divider|StageOut[104]~70_combout ) # (\Div3|auto_generated|divider|divider|StageOut[104]~69_combout ) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_3~14  
// ))
// \Div3|auto_generated|divider|divider|op_3~18  = CARRY(( (\Div3|auto_generated|divider|divider|StageOut[104]~70_combout ) # (\Div3|auto_generated|divider|divider|StageOut[104]~69_combout ) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[104]~69_combout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[104]~70_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_3~17_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_3~18 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_3~17 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_3~17 .lut_mask = 64'h0000FFFF00000FFF;
defparam \Div3|auto_generated|divider|divider|op_3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y55_N24
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_3~5_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ))) # 
// (\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult16~336 )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_3~18  ))
// \Div3|auto_generated|divider|divider|op_3~6  = CARRY(( (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ))) # 
// (\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult16~336 )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_3~18  ))

	.dataa(!\Mult16~336 ),
	.datab(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_3~5_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_3~6 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_3~5 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_3~5 .lut_mask = 64'h0000FFFF00003535;
defparam \Div3|auto_generated|divider|divider|op_3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y55_N27
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_3~9_sumout  = SUM(( GND ) + ( (\Div3|auto_generated|divider|divider|StageOut[106]~68_combout ) # (\Div3|auto_generated|divider|divider|StageOut[106]~67_combout ) ) + ( \Div3|auto_generated|divider|divider|op_3~6  ))
// \Div3|auto_generated|divider|divider|op_3~10  = CARRY(( GND ) + ( (\Div3|auto_generated|divider|divider|StageOut[106]~68_combout ) # (\Div3|auto_generated|divider|divider|StageOut[106]~67_combout ) ) + ( \Div3|auto_generated|divider|divider|op_3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[106]~67_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|StageOut[106]~68_combout ),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h0000F00000000000;
defparam \Div3|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y55_N30
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_3~45 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_3~45_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ))) # 
// (\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult16~338 )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_3~10  ))
// \Div3|auto_generated|divider|divider|op_3~46  = CARRY(( (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ))) # 
// (\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult16~338 )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_3~10  ))

	.dataa(!\Mult16~338 ),
	.datab(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_3~45_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_3~46 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_3~45 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_3~45 .lut_mask = 64'h0000FFFF00003535;
defparam \Div3|auto_generated|divider|divider|op_3~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y55_N33
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_3~38 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_3~38_cout  = CARRY(( (\Div3|auto_generated|divider|divider|StageOut[108]~89_combout ) # (\Div3|auto_generated|divider|divider|StageOut[108]~88_combout ) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_3~46  
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[108]~88_combout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[108]~89_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_3~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_3~38 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_3~38 .lut_mask = 64'h0000000000000FFF;
defparam \Div3|auto_generated|divider|divider|op_3~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y55_N36
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_3~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_3~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div3|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N51
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[107]~86 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[107]~86_combout  = ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout  & ( !\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[107]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[107]~86 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[107]~86 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div3|auto_generated|divider|divider|StageOut[107]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y55_N3
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[107]~87 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[107]~87_combout  = (\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \Mult16~338 )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\Mult16~338 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[107]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[107]~87 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[107]~87 .lut_mask = 64'h000F000F000F000F;
defparam \Div3|auto_generated|divider|divider|StageOut[107]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N54
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[106]~6 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[106]~6_combout  = ( \Mult16~337  & ( (\Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout ) # (\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) ) ) # ( !\Mult16~337  & 
// ( (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout ),
	.datae(gnd),
	.dataf(!\Mult16~337 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[106]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[106]~6 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[106]~6 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \Div3|auto_generated|divider|divider|StageOut[106]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y55_N48
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[105]~1 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[105]~1_combout  = ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout  & ( !\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[105]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[105]~1 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[105]~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div3|auto_generated|divider|divider|StageOut[105]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N9
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[105]~2 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[105]~2_combout  = ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult16~336  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult16~336 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[105]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[105]~2 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[105]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div3|auto_generated|divider|divider|StageOut[105]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N36
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[104]~18 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[104]~18_combout  = ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout  & ( (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) # (\Mult16~335 ) ) ) # ( 
// !\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout  & ( (\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \Mult16~335 ) ) )

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(!\Mult16~335 ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[104]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[104]~18 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[104]~18 .lut_mask = 64'h00330033CCFFCCFF;
defparam \Div3|auto_generated|divider|divider|StageOut[104]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N39
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[103]~10 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[103]~10_combout  = ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout  & ( !\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[103]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[103]~10 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[103]~10 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div3|auto_generated|divider|divider|StageOut[103]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N12
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[103]~11 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[103]~11_combout  = ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult16~334  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult16~334 ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[103]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[103]~11 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[103]~11 .lut_mask = 64'h0000000000FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[103]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y55_N54
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[102]~25 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[102]~25_combout  = ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout  & ( (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) # (\Mult16~333 ) ) ) # ( 
// !\Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout  & ( (\Mult16~333  & \Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Mult16~333 ),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[102]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[102]~25 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[102]~25 .lut_mask = 64'h00330033FF33FF33;
defparam \Div3|auto_generated|divider|divider|StageOut[102]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N57
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[101]~34 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[101]~34_combout  = ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout  & ( !\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[101]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[101]~34 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[101]~34 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div3|auto_generated|divider|divider|StageOut[101]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N45
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[101]~35 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[101]~35_combout  = ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult16~332  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult16~332 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[101]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[101]~35 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[101]~35 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div3|auto_generated|divider|divider|StageOut[101]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N33
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[100]~59 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[100]~59_combout  = ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout  & ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult16~331  ) ) ) # ( 
// !\Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout  & ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult16~331  ) ) ) # ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout  & ( 
// !\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult16~331 ),
	.datae(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout ),
	.dataf(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[100]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[100]~59 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[100]~59 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[100]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y55_N9
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[99]~46 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[99]~46_combout  = ( \Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout  & ( (!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) # (\Mult16~330 ) ) ) # ( 
// !\Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout  & ( (\Mult16~330  & \Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) ) )

	.dataa(!\Mult16~330 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[99]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[99]~46 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[99]~46 .lut_mask = 64'h00550055FF55FF55;
defparam \Div3|auto_generated|divider|divider|StageOut[99]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y55_N12
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_4~50 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_4~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_4~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_4~50 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_4~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div3|auto_generated|divider|divider|op_4~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y55_N15
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_4~45 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_4~45_sumout  = SUM(( \Mult16~328  ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_4~50_cout  ))
// \Div3|auto_generated|divider|divider|op_4~46  = CARRY(( \Mult16~328  ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_4~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult16~328 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_4~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_4~45_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_4~46 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_4~45 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_4~45 .lut_mask = 64'h0000000000000F0F;
defparam \Div3|auto_generated|divider|divider|op_4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y55_N18
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_4~41 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_4~41_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_3~1_sumout  & ((\Div3|auto_generated|divider|divider|op_3~41_sumout ))) # (\Div3|auto_generated|divider|divider|op_3~1_sumout  & (\Mult16~329 )) ) + ( 
// VCC ) + ( \Div3|auto_generated|divider|divider|op_4~46  ))
// \Div3|auto_generated|divider|divider|op_4~42  = CARRY(( (!\Div3|auto_generated|divider|divider|op_3~1_sumout  & ((\Div3|auto_generated|divider|divider|op_3~41_sumout ))) # (\Div3|auto_generated|divider|divider|op_3~1_sumout  & (\Mult16~329 )) ) + ( VCC ) 
// + ( \Div3|auto_generated|divider|divider|op_4~46  ))

	.dataa(gnd),
	.datab(!\Mult16~329 ),
	.datac(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|op_3~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_4~41_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_4~42 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_4~41 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_4~41 .lut_mask = 64'h00000000000003F3;
defparam \Div3|auto_generated|divider|divider|op_4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y55_N21
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_4~29 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_4~29_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_3~1_sumout  & ((\Div3|auto_generated|divider|divider|op_3~29_sumout ))) # (\Div3|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[99]~46_combout )) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_4~42  ))
// \Div3|auto_generated|divider|divider|op_4~30  = CARRY(( (!\Div3|auto_generated|divider|divider|op_3~1_sumout  & ((\Div3|auto_generated|divider|divider|op_3~29_sumout ))) # (\Div3|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[99]~46_combout )) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_4~42  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[99]~46_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_4~29_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_4~30 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_4~29 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_4~29 .lut_mask = 64'h00000000000005AF;
defparam \Div3|auto_generated|divider|divider|op_4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y55_N24
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_4~33 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_4~33_sumout  = SUM(( GND ) + ( (!\Div3|auto_generated|divider|divider|op_3~1_sumout  & ((\Div3|auto_generated|divider|divider|op_3~33_sumout ))) # (\Div3|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[100]~59_combout )) ) + ( \Div3|auto_generated|divider|divider|op_4~30  ))
// \Div3|auto_generated|divider|divider|op_4~34  = CARRY(( GND ) + ( (!\Div3|auto_generated|divider|divider|op_3~1_sumout  & ((\Div3|auto_generated|divider|divider|op_3~33_sumout ))) # (\Div3|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[100]~59_combout )) ) + ( \Div3|auto_generated|divider|divider|op_4~30  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[100]~59_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_3~33_sumout ),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_4~33_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_4~34 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_4~33 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_4~33 .lut_mask = 64'h0000FA5000000000;
defparam \Div3|auto_generated|divider|divider|op_4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y55_N27
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_4~25 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_4~25_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_3~1_sumout  & (((\Div3|auto_generated|divider|divider|op_3~25_sumout )))) # (\Div3|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[101]~35_combout )) # (\Div3|auto_generated|divider|divider|StageOut[101]~34_combout ))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_4~34  ))
// \Div3|auto_generated|divider|divider|op_4~26  = CARRY(( (!\Div3|auto_generated|divider|divider|op_3~1_sumout  & (((\Div3|auto_generated|divider|divider|op_3~25_sumout )))) # (\Div3|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[101]~35_combout )) # (\Div3|auto_generated|divider|divider|StageOut[101]~34_combout ))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_4~34  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[101]~34_combout ),
	.datac(!\Div3|auto_generated|divider|divider|op_3~25_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[101]~35_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_4~25_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_4~26 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_4~25 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_4~25 .lut_mask = 64'h0000000000001B5F;
defparam \Div3|auto_generated|divider|divider|op_4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y55_N30
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_4~21 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_4~21_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_3~1_sumout  & ((\Div3|auto_generated|divider|divider|op_3~21_sumout ))) # (\Div3|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[102]~25_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~26  ))
// \Div3|auto_generated|divider|divider|op_4~22  = CARRY(( (!\Div3|auto_generated|divider|divider|op_3~1_sumout  & ((\Div3|auto_generated|divider|divider|op_3~21_sumout ))) # (\Div3|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[102]~25_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~26  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[102]~25_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_3~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_4~21_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_4~22 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_4~21 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_4~21 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div3|auto_generated|divider|divider|op_4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y55_N33
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_3~1_sumout  & (((\Div3|auto_generated|divider|divider|op_3~13_sumout )))) # (\Div3|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[103]~11_combout )) # (\Div3|auto_generated|divider|divider|StageOut[103]~10_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~22  ))
// \Div3|auto_generated|divider|divider|op_4~14  = CARRY(( (!\Div3|auto_generated|divider|divider|op_3~1_sumout  & (((\Div3|auto_generated|divider|divider|op_3~13_sumout )))) # (\Div3|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[103]~11_combout )) # (\Div3|auto_generated|divider|divider|StageOut[103]~10_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~22  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[103]~10_combout ),
	.datac(!\Div3|auto_generated|divider|divider|op_3~13_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[103]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div3|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y55_N36
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_3~1_sumout  & ((\Div3|auto_generated|divider|divider|op_3~17_sumout ))) # (\Div3|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[104]~18_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~14  ))
// \Div3|auto_generated|divider|divider|op_4~18  = CARRY(( (!\Div3|auto_generated|divider|divider|op_3~1_sumout  & ((\Div3|auto_generated|divider|divider|op_3~17_sumout ))) # (\Div3|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[104]~18_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[104]~18_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_3~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div3|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y55_N39
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_3~1_sumout  & (((\Div3|auto_generated|divider|divider|op_3~5_sumout )))) # (\Div3|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[105]~2_combout )) # (\Div3|auto_generated|divider|divider|StageOut[105]~1_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~18  ))
// \Div3|auto_generated|divider|divider|op_4~6  = CARRY(( (!\Div3|auto_generated|divider|divider|op_3~1_sumout  & (((\Div3|auto_generated|divider|divider|op_3~5_sumout )))) # (\Div3|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[105]~2_combout )) # (\Div3|auto_generated|divider|divider|StageOut[105]~1_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[105]~1_combout ),
	.datac(!\Div3|auto_generated|divider|divider|op_3~5_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[105]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div3|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y55_N42
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_3~1_sumout  & ((\Div3|auto_generated|divider|divider|op_3~9_sumout ))) # (\Div3|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[106]~6_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~6  ))
// \Div3|auto_generated|divider|divider|op_4~10  = CARRY(( (!\Div3|auto_generated|divider|divider|op_3~1_sumout  & ((\Div3|auto_generated|divider|divider|op_3~9_sumout ))) # (\Div3|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[106]~6_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~6  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[106]~6_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div3|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y55_N45
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_4~38 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_4~38_cout  = CARRY(( (!\Div3|auto_generated|divider|divider|op_3~1_sumout  & (((\Div3|auto_generated|divider|divider|op_3~45_sumout )))) # (\Div3|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[107]~87_combout )) # (\Div3|auto_generated|divider|divider|StageOut[107]~86_combout ))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[107]~86_combout ),
	.datac(!\Div3|auto_generated|divider|divider|op_3~45_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[107]~87_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_4~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_4~38 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_4~38 .lut_mask = 64'h0000000000001B5F;
defparam \Div3|auto_generated|divider|divider|op_4~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y55_N48
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_4~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div3|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N6
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[118]~5 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[118]~5_combout  = ( \Div3|auto_generated|divider|divider|op_3~9_sumout  & ( !\Div3|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[118]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[118]~5 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[118]~5 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div3|auto_generated|divider|divider|StageOut[118]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N54
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[118]~7 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[118]~7_combout  = ( \Div3|auto_generated|divider|divider|StageOut[106]~6_combout  & ( \Div3|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div3|auto_generated|divider|divider|StageOut[106]~6_combout ),
	.dataf(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[118]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[118]~7 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[118]~7 .lut_mask = 64'h000000000000FFFF;
defparam \Div3|auto_generated|divider|divider|StageOut[118]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N0
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[117]~3 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[117]~3_combout  = ( \Div3|auto_generated|divider|divider|op_3~1_sumout  & ( (\Div3|auto_generated|divider|divider|StageOut[105]~1_combout ) # (\Div3|auto_generated|divider|divider|StageOut[105]~2_combout ) ) ) 
// # ( !\Div3|auto_generated|divider|divider|op_3~1_sumout  & ( \Div3|auto_generated|divider|divider|op_3~5_sumout  ) )

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_3~5_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[105]~2_combout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[105]~1_combout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[117]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[117]~3 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[117]~3 .lut_mask = 64'h333333330FFF0FFF;
defparam \Div3|auto_generated|divider|divider|StageOut[117]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N15
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[116]~17 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[116]~17_combout  = ( !\Div3|auto_generated|divider|divider|op_3~1_sumout  & ( \Div3|auto_generated|divider|divider|op_3~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_3~17_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[116]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[116]~17 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[116]~17 .lut_mask = 64'h00FF00FF00000000;
defparam \Div3|auto_generated|divider|divider|StageOut[116]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N54
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[116]~19 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[116]~19_combout  = ( \Div3|auto_generated|divider|divider|StageOut[104]~18_combout  & ( \Div3|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div3|auto_generated|divider|divider|StageOut[104]~18_combout ),
	.dataf(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[116]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[116]~19 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[116]~19 .lut_mask = 64'h000000000000FFFF;
defparam \Div3|auto_generated|divider|divider|StageOut[116]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N15
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[115]~12 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[115]~12_combout  = ( \Div3|auto_generated|divider|divider|op_3~1_sumout  & ( (\Div3|auto_generated|divider|divider|StageOut[103]~10_combout ) # (\Div3|auto_generated|divider|divider|StageOut[103]~11_combout ) 
// ) ) # ( !\Div3|auto_generated|divider|divider|op_3~1_sumout  & ( \Div3|auto_generated|divider|divider|op_3~13_sumout  ) )

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[103]~11_combout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[103]~10_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_3~13_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[115]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[115]~12 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[115]~12 .lut_mask = 64'h00FF00FF3F3F3F3F;
defparam \Div3|auto_generated|divider|divider|StageOut[115]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N33
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[114]~24 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[114]~24_combout  = ( \Div3|auto_generated|divider|divider|op_3~21_sumout  & ( !\Div3|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div3|auto_generated|divider|divider|op_3~21_sumout ),
	.dataf(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[114]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[114]~24 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[114]~24 .lut_mask = 64'h0000FFFF00000000;
defparam \Div3|auto_generated|divider|divider|StageOut[114]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N18
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[114]~26 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[114]~26_combout  = ( \Div3|auto_generated|divider|divider|StageOut[102]~25_combout  & ( \Div3|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div3|auto_generated|divider|divider|StageOut[102]~25_combout ),
	.dataf(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[114]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[114]~26 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[114]~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div3|auto_generated|divider|divider|StageOut[114]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N24
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[113]~36 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[113]~36_combout  = ( \Div3|auto_generated|divider|divider|op_3~1_sumout  & ( (\Div3|auto_generated|divider|divider|StageOut[101]~35_combout ) # (\Div3|auto_generated|divider|divider|StageOut[101]~34_combout ) 
// ) ) # ( !\Div3|auto_generated|divider|divider|op_3~1_sumout  & ( \Div3|auto_generated|divider|divider|op_3~25_sumout  ) )

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_3~25_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[101]~34_combout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[101]~35_combout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[113]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[113]~36 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[113]~36 .lut_mask = 64'h333333330FFF0FFF;
defparam \Div3|auto_generated|divider|divider|StageOut[113]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N21
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[112]~58 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[112]~58_combout  = ( !\Div3|auto_generated|divider|divider|op_3~1_sumout  & ( \Div3|auto_generated|divider|divider|op_3~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_3~33_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[112]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[112]~58 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[112]~58 .lut_mask = 64'h00FF00FF00000000;
defparam \Div3|auto_generated|divider|divider|StageOut[112]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N0
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[112]~60 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[112]~60_combout  = ( \Div3|auto_generated|divider|divider|op_3~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[100]~59_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[100]~59_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[112]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[112]~60 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[112]~60 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div3|auto_generated|divider|divider|StageOut[112]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N42
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[111]~47 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[111]~47_combout  = ( \Div3|auto_generated|divider|divider|op_3~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[99]~46_combout  ) ) # ( !\Div3|auto_generated|divider|divider|op_3~1_sumout  & ( 
// \Div3|auto_generated|divider|divider|op_3~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_3~29_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[99]~46_combout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[111]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[111]~47 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[111]~47 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[111]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N3
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[110]~76 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[110]~76_combout  = ( \Div3|auto_generated|divider|divider|op_3~41_sumout  & ( \Div3|auto_generated|divider|divider|op_3~1_sumout  & ( \Mult16~329  ) ) ) # ( !\Div3|auto_generated|divider|divider|op_3~41_sumout 
//  & ( \Div3|auto_generated|divider|divider|op_3~1_sumout  & ( \Mult16~329  ) ) ) # ( \Div3|auto_generated|divider|divider|op_3~41_sumout  & ( !\Div3|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult16~329 ),
	.datad(gnd),
	.datae(!\Div3|auto_generated|divider|divider|op_3~41_sumout ),
	.dataf(!\Div3|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[110]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[110]~76 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[110]~76 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div3|auto_generated|divider|divider|StageOut[110]~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N18
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_5~50 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_5~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_5~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_5~50 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_5~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div3|auto_generated|divider|divider|op_5~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N21
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_5~45 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_5~45_sumout  = SUM(( \Mult16~327  ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_5~50_cout  ))
// \Div3|auto_generated|divider|divider|op_5~46  = CARRY(( \Mult16~327  ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_5~50_cout  ))

	.dataa(!\Mult16~327 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_5~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_5~45_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_5~46 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_5~45 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_5~45 .lut_mask = 64'h0000000000005555;
defparam \Div3|auto_generated|divider|divider|op_5~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N24
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_5~41 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_5~41_sumout  = SUM(( VCC ) + ( (!\Div3|auto_generated|divider|divider|op_4~1_sumout  & ((\Div3|auto_generated|divider|divider|op_4~45_sumout ))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout  & (\Mult16~328 
// )) ) + ( \Div3|auto_generated|divider|divider|op_5~46  ))
// \Div3|auto_generated|divider|divider|op_5~42  = CARRY(( VCC ) + ( (!\Div3|auto_generated|divider|divider|op_4~1_sumout  & ((\Div3|auto_generated|divider|divider|op_4~45_sumout ))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout  & (\Mult16~328 )) ) 
// + ( \Div3|auto_generated|divider|divider|op_5~46  ))

	.dataa(!\Mult16~328 ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_4~45_sumout ),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_5~41_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_5~42 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_5~41 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_5~41 .lut_mask = 64'h0000FA0A0000FFFF;
defparam \Div3|auto_generated|divider|divider|op_5~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N27
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_5~37 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_5~37_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout  & ((\Div3|auto_generated|divider|divider|op_4~41_sumout ))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[110]~76_combout )) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_5~42  ))
// \Div3|auto_generated|divider|divider|op_5~38  = CARRY(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout  & ((\Div3|auto_generated|divider|divider|op_4~41_sumout ))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[110]~76_combout )) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_5~42  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[110]~76_combout ),
	.datac(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|op_4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_5~37_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_5~38 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_5~37 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_5~37 .lut_mask = 64'h00000000000003F3;
defparam \Div3|auto_generated|divider|divider|op_5~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N30
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_5~29 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_5~29_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout  & ((\Div3|auto_generated|divider|divider|op_4~29_sumout ))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[111]~47_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~38  ))
// \Div3|auto_generated|divider|divider|op_5~30  = CARRY(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout  & ((\Div3|auto_generated|divider|divider|op_4~29_sumout ))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[111]~47_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~38  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[111]~47_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_4~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_5~29_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_5~30 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_5~29 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_5~29 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div3|auto_generated|divider|divider|op_5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N33
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_5~33 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_5~33_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout  & (((\Div3|auto_generated|divider|divider|op_4~33_sumout )))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[112]~60_combout )) # (\Div3|auto_generated|divider|divider|StageOut[112]~58_combout ))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_5~30  ))
// \Div3|auto_generated|divider|divider|op_5~34  = CARRY(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout  & (((\Div3|auto_generated|divider|divider|op_4~33_sumout )))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[112]~60_combout )) # (\Div3|auto_generated|divider|divider|StageOut[112]~58_combout ))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_5~30  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[112]~58_combout ),
	.datac(!\Div3|auto_generated|divider|divider|op_4~33_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[112]~60_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_5~33_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_5~34 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_5~33 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_5~33 .lut_mask = 64'h0000000000001B5F;
defparam \Div3|auto_generated|divider|divider|op_5~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N36
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout  & ((\Div3|auto_generated|divider|divider|op_4~25_sumout ))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[113]~36_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~34  ))
// \Div3|auto_generated|divider|divider|op_5~26  = CARRY(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout  & ((\Div3|auto_generated|divider|divider|op_4~25_sumout ))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[113]~36_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~34  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[113]~36_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_4~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div3|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N39
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout  & (((\Div3|auto_generated|divider|divider|op_4~21_sumout )))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[114]~26_combout )) # (\Div3|auto_generated|divider|divider|StageOut[114]~24_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~26  ))
// \Div3|auto_generated|divider|divider|op_5~22  = CARRY(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout  & (((\Div3|auto_generated|divider|divider|op_4~21_sumout )))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[114]~26_combout )) # (\Div3|auto_generated|divider|divider|StageOut[114]~24_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[114]~24_combout ),
	.datac(!\Div3|auto_generated|divider|divider|op_4~21_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[114]~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div3|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N42
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout  & ((\Div3|auto_generated|divider|divider|op_4~13_sumout ))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[115]~12_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~22  ))
// \Div3|auto_generated|divider|divider|op_5~14  = CARRY(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout  & ((\Div3|auto_generated|divider|divider|op_4~13_sumout ))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[115]~12_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[115]~12_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div3|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N45
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout  & (((\Div3|auto_generated|divider|divider|op_4~17_sumout )))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[116]~19_combout )) # (\Div3|auto_generated|divider|divider|StageOut[116]~17_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~14  ))
// \Div3|auto_generated|divider|divider|op_5~18  = CARRY(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout  & (((\Div3|auto_generated|divider|divider|op_4~17_sumout )))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[116]~19_combout )) # (\Div3|auto_generated|divider|divider|StageOut[116]~17_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[116]~17_combout ),
	.datac(!\Div3|auto_generated|divider|divider|op_4~17_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[116]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div3|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N48
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout  & ((\Div3|auto_generated|divider|divider|op_4~5_sumout ))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[117]~3_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~18  ))
// \Div3|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout  & ((\Div3|auto_generated|divider|divider|op_4~5_sumout ))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[117]~3_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[117]~3_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div3|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N51
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout  & (((\Div3|auto_generated|divider|divider|op_4~9_sumout )))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[118]~7_combout )) # (\Div3|auto_generated|divider|divider|StageOut[118]~5_combout ))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[118]~5_combout ),
	.datac(!\Div3|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[118]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div3|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N54
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div3|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y30_N0
cyclonev_mac \Mult2~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,\Add0~1_sumout ,!\screen|Vcnt [3],\screen|Vcnt [2],
\screen|Vcnt [1],\screen|Vcnt [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult2~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult2~8 .accumulate_clock = "none";
defparam \Mult2~8 .ax_clock = "none";
defparam \Mult2~8 .ax_width = 7;
defparam \Mult2~8 .ay_scan_in_clock = "none";
defparam \Mult2~8 .ay_scan_in_width = 18;
defparam \Mult2~8 .ay_use_scan_in = "false";
defparam \Mult2~8 .az_clock = "none";
defparam \Mult2~8 .bx_clock = "none";
defparam \Mult2~8 .by_clock = "none";
defparam \Mult2~8 .by_use_scan_in = "false";
defparam \Mult2~8 .bz_clock = "none";
defparam \Mult2~8 .coef_a_0 = 0;
defparam \Mult2~8 .coef_a_1 = 0;
defparam \Mult2~8 .coef_a_2 = 0;
defparam \Mult2~8 .coef_a_3 = 0;
defparam \Mult2~8 .coef_a_4 = 0;
defparam \Mult2~8 .coef_a_5 = 0;
defparam \Mult2~8 .coef_a_6 = 0;
defparam \Mult2~8 .coef_a_7 = 0;
defparam \Mult2~8 .coef_b_0 = 0;
defparam \Mult2~8 .coef_b_1 = 0;
defparam \Mult2~8 .coef_b_2 = 0;
defparam \Mult2~8 .coef_b_3 = 0;
defparam \Mult2~8 .coef_b_4 = 0;
defparam \Mult2~8 .coef_b_5 = 0;
defparam \Mult2~8 .coef_b_6 = 0;
defparam \Mult2~8 .coef_b_7 = 0;
defparam \Mult2~8 .coef_sel_a_clock = "none";
defparam \Mult2~8 .coef_sel_b_clock = "none";
defparam \Mult2~8 .delay_scan_out_ay = "false";
defparam \Mult2~8 .delay_scan_out_by = "false";
defparam \Mult2~8 .enable_double_accum = "false";
defparam \Mult2~8 .load_const_clock = "none";
defparam \Mult2~8 .load_const_value = 0;
defparam \Mult2~8 .mode_sub_location = 0;
defparam \Mult2~8 .negate_clock = "none";
defparam \Mult2~8 .operand_source_max = "input";
defparam \Mult2~8 .operand_source_may = "input";
defparam \Mult2~8 .operand_source_mbx = "input";
defparam \Mult2~8 .operand_source_mby = "input";
defparam \Mult2~8 .operation_mode = "m18x18_full";
defparam \Mult2~8 .output_clock = "none";
defparam \Mult2~8 .preadder_subtract_a = "false";
defparam \Mult2~8 .preadder_subtract_b = "false";
defparam \Mult2~8 .result_a_width = 64;
defparam \Mult2~8 .signed_max = "false";
defparam \Mult2~8 .signed_may = "false";
defparam \Mult2~8 .signed_mbx = "false";
defparam \Mult2~8 .signed_mby = "false";
defparam \Mult2~8 .sub_clock = "none";
defparam \Mult2~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N0
cyclonev_lcell_comb \Add10~5 (
// Equation(s):
// \Add10~5_sumout  = SUM(( !\screen|Hcnt [0] $ (\Mult2~8_resulta ) ) + ( !VCC ) + ( !VCC ))
// \Add10~6  = CARRY(( !\screen|Hcnt [0] $ (\Mult2~8_resulta ) ) + ( !VCC ) + ( !VCC ))
// \Add10~7  = SHARE((\Mult2~8_resulta ) # (\screen|Hcnt [0]))

	.dataa(gnd),
	.datab(!\screen|Hcnt [0]),
	.datac(!\Mult2~8_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~5_sumout ),
	.cout(\Add10~6 ),
	.shareout(\Add10~7 ));
// synopsys translate_off
defparam \Add10~5 .extended_lut = "off";
defparam \Add10~5 .lut_mask = 64'h00003F3F0000C3C3;
defparam \Add10~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N3
cyclonev_lcell_comb \Add10~9 (
// Equation(s):
// \Add10~9_sumout  = SUM(( !\screen|Hcnt [1] $ (\Mult2~9 ) ) + ( \Add10~7  ) + ( \Add10~6  ))
// \Add10~10  = CARRY(( !\screen|Hcnt [1] $ (\Mult2~9 ) ) + ( \Add10~7  ) + ( \Add10~6  ))
// \Add10~11  = SHARE((\Mult2~9 ) # (\screen|Hcnt [1]))

	.dataa(!\screen|Hcnt [1]),
	.datab(gnd),
	.datac(!\Mult2~9 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~6 ),
	.sharein(\Add10~7 ),
	.combout(),
	.sumout(\Add10~9_sumout ),
	.cout(\Add10~10 ),
	.shareout(\Add10~11 ));
// synopsys translate_off
defparam \Add10~9 .extended_lut = "off";
defparam \Add10~9 .lut_mask = 64'h00005F5F0000A5A5;
defparam \Add10~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N6
cyclonev_lcell_comb \Add10~13 (
// Equation(s):
// \Add10~13_sumout  = SUM(( !\Mult2~10  $ (\screen|Hcnt [2]) ) + ( \Add10~11  ) + ( \Add10~10  ))
// \Add10~14  = CARRY(( !\Mult2~10  $ (\screen|Hcnt [2]) ) + ( \Add10~11  ) + ( \Add10~10  ))
// \Add10~15  = SHARE((\screen|Hcnt [2]) # (\Mult2~10 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~10 ),
	.datad(!\screen|Hcnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~10 ),
	.sharein(\Add10~11 ),
	.combout(),
	.sumout(\Add10~13_sumout ),
	.cout(\Add10~14 ),
	.shareout(\Add10~15 ));
// synopsys translate_off
defparam \Add10~13 .extended_lut = "off";
defparam \Add10~13 .lut_mask = 64'h00000FFF0000F00F;
defparam \Add10~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N9
cyclonev_lcell_comb \Add10~17 (
// Equation(s):
// \Add10~17_sumout  = SUM(( !\Add1~5_sumout  $ (\Mult2~11 ) ) + ( \Add10~15  ) + ( \Add10~14  ))
// \Add10~18  = CARRY(( !\Add1~5_sumout  $ (\Mult2~11 ) ) + ( \Add10~15  ) + ( \Add10~14  ))
// \Add10~19  = SHARE((\Mult2~11 ) # (\Add1~5_sumout ))

	.dataa(gnd),
	.datab(!\Add1~5_sumout ),
	.datac(!\Mult2~11 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~14 ),
	.sharein(\Add10~15 ),
	.combout(),
	.sumout(\Add10~17_sumout ),
	.cout(\Add10~18 ),
	.shareout(\Add10~19 ));
// synopsys translate_off
defparam \Add10~17 .extended_lut = "off";
defparam \Add10~17 .lut_mask = 64'h00003F3F0000C3C3;
defparam \Add10~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N12
cyclonev_lcell_comb \Add10~21 (
// Equation(s):
// \Add10~21_sumout  = SUM(( !\Mult2~12  $ (\Add1~9_sumout ) ) + ( \Add10~19  ) + ( \Add10~18  ))
// \Add10~22  = CARRY(( !\Mult2~12  $ (\Add1~9_sumout ) ) + ( \Add10~19  ) + ( \Add10~18  ))
// \Add10~23  = SHARE((\Add1~9_sumout ) # (\Mult2~12 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~12 ),
	.datad(!\Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~18 ),
	.sharein(\Add10~19 ),
	.combout(),
	.sumout(\Add10~21_sumout ),
	.cout(\Add10~22 ),
	.shareout(\Add10~23 ));
// synopsys translate_off
defparam \Add10~21 .extended_lut = "off";
defparam \Add10~21 .lut_mask = 64'h00000FFF0000F00F;
defparam \Add10~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N15
cyclonev_lcell_comb \Add10~25 (
// Equation(s):
// \Add10~25_sumout  = SUM(( !\Add1~13_sumout  $ (\Mult2~13 ) ) + ( \Add10~23  ) + ( \Add10~22  ))
// \Add10~26  = CARRY(( !\Add1~13_sumout  $ (\Mult2~13 ) ) + ( \Add10~23  ) + ( \Add10~22  ))
// \Add10~27  = SHARE((\Mult2~13 ) # (\Add1~13_sumout ))

	.dataa(!\Add1~13_sumout ),
	.datab(gnd),
	.datac(!\Mult2~13 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~22 ),
	.sharein(\Add10~23 ),
	.combout(),
	.sumout(\Add10~25_sumout ),
	.cout(\Add10~26 ),
	.shareout(\Add10~27 ));
// synopsys translate_off
defparam \Add10~25 .extended_lut = "off";
defparam \Add10~25 .lut_mask = 64'h00005F5F0000A5A5;
defparam \Add10~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N18
cyclonev_lcell_comb \Add10~29 (
// Equation(s):
// \Add10~29_sumout  = SUM(( !\Mult2~14  $ (\Add1~17_sumout ) ) + ( \Add10~27  ) + ( \Add10~26  ))
// \Add10~30  = CARRY(( !\Mult2~14  $ (\Add1~17_sumout ) ) + ( \Add10~27  ) + ( \Add10~26  ))
// \Add10~31  = SHARE((\Add1~17_sumout ) # (\Mult2~14 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~14 ),
	.datad(!\Add1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~26 ),
	.sharein(\Add10~27 ),
	.combout(),
	.sumout(\Add10~29_sumout ),
	.cout(\Add10~30 ),
	.shareout(\Add10~31 ));
// synopsys translate_off
defparam \Add10~29 .extended_lut = "off";
defparam \Add10~29 .lut_mask = 64'h00000FFF0000F00F;
defparam \Add10~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N21
cyclonev_lcell_comb \Add10~33 (
// Equation(s):
// \Add10~33_sumout  = SUM(( !\Add1~21_sumout  $ (\Mult2~15 ) ) + ( \Add10~31  ) + ( \Add10~30  ))
// \Add10~34  = CARRY(( !\Add1~21_sumout  $ (\Mult2~15 ) ) + ( \Add10~31  ) + ( \Add10~30  ))
// \Add10~35  = SHARE((\Mult2~15 ) # (\Add1~21_sumout ))

	.dataa(!\Add1~21_sumout ),
	.datab(gnd),
	.datac(!\Mult2~15 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~30 ),
	.sharein(\Add10~31 ),
	.combout(),
	.sumout(\Add10~33_sumout ),
	.cout(\Add10~34 ),
	.shareout(\Add10~35 ));
// synopsys translate_off
defparam \Add10~33 .extended_lut = "off";
defparam \Add10~33 .lut_mask = 64'h00005F5F0000A5A5;
defparam \Add10~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N24
cyclonev_lcell_comb \Add10~37 (
// Equation(s):
// \Add10~37_sumout  = SUM(( !\Mult2~16  $ (\Add1~25_sumout ) ) + ( \Add10~35  ) + ( \Add10~34  ))
// \Add10~38  = CARRY(( !\Mult2~16  $ (\Add1~25_sumout ) ) + ( \Add10~35  ) + ( \Add10~34  ))
// \Add10~39  = SHARE((\Add1~25_sumout ) # (\Mult2~16 ))

	.dataa(gnd),
	.datab(!\Mult2~16 ),
	.datac(gnd),
	.datad(!\Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~34 ),
	.sharein(\Add10~35 ),
	.combout(),
	.sumout(\Add10~37_sumout ),
	.cout(\Add10~38 ),
	.shareout(\Add10~39 ));
// synopsys translate_off
defparam \Add10~37 .extended_lut = "off";
defparam \Add10~37 .lut_mask = 64'h000033FF0000CC33;
defparam \Add10~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N27
cyclonev_lcell_comb \Add10~41 (
// Equation(s):
// \Add10~41_sumout  = SUM(( !\Mult2~17  $ (\Add1~29_sumout ) ) + ( \Add10~39  ) + ( \Add10~38  ))
// \Add10~42  = CARRY(( !\Mult2~17  $ (\Add1~29_sumout ) ) + ( \Add10~39  ) + ( \Add10~38  ))
// \Add10~43  = SHARE((\Add1~29_sumout ) # (\Mult2~17 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult2~17 ),
	.datad(!\Add1~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~38 ),
	.sharein(\Add10~39 ),
	.combout(),
	.sumout(\Add10~41_sumout ),
	.cout(\Add10~42 ),
	.shareout(\Add10~43 ));
// synopsys translate_off
defparam \Add10~41 .extended_lut = "off";
defparam \Add10~41 .lut_mask = 64'h00000FFF0000F00F;
defparam \Add10~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N30
cyclonev_lcell_comb \Add10~45 (
// Equation(s):
// \Add10~45_sumout  = SUM(( !\Add1~1_sumout  $ (!\Mult2~18 ) ) + ( \Add10~43  ) + ( \Add10~42  ))
// \Add10~46  = CARRY(( !\Add1~1_sumout  $ (!\Mult2~18 ) ) + ( \Add10~43  ) + ( \Add10~42  ))
// \Add10~47  = SHARE((!\Add1~1_sumout ) # (\Mult2~18 ))

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(!\Mult2~18 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~42 ),
	.sharein(\Add10~43 ),
	.combout(),
	.sumout(\Add10~45_sumout ),
	.cout(\Add10~46 ),
	.shareout(\Add10~47 ));
// synopsys translate_off
defparam \Add10~45 .extended_lut = "off";
defparam \Add10~45 .lut_mask = 64'h0000AFAF00005A5A;
defparam \Add10~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N33
cyclonev_lcell_comb \Add10~49 (
// Equation(s):
// \Add10~49_sumout  = SUM(( !\Add1~1_sumout  $ (!\Mult2~19 ) ) + ( \Add10~47  ) + ( \Add10~46  ))
// \Add10~50  = CARRY(( !\Add1~1_sumout  $ (!\Mult2~19 ) ) + ( \Add10~47  ) + ( \Add10~46  ))
// \Add10~51  = SHARE((!\Add1~1_sumout ) # (\Mult2~19 ))

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(!\Mult2~19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~46 ),
	.sharein(\Add10~47 ),
	.combout(),
	.sumout(\Add10~49_sumout ),
	.cout(\Add10~50 ),
	.shareout(\Add10~51 ));
// synopsys translate_off
defparam \Add10~49 .extended_lut = "off";
defparam \Add10~49 .lut_mask = 64'h0000AFAF00005A5A;
defparam \Add10~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N36
cyclonev_lcell_comb \Add10~53 (
// Equation(s):
// \Add10~53_sumout  = SUM(( !\Add1~1_sumout  $ (!\Mult2~20 ) ) + ( \Add10~51  ) + ( \Add10~50  ))
// \Add10~54  = CARRY(( !\Add1~1_sumout  $ (!\Mult2~20 ) ) + ( \Add10~51  ) + ( \Add10~50  ))
// \Add10~55  = SHARE((!\Add1~1_sumout ) # (\Mult2~20 ))

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(!\Mult2~20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~50 ),
	.sharein(\Add10~51 ),
	.combout(),
	.sumout(\Add10~53_sumout ),
	.cout(\Add10~54 ),
	.shareout(\Add10~55 ));
// synopsys translate_off
defparam \Add10~53 .extended_lut = "off";
defparam \Add10~53 .lut_mask = 64'h0000AFAF00005A5A;
defparam \Add10~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N39
cyclonev_lcell_comb \Add10~1 (
// Equation(s):
// \Add10~1_sumout  = SUM(( !\Add1~1_sumout  $ (!\Mult2~21 ) ) + ( \Add10~55  ) + ( \Add10~54  ))

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(!\Mult2~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~54 ),
	.sharein(\Add10~55 ),
	.combout(),
	.sumout(\Add10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add10~1 .extended_lut = "off";
defparam \Add10~1 .lut_mask = 64'h0000000000005A5A;
defparam \Add10~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y30_N42
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = ( \Add10~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \img_rom_4|altsyncram_component|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y30_N44
dffeas \img_rom_4|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\img_rom_4|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom_4|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \img_rom_4|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y45_N4
dffeas \img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\img_rom_4|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFA07FFFFFFFFFFFFFFFFFFFFF57FD3FFFFFFFFFFFFFFFFFFF3FFFFF3FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFF7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFE0FFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFEFFFF7FFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFF7FFFFFBFFFBFFFFFFFFFFFFFEFFFFFFCFFFBFFFFFFFFFFFFFCFFFFFFEFFFDFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFDDFFFFFFFFFFFFFBFFFFFFF7FBEFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFFFDFEFFFFFFFFFFFFF7FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFBFFFEFFFFFFFFFFFFEFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFEFFFFFFFBFFFF7FF7FFFFFFFFEFFFFFFFBFFFF7FF7FFFFFFFFEFFFFFFFBFFFF7FF7FFFFFFFFFFFFFFFFBFFFF7FF7FFFFFFFFEFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFDBFEFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFF9CFFFFFFFFFFFFFFFFFFFFFFF3FBEFFFFFFFFFFFFFFFFFFFFF7FFDFFFFFFFFFFFFFFFFFFFFEFFEDFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFBFFFFFBFFF3FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF5FFFFEFFFFFFFFFFFFFFFFFFFFBFFF9FFFFFFFFFFFFFFFFFFFFE1F3FFFFFFFFFFFFFFFFFFFBFFEE7FFFFBFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF9FFFFFFFFFFFFFFDFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFEFFFFFFFFFFFFFFFF3FFFFFFFDFFFFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFF9FFFFFFFFFFFFFFFFFFAFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FE3FFFFFFFFFFFFFFFFFFF9BFB3FFFFFFFFFFFFFFFFFFFFF8E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N3
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a0~portadataout  ) ) # ( 
// !\img_rom_4|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom_4|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h000000FFFF00FFFF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFAFFE7FFFFFFFFFFFFFFFFFFF9FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFEFFFFFFFFFFFFFC1FFFFFFFFFF3FFFFFFFFFFFF407FFFFFFFFFBFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFF000FE3F1FFFFDFFFFFFFFFFFE000FBFFF3FFFEFFFFFFFFFFFC00077FFFCFFFFFFFFFFFFFFFE0000FFFFF7FFFFFFFFFFFFFF8000BFFFFFFFFFFFFFFFFFFFFC0007FFFFFDFFFBFFFFFFFFFF0000FFFFFFFFFF1FFFFFFFFFF8003FFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FF7FE0FFFFFFFFFF8001FFFFFFFFF80FFFFFFFFFF0003FFFFFFFFF00FFFFFFFFFF000BFFFFFFFDE00FFFFFFFFFF0007FFFFFFFD800FFFFFFFFFF00040003FFFE000FFFFFFFFFF00000003FFFE000FFFFFFFFFE00000003FFFF000FFFFFFFFFE00000003FFFF000FFFFFFFFFE00000003FFFF0007FFFFFFFFF00000003FFFF0007FFFFFFFFF00000003FFFF0007FFFFFFFFF00000003FFFF0007FFFFFFFFE00000003FFFF0007FFFFFFFFE00000003FFFF0007FFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFE000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC200FFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFFFFFFFFF8100FFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFF0020FFFFFFFFFFFFFFFFFFFFF0011FFFFFFFFFFFFFFFFFFFFC000BFFFFFFFFFFFFFF3FFFFF80007FFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFE1FFFFC0000FFFFFFFFFFFFFFE0FFFE40001FFFFFFFFFFFFFF400BF200003FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFF40000000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFD0000000007FFFFFFFFFFFFFFF000000005FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFD8000000FFFFFFFFFFFFFFFFFFA000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00FFFFFFFFFFFFFFFFFFFFB0017FFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N18
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a25~portadataout  ) ) # ( 
// !\img_rom_4|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom_4|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( !\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y45_N5
dffeas \img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\img_rom_4|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFB17FFFFFFFFFFFFFFFFFFFFF3803BFFFFFFFFFFFFFFFFFFF400000BFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFC000000000BFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFE80000000007FFFFFFFFFFFFBFC0000000003FFFFFFFFFFFF7F8001F000007FFFFFFFFFFFFFFF009FA00003FFFFFFFFFFFEFFF47FFFC0000FFFFFFFFFFFFFFF8FFFFF0000FFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF7FFFFFC0003FFFFFFFFFFFFFFFFFFFFF000BFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFF7FFDFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FF803DFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFF7FFFFFFFE3FEFFFFFFFFFFFFF7FFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFF7FF7FFFFFFFFEFFFFFFFFFFFF7FF7FFFFFFFFEFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFDFFEFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF7F3FFFFFFFFFFFFFFFFFFFFFF7FFDFFFFFFFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFDFFFBFFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFEFFFFCFFFFFFFFFFFFFFFFFFFFFFFF7FFFEFFFFFFFFFFFFFF7FF9FDFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFCFFFFFFFFFFFFFFFFFF9FFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFBFFFFFFFFFFFFFFFFFFFEFFEBFFFFFFFFFFFFFFFFFFFFFA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N36
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (\img_rom_4|altsyncram_component|auto_generated|ram_block1a2~portadataout ) # 
// (\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) # ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \img_rom_4|altsyncram_component|auto_generated|ram_block1a2~portadataout ) ) )

	.dataa(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y50_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE8027FFFFFFFFFFFFFFFFFFFA000007FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFA00000007FFFFFFFFFFFFFFFF000000005FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFE40000000001FFFFFFFFFFFFFC18000000000FFFFFFFFFFFFF8000000000003FFFFFFFFFFFF804001F000007FFFFFFFFFFFF000013F400001FFFFFFFFFFFF0008FFFF80001FFFFFFFFFFFE0004FFFFE0000FFFFFFFFFFFC0003FFFFF00007FFFFFFFFFFC0007FFFFFC0007FFFFFFFFFF8000FFFFFFF000BFFFFFFFFFF8001FFFFFFF0013FFFFFFFFFF8003FFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FF0021FFFFFFFFFF0003FFFFFFF8001FFFFFFFFFF0007FFFFFFFC100FFFFFFFFFF0007FFFFFFFC200FFFFFFFFFF000FFFFFFFFC000FFFFFFFFFF000FFFFFFFFF000FFFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE800FFFFFFFFFFFFFFFFFFFFFE200FFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF8081FFFFFFFFFFFFFFFFFFFFF8021FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFF0FFFFF0000FFFFFFFFFFFFFFC03FFF80000FFFFFFFFFFFFFF8007FD00001FFFFFFFFFFFFFF0000E000003FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFF0000002FFFFFFFFFFFFFFFFFF8000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "007FFFFFFFFFFFFFFFFFFF8802FFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N24
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a3~portadataout  ) ) # ( 
// !\img_rom_4|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom_4|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y37_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFB17FFFFFFFFFFFFFFFFFFFFF47FC3FFFFFFFFFFFFFFFFFFF1FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF9FFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFF3FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFBFFFFFFFFFFFFFFEFE5FDFFFFDFFFFFFFFFFFFFFFB7FFFBFFFEFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFFFFFFFFFFFFFFFFFFFEFFFBFFFFFFFFFFFFFFFFFFFFEFFF3FFFFFFFFFFFFFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FF7FC1FFFFFFFFFFFFFFFFFFFFF7F81FFFFFFFFFFFFFFFFFFFFFBF00FFFFFFFFFFFFFFFFFFFFFDC00FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFC00FFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFF7F81FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFEFFE3FFFFFFFFFFFFFFFFFFFFEFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF5FFFFF7FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFDF7FFFBFFFEFFFFFFFFFFFFFFBFF1FCFFFFDFFFFFFFFFFFFFF7FFF1FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFDFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FF3FFFFFFFFFFFFFFFFFFF87FCBFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N9
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a4~portadataout  ) ) # ( 
// !\img_rom_4|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom_4|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h000000FFFF00FFFF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFF003F000001FFFFFFFFFFFFFFF8FFFFC0000FFFFFFFFFFFFFFFDFFFFE0000FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFF0011FFFFFFFFFFFFFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FF0001FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFC100FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFD800FFFFFFFFFFFFFFFFFFFFFDC00FFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFBF00FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFF7FC1FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFEFFFFFEFFFFFFFFFFFFFFFFFFFFBFFFBFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FF7FFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFD17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N30
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a5~portadataout  ) ) # ( 
// !\img_rom_4|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom_4|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFC1FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFC000FFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF3FFFFF00007FFFFFFFFFFFFFF0FFFFE0000FFFFFFFFFFFFFFE03FFFC0000FFFFFFFFFFFFFF800BFC00001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFF80000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFF8000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y38_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N36
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a30~portadataout  ) ) # ( 
// !\img_rom_4|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom_4|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( !\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFF00FFC00001FFFFFFFFFFFFFFF87FFF80000FFFFFFFFFFFFFFFDFFFFE0000FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FF0001FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFC000FFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFE0FFFFE0000FFFFFFFFFFFFFFC07FFF80000FFFFFFFFFFFFFF8007F800001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFC000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y47_N15
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a31~portadataout  ) ) # ( 
// !\img_rom_4|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom_4|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y48_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFF807FFFFFFFFFFFFFFFFFFFFF50013FFFFFFFFFFFFFFFFFFF400000BFFFFFFFFFFFFFFFFFF0000002FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFC000000000007FFFFFFFFFFFF8000000000003FFFFFFFFFFFF8000000000003FFFFFFFFFFFF001001F600003FFFFFFFFFFFF0000DFFFC0000FFFFFFFFFFFE0001FFFFF0000FFFFFFFFFFFE0007FFFFF80007FFFFFFFFFFE0007FFFFF80003FFFFFFFFFF8000FFFFFFE0007FFFFFFFFFFC001FFFFFFE0003FFFFFFFFFF8003FFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FF8021FFFFFFFFFF0003FFFFFFF0041FFFFFFFFFF0007FFFFFFF8000FFFFFFFFFF0007FFFFFFFE201FFFFFFFFFF0007FFFFFFFC400FFFFFFFFFF000FFFFFFFFE800FFFFFFFFFF00000003FFFF0007FFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFF0007FFFFFFFFE00000003FFFF000FFFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFF0007FFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFF0007FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFE400FFFFFFFFFFFFFFFFFFFFFC601FFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FFFFFFFFFFFFFFFE200FFFFFFFFFFFFFFFFFFFFF4041FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFE0013FFFFFFFFFFFFFFFFFFFFD000FFFFFFFFFFFFFFF7FFFFFC000BFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFBFFFFC0000FFFFFFFFFFFFFFC0BFFF60001FFFFFFFFFFFFFF401DFF00003FFFFFFFFFFFFFFC001F800007FFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFF40000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFF400000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE8000004FFFFFFFFFFFFFFFFFFB000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "01BFFFFFFFFFFFFFFFFFFFFC07BFFFFFFFFFFFFFFFFFFFFFAEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N57
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (\img_rom_4|altsyncram_component|auto_generated|ram_block1a8~portadataout ) # 
// (\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) # ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( (!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \img_rom_4|altsyncram_component|auto_generated|ram_block1a8~portadataout ) ) )

	.dataa(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y44_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFF917FFFFFFFFFFFFFFFFFFFFF3803BFFFFFFFFFFFFFFFFFFF400000BFFFFFFFFFFFFFFFFFF0000002FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFC000000000BFFFFFFFFFFFFFF40000000001FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFE80000000007FFFFFFFFFFFFFF40000000007FFFFFFFFFFFF7F8001F000007FFFFFFFFFFFF7FC00DF200003FFFFFFFFFFFEFFF47FFFC0000FFFFFFFFFFFEFFF8FFFFF0000FFFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFDFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFBFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FF8021FFFFFFFFFFFFFFFFFFFFF0041FFFFFFFFFF7FF7FFFFFFF8000FFFFFFFFFFFFFFFFFFFFFE201FFFFFFFFFFFFF7FFFFFFFC400FFFFFFFFFFFFFFFFFFFFFE800FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFEFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFEFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFA01FFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFDD00FFFFFFFFFFFFFFFFFFFFF3F81FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFEFFF3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFBFFF3FFFFFFFFFFFFFF9FFFFF7FFFFFFFFFFFFFFFFFE4FFFFFFFFFFFFFFFFFFFFFFFDFBFFF9FFFEFFFFFFFFFFFFFFFFE1FDFFFFDFFFFFFFFFFFFFFBFFEE7FFFFBFFFFFFFFFFFFFEFFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF9FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFAFFFFFFFFFFFFFFFFFF8FFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FE3FFFFFFFFFFFFFFFFFFFCBFABFFFFFFFFFFFFFFFFFFFFFAEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N0
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a9~portadataout  ) ) # ( 
// !\img_rom_4|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \img_rom_4|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y51_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFA802FFFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF80000000007FFFFFFFFFFFF7FC001F000007FFFFFFFFFFFFFFE01DF000001FFFFFFFFFFFEFFF87FFFC0001FFFFFFFFFFFFFFFDFFFFE0000FFFFFFFFFFFFFFFBFFFFF00007FFFFFFFFFFDFFFFFFFFFC0007FFFFFFFFFFBFFFFFFFFFF000BFFFFFFFFFFBFFFFFFFFFF000FFFFFFFFFFF7FFDFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FF001DFFFFFFFFFF7FFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC1FEFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFC1FEFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF80BFFFFFFFFFFFFFFFFFFFFFF003DFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFC000BFFFFFFFFFFFFFF3FFFFF80007FFFFFFFFFFFFFF9FFFFF80007FFFFFFFFFFFFFF1FFFFC0000FFFFFFFFFFFFFFC0FFFF00001FFFFFFFFFFFFFF4007FA00003FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFE000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFD0017FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N48
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (\img_rom_4|altsyncram_component|auto_generated|ram_block1a10~portadataout ) # 
// (\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) # ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \img_rom_4|altsyncram_component|auto_generated|ram_block1a10~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y47_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFB17FFFFFFFFFFFFFFFFFFFFF47FCBFFFFFFFFFFFFFFFFFFF5FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFF3FFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFF7FFFFFFFFFFFF807FFFFFFFFFBFFFFFFFFFFFF803FFE0FFFFFBFFFFFFFFFFFF001FEBFDFFFFDFFFFFFFFFFFF00077FFFFFFFEFFFFFFFFFFFE0002FFFFEFFFFFFFFFFFFFFFC0003FFFFF7FFFFFFFFFFFFFFC0007FFFFFBFFFBFFFFFFFFFFC001FFFFFFEFFF7FFFFFFFFFF8003FFFFFFEFFEFFFFFFFFFFF0001FFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FF7FFFFFFFFFFFFF8007FFFFFFF7FFFFFFFFFFFFF0007FFFFFFFBEFFFFFFFFFFFF0007FFFFFFFDFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFE00000007FFFFFFF7FFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFF7FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFE0FFFFF0000FFFFFFFFFFFFFFC07FFF80000FFFFFFFFFFFFFF8007F900001FFFFFFFFFFFFFF0000E000003FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFF0000002FFFFFFFFFFFFFFFFFF8000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "007FFFFFFFFFFFFFFFFFFF88027FFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y46_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N33
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a35~portadataout  ) ) # 
// ( !\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a11~portadataout  ) ) ) # ( 
// !\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a11~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datae(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h00FF000000FFFFFF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y50_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y40_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000000FFFFFFFFFFFFFE00000000000FFFFFFFFFFFFF8000000000003FFFFFFFFFFFF0000000000003FFFFFFFFFFFF00100BF000001FFFFFFFFFFFF0000FFFF80000FFFFFFFFFFFE0001FFFFE0000FFFFFFFFFFFC0003FFFFF00007FFFFFFFFFFC0007FFFFF80007FFFFFFFFFFC001FFFFFFE000FFFFFFFFFFF8003FFFFFFF001FFFFFFFFFFF0001FFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FF003FFFFFFFFFFF8007FFFFFFF807FFFFFFFFFFF0007FFFFFFFC1FFFFFFFFFFFF0007FFFFFFFC3FFFFFFFFFFFF000FFFFFFFFC7FFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFF7FFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFF7FFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFF00BFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFBFFFFF80003FFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFE1FFFFE0000FFFFFFFFFFFFFFE0FFFFC0001FFFFFFFFFFFFFFC009FB00003FFFFFFFFFFFFFF8000E000003FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFF800000005FFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFE8000001FFFFFFFFFFFFFFFFFFE000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00BFFFFFFFFFFFFFFFFFFFB8033FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N6
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\img_rom_4|altsyncram_component|auto_generated|ram_block1a36~portadataout ) ) ) # ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (\img_rom_4|altsyncram_component|auto_generated|ram_block1a36~portadataout  & 
// \img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFF3FFFFFFFFFEFFFFFFFFFFFFFE0FFFFFFFFFF7FFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF000FFFFBFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFE0002FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFDFFFFFFFFFF8003FFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF00000007FFFEFFFFFFFFFFFFE00000007FFFFFFF7FFFFFFFFF00000007FFFFFFF7FFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFF7FFFFFFFFF00000007FFFFFFF7FFFFFFFFF00000007FFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF80BFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF001DFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFF9FFFFF80007FFFFFFFFFFFFFF1FFFFF0000FFFFFFFFFFFFFFE0BFFF80001FFFFFFFFFFFFFFC007F300003FFFFFFFFFFFFFF8000E000003FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFF8000000000BFFFFFFFFFFFFFFD000000000FFFFFFFFFFFFFFFF800000005FFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFF8000002FFFFFFFFFFFFFFFFFFE000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "007FFFFFFFFFFFFFFFFFFF98037FFFFFFFFFFFFFFFFFFFFFD17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N21
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\img_rom_4|altsyncram_component|auto_generated|ram_block1a13~portadataout ) ) ) # ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (\img_rom_4|altsyncram_component|auto_generated|ram_block1a13~portadataout  & 
// !\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) )

	.dataa(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h5500550055FF55FF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFE00000000000FFFFFFFFFFFFF8000000000007FFFFFFFFFFFF8000000000003FFFFFFFFFFFF000007FC00001FFFFFFFFFFFE00007FFF80000FFFFFFFFFFFE0001FFFFE0000FFFFFFFFFFFC0003FFFFF00007FFFFFFFFFFC0007FFFFF80007FFFFFFFFFF8001FFFFFFE0003FFFFFFFFFF8003FFFFFFF0003FFFFFFFFFF8003FFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FF0001FFFFFFFFFF0007FFFFFFF8001FFFFFFFFFF0007FFFFFFFC000FFFFFFFFFF0007FFFFFFFC000FFFFFFFFFF000FFFFFFFFE000FFFFFFFFFF000FFFFFFFFE000FFFFFFFFFF00000007FFFF000FFFFFFFFFF00000007FFFF000FFFFFFFFFE00000007FFFF000FFFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFF00000007FFFF000FFFFFFFFFF00000007FFFF000FFFFFFFFFF00000007FFFF000FFFFFFFFFFFFFFFFFFFFFE800FFFFFFFFFFFFFFFFFFFFFF400FFFFFFFFFFFFFFFFFFFFFDC00FFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFF41FFFFFFFFFFFFFFFFFFFFF7FC1FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFEFFF3FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF7FFFFFFFFFFFFFFFFFFEFFFFEFFFFFFFFFFFFFFFFFFFF3FFFFFFFEFFFFFFFFFFFFFFBFFBF8FFFFDFFFFFFFFFFFFFF7FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFDFFFFFFFFFFFFFFFFFF9FFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFE7FC7FFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N54
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (\img_rom_4|altsyncram_component|auto_generated|ram_block1a14~portadataout ) # 
// (\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) # ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \img_rom_4|altsyncram_component|auto_generated|ram_block1a14~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFE0FFFFE0000FFFFFFFFFFFFFFC07FFF80000FFFFFFFFFFFFFF8007FC00001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFC000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N15
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\img_rom_4|altsyncram_component|auto_generated|ram_block1a39~portadataout ) ) ) # ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \img_rom_4|altsyncram_component|auto_generated|ram_block1a39~portadataout ) ) )

	.dataa(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y48_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y49_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "FFFFFFFFFBF3FFFFFFFFFFFFFFFFFFFFF2802BFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF8000000000BFFFFFFFFFFFFFF40000000003FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFE08000000000FFFFFFFFFFFFFC040000000007FFFFFFFFFFFF000001F000007FFFFFFFFFFFF00000FF800001FFFFFFFFFFFF00047FFF80000FFFFFFFFFFFE0001FFFFE0000FFFFFFFFFFFE0003FFFFF00007FFFFFFFFFFC000FFFFFFC0003FFFFFFFFFF8001FFFFFFF000FFFFFFFFFFF8003FFFFFFE0003FFFFFFFFFF0001FFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "FF0001FFFFFFFFFF0007FFFFFFF0041FFFFFFFFFF0007FFFFFFF8000FFFFFFFFFF000FFFFFFFFC001FFFFFFFFFF000FFFFFFFFE400FFFFFFFFFF000FFFFFFFFE800FFFFFFFFFE00000003FFFF0007FFFFFFFFE00000003FFFF0007FFFFFFFFE00000003FFFF000FFFFFFFFFF00000003FFFF000FFFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFF00000003FFFF8007FFFFFFFFF00000003FFFF000FFFFFFFFFE00000003FFFF000FFFFFFFFFE00000003FFFF0007FFFFFFFFF00000003FFFF0007FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFCC00FFFFFFFFFFFFFFFFFFFFFE001FFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFF8100FFFFFFFFFFFFFFFFFFFFF00C1FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFE0013FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFBFFFFE80007FFFFFFFFFFFFFF17FFFF0000FFFFFFFFFFFFFFC0DFFFC0001FFFFFFFFFFFFFFC009F600002FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFD000000000FFFFFFFFFFFFFFFF000000005FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE8000003FFFFFFFFFFFFFFFFFF6000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00BFFFFFFFFFFFFFFFFFFF3001BFFFFFFFFFFFFFFFFFFFFF917FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N51
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( (!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\img_rom_4|altsyncram_component|auto_generated|ram_block1a40~portadataout ) ) ) # ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( (\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \img_rom_4|altsyncram_component|auto_generated|ram_block1a40~portadataout ) ) )

	.dataa(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFFFFFFEEBFFFFFFFFFFFFFFFFFFFFFD0017FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFF40000000003FFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFBFC0000000003FFFFFFFFFFFF7FC0000000003FFFFFFFFFFFFFFF003FE00003FFFFFFFFFFFFFFFC7FFFC0000FFFFFFFFFFFFFFFDFFFFF0000FFFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFDFFF7FFFFF80007FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFBFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "FF803FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFF7FFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFFFFFFFF7FFFFE7FFFFFFFFFFFFFFFFFFE7FFFCFFFFFFFFFFFFFFFFFFFF1FFF7FFFEFFFFFFFFFFFFFF3FF9F5FFFFCFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFE7FFFFFCFFFFFFFFFFFFFFFFFF5FFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFBFFFFFFFFFFFFFFFFFFF2FFEBFFFFFFFFFFFFFFFFFFFFF9F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N24
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a41~portadataout  ) ) # 
// ( !\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a17~portadataout  ) ) ) # ( 
// !\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a17~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(gnd),
	.datae(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFEFFFFFFFFFFFFFE0FFFFFFFFFF7FFFFFFFFFFFF80BFFFFFFFFFBFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF802FF3FBFFFFFFFFFFFFFFFFF00037FFFBFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFF3FFFFFFFFFF8003FFFFFFFFFE1FFFFFFFFFF8003FFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FFFFC1FFFFFFFFFF8007FFFFFFFFF81FFFFFFFFFF800FFFFFFFFFE00FFFFFFFFFF0007FFFFFFFFC00FFFFFFFFFF000FFFFFFFFF800FFFFFFFFFF000FFFFFFFFF000FFFFFFFFFF00000007FFFE000FFFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC000FFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFF8100FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF0021FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFE000BFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFF0FFFFE0000FFFFFFFFFFFFFFE03FFF80000FFFFFFFFFFFFFF8007F400001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFF8000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N45
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\img_rom_4|altsyncram_component|auto_generated|ram_block1a42~portadataout ) ) ) # ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (\img_rom_4|altsyncram_component|auto_generated|ram_block1a42~portadataout  & 
// \img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFFFFFAE7FFFFFFFFFFFFFFFFFFFFF78033FFFFFFFFFFFFFFFFFFF400000BFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFA00000007FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFC000000000BFFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFE08000000000FFFFFFFFFFFFF8080000000007FFFFFFFFFFFF000001F000007FFFFFFFFFFFF803007FE00003FFFFFFFFFFFE00007FFFC0000FFFFFFFFFFFF0000FFFFF0000FFFFFFFFFFFE0007FFFFF80007FFFFFFFFFFE0007FFFFFC0003FFFFFFFFFF8001FFFFFFF000FFFFFFFFFFFC003FFFFFFE001FFFFFFFFFFF0001FFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FF803FFFFFFFFFFF0007FFFFFFF007FFFFFFFFFFF800FFFFFFFF81FFFFFFFFFFFF0007FFFFFFFE3FFFFFFFFFFFF000FFFFFFFFE7FFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N12
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\img_rom_4|altsyncram_component|auto_generated|ram_block1a43~portadataout ) ) ) # ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \img_rom_4|altsyncram_component|auto_generated|ram_block1a43~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y42_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "FFFFFFFFF9F7FFFFFFFFFFFFFFFFFFFFF17FDBFFFFFFFFFFFFFFFFFFF1FFFFF3FFFFFFFFFFFFFFFFFEFFFFFFEFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF3FFFFFFFFFEFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFBFFFFFFFFFFFF803FFE0FFFFFBFFFFFFFFFFFF803FE9F3FFFFFFFFFFFFFFFFF0007FFFFBFFFEFFFFFFFFFFFF0002FFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFE0007FFFFFBFFFBFFFFFFFFFF8000FFFFFFEFFF7FFFFFFFFFFC001FFFFFFEFFEFFFFFFFFFFF8003FFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "FFFFDFFFFFFFFFFF0003FFFFFFF7FFFFFFFFFFFFF800FFFFFFFFBEFFFFFFFFFFFF0007FFFFFFFFDFFFFFFFFFFFF000FFFFFFFFDFFFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFE0FFFFE0000FFFFFFFFFFFFFFC07FFF80000FFFFFFFFFFFFFF8007F800001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFC000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N39
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\img_rom_4|altsyncram_component|auto_generated|ram_block1a44~portadataout ) ) ) # ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \img_rom_4|altsyncram_component|auto_generated|ram_block1a44~portadataout ) ) )

	.dataa(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y49_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFFAFFEFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFEFFFFFFFFFFFFFE0FFFFFFFFFF7FFFFFFFFFFFF80FFFFFFFFFFBFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF803FFBF1FFFFDFFFFFFFFFFFE00077FFFBFFFFFFFFFFFFFFFF0003FFFFEFFFFFFFFFFFFFFFE0007FFFFF7FFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFF7FFFFFFFFFFC003FFFFFFFFFEFFFFFFFFFFF0001FFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "FF7FFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFEFFFFFFFFFFFF0007FFFFFFFDFFFFFFFFFFFFF000FFFFFFFFDFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N42
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (\img_rom_4|altsyncram_component|auto_generated|ram_block1a21~portadataout ) # 
// (\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) # ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \img_rom_4|altsyncram_component|auto_generated|ram_block1a21~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFDF00000000007FFFFFFFFFFFFFF00000000007FFFFFFFFFFFF7FC0000000003FFFFFFFFFFFF7FC00FF800001FFFFFFFFFFFEFFF8FFFFC0000FFFFFFFFFFFEFFFCFFFFE0000FFFFFFFFFFFFFFFBFFFFF00007FFFFFFFFFFDFFFFFFFFF80007FFFFFFFFFFFFFEFFFFFFE000FFFFFFFFFFFBFFDFFFFFFF000FFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "FF003FFFFFFFFFFFFFFBFFFFFFF807FFFFFFFFFFF7FF7FFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFF7FFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y43_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N9
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\img_rom_4|altsyncram_component|auto_generated|ram_block1a22~portadataout ) ) ) # ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (\img_rom_4|altsyncram_component|auto_generated|ram_block1a22~portadataout  & 
// !\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) )

	.dataa(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .lut_mask = 64'h5500550055FF55FF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFC00000000000FFFFFFFFFFFFF8000000000007FFFFFFFFFFFF8000000000003FFFFFFFFFFFF000007FC00001FFFFFFFFFFFF00007FFF80000FFFFFFFFFFFE0001FFFFE0000FFFFFFFFFFFC0003FFFFF00007FFFFFFFFFFC0007FFFFF80007FFFFFFFFFF8000FFFFFFE000FFFFFFFFFFF8001FFFFFFF001FFFFFFFFFFF8003FFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FF003FFFFFFFFFFF0003FFFFFFF807FFFFFFFFFFF0007FFFFFFFC1FFFFFFFFFFFF0007FFFFFFFC3FFFFFFFFFFFF000FFFFFFFFE7FFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y45_N0
cyclonev_ram_block \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add10~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add10~53_sumout ,\Add10~49_sumout ,\Add10~45_sumout ,\Add10~41_sumout ,\Add10~37_sumout ,\Add10~33_sumout ,\Add10~29_sumout ,\Add10~25_sumout ,\Add10~21_sumout ,\Add10~17_sumout ,\Add10~13_sumout ,\Add10~9_sumout ,\Add10~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_4|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .init_file = "./img.mif";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "rom:img_rom_4|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_4|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y45_N18
cyclonev_lcell_comb \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  = ( \img_rom_4|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (\img_rom_4|altsyncram_component|auto_generated|ram_block1a23~portadataout ) # 
// (\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) # ( !\img_rom_4|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \img_rom_4|altsyncram_component|auto_generated|ram_block1a23~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_4|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_4|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \img_rom_4|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y45_N0
cyclonev_mac \Add24~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ,\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ,\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ,
\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ,\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ,\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ,
\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ,\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout }),
	.ay({vcc,gnd,gnd,vcc,gnd,gnd,vcc,gnd,vcc,vcc}),
	.az(26'b00000000000000000000000000),
	.bx({\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ,\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ,\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ,
\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ,\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ,\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ,
\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ,\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout }),
	.by({vcc,gnd,gnd,vcc,gnd,vcc,gnd,vcc,vcc}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Add24~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Add24~8 .accumulate_clock = "none";
defparam \Add24~8 .ax_clock = "none";
defparam \Add24~8 .ax_width = 8;
defparam \Add24~8 .ay_scan_in_clock = "none";
defparam \Add24~8 .ay_scan_in_width = 10;
defparam \Add24~8 .ay_use_scan_in = "false";
defparam \Add24~8 .az_clock = "none";
defparam \Add24~8 .bx_clock = "none";
defparam \Add24~8 .bx_width = 8;
defparam \Add24~8 .by_clock = "none";
defparam \Add24~8 .by_use_scan_in = "false";
defparam \Add24~8 .by_width = 9;
defparam \Add24~8 .bz_clock = "none";
defparam \Add24~8 .coef_a_0 = 0;
defparam \Add24~8 .coef_a_1 = 0;
defparam \Add24~8 .coef_a_2 = 0;
defparam \Add24~8 .coef_a_3 = 0;
defparam \Add24~8 .coef_a_4 = 0;
defparam \Add24~8 .coef_a_5 = 0;
defparam \Add24~8 .coef_a_6 = 0;
defparam \Add24~8 .coef_a_7 = 0;
defparam \Add24~8 .coef_b_0 = 0;
defparam \Add24~8 .coef_b_1 = 0;
defparam \Add24~8 .coef_b_2 = 0;
defparam \Add24~8 .coef_b_3 = 0;
defparam \Add24~8 .coef_b_4 = 0;
defparam \Add24~8 .coef_b_5 = 0;
defparam \Add24~8 .coef_b_6 = 0;
defparam \Add24~8 .coef_b_7 = 0;
defparam \Add24~8 .coef_sel_a_clock = "none";
defparam \Add24~8 .coef_sel_b_clock = "none";
defparam \Add24~8 .delay_scan_out_ay = "false";
defparam \Add24~8 .delay_scan_out_by = "false";
defparam \Add24~8 .enable_double_accum = "false";
defparam \Add24~8 .load_const_clock = "none";
defparam \Add24~8 .load_const_value = 0;
defparam \Add24~8 .mode_sub_location = 0;
defparam \Add24~8 .negate_clock = "none";
defparam \Add24~8 .operand_source_max = "input";
defparam \Add24~8 .operand_source_may = "input";
defparam \Add24~8 .operand_source_mbx = "input";
defparam \Add24~8 .operand_source_mby = "input";
defparam \Add24~8 .operation_mode = "m18x18_sumof2";
defparam \Add24~8 .output_clock = "none";
defparam \Add24~8 .preadder_subtract_a = "false";
defparam \Add24~8 .preadder_subtract_b = "false";
defparam \Add24~8 .result_a_width = 64;
defparam \Add24~8 .signed_max = "false";
defparam \Add24~8 .signed_may = "false";
defparam \Add24~8 .signed_mbx = "false";
defparam \Add24~8 .signed_mby = "false";
defparam \Add24~8 .sub_clock = "none";
defparam \Add24~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y47_N0
cyclonev_mac \Mult13~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,gnd,gnd,vcc,gnd}),
	.ay({\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ,\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ,\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ,
\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ,\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ,\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ,
\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ,\img_rom_4|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,\Add24~26 }),
	.by({\Add24~25 ,\Add24~24 ,\Add24~23 ,\Add24~22 ,\Add24~21 ,\Add24~20 ,\Add24~19 ,\Add24~18 ,\Add24~17 ,\Add24~16 ,\Add24~15 ,\Add24~14 ,\Add24~13 ,\Add24~12 ,\Add24~11 ,\Add24~10 ,\Add24~9 ,\Add24~8_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult13~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult13~mac .accumulate_clock = "none";
defparam \Mult13~mac .ax_clock = "none";
defparam \Mult13~mac .ax_width = 7;
defparam \Mult13~mac .ay_scan_in_clock = "none";
defparam \Mult13~mac .ay_scan_in_width = 8;
defparam \Mult13~mac .ay_use_scan_in = "false";
defparam \Mult13~mac .az_clock = "none";
defparam \Mult13~mac .bx_clock = "none";
defparam \Mult13~mac .bx_width = 2;
defparam \Mult13~mac .by_clock = "none";
defparam \Mult13~mac .by_use_scan_in = "false";
defparam \Mult13~mac .by_width = 18;
defparam \Mult13~mac .bz_clock = "none";
defparam \Mult13~mac .coef_a_0 = 0;
defparam \Mult13~mac .coef_a_1 = 0;
defparam \Mult13~mac .coef_a_2 = 0;
defparam \Mult13~mac .coef_a_3 = 0;
defparam \Mult13~mac .coef_a_4 = 0;
defparam \Mult13~mac .coef_a_5 = 0;
defparam \Mult13~mac .coef_a_6 = 0;
defparam \Mult13~mac .coef_a_7 = 0;
defparam \Mult13~mac .coef_b_0 = 0;
defparam \Mult13~mac .coef_b_1 = 0;
defparam \Mult13~mac .coef_b_2 = 0;
defparam \Mult13~mac .coef_b_3 = 0;
defparam \Mult13~mac .coef_b_4 = 0;
defparam \Mult13~mac .coef_b_5 = 0;
defparam \Mult13~mac .coef_b_6 = 0;
defparam \Mult13~mac .coef_b_7 = 0;
defparam \Mult13~mac .coef_sel_a_clock = "none";
defparam \Mult13~mac .coef_sel_b_clock = "none";
defparam \Mult13~mac .delay_scan_out_ay = "false";
defparam \Mult13~mac .delay_scan_out_by = "false";
defparam \Mult13~mac .enable_double_accum = "false";
defparam \Mult13~mac .load_const_clock = "none";
defparam \Mult13~mac .load_const_value = 0;
defparam \Mult13~mac .mode_sub_location = 0;
defparam \Mult13~mac .negate_clock = "none";
defparam \Mult13~mac .operand_source_max = "input";
defparam \Mult13~mac .operand_source_may = "input";
defparam \Mult13~mac .operand_source_mbx = "input";
defparam \Mult13~mac .operand_source_mby = "input";
defparam \Mult13~mac .operation_mode = "m18x18_plus36";
defparam \Mult13~mac .output_clock = "none";
defparam \Mult13~mac .preadder_subtract_a = "false";
defparam \Mult13~mac .preadder_subtract_b = "false";
defparam \Mult13~mac .result_a_width = 64;
defparam \Mult13~mac .signed_max = "false";
defparam \Mult13~mac .signed_may = "false";
defparam \Mult13~mac .signed_mbx = "false";
defparam \Mult13~mac .signed_mby = "false";
defparam \Mult13~mac .sub_clock = "none";
defparam \Mult13~mac .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~29 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout  = SUM(( \Mult13~330  ) + ( !VCC ) + ( !VCC ))
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~30  = CARRY(( \Mult13~330  ) + ( !VCC ) + ( !VCC ))
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~31  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult13~330 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~30 ),
	.shareout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~31 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~29 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~33 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout  = SUM(( !\Mult13~331  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~31  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~30  ))
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~34  = CARRY(( !\Mult13~331  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~31  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~30  ))
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~35  = SHARE(\Mult13~331 )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult13~331 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~30 ),
	.sharein(\Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~31 ),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~34 ),
	.shareout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~35 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~33 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~33 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout  = SUM(( !\Mult13~332  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~35  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~34  ))
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~26  = CARRY(( !\Mult13~332  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~35  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~34  ))
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~27  = SHARE(\Mult13~332 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult13~332 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~34 ),
	.sharein(\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~35 ),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~26 ),
	.shareout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~27 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~25 .lut_mask = 64'h000000FF0000FF00;
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout  = SUM(( \Mult13~333  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~27  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~26  ))
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~22  = CARRY(( \Mult13~333  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~27  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~26  ))
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult13~333 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~26 ),
	.sharein(\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~27 ),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~22 ),
	.shareout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~23 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~21 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout  = SUM(( !\Mult13~334  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~23  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~22  ))
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~14  = CARRY(( !\Mult13~334  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~23  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~22  ))
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~15  = SHARE(\Mult13~334 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult13~334 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~22 ),
	.sharein(\Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~23 ),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~14 ),
	.shareout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~15 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~13 .lut_mask = 64'h000000FF0000FF00;
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout  = SUM(( \Mult13~335  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~15  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~14  ))
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~18  = CARRY(( \Mult13~335  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~15  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~14  ))
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult13~335 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~14 ),
	.sharein(\Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~15 ),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~18 ),
	.shareout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~19 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~17 .lut_mask = 64'h00000000000000FF;
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout  = SUM(( \Mult13~336  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~19  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~18  ))
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~6  = CARRY(( \Mult13~336  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~19  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~18  ))
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult13~336 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~18 ),
	.sharein(\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~19 ),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~6 ),
	.shareout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~7 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~5 .lut_mask = 64'h00000000000000FF;
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout  = SUM(( \Mult13~337  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~7  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~6  ))
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~10  = CARRY(( \Mult13~337  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~7  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~6  ))
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult13~337 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~6 ),
	.sharein(\Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~7 ),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~10 ),
	.shareout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9 .lut_mask = 64'h00000000000000FF;
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~41 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout  = SUM(( \Mult13~338  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~10  ))
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~42  = CARRY(( \Mult13~338  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~10  ))
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~43  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult13~338 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~10 ),
	.sharein(\Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~11 ),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~42 ),
	.shareout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~43 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~41 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~41 .lut_mask = 64'h00000000000000FF;
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~37 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout  = SUM(( \Mult13~339  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~43  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~42  ))
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~38  = CARRY(( \Mult13~339  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~43  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~42  ))
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult13~339 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~42 ),
	.sharein(\Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~43 ),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~38 ),
	.shareout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~39 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~37 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~37 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  = SUM(( VCC ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~39  ) + ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~38 ),
	.sharein(\Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~39 ),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[108]~88 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[108]~88_combout  = ( !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[108]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[108]~88 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[108]~88 .lut_mask = 64'h00FF00FF00000000;
defparam \Div2|auto_generated|divider|divider|StageOut[108]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[108]~89 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[108]~89_combout  = ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult13~339  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult13~339 ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[108]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[108]~89 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[108]~89 .lut_mask = 64'h0000000000FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[108]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[106]~67 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[106]~67_combout  = ( !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[106]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[106]~67 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[106]~67 .lut_mask = 64'h00FF00FF00000000;
defparam \Div2|auto_generated|divider|divider|StageOut[106]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[106]~68 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[106]~68_combout  = ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult13~337  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult13~337 ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[106]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[106]~68 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[106]~68 .lut_mask = 64'h0000000000FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[106]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[104]~69 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[104]~69_combout  = ( !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[104]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[104]~69 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[104]~69 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div2|auto_generated|divider|divider|StageOut[104]~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[104]~70 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[104]~70_combout  = ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult13~335  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult13~335 ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[104]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[104]~70 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[104]~70 .lut_mask = 64'h0000000000FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[104]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[102]~71 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[102]~71_combout  = ( !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[102]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[102]~71 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[102]~71 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div2|auto_generated|divider|divider|StageOut[102]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[102]~72 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[102]~72_combout  = ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult13~333  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult13~333 ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[102]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[102]~72 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[102]~72 .lut_mask = 64'h0000000000FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[102]~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[100]~84 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[100]~84_combout  = ( !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[100]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[100]~84 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[100]~84 .lut_mask = 64'h00FF00FF00000000;
defparam \Div2|auto_generated|divider|divider|StageOut[100]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[100]~85 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[100]~85_combout  = ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult13~331  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult13~331 ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[100]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[100]~85 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[100]~85 .lut_mask = 64'h0000000000FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[100]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_3~50 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_3~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_3~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_3~50 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_3~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_3~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_3~41 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_3~41_sumout  = SUM(( \Mult13~329  ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_3~50_cout  ))
// \Div2|auto_generated|divider|divider|op_3~42  = CARRY(( \Mult13~329  ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_3~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult13~329 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_3~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_3~41_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_3~42 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_3~41 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_3~41 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|op_3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_3~29 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_3~29_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ))) # 
// (\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult13~330 )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_3~42  ))
// \Div2|auto_generated|divider|divider|op_3~30  = CARRY(( (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ))) # 
// (\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult13~330 )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_3~42  ))

	.dataa(!\Mult13~330 ),
	.datab(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_3~29_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_3~30 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_3~29 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_3~29 .lut_mask = 64'h0000000000003535;
defparam \Div2|auto_generated|divider|divider|op_3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_3~33 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_3~33_sumout  = SUM(( (\Div2|auto_generated|divider|divider|StageOut[100]~85_combout ) # (\Div2|auto_generated|divider|divider|StageOut[100]~84_combout ) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_3~30  
// ))
// \Div2|auto_generated|divider|divider|op_3~34  = CARRY(( (\Div2|auto_generated|divider|divider|StageOut[100]~85_combout ) # (\Div2|auto_generated|divider|divider|StageOut[100]~84_combout ) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[100]~84_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[100]~85_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_3~33_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_3~34 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_3~33 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_3~33 .lut_mask = 64'h0000000000000FFF;
defparam \Div2|auto_generated|divider|divider|op_3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_3~25_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ))) # 
// (\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult13~332 )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~34  ))
// \Div2|auto_generated|divider|divider|op_3~26  = CARRY(( (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ))) # 
// (\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult13~332 )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~34  ))

	.dataa(gnd),
	.datab(!\Mult13~332 ),
	.datac(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h0000FFFF000003F3;
defparam \Div2|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_3~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_3~21_sumout  = SUM(( (\Div2|auto_generated|divider|divider|StageOut[102]~72_combout ) # (\Div2|auto_generated|divider|divider|StageOut[102]~71_combout ) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_3~26  
// ))
// \Div2|auto_generated|divider|divider|op_3~22  = CARRY(( (\Div2|auto_generated|divider|divider|StageOut[102]~72_combout ) # (\Div2|auto_generated|divider|divider|StageOut[102]~71_combout ) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_3~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[102]~71_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[102]~72_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_3~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_3~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_3~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_3~21 .lut_mask = 64'h00000000000055FF;
defparam \Div2|auto_generated|divider|divider|op_3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_3~13_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ))) # 
// (\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult13~334 )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~22  ))
// \Div2|auto_generated|divider|divider|op_3~14  = CARRY(( (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ))) # 
// (\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult13~334 )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~22  ))

	.dataa(gnd),
	.datab(!\Mult13~334 ),
	.datac(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h0000FFFF000003F3;
defparam \Div2|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_3~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_3~17_sumout  = SUM(( (\Div2|auto_generated|divider|divider|StageOut[104]~70_combout ) # (\Div2|auto_generated|divider|divider|StageOut[104]~69_combout ) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~14  
// ))
// \Div2|auto_generated|divider|divider|op_3~18  = CARRY(( (\Div2|auto_generated|divider|divider|StageOut[104]~70_combout ) # (\Div2|auto_generated|divider|divider|StageOut[104]~69_combout ) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[104]~69_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[104]~70_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_3~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_3~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_3~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_3~17 .lut_mask = 64'h0000FFFF00000FFF;
defparam \Div2|auto_generated|divider|divider|op_3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_3~5_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ))) # 
// (\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult13~336 )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~18  ))
// \Div2|auto_generated|divider|divider|op_3~6  = CARRY(( (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ))) # 
// (\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult13~336 )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~18  ))

	.dataa(!\Mult13~336 ),
	.datab(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_3~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_3~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_3~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_3~5 .lut_mask = 64'h0000FFFF00003535;
defparam \Div2|auto_generated|divider|divider|op_3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_3~9_sumout  = SUM(( (\Div2|auto_generated|divider|divider|StageOut[106]~68_combout ) # (\Div2|auto_generated|divider|divider|StageOut[106]~67_combout ) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~6  ))
// \Div2|auto_generated|divider|divider|op_3~10  = CARRY(( (\Div2|auto_generated|divider|divider|StageOut[106]~68_combout ) # (\Div2|auto_generated|divider|divider|StageOut[106]~67_combout ) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[106]~67_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[106]~68_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h0000FFFF00000FFF;
defparam \Div2|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_3~45 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_3~45_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ))) # 
// (\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult13~338 )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~10  ))
// \Div2|auto_generated|divider|divider|op_3~46  = CARRY(( (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ))) # 
// (\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult13~338 )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~10  ))

	.dataa(gnd),
	.datab(!\Mult13~338 ),
	.datac(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_3~45_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_3~46 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_3~45 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_3~45 .lut_mask = 64'h0000FFFF000003F3;
defparam \Div2|auto_generated|divider|divider|op_3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_3~38 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_3~38_cout  = CARRY(( (\Div2|auto_generated|divider|divider|StageOut[108]~89_combout ) # (\Div2|auto_generated|divider|divider|StageOut[108]~88_combout ) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_3~46  
// ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[108]~88_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[108]~89_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_3~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_3~38 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_3~38 .lut_mask = 64'h00000000000055FF;
defparam \Div2|auto_generated|divider|divider|op_3~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_3~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[118]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[118]~5_combout  = ( \Div2|auto_generated|divider|divider|op_3~9_sumout  & ( !\Div2|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[118]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[118]~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[118]~5 .lut_mask = 64'h00000000FF00FF00;
defparam \Div2|auto_generated|divider|divider|StageOut[118]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[107]~86 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[107]~86_combout  = ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout  & ( !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[107]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[107]~86 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[107]~86 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div2|auto_generated|divider|divider|StageOut[107]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[107]~87 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[107]~87_combout  = ( \Mult13~338  & ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datae(gnd),
	.dataf(!\Mult13~338 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[107]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[107]~87 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[107]~87 .lut_mask = 64'h0000000000FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[107]~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[106]~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[106]~6_combout  = ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult13~337  ) ) # ( !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( 
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout ),
	.datad(!\Mult13~337 ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[106]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[106]~6 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[106]~6 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[106]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[105]~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[105]~1_combout  = ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout  & ( !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[105]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[105]~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[105]~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div2|auto_generated|divider|divider|StageOut[105]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[105]~2 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[105]~2_combout  = ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult13~336  ) )

	.dataa(!\Mult13~336 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[105]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[105]~2 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[105]~2 .lut_mask = 64'h0000000055555555;
defparam \Div2|auto_generated|divider|divider|StageOut[105]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[104]~18 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[104]~18_combout  = ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout  & ( (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) # (\Mult13~335 ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout  & ( (\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \Mult13~335 ) ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(!\Mult13~335 ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[104]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[104]~18 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[104]~18 .lut_mask = 64'h00330033CCFFCCFF;
defparam \Div2|auto_generated|divider|divider|StageOut[104]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y47_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[103]~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[103]~10_combout  = ( !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[103]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[103]~10 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[103]~10 .lut_mask = 64'h00FF00FF00000000;
defparam \Div2|auto_generated|divider|divider|StageOut[103]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[103]~11 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[103]~11_combout  = ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult13~334  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult13~334 ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[103]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[103]~11 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[103]~11 .lut_mask = 64'h0000000000FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[103]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[102]~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[102]~25_combout  = ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout  & ( (!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) # (\Mult13~333 ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout  & ( (\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \Mult13~333 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\Mult13~333 ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[102]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[102]~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[102]~25 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Div2|auto_generated|divider|divider|StageOut[102]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y47_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[101]~34 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[101]~34_combout  = ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout  & ( !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[101]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[101]~34 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[101]~34 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div2|auto_generated|divider|divider|StageOut[101]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[101]~35 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[101]~35_combout  = ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult13~332  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult13~332 ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[101]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[101]~35 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[101]~35 .lut_mask = 64'h0000000000FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[101]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[100]~59 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[100]~59_combout  = ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult13~331  ) ) # ( !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( 
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult13~331 ),
	.datad(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[100]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[100]~59 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[100]~59 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[100]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[99]~46 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[99]~46_combout  = ( \Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult13~330  ) ) # ( !\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( 
// \Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ),
	.datac(!\Mult13~330 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[99]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[99]~46 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[99]~46 .lut_mask = 64'h333333330F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[99]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~50 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_4~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~50 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_4~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~45 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~45_sumout  = SUM(( \Mult13~328  ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~50_cout  ))
// \Div2|auto_generated|divider|divider|op_4~46  = CARRY(( \Mult13~328  ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult13~328 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_4~45_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_4~46 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~45 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~45 .lut_mask = 64'h00000000000000FF;
defparam \Div2|auto_generated|divider|divider|op_4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~41 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~41_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\Div2|auto_generated|divider|divider|op_3~41_sumout ))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & (\Mult13~329 )) ) + ( 
// VCC ) + ( \Div2|auto_generated|divider|divider|op_4~46  ))
// \Div2|auto_generated|divider|divider|op_4~42  = CARRY(( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\Div2|auto_generated|divider|divider|op_3~41_sumout ))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & (\Mult13~329 )) ) + ( VCC ) 
// + ( \Div2|auto_generated|divider|divider|op_4~46  ))

	.dataa(gnd),
	.datab(!\Mult13~329 ),
	.datac(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|op_3~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_4~41_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_4~42 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~41 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~41 .lut_mask = 64'h00000000000003F3;
defparam \Div2|auto_generated|divider|divider|op_4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~29 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~29_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\Div2|auto_generated|divider|divider|op_3~29_sumout ))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[99]~46_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~42  ))
// \Div2|auto_generated|divider|divider|op_4~30  = CARRY(( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\Div2|auto_generated|divider|divider|op_3~29_sumout ))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[99]~46_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~42  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[99]~46_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_4~29_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_4~30 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~29 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~29 .lut_mask = 64'h00000000000005AF;
defparam \Div2|auto_generated|divider|divider|op_4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~33 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~33_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\Div2|auto_generated|divider|divider|op_3~33_sumout ))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[100]~59_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~30  ))
// \Div2|auto_generated|divider|divider|op_4~34  = CARRY(( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\Div2|auto_generated|divider|divider|op_3~33_sumout ))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[100]~59_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~30  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[100]~59_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_3~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_4~33_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_4~34 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~33 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~33 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~25_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & (((\Div2|auto_generated|divider|divider|op_3~25_sumout )))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[101]~35_combout )) # (\Div2|auto_generated|divider|divider|StageOut[101]~34_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~34  ))
// \Div2|auto_generated|divider|divider|op_4~26  = CARRY(( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & (((\Div2|auto_generated|divider|divider|op_3~25_sumout )))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[101]~35_combout )) # (\Div2|auto_generated|divider|divider|StageOut[101]~34_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~34  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[101]~34_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_3~25_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[101]~35_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_4~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_4~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~25 .lut_mask = 64'h0000000000001B5F;
defparam \Div2|auto_generated|divider|divider|op_4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~21_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\Div2|auto_generated|divider|divider|op_3~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[102]~25_combout )) ) + ( \Div2|auto_generated|divider|divider|op_4~26  ))
// \Div2|auto_generated|divider|divider|op_4~22  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\Div2|auto_generated|divider|divider|op_3~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[102]~25_combout )) ) + ( \Div2|auto_generated|divider|divider|op_4~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[102]~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_3~21_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_4~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_4~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~21 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & (((\Div2|auto_generated|divider|divider|op_3~13_sumout )))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[103]~11_combout )) # (\Div2|auto_generated|divider|divider|StageOut[103]~10_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~22  ))
// \Div2|auto_generated|divider|divider|op_4~14  = CARRY(( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & (((\Div2|auto_generated|divider|divider|op_3~13_sumout )))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[103]~11_combout )) # (\Div2|auto_generated|divider|divider|StageOut[103]~10_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~22  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[103]~10_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_3~13_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[103]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div2|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\Div2|auto_generated|divider|divider|op_3~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[104]~18_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~14  ))
// \Div2|auto_generated|divider|divider|op_4~18  = CARRY(( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\Div2|auto_generated|divider|divider|op_3~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[104]~18_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[104]~18_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_3~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & (((\Div2|auto_generated|divider|divider|op_3~5_sumout )))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[105]~2_combout )) # (\Div2|auto_generated|divider|divider|StageOut[105]~1_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~18  ))
// \Div2|auto_generated|divider|divider|op_4~6  = CARRY(( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & (((\Div2|auto_generated|divider|divider|op_3~5_sumout )))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[105]~2_combout )) # (\Div2|auto_generated|divider|divider|StageOut[105]~1_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[105]~1_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_3~5_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[105]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div2|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\Div2|auto_generated|divider|divider|op_3~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[106]~6_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~6  ))
// \Div2|auto_generated|divider|divider|op_4~10  = CARRY(( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\Div2|auto_generated|divider|divider|op_3~9_sumout ))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[106]~6_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~6  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[106]~6_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~38 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~38_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_3~1_sumout  & (((\Div2|auto_generated|divider|divider|op_3~45_sumout )))) # (\Div2|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[107]~87_combout )) # (\Div2|auto_generated|divider|divider|StageOut[107]~86_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[107]~86_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_3~45_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[107]~87_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_4~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~38 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~38 .lut_mask = 64'h0000000000001B5F;
defparam \Div2|auto_generated|divider|divider|op_4~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_4~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[118]~7 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[118]~7_combout  = ( \Div2|auto_generated|divider|divider|op_3~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[106]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[106]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[118]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[118]~7 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[118]~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[118]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[117]~3 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[117]~3_combout  = ( \Div2|auto_generated|divider|divider|op_3~5_sumout  & ( ((!\Div2|auto_generated|divider|divider|op_3~1_sumout ) # (\Div2|auto_generated|divider|divider|StageOut[105]~1_combout )) # 
// (\Div2|auto_generated|divider|divider|StageOut[105]~2_combout ) ) ) # ( !\Div2|auto_generated|divider|divider|op_3~5_sumout  & ( (\Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\Div2|auto_generated|divider|divider|StageOut[105]~1_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[105]~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[105]~2_combout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[105]~1_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[117]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[117]~3 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[117]~3 .lut_mask = 64'h003F003FFF3FFF3F;
defparam \Div2|auto_generated|divider|divider|StageOut[117]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[116]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[116]~17_combout  = ( !\Div2|auto_generated|divider|divider|op_3~1_sumout  & ( \Div2|auto_generated|divider|divider|op_3~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_3~17_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[116]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[116]~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[116]~17 .lut_mask = 64'h00FF00FF00000000;
defparam \Div2|auto_generated|divider|divider|StageOut[116]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y48_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[116]~19 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[116]~19_combout  = ( \Div2|auto_generated|divider|divider|op_3~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[104]~18_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[104]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[116]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[116]~19 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[116]~19 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[116]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[115]~12 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[115]~12_combout  = ( \Div2|auto_generated|divider|divider|op_3~13_sumout  & ( ((!\Div2|auto_generated|divider|divider|op_3~1_sumout ) # (\Div2|auto_generated|divider|divider|StageOut[103]~11_combout )) # 
// (\Div2|auto_generated|divider|divider|StageOut[103]~10_combout ) ) ) # ( !\Div2|auto_generated|divider|divider|op_3~13_sumout  & ( (\Div2|auto_generated|divider|divider|op_3~1_sumout  & ((\Div2|auto_generated|divider|divider|StageOut[103]~11_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[103]~10_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[103]~10_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[103]~11_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[115]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[115]~12 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[115]~12 .lut_mask = 64'h030F030FF3FFF3FF;
defparam \Div2|auto_generated|divider|divider|StageOut[115]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[114]~24 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[114]~24_combout  = ( \Div2|auto_generated|divider|divider|op_3~21_sumout  & ( !\Div2|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[114]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[114]~24 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[114]~24 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div2|auto_generated|divider|divider|StageOut[114]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[114]~26 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[114]~26_combout  = ( \Div2|auto_generated|divider|divider|op_3~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[102]~25_combout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[102]~25_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[114]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[114]~26 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[114]~26 .lut_mask = 64'h0000000033333333;
defparam \Div2|auto_generated|divider|divider|StageOut[114]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[113]~36 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[113]~36_combout  = ( \Div2|auto_generated|divider|divider|op_3~1_sumout  & ( (\Div2|auto_generated|divider|divider|StageOut[101]~35_combout ) # (\Div2|auto_generated|divider|divider|StageOut[101]~34_combout ) 
// ) ) # ( !\Div2|auto_generated|divider|divider|op_3~1_sumout  & ( \Div2|auto_generated|divider|divider|op_3~25_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_3~25_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[101]~34_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[101]~35_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[113]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[113]~36 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[113]~36 .lut_mask = 64'h333333330FFF0FFF;
defparam \Div2|auto_generated|divider|divider|StageOut[113]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[112]~58 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[112]~58_combout  = ( !\Div2|auto_generated|divider|divider|op_3~1_sumout  & ( \Div2|auto_generated|divider|divider|op_3~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_3~33_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[112]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[112]~58 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[112]~58 .lut_mask = 64'h00FF00FF00000000;
defparam \Div2|auto_generated|divider|divider|StageOut[112]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[112]~60 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[112]~60_combout  = ( \Div2|auto_generated|divider|divider|op_3~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[100]~59_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[100]~59_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[112]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[112]~60 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[112]~60 .lut_mask = 64'h0000000000FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[112]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[111]~47 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[111]~47_combout  = ( \Div2|auto_generated|divider|divider|op_3~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[99]~46_combout  ) ) # ( !\Div2|auto_generated|divider|divider|op_3~1_sumout  & ( 
// \Div2|auto_generated|divider|divider|op_3~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[99]~46_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_3~29_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[111]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[111]~47 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[111]~47 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[111]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[110]~76 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[110]~76_combout  = ( \Div2|auto_generated|divider|divider|op_3~1_sumout  & ( \Mult13~329  ) ) # ( !\Div2|auto_generated|divider|divider|op_3~1_sumout  & ( \Div2|auto_generated|divider|divider|op_3~41_sumout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_3~41_sumout ),
	.datad(!\Mult13~329 ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[110]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[110]~76 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[110]~76 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[110]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~50 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_5~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~50 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_5~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~45 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~45_sumout  = SUM(( \Mult13~327  ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~50_cout  ))
// \Div2|auto_generated|divider|divider|op_5~46  = CARRY(( \Mult13~327  ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult13~327 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~45_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_5~46 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~45 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~45 .lut_mask = 64'h00000000000000FF;
defparam \Div2|auto_generated|divider|divider|op_5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~41 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~41_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\Div2|auto_generated|divider|divider|op_4~45_sumout ))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & (\Mult13~328 )) ) + ( 
// VCC ) + ( \Div2|auto_generated|divider|divider|op_5~46  ))
// \Div2|auto_generated|divider|divider|op_5~42  = CARRY(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\Div2|auto_generated|divider|divider|op_4~45_sumout ))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & (\Mult13~328 )) ) + ( VCC ) 
// + ( \Div2|auto_generated|divider|divider|op_5~46  ))

	.dataa(!\Mult13~328 ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|op_4~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~41_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_5~42 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~41 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~41 .lut_mask = 64'h00000000000005F5;
defparam \Div2|auto_generated|divider|divider|op_5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~37 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~37_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\Div2|auto_generated|divider|divider|op_4~41_sumout ))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[110]~76_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~42  ))
// \Div2|auto_generated|divider|divider|op_5~38  = CARRY(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\Div2|auto_generated|divider|divider|op_4~41_sumout ))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[110]~76_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~42  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[110]~76_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|op_4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~37_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_5~38 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~37 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~37 .lut_mask = 64'h00000000000003F3;
defparam \Div2|auto_generated|divider|divider|op_5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~29 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~29_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\Div2|auto_generated|divider|divider|op_4~29_sumout ))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[111]~47_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~38  ))
// \Div2|auto_generated|divider|divider|op_5~30  = CARRY(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\Div2|auto_generated|divider|divider|op_4~29_sumout ))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[111]~47_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~38  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[111]~47_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_4~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~29_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_5~30 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~29 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~29 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~33 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~33_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & (\Div2|auto_generated|divider|divider|op_4~33_sumout )) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[112]~60_combout ) # (\Div2|auto_generated|divider|divider|StageOut[112]~58_combout )))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~30  ))
// \Div2|auto_generated|divider|divider|op_5~34  = CARRY(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & (\Div2|auto_generated|divider|divider|op_4~33_sumout )) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[112]~60_combout ) # (\Div2|auto_generated|divider|divider|StageOut[112]~58_combout )))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~30  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_4~33_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[112]~58_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[112]~60_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~33_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_5~34 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~33 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~33 .lut_mask = 64'h0000000000004777;
defparam \Div2|auto_generated|divider|divider|op_5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\Div2|auto_generated|divider|divider|op_4~25_sumout ))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[113]~36_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~34  ))
// \Div2|auto_generated|divider|divider|op_5~26  = CARRY(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\Div2|auto_generated|divider|divider|op_4~25_sumout ))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[113]~36_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~34  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[113]~36_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_4~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & (((\Div2|auto_generated|divider|divider|op_4~21_sumout )))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[114]~26_combout )) # (\Div2|auto_generated|divider|divider|StageOut[114]~24_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~26  ))
// \Div2|auto_generated|divider|divider|op_5~22  = CARRY(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & (((\Div2|auto_generated|divider|divider|op_4~21_sumout )))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[114]~26_combout )) # (\Div2|auto_generated|divider|divider|StageOut[114]~24_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[114]~24_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_4~21_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[114]~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div2|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\Div2|auto_generated|divider|divider|op_4~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[115]~12_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~22  ))
// \Div2|auto_generated|divider|divider|op_5~14  = CARRY(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\Div2|auto_generated|divider|divider|op_4~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[115]~12_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[115]~12_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & (((\Div2|auto_generated|divider|divider|op_4~17_sumout )))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[116]~19_combout )) # (\Div2|auto_generated|divider|divider|StageOut[116]~17_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~14  ))
// \Div2|auto_generated|divider|divider|op_5~18  = CARRY(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & (((\Div2|auto_generated|divider|divider|op_4~17_sumout )))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[116]~19_combout )) # (\Div2|auto_generated|divider|divider|StageOut[116]~17_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[116]~17_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_4~17_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[116]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div2|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\Div2|auto_generated|divider|divider|op_4~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[117]~3_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~18  ))
// \Div2|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\Div2|auto_generated|divider|divider|op_4~5_sumout ))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[117]~3_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~18  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[117]~3_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_4~1_sumout  & (((\Div2|auto_generated|divider|divider|op_4~9_sumout )))) # (\Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[118]~7_combout )) # (\Div2|auto_generated|divider|divider|StageOut[118]~5_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[118]~5_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[118]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div2|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[140]~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[140]~33_combout  = ( \Div0|auto_generated|divider|divider|op_5~21_sumout  & ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[140]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[140]~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[140]~33 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[140]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[140]~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[140]~38_combout  = ( \Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[128]~37_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[128]~37_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[140]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[140]~38 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[140]~38 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[140]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[139]~45 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[139]~45_combout  = ( \Div0|auto_generated|divider|divider|op_5~25_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout ) # ((\Div0|auto_generated|divider|divider|StageOut[127]~40_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[127]~44_combout )) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~25_sumout  & ( (\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[127]~40_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[127]~44_combout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[127]~44_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[127]~40_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[139]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[139]~45 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[139]~45 .lut_mask = 64'h05550555AFFFAFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[139]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[138]~48 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[138]~48_combout  = ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \Div0|auto_generated|divider|divider|op_5~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_5~29_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[138]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[138]~48 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[138]~48 .lut_mask = 64'h00FF00FF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[138]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[138]~53 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[138]~53_combout  = ( \Div0|auto_generated|divider|divider|StageOut[126]~52_combout  & ( \Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|StageOut[126]~52_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[138]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[138]~53 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[138]~53 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[138]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[137]~63 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[137]~63_combout  = ( \Div0|auto_generated|divider|divider|op_5~33_sumout  & ( \Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[125]~58_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[125]~62_combout ) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~33_sumout  & ( \Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[125]~58_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[125]~62_combout ) ) ) ) # ( \Div0|auto_generated|divider|divider|op_5~33_sumout  & ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[125]~62_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[125]~58_combout ),
	.datae(!\Div0|auto_generated|divider|divider|op_5~33_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[137]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[137]~63 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[137]~63 .lut_mask = 64'h0000FFFF0FFF0FFF;
defparam \Div0|auto_generated|divider|divider|StageOut[137]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[136]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[136]~5_combout  = ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \Div0|auto_generated|divider|divider|op_5~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[136]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[136]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[136]~5 .lut_mask = 64'h00FF00FF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[136]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[136]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[136]~10_combout  = ( \Div0|auto_generated|divider|divider|StageOut[124]~9_combout  & ( \Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[124]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[136]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[136]~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[136]~10 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[136]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[135]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[135]~22_combout  = ( \Div0|auto_generated|divider|divider|op_5~17_sumout  & ( ((!\Div0|auto_generated|divider|divider|op_5~1_sumout ) # (\Div0|auto_generated|divider|divider|StageOut[123]~21_combout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[123]~18_combout ) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~17_sumout  & ( (\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[123]~21_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[123]~18_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[123]~18_combout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[123]~21_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[135]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[135]~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[135]~22 .lut_mask = 64'h003F003FFF3FFF3F;
defparam \Div0|auto_generated|divider|divider|StageOut[135]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y41_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[134]~73 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[134]~73_combout  = ( \Div0|auto_generated|divider|divider|op_5~37_sumout  & ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[134]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[134]~73 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[134]~73 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div0|auto_generated|divider|divider|StageOut[134]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[134]~76 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[134]~76_combout  = ( \Div0|auto_generated|divider|divider|StageOut[122]~75_combout  & ( \Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[122]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[134]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[134]~76 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[134]~76 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[134]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[133]~94 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[133]~94_combout  = ( \Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[121]~93_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_5~41_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~41_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[121]~93_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[133]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[133]~94 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[133]~94 .lut_mask = 64'h3333333300FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[133]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[132]~102 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[132]~102_combout  = ( \Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \Mult7~327  ) ) # ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \Div0|auto_generated|divider|divider|op_5~45_sumout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_5~45_sumout ),
	.datad(!\Mult7~327 ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[132]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[132]~102 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[132]~102 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[132]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~50 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_7~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~50 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_7~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~45 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~45_sumout  = SUM(( \Mult7~325  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~50_cout  ))
// \Div0|auto_generated|divider|divider|op_7~46  = CARRY(( \Mult7~325  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult7~325 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~45_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~46 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~45 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~45 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_7~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~41 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~41_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~45_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Mult7~326 
// )) ) + ( \Div0|auto_generated|divider|divider|op_7~46  ))
// \Div0|auto_generated|divider|divider|op_7~42  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~45_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Mult7~326 )) ) + 
// ( \Div0|auto_generated|divider|divider|op_7~46  ))

	.dataa(gnd),
	.datab(!\Mult7~326 ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~45_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~41_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~42 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~41 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~41 .lut_mask = 64'h0000FC0C0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_7~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~37_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~41_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[132]~102_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~42  ))
// \Div0|auto_generated|divider|divider|op_7~38  = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~41_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[132]~102_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~42  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[132]~102_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~37_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~38 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~37 .lut_mask = 64'h00000000000005AF;
defparam \Div0|auto_generated|divider|divider|op_7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~33_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~37_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[133]~94_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~38  ))
// \Div0|auto_generated|divider|divider|op_7~34  = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~37_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[133]~94_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~38  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[133]~94_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~33 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~29_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\Div0|auto_generated|divider|divider|op_6~33_sumout )))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[134]~76_combout )) # (\Div0|auto_generated|divider|divider|StageOut[134]~73_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~34  ))
// \Div0|auto_generated|divider|divider|op_7~30  = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\Div0|auto_generated|divider|divider|op_6~33_sumout )))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[134]~76_combout )) # (\Div0|auto_generated|divider|divider|StageOut[134]~73_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~34  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[134]~73_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~33_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[134]~76_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h0000000000001B5F;
defparam \Div0|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[135]~22_combout )) ) + ( \Div0|auto_generated|divider|divider|op_7~30  ))
// \Div0|auto_generated|divider|divider|op_7~14  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[135]~22_combout )) ) + ( \Div0|auto_generated|divider|divider|op_7~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[135]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\Div0|auto_generated|divider|divider|op_6~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[136]~10_combout )) # (\Div0|auto_generated|divider|divider|StageOut[136]~5_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~14  ))
// \Div0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\Div0|auto_generated|divider|divider|op_6~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[136]~10_combout )) # (\Div0|auto_generated|divider|divider|StageOut[136]~5_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[136]~5_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[136]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[137]~63_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~10  ))
// \Div0|auto_generated|divider|divider|op_7~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[137]~63_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[137]~63_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\Div0|auto_generated|divider|divider|op_6~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[138]~53_combout )) # (\Div0|auto_generated|divider|divider|StageOut[138]~48_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~26  ))
// \Div0|auto_generated|divider|divider|op_7~22  = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\Div0|auto_generated|divider|divider|op_6~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[138]~53_combout )) # (\Div0|auto_generated|divider|divider|StageOut[138]~48_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[138]~48_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[138]~53_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[139]~45_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~22  ))
// \Div0|auto_generated|divider|divider|op_7~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[139]~45_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[139]~45_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\Div0|auto_generated|divider|divider|op_6~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[140]~38_combout )) # (\Div0|auto_generated|divider|divider|StageOut[140]~33_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[140]~33_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[140]~38_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[129]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[129]~0_combout  = ( !\Div2|auto_generated|divider|divider|op_4~1_sumout  & ( \Div2|auto_generated|divider|divider|op_4~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[129]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[129]~0 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[129]~0 .lut_mask = 64'h00FF00FF00000000;
defparam \Div2|auto_generated|divider|divider|StageOut[129]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[129]~4 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[129]~4_combout  = ( \Div2|auto_generated|divider|divider|op_4~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[117]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[117]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[129]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[129]~4 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[129]~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[129]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[128]~20 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[128]~20_combout  = ( \Div2|auto_generated|divider|divider|op_4~1_sumout  & ( (\Div2|auto_generated|divider|divider|StageOut[116]~19_combout ) # (\Div2|auto_generated|divider|divider|StageOut[116]~17_combout ) 
// ) ) # ( !\Div2|auto_generated|divider|divider|op_4~1_sumout  & ( \Div2|auto_generated|divider|divider|op_4~17_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[116]~17_combout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[116]~19_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[128]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[128]~20 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[128]~20 .lut_mask = 64'h00FF00FF5F5F5F5F;
defparam \Div2|auto_generated|divider|divider|StageOut[128]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[127]~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[127]~9_combout  = ( \Div2|auto_generated|divider|divider|op_4~13_sumout  & ( !\Div2|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_4~13_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[127]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[127]~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[127]~9 .lut_mask = 64'h0000FFFF00000000;
defparam \Div2|auto_generated|divider|divider|StageOut[127]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[127]~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[127]~13_combout  = ( \Div2|auto_generated|divider|divider|op_4~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[115]~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[115]~12_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[127]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[127]~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[127]~13 .lut_mask = 64'h0000000000FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[127]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[126]~27 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[126]~27_combout  = ( \Div2|auto_generated|divider|divider|op_4~1_sumout  & ( (\Div2|auto_generated|divider|divider|StageOut[114]~24_combout ) # (\Div2|auto_generated|divider|divider|StageOut[114]~26_combout ) 
// ) ) # ( !\Div2|auto_generated|divider|divider|op_4~1_sumout  & ( \Div2|auto_generated|divider|divider|op_4~21_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[114]~26_combout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[114]~24_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_4~21_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[126]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[126]~27 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[126]~27 .lut_mask = 64'h00FF00FF5F5F5F5F;
defparam \Div2|auto_generated|divider|divider|StageOut[126]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[125]~33 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[125]~33_combout  = ( \Div2|auto_generated|divider|divider|op_4~25_sumout  & ( !\Div2|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[125]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[125]~33 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[125]~33 .lut_mask = 64'h00000000FF00FF00;
defparam \Div2|auto_generated|divider|divider|StageOut[125]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[125]~37 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[125]~37_combout  = ( \Div2|auto_generated|divider|divider|op_4~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[113]~36_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[113]~36_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[125]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[125]~37 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[125]~37 .lut_mask = 64'h0000000000FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[125]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[124]~61 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[124]~61_combout  = ( \Div2|auto_generated|divider|divider|op_4~1_sumout  & ( (\Div2|auto_generated|divider|divider|StageOut[112]~60_combout ) # (\Div2|auto_generated|divider|divider|StageOut[112]~58_combout ) 
// ) ) # ( !\Div2|auto_generated|divider|divider|op_4~1_sumout  & ( \Div2|auto_generated|divider|divider|op_4~33_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[112]~58_combout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[112]~60_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_4~33_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[124]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[124]~61 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[124]~61 .lut_mask = 64'h00FF00FF3F3F3F3F;
defparam \Div2|auto_generated|divider|divider|StageOut[124]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y47_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[123]~45 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[123]~45_combout  = (\Div2|auto_generated|divider|divider|op_4~29_sumout  & !\Div2|auto_generated|divider|divider|op_4~1_sumout )

	.dataa(!\Div2|auto_generated|divider|divider|op_4~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[123]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[123]~45 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[123]~45 .lut_mask = 64'h5500550055005500;
defparam \Div2|auto_generated|divider|divider|StageOut[123]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[123]~48 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[123]~48_combout  = ( \Div2|auto_generated|divider|divider|op_4~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[111]~47_combout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[111]~47_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[123]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[123]~48 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[123]~48 .lut_mask = 64'h0000000055555555;
defparam \Div2|auto_generated|divider|divider|StageOut[123]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[122]~77 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[122]~77_combout  = ( \Div2|auto_generated|divider|divider|op_4~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[110]~76_combout  ) ) # ( !\Div2|auto_generated|divider|divider|op_4~1_sumout  & ( 
// \Div2|auto_generated|divider|divider|op_4~41_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[110]~76_combout ),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_4~41_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[122]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[122]~77 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[122]~77 .lut_mask = 64'h00FF00FF33333333;
defparam \Div2|auto_generated|divider|divider|StageOut[122]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[121]~93 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[121]~93_combout  = ( \Div2|auto_generated|divider|divider|op_4~1_sumout  & ( \Mult13~328  ) ) # ( !\Div2|auto_generated|divider|divider|op_4~1_sumout  & ( \Div2|auto_generated|divider|divider|op_4~45_sumout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_4~45_sumout ),
	.datad(!\Mult13~328 ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[121]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[121]~93 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[121]~93 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[121]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~50 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_6~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~50 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_6~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~45 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~45_sumout  = SUM(( \Mult13~326  ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_6~50_cout  ))
// \Div2|auto_generated|divider|divider|op_6~46  = CARRY(( \Mult13~326  ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_6~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult13~326 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_6~45_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_6~46 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~45 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~45 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|op_6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~41 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~41_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|op_5~45_sumout ))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & (\Mult13~327 )) ) + ( 
// VCC ) + ( \Div2|auto_generated|divider|divider|op_6~46  ))
// \Div2|auto_generated|divider|divider|op_6~42  = CARRY(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|op_5~45_sumout ))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & (\Mult13~327 )) ) + ( VCC ) 
// + ( \Div2|auto_generated|divider|divider|op_6~46  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mult13~327 ),
	.datad(!\Div2|auto_generated|divider|divider|op_5~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_6~41_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_6~42 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~41 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~41 .lut_mask = 64'h00000000000003CF;
defparam \Div2|auto_generated|divider|divider|op_6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~37 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~37_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|op_5~41_sumout ))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[121]~93_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_6~42  ))
// \Div2|auto_generated|divider|divider|op_6~38  = CARRY(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|op_5~41_sumout ))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[121]~93_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_6~42  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[121]~93_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_5~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_6~37_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_6~38 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~37 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~37 .lut_mask = 64'h0000000000001D1D;
defparam \Div2|auto_generated|divider|divider|op_6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~33 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~33_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|op_5~37_sumout ))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[122]~77_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~38  ))
// \Div2|auto_generated|divider|divider|op_6~34  = CARRY(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|op_5~37_sumout ))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[122]~77_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~38  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[122]~77_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_5~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_6~33_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_6~34 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~33 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~25_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & (((\Div2|auto_generated|divider|divider|op_5~29_sumout )))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[123]~48_combout )) # (\Div2|auto_generated|divider|divider|StageOut[123]~45_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_6~34  ))
// \Div2|auto_generated|divider|divider|op_6~26  = CARRY(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & (((\Div2|auto_generated|divider|divider|op_5~29_sumout )))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[123]~48_combout )) # (\Div2|auto_generated|divider|divider|StageOut[123]~45_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_6~34  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[123]~45_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_5~29_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[123]~48_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000000000001D3F;
defparam \Div2|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~29 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~29_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|op_5~33_sumout ))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[124]~61_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~26  ))
// \Div2|auto_generated|divider|divider|op_6~30  = CARRY(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|op_5~33_sumout ))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[124]~61_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~26  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[124]~61_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_5~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_6~29_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_6~30 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~29 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~29 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & (\Div2|auto_generated|divider|divider|op_5~25_sumout )) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[125]~37_combout ) # (\Div2|auto_generated|divider|divider|StageOut[125]~33_combout )))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~30  ))
// \Div2|auto_generated|divider|divider|op_6~22  = CARRY(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & (\Div2|auto_generated|divider|divider|op_5~25_sumout )) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[125]~37_combout ) # (\Div2|auto_generated|divider|divider|StageOut[125]~33_combout )))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~30  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_5~25_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[125]~33_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[125]~37_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000FFFF00004777;
defparam \Div2|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[126]~27_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~22  ))
// \Div2|auto_generated|divider|divider|op_6~18  = CARRY(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[126]~27_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[126]~27_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_5~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & (\Div2|auto_generated|divider|divider|op_5~13_sumout )) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[127]~13_combout ) # (\Div2|auto_generated|divider|divider|StageOut[127]~9_combout )))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~18  ))
// \Div2|auto_generated|divider|divider|op_6~14  = CARRY(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & (\Div2|auto_generated|divider|divider|op_5~13_sumout )) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[127]~13_combout ) # (\Div2|auto_generated|divider|divider|StageOut[127]~9_combout )))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_5~13_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[127]~9_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[127]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FFFF00004777;
defparam \Div2|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~9_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[128]~20_combout )) ) + ( \Div2|auto_generated|divider|divider|op_6~14  ))
// \Div2|auto_generated|divider|divider|op_6~10  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[128]~20_combout )) ) + ( \Div2|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[128]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div2|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & (((\Div2|auto_generated|divider|divider|op_5~9_sumout )))) # (\Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[129]~4_combout )) # (\Div2|auto_generated|divider|divider|StageOut[129]~0_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[129]~0_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[129]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div2|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y55_N6
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[129]~0 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[129]~0_combout  = ( \Div3|auto_generated|divider|divider|op_4~5_sumout  & ( !\Div3|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[129]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[129]~0 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[129]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div3|auto_generated|divider|divider|StageOut[129]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N3
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[129]~4 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[129]~4_combout  = ( \Div3|auto_generated|divider|divider|StageOut[117]~3_combout  & ( \Div3|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|StageOut[117]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[129]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[129]~4 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[129]~4 .lut_mask = 64'h0000000000FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[129]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N15
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[128]~20 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[128]~20_combout  = ( \Div3|auto_generated|divider|divider|StageOut[116]~17_combout  & ( (\Div3|auto_generated|divider|divider|op_4~17_sumout ) # (\Div3|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( 
// !\Div3|auto_generated|divider|divider|StageOut[116]~17_combout  & ( (!\Div3|auto_generated|divider|divider|op_4~1_sumout  & ((\Div3|auto_generated|divider|divider|op_4~17_sumout ))) # (\Div3|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[116]~19_combout )) ) )

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[116]~19_combout ),
	.datac(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|StageOut[116]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[128]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[128]~20 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[128]~20 .lut_mask = 64'h03F303F30FFF0FFF;
defparam \Div3|auto_generated|divider|divider|StageOut[128]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y55_N0
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[127]~9 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[127]~9_combout  = ( !\Div3|auto_generated|divider|divider|op_4~1_sumout  & ( \Div3|auto_generated|divider|divider|op_4~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_4~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[127]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[127]~9 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[127]~9 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div3|auto_generated|divider|divider|StageOut[127]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N36
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[127]~13 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[127]~13_combout  = ( \Div3|auto_generated|divider|divider|StageOut[115]~12_combout  & ( \Div3|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|StageOut[115]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[127]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[127]~13 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[127]~13 .lut_mask = 64'h0000000000FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[127]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N9
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[126]~27 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[126]~27_combout  = ( \Div3|auto_generated|divider|divider|op_4~21_sumout  & ( ((!\Div3|auto_generated|divider|divider|op_4~1_sumout ) # (\Div3|auto_generated|divider|divider|StageOut[114]~24_combout )) # 
// (\Div3|auto_generated|divider|divider|StageOut[114]~26_combout ) ) ) # ( !\Div3|auto_generated|divider|divider|op_4~21_sumout  & ( (\Div3|auto_generated|divider|divider|op_4~1_sumout  & ((\Div3|auto_generated|divider|divider|StageOut[114]~24_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[114]~26_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[114]~26_combout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[114]~24_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[126]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[126]~27 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[126]~27 .lut_mask = 64'h003F003FFF3FFF3F;
defparam \Div3|auto_generated|divider|divider|StageOut[126]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y55_N57
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[125]~33 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[125]~33_combout  = ( !\Div3|auto_generated|divider|divider|op_4~1_sumout  & ( \Div3|auto_generated|divider|divider|op_4~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_4~25_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[125]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[125]~33 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[125]~33 .lut_mask = 64'h00FF00FF00000000;
defparam \Div3|auto_generated|divider|divider|StageOut[125]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N27
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[125]~37 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[125]~37_combout  = ( \Div3|auto_generated|divider|divider|StageOut[113]~36_combout  & ( \Div3|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|StageOut[113]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[125]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[125]~37 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[125]~37 .lut_mask = 64'h0000000000FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[125]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N39
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[124]~61 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[124]~61_combout  = ( \Div3|auto_generated|divider|divider|op_4~33_sumout  & ( ((!\Div3|auto_generated|divider|divider|op_4~1_sumout ) # (\Div3|auto_generated|divider|divider|StageOut[112]~60_combout )) # 
// (\Div3|auto_generated|divider|divider|StageOut[112]~58_combout ) ) ) # ( !\Div3|auto_generated|divider|divider|op_4~33_sumout  & ( (\Div3|auto_generated|divider|divider|op_4~1_sumout  & ((\Div3|auto_generated|divider|divider|StageOut[112]~60_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[112]~58_combout ))) ) )

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[112]~58_combout ),
	.datab(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[112]~60_combout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[124]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[124]~61 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[124]~61 .lut_mask = 64'h11331133DDFFDDFF;
defparam \Div3|auto_generated|divider|divider|StageOut[124]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N18
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[123]~45 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[123]~45_combout  = ( \Div3|auto_generated|divider|divider|op_4~29_sumout  & ( !\Div3|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_4~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[123]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[123]~45 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[123]~45 .lut_mask = 64'h00000000FF00FF00;
defparam \Div3|auto_generated|divider|divider|StageOut[123]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N9
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[123]~48 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[123]~48_combout  = ( \Div3|auto_generated|divider|divider|StageOut[111]~47_combout  & ( \Div3|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|StageOut[111]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[123]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[123]~48 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[123]~48 .lut_mask = 64'h0000000000FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[123]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N24
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[122]~77 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[122]~77_combout  = ( \Div3|auto_generated|divider|divider|op_4~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[110]~76_combout  ) ) # ( !\Div3|auto_generated|divider|divider|op_4~1_sumout  & ( 
// \Div3|auto_generated|divider|divider|op_4~41_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[110]~76_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_4~41_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[122]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[122]~77 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[122]~77 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div3|auto_generated|divider|divider|StageOut[122]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N42
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[121]~93 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[121]~93_combout  = ( \Div3|auto_generated|divider|divider|op_4~1_sumout  & ( \Mult16~328  ) ) # ( !\Div3|auto_generated|divider|divider|op_4~1_sumout  & ( \Div3|auto_generated|divider|divider|op_4~45_sumout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_4~45_sumout ),
	.datad(!\Mult16~328 ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[121]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[121]~93 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[121]~93 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[121]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N18
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_6~50 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_6~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_6~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_6~50 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_6~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div3|auto_generated|divider|divider|op_6~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N21
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_6~45 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_6~45_sumout  = SUM(( \Mult16~326  ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_6~50_cout  ))
// \Div3|auto_generated|divider|divider|op_6~46  = CARRY(( \Mult16~326  ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_6~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult16~326 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_6~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_6~45_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_6~46 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_6~45 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_6~45 .lut_mask = 64'h0000000000000F0F;
defparam \Div3|auto_generated|divider|divider|op_6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N24
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_6~41 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_6~41_sumout  = SUM(( VCC ) + ( (!\Div3|auto_generated|divider|divider|op_5~1_sumout  & ((\Div3|auto_generated|divider|divider|op_5~45_sumout ))) # (\Div3|auto_generated|divider|divider|op_5~1_sumout  & (\Mult16~327 
// )) ) + ( \Div3|auto_generated|divider|divider|op_6~46  ))
// \Div3|auto_generated|divider|divider|op_6~42  = CARRY(( VCC ) + ( (!\Div3|auto_generated|divider|divider|op_5~1_sumout  & ((\Div3|auto_generated|divider|divider|op_5~45_sumout ))) # (\Div3|auto_generated|divider|divider|op_5~1_sumout  & (\Mult16~327 )) ) 
// + ( \Div3|auto_generated|divider|divider|op_6~46  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mult16~327 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_5~45_sumout ),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_6~41_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_6~42 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_6~41 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_6~41 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div3|auto_generated|divider|divider|op_6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N27
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_6~37 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_6~37_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_5~1_sumout  & ((\Div3|auto_generated|divider|divider|op_5~41_sumout ))) # (\Div3|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[121]~93_combout )) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_6~42  ))
// \Div3|auto_generated|divider|divider|op_6~38  = CARRY(( (!\Div3|auto_generated|divider|divider|op_5~1_sumout  & ((\Div3|auto_generated|divider|divider|op_5~41_sumout ))) # (\Div3|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[121]~93_combout )) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_6~42  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[121]~93_combout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|op_5~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_6~37_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_6~38 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_6~37 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_6~37 .lut_mask = 64'h00000000000005F5;
defparam \Div3|auto_generated|divider|divider|op_6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N30
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_6~33 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_6~33_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_5~1_sumout  & ((\Div3|auto_generated|divider|divider|op_5~37_sumout ))) # (\Div3|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[122]~77_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_6~38  ))
// \Div3|auto_generated|divider|divider|op_6~34  = CARRY(( (!\Div3|auto_generated|divider|divider|op_5~1_sumout  & ((\Div3|auto_generated|divider|divider|op_5~37_sumout ))) # (\Div3|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[122]~77_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_6~38  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[122]~77_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_5~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_6~33_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_6~34 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_6~33 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_6~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div3|auto_generated|divider|divider|op_6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N33
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_6~25_sumout  = SUM(( VCC ) + ( (!\Div3|auto_generated|divider|divider|op_5~1_sumout  & (\Div3|auto_generated|divider|divider|op_5~29_sumout )) # (\Div3|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[123]~48_combout ) # (\Div3|auto_generated|divider|divider|StageOut[123]~45_combout )))) ) + ( \Div3|auto_generated|divider|divider|op_6~34  ))
// \Div3|auto_generated|divider|divider|op_6~26  = CARRY(( VCC ) + ( (!\Div3|auto_generated|divider|divider|op_5~1_sumout  & (\Div3|auto_generated|divider|divider|op_5~29_sumout )) # (\Div3|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[123]~48_combout ) # (\Div3|auto_generated|divider|divider|StageOut[123]~45_combout )))) ) + ( \Div3|auto_generated|divider|divider|op_6~34  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_5~29_sumout ),
	.datab(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[123]~45_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|StageOut[123]~48_combout ),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div3|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N36
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_6~29 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_6~29_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_5~1_sumout  & ((\Div3|auto_generated|divider|divider|op_5~33_sumout ))) # (\Div3|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[124]~61_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_6~26  ))
// \Div3|auto_generated|divider|divider|op_6~30  = CARRY(( (!\Div3|auto_generated|divider|divider|op_5~1_sumout  & ((\Div3|auto_generated|divider|divider|op_5~33_sumout ))) # (\Div3|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[124]~61_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_6~26  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[124]~61_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_5~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_6~29_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_6~30 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_6~29 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_6~29 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div3|auto_generated|divider|divider|op_6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N39
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_5~1_sumout  & (((\Div3|auto_generated|divider|divider|op_5~25_sumout )))) # (\Div3|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[125]~37_combout )) # (\Div3|auto_generated|divider|divider|StageOut[125]~33_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_6~30  ))
// \Div3|auto_generated|divider|divider|op_6~22  = CARRY(( (!\Div3|auto_generated|divider|divider|op_5~1_sumout  & (((\Div3|auto_generated|divider|divider|op_5~25_sumout )))) # (\Div3|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[125]~37_combout )) # (\Div3|auto_generated|divider|divider|StageOut[125]~33_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_6~30  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[125]~33_combout ),
	.datab(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|op_5~25_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[125]~37_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div3|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N42
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_5~1_sumout  & ((\Div3|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div3|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[126]~27_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_6~22  ))
// \Div3|auto_generated|divider|divider|op_6~18  = CARRY(( (!\Div3|auto_generated|divider|divider|op_5~1_sumout  & ((\Div3|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div3|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[126]~27_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[126]~27_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_5~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div3|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N45
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_5~1_sumout  & (((\Div3|auto_generated|divider|divider|op_5~13_sumout )))) # (\Div3|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[127]~13_combout )) # (\Div3|auto_generated|divider|divider|StageOut[127]~9_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_6~18  ))
// \Div3|auto_generated|divider|divider|op_6~14  = CARRY(( (!\Div3|auto_generated|divider|divider|op_5~1_sumout  & (((\Div3|auto_generated|divider|divider|op_5~13_sumout )))) # (\Div3|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[127]~13_combout )) # (\Div3|auto_generated|divider|divider|StageOut[127]~9_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[127]~9_combout ),
	.datab(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[127]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div3|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N48
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_6~9_sumout  = SUM(( GND ) + ( (!\Div3|auto_generated|divider|divider|op_5~1_sumout  & ((\Div3|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div3|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[128]~20_combout )) ) + ( \Div3|auto_generated|divider|divider|op_6~14  ))
// \Div3|auto_generated|divider|divider|op_6~10  = CARRY(( GND ) + ( (!\Div3|auto_generated|divider|divider|op_5~1_sumout  & ((\Div3|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div3|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[128]~20_combout )) ) + ( \Div3|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[128]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div3|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N51
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\Div3|auto_generated|divider|divider|op_5~1_sumout  & (((\Div3|auto_generated|divider|divider|op_5~9_sumout )))) # (\Div3|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[129]~4_combout )) # (\Div3|auto_generated|divider|divider|StageOut[129]~0_combout ))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[129]~0_combout ),
	.datab(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[129]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div3|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N54
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div3|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[140]~16 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[140]~16_combout  = ( \Div2|auto_generated|divider|divider|op_5~17_sumout  & ( !\Div2|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[140]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[140]~16 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[140]~16 .lut_mask = 64'h00000000FF00FF00;
defparam \Div2|auto_generated|divider|divider|StageOut[140]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[140]~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[140]~21_combout  = ( \Div2|auto_generated|divider|divider|StageOut[128]~20_combout  & ( \Div2|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[128]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[140]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[140]~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[140]~21 .lut_mask = 64'h0000000000FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[140]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[139]~14 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[139]~14_combout  = ( \Div2|auto_generated|divider|divider|op_5~13_sumout  & ( ((!\Div2|auto_generated|divider|divider|op_5~1_sumout ) # (\Div2|auto_generated|divider|divider|StageOut[127]~13_combout )) # 
// (\Div2|auto_generated|divider|divider|StageOut[127]~9_combout ) ) ) # ( !\Div2|auto_generated|divider|divider|op_5~13_sumout  & ( (\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|StageOut[127]~13_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[127]~9_combout ))) ) )

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[127]~9_combout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[127]~13_combout ),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[139]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[139]~14 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[139]~14 .lut_mask = 64'h00770077FF77FF77;
defparam \Div2|auto_generated|divider|divider|StageOut[139]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[138]~23 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[138]~23_combout  = ( !\Div2|auto_generated|divider|divider|op_5~1_sumout  & ( \Div2|auto_generated|divider|divider|op_5~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[138]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[138]~23 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[138]~23 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div2|auto_generated|divider|divider|StageOut[138]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[138]~28 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[138]~28_combout  = (\Div2|auto_generated|divider|divider|StageOut[126]~27_combout  & \Div2|auto_generated|divider|divider|op_5~1_sumout )

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[126]~27_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[138]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[138]~28 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[138]~28 .lut_mask = 64'h0055005500550055;
defparam \Div2|auto_generated|divider|divider|StageOut[138]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[137]~38 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[137]~38_combout  = ( \Div2|auto_generated|divider|divider|op_5~25_sumout  & ( (!\Div2|auto_generated|divider|divider|op_5~1_sumout ) # ((\Div2|auto_generated|divider|divider|StageOut[125]~37_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[125]~33_combout )) ) ) # ( !\Div2|auto_generated|divider|divider|op_5~25_sumout  & ( (\Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\Div2|auto_generated|divider|divider|StageOut[125]~37_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[125]~33_combout ))) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[125]~33_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[125]~37_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[137]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[137]~38 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[137]~38 .lut_mask = 64'h05550555AFFFAFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[137]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y48_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[136]~57 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[136]~57_combout  = ( !\Div2|auto_generated|divider|divider|op_5~1_sumout  & ( \Div2|auto_generated|divider|divider|op_5~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_5~33_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[136]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[136]~57 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[136]~57 .lut_mask = 64'h00FF00FF00000000;
defparam \Div2|auto_generated|divider|divider|StageOut[136]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[136]~62 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[136]~62_combout  = ( \Div2|auto_generated|divider|divider|op_5~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[124]~61_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[124]~61_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[136]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[136]~62 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[136]~62 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[136]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[135]~49 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[135]~49_combout  = ( \Div2|auto_generated|divider|divider|op_5~1_sumout  & ( (\Div2|auto_generated|divider|divider|StageOut[123]~45_combout ) # (\Div2|auto_generated|divider|divider|StageOut[123]~48_combout ) 
// ) ) # ( !\Div2|auto_generated|divider|divider|op_5~1_sumout  & ( \Div2|auto_generated|divider|divider|op_5~29_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[123]~48_combout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[123]~45_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_5~29_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[135]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[135]~49 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[135]~49 .lut_mask = 64'h00FF00FF3F3F3F3F;
defparam \Div2|auto_generated|divider|divider|StageOut[135]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[134]~75 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[134]~75_combout  = ( \Div2|auto_generated|divider|divider|op_5~37_sumout  & ( !\Div2|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_5~37_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[134]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[134]~75 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[134]~75 .lut_mask = 64'h0000FFFF00000000;
defparam \Div2|auto_generated|divider|divider|StageOut[134]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[134]~78 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[134]~78_combout  = ( \Div2|auto_generated|divider|divider|StageOut[122]~77_combout  & ( \Div2|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[122]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[134]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[134]~78 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[134]~78 .lut_mask = 64'h0000000000FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[134]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[133]~94 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[133]~94_combout  = ( \Div2|auto_generated|divider|divider|op_5~41_sumout  & ( (!\Div2|auto_generated|divider|divider|op_5~1_sumout ) # (\Div2|auto_generated|divider|divider|StageOut[121]~93_combout ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_5~41_sumout  & ( (\Div2|auto_generated|divider|divider|StageOut[121]~93_combout  & \Div2|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[121]~93_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_5~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[133]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[133]~94 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[133]~94 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Div2|auto_generated|divider|divider|StageOut[133]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[132]~102 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[132]~102_combout  = ( \Div2|auto_generated|divider|divider|op_5~1_sumout  & ( \Mult13~327  ) ) # ( !\Div2|auto_generated|divider|divider|op_5~1_sumout  & ( \Div2|auto_generated|divider|divider|op_5~45_sumout  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_5~45_sumout ),
	.datad(!\Mult13~327 ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[132]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[132]~102 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[132]~102 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[132]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_7~50 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_7~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_7~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_7~50 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_7~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_7~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_7~45 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_7~45_sumout  = SUM(( \Mult13~325  ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_7~50_cout  ))
// \Div2|auto_generated|divider|divider|op_7~46  = CARRY(( \Mult13~325  ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_7~50_cout  ))

	.dataa(!\Mult13~325 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_7~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_7~45_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_7~46 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_7~45 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_7~45 .lut_mask = 64'h0000000000005555;
defparam \Div2|auto_generated|divider|divider|op_7~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_7~41 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_7~41_sumout  = SUM(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\Div2|auto_generated|divider|divider|op_6~45_sumout ))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & (\Mult13~326 
// )) ) + ( \Div2|auto_generated|divider|divider|op_7~46  ))
// \Div2|auto_generated|divider|divider|op_7~42  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\Div2|auto_generated|divider|divider|op_6~45_sumout ))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & (\Mult13~326 )) ) 
// + ( \Div2|auto_generated|divider|divider|op_7~46  ))

	.dataa(!\Mult13~326 ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~45_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_7~41_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_7~42 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_7~41 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_7~41 .lut_mask = 64'h0000FA0A0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_7~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_7~37 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_7~37_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\Div2|auto_generated|divider|divider|op_6~41_sumout ))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[132]~102_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_7~42  ))
// \Div2|auto_generated|divider|divider|op_7~38  = CARRY(( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\Div2|auto_generated|divider|divider|op_6~41_sumout ))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[132]~102_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_7~42  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[132]~102_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|op_6~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_7~37_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_7~38 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_7~37 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_7~37 .lut_mask = 64'h00000000000003F3;
defparam \Div2|auto_generated|divider|divider|op_7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_7~33 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_7~33_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\Div2|auto_generated|divider|divider|op_6~37_sumout ))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[133]~94_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_7~38  ))
// \Div2|auto_generated|divider|divider|op_7~34  = CARRY(( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\Div2|auto_generated|divider|divider|op_6~37_sumout ))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[133]~94_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_7~38  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[133]~94_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_6~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_7~33_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_7~34 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_7~33 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_7~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_7~29_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & (\Div2|auto_generated|divider|divider|op_6~33_sumout )) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[134]~78_combout ) # (\Div2|auto_generated|divider|divider|StageOut[134]~75_combout )))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_7~34  ))
// \Div2|auto_generated|divider|divider|op_7~30  = CARRY(( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & (\Div2|auto_generated|divider|divider|op_6~33_sumout )) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[134]~78_combout ) # (\Div2|auto_generated|divider|divider|StageOut[134]~75_combout )))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_7~34  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_6~33_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[134]~75_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[134]~78_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h0000000000004777;
defparam \Div2|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_7~21_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\Div2|auto_generated|divider|divider|op_6~25_sumout ))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[135]~49_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_7~30  ))
// \Div2|auto_generated|divider|divider|op_7~22  = CARRY(( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\Div2|auto_generated|divider|divider|op_6~25_sumout ))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[135]~49_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_7~30  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[135]~49_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_6~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\Div2|auto_generated|divider|divider|op_6~29_sumout )))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[136]~62_combout )) # (\Div2|auto_generated|divider|divider|StageOut[136]~57_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_7~22  ))
// \Div2|auto_generated|divider|divider|op_7~26  = CARRY(( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\Div2|auto_generated|divider|divider|op_6~29_sumout )))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[136]~62_combout )) # (\Div2|auto_generated|divider|divider|StageOut[136]~57_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[136]~57_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_6~29_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[136]~62_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div2|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\Div2|auto_generated|divider|divider|op_6~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[137]~38_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_7~26  ))
// \Div2|auto_generated|divider|divider|op_7~18  = CARRY(( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\Div2|auto_generated|divider|divider|op_6~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[137]~38_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_7~26  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[137]~38_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\Div2|auto_generated|divider|divider|op_6~17_sumout )))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[138]~28_combout )) # (\Div2|auto_generated|divider|divider|StageOut[138]~23_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_7~18  ))
// \Div2|auto_generated|divider|divider|op_7~14  = CARRY(( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\Div2|auto_generated|divider|divider|op_6~17_sumout )))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[138]~28_combout )) # (\Div2|auto_generated|divider|divider|StageOut[138]~23_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[138]~23_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_6~17_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[138]~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div2|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\Div2|auto_generated|divider|divider|op_6~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[139]~14_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_7~14  ))
// \Div2|auto_generated|divider|divider|op_7~10  = CARRY(( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\Div2|auto_generated|divider|divider|op_6~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[139]~14_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[139]~14_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_7~6_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\Div2|auto_generated|divider|divider|op_6~9_sumout )))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[140]~21_combout )) # (\Div2|auto_generated|divider|divider|StageOut[140]~16_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[140]~16_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[140]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div2|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[151]~39 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[151]~39_combout  = ( \Div0|auto_generated|divider|divider|op_6~21_sumout  & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[151]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[151]~39 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[151]~39 .lut_mask = 64'h00000000FF00FF00;
defparam \Div0|auto_generated|divider|divider|StageOut[151]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[151]~46 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[151]~46_combout  = ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[139]~45_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[139]~45_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[151]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[151]~46 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[151]~46 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[151]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[150]~54 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[150]~54_combout  = ( \Div0|auto_generated|divider|divider|op_6~25_sumout  & ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout ) # ((\Div0|auto_generated|divider|divider|StageOut[138]~53_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[138]~48_combout )) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~25_sumout  & ( (\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[138]~53_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[138]~48_combout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[138]~48_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[138]~53_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[150]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[150]~54 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[150]~54 .lut_mask = 64'h05550555AFFFAFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[150]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[149]~57 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[149]~57_combout  = ( \Div0|auto_generated|divider|divider|op_6~29_sumout  & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[149]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[149]~57 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[149]~57 .lut_mask = 64'h00000000FF00FF00;
defparam \Div0|auto_generated|divider|divider|StageOut[149]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[149]~64 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[149]~64_combout  = ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[137]~63_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[137]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[149]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[149]~64 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[149]~64 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[149]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[148]~11 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[148]~11_combout  = ( \Div0|auto_generated|divider|divider|op_6~9_sumout  & ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout ) # ((\Div0|auto_generated|divider|divider|StageOut[136]~10_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[136]~5_combout )) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~9_sumout  & ( (\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[136]~10_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[136]~5_combout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[136]~5_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[136]~10_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[148]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[148]~11 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[148]~11 .lut_mask = 64'h05550555AFFFAFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[148]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[147]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[147]~17_combout  = ( \Div0|auto_generated|divider|divider|op_6~13_sumout  & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[147]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[147]~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[147]~17 .lut_mask = 64'h00000000FF00FF00;
defparam \Div0|auto_generated|divider|divider|StageOut[147]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[147]~23 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[147]~23_combout  = ( \Div0|auto_generated|divider|divider|StageOut[135]~22_combout  & ( \Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[135]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[147]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[147]~23 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[147]~23 .lut_mask = 64'h0000000055555555;
defparam \Div0|auto_generated|divider|divider|StageOut[147]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[146]~77 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[146]~77_combout  = ( \Div0|auto_generated|divider|divider|op_6~33_sumout  & ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[134]~76_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[134]~73_combout ) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~33_sumout  & ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[134]~76_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[134]~73_combout ) ) ) ) # ( \Div0|auto_generated|divider|divider|op_6~33_sumout  & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[134]~73_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[134]~76_combout ),
	.datae(!\Div0|auto_generated|divider|divider|op_6~33_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[146]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[146]~77 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[146]~77 .lut_mask = 64'h0000FFFF0FFF0FFF;
defparam \Div0|auto_generated|divider|divider|StageOut[146]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[145]~92 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[145]~92_combout  = ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Div0|auto_generated|divider|divider|op_6~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[145]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[145]~92 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[145]~92 .lut_mask = 64'h00000000FFFF0000;
defparam \Div0|auto_generated|divider|divider|StageOut[145]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[145]~95 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[145]~95_combout  = ( \Div0|auto_generated|divider|divider|StageOut[133]~94_combout  & ( \Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[133]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[145]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[145]~95 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[145]~95 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[145]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[144]~103 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[144]~103_combout  = ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[132]~102_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_6~41_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[132]~102_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[144]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[144]~103 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[144]~103 .lut_mask = 64'h0F0F0F0F33333333;
defparam \Div0|auto_generated|divider|divider|StageOut[144]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[143]~110 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[143]~110_combout  = ( \Mult7~326  & ( \Div0|auto_generated|divider|divider|op_6~1_sumout  ) ) # ( \Mult7~326  & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_6~45_sumout  ) ) ) # ( !\Mult7~326  & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Div0|auto_generated|divider|divider|op_6~45_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_6~45_sumout ),
	.datad(gnd),
	.datae(!\Mult7~326 ),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[143]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[143]~110 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[143]~110 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[143]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~50 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~50 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~45 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~45_sumout  = SUM(( \Mult7~324  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~50_cout  ))
// \Div0|auto_generated|divider|divider|op_8~46  = CARRY(( \Mult7~324  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~50_cout  ))

	.dataa(!\Mult7~324 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~45_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~46 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~45 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~45 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_8~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~41 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~41_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~45_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Mult7~325 )) ) + ( 
// VCC ) + ( \Div0|auto_generated|divider|divider|op_8~46  ))
// \Div0|auto_generated|divider|divider|op_8~42  = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~45_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Mult7~325 )) ) + ( VCC ) + 
// ( \Div0|auto_generated|divider|divider|op_8~46  ))

	.dataa(!\Mult7~325 ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~41_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~42 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~41 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~41 .lut_mask = 64'h00000000000005F5;
defparam \Div0|auto_generated|divider|divider|op_8~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~37_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~41_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[143]~110_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~42  ))
// \Div0|auto_generated|divider|divider|op_8~38  = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~41_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[143]~110_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~42  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[143]~110_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~37_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~38 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~37 .lut_mask = 64'h00000000000003F3;
defparam \Div0|auto_generated|divider|divider|op_8~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~33_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~37_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[144]~103_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~38  ))
// \Div0|auto_generated|divider|divider|op_8~34  = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~37_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[144]~103_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~38  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[144]~103_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~33 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~29_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\Div0|auto_generated|divider|divider|op_7~33_sumout )))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[145]~95_combout )) # (\Div0|auto_generated|divider|divider|StageOut[145]~92_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~34  ))
// \Div0|auto_generated|divider|divider|op_8~30  = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\Div0|auto_generated|divider|divider|op_7~33_sumout )))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[145]~95_combout )) # (\Div0|auto_generated|divider|divider|StageOut[145]~92_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~34  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[145]~92_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~33_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[145]~95_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h0000000000001B5F;
defparam \Div0|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[146]~77_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~30  ))
// \Div0|auto_generated|divider|divider|op_8~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[146]~77_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[146]~77_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\Div0|auto_generated|divider|divider|op_7~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[147]~23_combout )) # (\Div0|auto_generated|divider|divider|StageOut[147]~17_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~26  ))
// \Div0|auto_generated|divider|divider|op_8~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\Div0|auto_generated|divider|divider|op_7~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[147]~23_combout )) # (\Div0|auto_generated|divider|divider|StageOut[147]~17_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[147]~17_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[147]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[148]~11_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~14  ))
// \Div0|auto_generated|divider|divider|op_8~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[148]~11_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~14  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[148]~11_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~21_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\Div0|auto_generated|divider|divider|op_7~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[149]~64_combout )) # (\Div0|auto_generated|divider|divider|StageOut[149]~57_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~10  ))
// \Div0|auto_generated|divider|divider|op_8~22  = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\Div0|auto_generated|divider|divider|op_7~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[149]~64_combout )) # (\Div0|auto_generated|divider|divider|StageOut[149]~57_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[149]~57_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[149]~64_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[150]~54_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~22  ))
// \Div0|auto_generated|divider|divider|op_8~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[150]~54_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~22  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[150]~54_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|op_7~17_sumout )) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[151]~46_combout ) # (\Div0|auto_generated|divider|divider|StageOut[151]~39_combout )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[151]~39_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[151]~46_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000000000004777;
defparam \Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N12
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[140]~16 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[140]~16_combout  = (!\Div3|auto_generated|divider|divider|op_5~1_sumout  & \Div3|auto_generated|divider|divider|op_5~17_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|op_5~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[140]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[140]~16 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[140]~16 .lut_mask = 64'h00F000F000F000F0;
defparam \Div3|auto_generated|divider|divider|StageOut[140]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N3
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[140]~21 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[140]~21_combout  = ( \Div3|auto_generated|divider|divider|op_5~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[128]~20_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[128]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[140]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[140]~21 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[140]~21 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div3|auto_generated|divider|divider|StageOut[140]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N3
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[139]~14 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[139]~14_combout  = ( \Div3|auto_generated|divider|divider|op_5~13_sumout  & ( ((!\Div3|auto_generated|divider|divider|op_5~1_sumout ) # (\Div3|auto_generated|divider|divider|StageOut[127]~13_combout )) # 
// (\Div3|auto_generated|divider|divider|StageOut[127]~9_combout ) ) ) # ( !\Div3|auto_generated|divider|divider|op_5~13_sumout  & ( (\Div3|auto_generated|divider|divider|op_5~1_sumout  & ((\Div3|auto_generated|divider|divider|StageOut[127]~13_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[127]~9_combout ))) ) )

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[127]~9_combout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[127]~13_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[139]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[139]~14 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[139]~14 .lut_mask = 64'h005F005FFF5FFF5F;
defparam \Div3|auto_generated|divider|divider|StageOut[139]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N9
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[138]~23 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[138]~23_combout  = ( \Div3|auto_generated|divider|divider|op_5~21_sumout  & ( !\Div3|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[138]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[138]~23 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[138]~23 .lut_mask = 64'h00000000FF00FF00;
defparam \Div3|auto_generated|divider|divider|StageOut[138]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N39
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[138]~28 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[138]~28_combout  = ( \Div3|auto_generated|divider|divider|StageOut[126]~27_combout  & ( \Div3|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div3|auto_generated|divider|divider|StageOut[126]~27_combout ),
	.dataf(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[138]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[138]~28 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[138]~28 .lut_mask = 64'h000000000000FFFF;
defparam \Div3|auto_generated|divider|divider|StageOut[138]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N9
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[137]~38 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[137]~38_combout  = ( \Div3|auto_generated|divider|divider|op_5~1_sumout  & ( (\Div3|auto_generated|divider|divider|StageOut[125]~33_combout ) # (\Div3|auto_generated|divider|divider|StageOut[125]~37_combout ) 
// ) ) # ( !\Div3|auto_generated|divider|divider|op_5~1_sumout  & ( \Div3|auto_generated|divider|divider|op_5~25_sumout  ) )

	.dataa(!\Div3|auto_generated|divider|divider|op_5~25_sumout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[125]~37_combout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[125]~33_combout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[137]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[137]~38 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[137]~38 .lut_mask = 64'h555555550FFF0FFF;
defparam \Div3|auto_generated|divider|divider|StageOut[137]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N3
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[136]~57 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[136]~57_combout  = ( !\Div3|auto_generated|divider|divider|op_5~1_sumout  & ( \Div3|auto_generated|divider|divider|op_5~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_5~33_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[136]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[136]~57 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[136]~57 .lut_mask = 64'h00FF00FF00000000;
defparam \Div3|auto_generated|divider|divider|StageOut[136]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N48
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[136]~62 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[136]~62_combout  = ( \Div3|auto_generated|divider|divider|op_5~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[124]~61_combout  ) )

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[124]~61_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[136]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[136]~62 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[136]~62 .lut_mask = 64'h0000000033333333;
defparam \Div3|auto_generated|divider|divider|StageOut[136]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N12
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[135]~49 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[135]~49_combout  = ( \Div3|auto_generated|divider|divider|op_5~1_sumout  & ( (\Div3|auto_generated|divider|divider|StageOut[123]~48_combout ) # (\Div3|auto_generated|divider|divider|StageOut[123]~45_combout ) 
// ) ) # ( !\Div3|auto_generated|divider|divider|op_5~1_sumout  & ( \Div3|auto_generated|divider|divider|op_5~29_sumout  ) )

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[123]~45_combout ),
	.datac(!\Div3|auto_generated|divider|divider|op_5~29_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[123]~48_combout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[135]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[135]~49 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[135]~49 .lut_mask = 64'h0F0F0F0F33FF33FF;
defparam \Div3|auto_generated|divider|divider|StageOut[135]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N18
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[134]~75 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[134]~75_combout  = ( !\Div3|auto_generated|divider|divider|op_5~1_sumout  & ( \Div3|auto_generated|divider|divider|op_5~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_5~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[134]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[134]~75 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[134]~75 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div3|auto_generated|divider|divider|StageOut[134]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N27
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[134]~78 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[134]~78_combout  = ( \Div3|auto_generated|divider|divider|op_5~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[122]~77_combout  ) )

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[122]~77_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[134]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[134]~78 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[134]~78 .lut_mask = 64'h0000000055555555;
defparam \Div3|auto_generated|divider|divider|StageOut[134]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N45
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[133]~94 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[133]~94_combout  = ( \Div3|auto_generated|divider|divider|op_5~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[121]~93_combout  ) ) # ( !\Div3|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \Div3|auto_generated|divider|divider|op_5~41_sumout  ) )

	.dataa(!\Div3|auto_generated|divider|divider|op_5~41_sumout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[121]~93_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[133]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[133]~94 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[133]~94 .lut_mask = 64'h555555550F0F0F0F;
defparam \Div3|auto_generated|divider|divider|StageOut[133]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N54
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[132]~102 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[132]~102_combout  = ( \Div3|auto_generated|divider|divider|op_5~1_sumout  & ( \Mult16~327  ) ) # ( !\Div3|auto_generated|divider|divider|op_5~1_sumout  & ( \Div3|auto_generated|divider|divider|op_5~45_sumout  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_5~45_sumout ),
	.datad(!\Mult16~327 ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[132]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[132]~102 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[132]~102 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[132]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N18
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_7~50 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_7~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_7~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_7~50 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_7~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div3|auto_generated|divider|divider|op_7~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N21
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_7~45 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_7~45_sumout  = SUM(( \Mult16~325  ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_7~50_cout  ))
// \Div3|auto_generated|divider|divider|op_7~46  = CARRY(( \Mult16~325  ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_7~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult16~325 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_7~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_7~45_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_7~46 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_7~45 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_7~45 .lut_mask = 64'h00000000000000FF;
defparam \Div3|auto_generated|divider|divider|op_7~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N24
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_7~41 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_7~41_sumout  = SUM(( VCC ) + ( (!\Div3|auto_generated|divider|divider|op_6~1_sumout  & ((\Div3|auto_generated|divider|divider|op_6~45_sumout ))) # (\Div3|auto_generated|divider|divider|op_6~1_sumout  & (\Mult16~326 
// )) ) + ( \Div3|auto_generated|divider|divider|op_7~46  ))
// \Div3|auto_generated|divider|divider|op_7~42  = CARRY(( VCC ) + ( (!\Div3|auto_generated|divider|divider|op_6~1_sumout  & ((\Div3|auto_generated|divider|divider|op_6~45_sumout ))) # (\Div3|auto_generated|divider|divider|op_6~1_sumout  & (\Mult16~326 )) ) 
// + ( \Div3|auto_generated|divider|divider|op_7~46  ))

	.dataa(gnd),
	.datab(!\Mult16~326 ),
	.datac(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_6~45_sumout ),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_7~41_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_7~42 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_7~41 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_7~41 .lut_mask = 64'h0000FC0C0000FFFF;
defparam \Div3|auto_generated|divider|divider|op_7~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N27
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_7~37 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_7~37_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_6~1_sumout  & ((\Div3|auto_generated|divider|divider|op_6~41_sumout ))) # (\Div3|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[132]~102_combout )) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_7~42  ))
// \Div3|auto_generated|divider|divider|op_7~38  = CARRY(( (!\Div3|auto_generated|divider|divider|op_6~1_sumout  & ((\Div3|auto_generated|divider|divider|op_6~41_sumout ))) # (\Div3|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[132]~102_combout )) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_7~42  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[132]~102_combout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|op_6~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_7~37_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_7~38 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_7~37 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_7~37 .lut_mask = 64'h00000000000005F5;
defparam \Div3|auto_generated|divider|divider|op_7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N30
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_7~33 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_7~33_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_6~1_sumout  & ((\Div3|auto_generated|divider|divider|op_6~37_sumout ))) # (\Div3|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[133]~94_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_7~38  ))
// \Div3|auto_generated|divider|divider|op_7~34  = CARRY(( (!\Div3|auto_generated|divider|divider|op_6~1_sumout  & ((\Div3|auto_generated|divider|divider|op_6~37_sumout ))) # (\Div3|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[133]~94_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_7~38  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[133]~94_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_6~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_7~33_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_7~34 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_7~33 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_7~33 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div3|auto_generated|divider|divider|op_7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N33
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_7~29_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_6~1_sumout  & (((\Div3|auto_generated|divider|divider|op_6~33_sumout )))) # (\Div3|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[134]~78_combout )) # (\Div3|auto_generated|divider|divider|StageOut[134]~75_combout ))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_7~34  ))
// \Div3|auto_generated|divider|divider|op_7~30  = CARRY(( (!\Div3|auto_generated|divider|divider|op_6~1_sumout  & (((\Div3|auto_generated|divider|divider|op_6~33_sumout )))) # (\Div3|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[134]~78_combout )) # (\Div3|auto_generated|divider|divider|StageOut[134]~75_combout ))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_7~34  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[134]~75_combout ),
	.datac(!\Div3|auto_generated|divider|divider|op_6~33_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[134]~78_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h0000000000001B5F;
defparam \Div3|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N36
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_7~21_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_6~1_sumout  & ((\Div3|auto_generated|divider|divider|op_6~25_sumout ))) # (\Div3|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[135]~49_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_7~30  ))
// \Div3|auto_generated|divider|divider|op_7~22  = CARRY(( (!\Div3|auto_generated|divider|divider|op_6~1_sumout  & ((\Div3|auto_generated|divider|divider|op_6~25_sumout ))) # (\Div3|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[135]~49_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_7~30  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[135]~49_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_6~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div3|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N39
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_6~1_sumout  & (((\Div3|auto_generated|divider|divider|op_6~29_sumout )))) # (\Div3|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[136]~62_combout )) # (\Div3|auto_generated|divider|divider|StageOut[136]~57_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_7~22  ))
// \Div3|auto_generated|divider|divider|op_7~26  = CARRY(( (!\Div3|auto_generated|divider|divider|op_6~1_sumout  & (((\Div3|auto_generated|divider|divider|op_6~29_sumout )))) # (\Div3|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[136]~62_combout )) # (\Div3|auto_generated|divider|divider|StageOut[136]~57_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[136]~57_combout ),
	.datac(!\Div3|auto_generated|divider|divider|op_6~29_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[136]~62_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div3|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N42
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_6~1_sumout  & ((\Div3|auto_generated|divider|divider|op_6~21_sumout ))) # (\Div3|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[137]~38_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_7~26  ))
// \Div3|auto_generated|divider|divider|op_7~18  = CARRY(( (!\Div3|auto_generated|divider|divider|op_6~1_sumout  & ((\Div3|auto_generated|divider|divider|op_6~21_sumout ))) # (\Div3|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[137]~38_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[137]~38_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div3|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N45
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_6~1_sumout  & (((\Div3|auto_generated|divider|divider|op_6~17_sumout )))) # (\Div3|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[138]~28_combout )) # (\Div3|auto_generated|divider|divider|StageOut[138]~23_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_7~18  ))
// \Div3|auto_generated|divider|divider|op_7~14  = CARRY(( (!\Div3|auto_generated|divider|divider|op_6~1_sumout  & (((\Div3|auto_generated|divider|divider|op_6~17_sumout )))) # (\Div3|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[138]~28_combout )) # (\Div3|auto_generated|divider|divider|StageOut[138]~23_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[138]~23_combout ),
	.datac(!\Div3|auto_generated|divider|divider|op_6~17_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[138]~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div3|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N48
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_6~1_sumout  & ((\Div3|auto_generated|divider|divider|op_6~13_sumout ))) # (\Div3|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[139]~14_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_7~14  ))
// \Div3|auto_generated|divider|divider|op_7~10  = CARRY(( (!\Div3|auto_generated|divider|divider|op_6~1_sumout  & ((\Div3|auto_generated|divider|divider|op_6~13_sumout ))) # (\Div3|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[139]~14_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[139]~14_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div3|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N51
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_7~6_cout  = CARRY(( (!\Div3|auto_generated|divider|divider|op_6~1_sumout  & (((\Div3|auto_generated|divider|divider|op_6~9_sumout )))) # (\Div3|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[140]~21_combout )) # (\Div3|auto_generated|divider|divider|StageOut[140]~16_combout ))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[140]~16_combout ),
	.datac(!\Div3|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[140]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div3|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N54
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div3|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N0
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[151]~8 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[151]~8_combout  = (!\Div3|auto_generated|divider|divider|op_6~1_sumout  & \Div3|auto_generated|divider|divider|op_6~13_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[151]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[151]~8 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[151]~8 .lut_mask = 64'h00F000F000F000F0;
defparam \Div3|auto_generated|divider|divider|StageOut[151]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N3
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[151]~15 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[151]~15_combout  = ( \Div3|auto_generated|divider|divider|op_6~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[139]~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[139]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[151]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[151]~15 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[151]~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div3|auto_generated|divider|divider|StageOut[151]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N6
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[150]~29 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[150]~29_combout  = ( \Div3|auto_generated|divider|divider|op_6~17_sumout  & ( ((!\Div3|auto_generated|divider|divider|op_6~1_sumout ) # (\Div3|auto_generated|divider|divider|StageOut[138]~28_combout )) # 
// (\Div3|auto_generated|divider|divider|StageOut[138]~23_combout ) ) ) # ( !\Div3|auto_generated|divider|divider|op_6~17_sumout  & ( (\Div3|auto_generated|divider|divider|op_6~1_sumout  & ((\Div3|auto_generated|divider|divider|StageOut[138]~28_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[138]~23_combout ))) ) )

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[138]~23_combout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[138]~28_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[150]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[150]~29 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[150]~29 .lut_mask = 64'h005F005FFF5FFF5F;
defparam \Div3|auto_generated|divider|divider|StageOut[150]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y57_N12
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[149]~32 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[149]~32_combout  = ( \Div3|auto_generated|divider|divider|op_6~21_sumout  & ( !\Div3|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[149]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[149]~32 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[149]~32 .lut_mask = 64'h00000000FF00FF00;
defparam \Div3|auto_generated|divider|divider|StageOut[149]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N57
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[149]~39 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[149]~39_combout  = ( \Div3|auto_generated|divider|divider|op_6~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[137]~38_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[137]~38_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[149]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[149]~39 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[149]~39 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div3|auto_generated|divider|divider|StageOut[149]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N6
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[148]~63 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[148]~63_combout  = ( \Div3|auto_generated|divider|divider|op_6~1_sumout  & ( (\Div3|auto_generated|divider|divider|StageOut[136]~62_combout ) # (\Div3|auto_generated|divider|divider|StageOut[136]~57_combout ) 
// ) ) # ( !\Div3|auto_generated|divider|divider|op_6~1_sumout  & ( \Div3|auto_generated|divider|divider|op_6~29_sumout  ) )

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[136]~57_combout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[136]~62_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_6~29_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[148]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[148]~63 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[148]~63 .lut_mask = 64'h00FF00FF5F5F5F5F;
defparam \Div3|auto_generated|divider|divider|StageOut[148]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N6
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[147]~44 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[147]~44_combout  = ( !\Div3|auto_generated|divider|divider|op_6~1_sumout  & ( \Div3|auto_generated|divider|divider|op_6~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_6~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[147]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[147]~44 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[147]~44 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div3|auto_generated|divider|divider|StageOut[147]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N9
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[147]~50 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[147]~50_combout  = ( \Div3|auto_generated|divider|divider|op_6~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[135]~49_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[135]~49_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[147]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[147]~50 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[147]~50 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div3|auto_generated|divider|divider|StageOut[147]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N27
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[146]~79 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[146]~79_combout  = ( \Div3|auto_generated|divider|divider|StageOut[134]~78_combout  & ( \Div3|auto_generated|divider|divider|op_6~1_sumout  ) ) # ( 
// !\Div3|auto_generated|divider|divider|StageOut[134]~78_combout  & ( \Div3|auto_generated|divider|divider|op_6~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[134]~75_combout  ) ) ) # ( 
// \Div3|auto_generated|divider|divider|StageOut[134]~78_combout  & ( !\Div3|auto_generated|divider|divider|op_6~1_sumout  & ( \Div3|auto_generated|divider|divider|op_6~33_sumout  ) ) ) # ( !\Div3|auto_generated|divider|divider|StageOut[134]~78_combout  & ( 
// !\Div3|auto_generated|divider|divider|op_6~1_sumout  & ( \Div3|auto_generated|divider|divider|op_6~33_sumout  ) ) )

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[134]~75_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_6~33_sumout ),
	.datae(!\Div3|auto_generated|divider|divider|StageOut[134]~78_combout ),
	.dataf(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[146]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[146]~79 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[146]~79 .lut_mask = 64'h00FF00FF5555FFFF;
defparam \Div3|auto_generated|divider|divider|StageOut[146]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N39
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[145]~92 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[145]~92_combout  = ( \Div3|auto_generated|divider|divider|op_6~37_sumout  & ( !\Div3|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div3|auto_generated|divider|divider|op_6~37_sumout ),
	.dataf(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[145]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[145]~92 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[145]~92 .lut_mask = 64'h0000FFFF00000000;
defparam \Div3|auto_generated|divider|divider|StageOut[145]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N6
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[145]~95 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[145]~95_combout  = ( \Div3|auto_generated|divider|divider|op_6~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[133]~94_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[133]~94_combout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[145]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[145]~95 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[145]~95 .lut_mask = 64'h0000000000FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[145]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N12
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[144]~103 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[144]~103_combout  = ( \Div3|auto_generated|divider|divider|op_6~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[132]~102_combout  ) ) # ( !\Div3|auto_generated|divider|divider|op_6~1_sumout  & ( 
// \Div3|auto_generated|divider|divider|op_6~41_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[132]~102_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_6~41_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[144]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[144]~103 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[144]~103 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div3|auto_generated|divider|divider|StageOut[144]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N36
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[143]~110 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[143]~110_combout  = ( \Div3|auto_generated|divider|divider|op_6~1_sumout  & ( \Mult16~326  ) ) # ( !\Div3|auto_generated|divider|divider|op_6~1_sumout  & ( \Div3|auto_generated|divider|divider|op_6~45_sumout  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_6~45_sumout ),
	.datad(!\Mult16~326 ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[143]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[143]~110 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[143]~110 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[143]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N12
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_8~50 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_8~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_8~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_8~50 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_8~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div3|auto_generated|divider|divider|op_8~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N15
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_8~45 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_8~45_sumout  = SUM(( \Mult16~324  ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_8~50_cout  ))
// \Div3|auto_generated|divider|divider|op_8~46  = CARRY(( \Mult16~324  ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_8~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult16~324 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_8~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_8~45_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_8~46 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_8~45 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_8~45 .lut_mask = 64'h0000000000000F0F;
defparam \Div3|auto_generated|divider|divider|op_8~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N18
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_8~41 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_8~41_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout  & ((\Div3|auto_generated|divider|divider|op_7~45_sumout ))) # (\Div3|auto_generated|divider|divider|op_7~1_sumout  & (\Mult16~325 )) ) + ( 
// VCC ) + ( \Div3|auto_generated|divider|divider|op_8~46  ))
// \Div3|auto_generated|divider|divider|op_8~42  = CARRY(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout  & ((\Div3|auto_generated|divider|divider|op_7~45_sumout ))) # (\Div3|auto_generated|divider|divider|op_7~1_sumout  & (\Mult16~325 )) ) + ( VCC ) 
// + ( \Div3|auto_generated|divider|divider|op_8~46  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Mult16~325 ),
	.datad(!\Div3|auto_generated|divider|divider|op_7~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_8~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_8~41_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_8~42 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_8~41 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_8~41 .lut_mask = 64'h00000000000003CF;
defparam \Div3|auto_generated|divider|divider|op_8~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N21
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_8~37 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_8~37_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout  & ((\Div3|auto_generated|divider|divider|op_7~41_sumout ))) # (\Div3|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[143]~110_combout )) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_8~42  ))
// \Div3|auto_generated|divider|divider|op_8~38  = CARRY(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout  & ((\Div3|auto_generated|divider|divider|op_7~41_sumout ))) # (\Div3|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[143]~110_combout )) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_8~42  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[143]~110_combout ),
	.datab(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|op_7~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_8~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_8~37_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_8~38 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_8~37 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_8~37 .lut_mask = 64'h0000000000001D1D;
defparam \Div3|auto_generated|divider|divider|op_8~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N24
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_8~33 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_8~33_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout  & ((\Div3|auto_generated|divider|divider|op_7~37_sumout ))) # (\Div3|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[144]~103_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_8~38  ))
// \Div3|auto_generated|divider|divider|op_8~34  = CARRY(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout  & ((\Div3|auto_generated|divider|divider|op_7~37_sumout ))) # (\Div3|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[144]~103_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_8~38  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[144]~103_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_7~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_8~33_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_8~34 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_8~33 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_8~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div3|auto_generated|divider|divider|op_8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N27
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_8~29_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout  & (\Div3|auto_generated|divider|divider|op_7~33_sumout )) # (\Div3|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[145]~95_combout ) # (\Div3|auto_generated|divider|divider|StageOut[145]~92_combout )))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_8~34  ))
// \Div3|auto_generated|divider|divider|op_8~30  = CARRY(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout  & (\Div3|auto_generated|divider|divider|op_7~33_sumout )) # (\Div3|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[145]~95_combout ) # (\Div3|auto_generated|divider|divider|StageOut[145]~92_combout )))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_8~34  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_7~33_sumout ),
	.datab(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[145]~92_combout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[145]~95_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h0000000000004777;
defparam \Div3|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N30
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_8~25_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout  & ((\Div3|auto_generated|divider|divider|op_7~29_sumout ))) # (\Div3|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[146]~79_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_8~30  ))
// \Div3|auto_generated|divider|divider|op_8~26  = CARRY(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout  & ((\Div3|auto_generated|divider|divider|op_7~29_sumout ))) # (\Div3|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[146]~79_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_8~30  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[146]~79_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_7~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div3|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N33
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout  & (((\Div3|auto_generated|divider|divider|op_7~21_sumout )))) # (\Div3|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[147]~50_combout )) # (\Div3|auto_generated|divider|divider|StageOut[147]~44_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_8~26  ))
// \Div3|auto_generated|divider|divider|op_8~18  = CARRY(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout  & (((\Div3|auto_generated|divider|divider|op_7~21_sumout )))) # (\Div3|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[147]~50_combout )) # (\Div3|auto_generated|divider|divider|StageOut[147]~44_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_8~26  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[147]~44_combout ),
	.datab(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|op_7~21_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[147]~50_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div3|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N36
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_8~21_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout  & ((\Div3|auto_generated|divider|divider|op_7~25_sumout ))) # (\Div3|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[148]~63_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_8~18  ))
// \Div3|auto_generated|divider|divider|op_8~22  = CARRY(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout  & ((\Div3|auto_generated|divider|divider|op_7~25_sumout ))) # (\Div3|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[148]~63_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_8~18  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[148]~63_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_7~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div3|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N39
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout  & (((\Div3|auto_generated|divider|divider|op_7~17_sumout )))) # (\Div3|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[149]~39_combout )) # (\Div3|auto_generated|divider|divider|StageOut[149]~32_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_8~22  ))
// \Div3|auto_generated|divider|divider|op_8~14  = CARRY(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout  & (((\Div3|auto_generated|divider|divider|op_7~17_sumout )))) # (\Div3|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[149]~39_combout )) # (\Div3|auto_generated|divider|divider|StageOut[149]~32_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_8~22  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[149]~32_combout ),
	.datab(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|op_7~17_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[149]~39_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div3|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N42
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout  & ((\Div3|auto_generated|divider|divider|op_7~13_sumout ))) # (\Div3|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[150]~29_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_8~14  ))
// \Div3|auto_generated|divider|divider|op_8~10  = CARRY(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout  & ((\Div3|auto_generated|divider|divider|op_7~13_sumout ))) # (\Div3|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[150]~29_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_8~14  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[150]~29_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div3|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N45
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_8~6_cout  = CARRY(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout  & (((\Div3|auto_generated|divider|divider|op_7~9_sumout )))) # (\Div3|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[151]~15_combout )) # (\Div3|auto_generated|divider|divider|StageOut[151]~8_combout ))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[151]~8_combout ),
	.datab(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[151]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div3|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N48
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div3|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[151]~8 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[151]~8_combout  = ( \Div2|auto_generated|divider|divider|op_6~13_sumout  & ( !\Div2|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[151]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[151]~8 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[151]~8 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div2|auto_generated|divider|divider|StageOut[151]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[151]~15 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[151]~15_combout  = ( \Div2|auto_generated|divider|divider|StageOut[139]~14_combout  & ( \Div2|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[139]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[151]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[151]~15 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[151]~15 .lut_mask = 64'h0000000055555555;
defparam \Div2|auto_generated|divider|divider|StageOut[151]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[150]~29 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[150]~29_combout  = ( \Div2|auto_generated|divider|divider|op_6~1_sumout  & ( (\Div2|auto_generated|divider|divider|StageOut[138]~23_combout ) # (\Div2|auto_generated|divider|divider|StageOut[138]~28_combout ) 
// ) ) # ( !\Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \Div2|auto_generated|divider|divider|op_6~17_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[138]~28_combout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[138]~23_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[150]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[150]~29 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[150]~29 .lut_mask = 64'h00FF00FF5F5F5F5F;
defparam \Div2|auto_generated|divider|divider|StageOut[150]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[149]~32 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[149]~32_combout  = ( !\Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \Div2|auto_generated|divider|divider|op_6~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[149]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[149]~32 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[149]~32 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div2|auto_generated|divider|divider|StageOut[149]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[149]~39 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[149]~39_combout  = ( \Div2|auto_generated|divider|divider|StageOut[137]~38_combout  & ( \Div2|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|StageOut[137]~38_combout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[149]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[149]~39 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[149]~39 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[149]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[148]~63 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[148]~63_combout  = ( \Div2|auto_generated|divider|divider|op_6~1_sumout  & ( (\Div2|auto_generated|divider|divider|StageOut[136]~57_combout ) # (\Div2|auto_generated|divider|divider|StageOut[136]~62_combout ) 
// ) ) # ( !\Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \Div2|auto_generated|divider|divider|op_6~29_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[136]~62_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_6~29_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[136]~57_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[148]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[148]~63 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[148]~63 .lut_mask = 64'h0F0F0F0F33FF33FF;
defparam \Div2|auto_generated|divider|divider|StageOut[148]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y48_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[147]~44 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[147]~44_combout  = ( !\Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \Div2|auto_generated|divider|divider|op_6~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_6~25_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[147]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[147]~44 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[147]~44 .lut_mask = 64'h00FF00FF00000000;
defparam \Div2|auto_generated|divider|divider|StageOut[147]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y47_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[147]~50 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[147]~50_combout  = ( \Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[135]~49_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[135]~49_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[147]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[147]~50 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[147]~50 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[147]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[146]~79 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[146]~79_combout  = ( \Div2|auto_generated|divider|divider|op_6~1_sumout  & ( (\Div2|auto_generated|divider|divider|StageOut[134]~78_combout ) # (\Div2|auto_generated|divider|divider|StageOut[134]~75_combout ) 
// ) ) # ( !\Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \Div2|auto_generated|divider|divider|op_6~33_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[134]~75_combout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[134]~78_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_6~33_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[146]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[146]~79 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[146]~79 .lut_mask = 64'h00FF00FF5F5F5F5F;
defparam \Div2|auto_generated|divider|divider|StageOut[146]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y50_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[145]~92 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[145]~92_combout  = ( \Div2|auto_generated|divider|divider|op_6~37_sumout  & ( !\Div2|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_6~37_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[145]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[145]~92 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[145]~92 .lut_mask = 64'h0000FFFF00000000;
defparam \Div2|auto_generated|divider|divider|StageOut[145]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[145]~95 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[145]~95_combout  = ( \Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[133]~94_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[133]~94_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[145]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[145]~95 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[145]~95 .lut_mask = 64'h0000000000FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[145]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[144]~103 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[144]~103_combout  = ( \Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[132]~102_combout  ) ) # ( !\Div2|auto_generated|divider|divider|op_6~1_sumout  & ( 
// \Div2|auto_generated|divider|divider|op_6~41_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[132]~102_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_6~41_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[144]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[144]~103 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[144]~103 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[144]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y50_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[143]~110 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[143]~110_combout  = ( \Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \Mult13~326  ) ) # ( !\Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \Div2|auto_generated|divider|divider|op_6~45_sumout  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult13~326 ),
	.datad(!\Div2|auto_generated|divider|divider|op_6~45_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[143]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[143]~110 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[143]~110 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[143]~110 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_8~50 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_8~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_8~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_8~50 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_8~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_8~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_8~45 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_8~45_sumout  = SUM(( \Mult13~324  ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_8~50_cout  ))
// \Div2|auto_generated|divider|divider|op_8~46  = CARRY(( \Mult13~324  ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_8~50_cout  ))

	.dataa(!\Mult13~324 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_8~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_8~45_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_8~46 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_8~45 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_8~45 .lut_mask = 64'h0000000000005555;
defparam \Div2|auto_generated|divider|divider|op_8~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_8~41 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_8~41_sumout  = SUM(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & ((\Div2|auto_generated|divider|divider|op_7~45_sumout ))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & (\Mult13~325 
// )) ) + ( \Div2|auto_generated|divider|divider|op_8~46  ))
// \Div2|auto_generated|divider|divider|op_8~42  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & ((\Div2|auto_generated|divider|divider|op_7~45_sumout ))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & (\Mult13~325 )) ) 
// + ( \Div2|auto_generated|divider|divider|op_8~46  ))

	.dataa(gnd),
	.datab(!\Mult13~325 ),
	.datac(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_7~45_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_8~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_8~41_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_8~42 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_8~41 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_8~41 .lut_mask = 64'h0000FC0C0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_8~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_8~37 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_8~37_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & ((\Div2|auto_generated|divider|divider|op_7~41_sumout ))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[143]~110_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_8~42  ))
// \Div2|auto_generated|divider|divider|op_8~38  = CARRY(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & ((\Div2|auto_generated|divider|divider|op_7~41_sumout ))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[143]~110_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_8~42  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[143]~110_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_7~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_8~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_8~37_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_8~38 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_8~37 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_8~37 .lut_mask = 64'h00000000000005AF;
defparam \Div2|auto_generated|divider|divider|op_8~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_8~33 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_8~33_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & ((\Div2|auto_generated|divider|divider|op_7~37_sumout ))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[144]~103_combout )) ) + ( \Div2|auto_generated|divider|divider|op_8~38  ))
// \Div2|auto_generated|divider|divider|op_8~34  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & ((\Div2|auto_generated|divider|divider|op_7~37_sumout ))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[144]~103_combout )) ) + ( \Div2|auto_generated|divider|divider|op_8~38  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[144]~103_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_7~37_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_8~33_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_8~34 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_8~33 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_8~33 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_8~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_8~29_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & (((\Div2|auto_generated|divider|divider|op_7~33_sumout )))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[145]~95_combout )) # (\Div2|auto_generated|divider|divider|StageOut[145]~92_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_8~34  ))
// \Div2|auto_generated|divider|divider|op_8~30  = CARRY(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & (((\Div2|auto_generated|divider|divider|op_7~33_sumout )))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[145]~95_combout )) # (\Div2|auto_generated|divider|divider|StageOut[145]~92_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_8~34  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[145]~92_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_7~33_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[145]~95_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h0000000000001B5F;
defparam \Div2|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_8~25_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & ((\Div2|auto_generated|divider|divider|op_7~29_sumout ))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[146]~79_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~30  ))
// \Div2|auto_generated|divider|divider|op_8~26  = CARRY(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & ((\Div2|auto_generated|divider|divider|op_7~29_sumout ))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[146]~79_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~30  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[146]~79_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_7~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & (((\Div2|auto_generated|divider|divider|op_7~21_sumout )))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[147]~50_combout )) # (\Div2|auto_generated|divider|divider|StageOut[147]~44_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~26  ))
// \Div2|auto_generated|divider|divider|op_8~18  = CARRY(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & (((\Div2|auto_generated|divider|divider|op_7~21_sumout )))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[147]~50_combout )) # (\Div2|auto_generated|divider|divider|StageOut[147]~44_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[147]~44_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_7~21_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[147]~50_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div2|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_8~21_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & ((\Div2|auto_generated|divider|divider|op_7~25_sumout ))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[148]~63_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~18  ))
// \Div2|auto_generated|divider|divider|op_8~22  = CARRY(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & ((\Div2|auto_generated|divider|divider|op_7~25_sumout ))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[148]~63_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[148]~63_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_7~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & (((\Div2|auto_generated|divider|divider|op_7~17_sumout )))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[149]~39_combout )) # (\Div2|auto_generated|divider|divider|StageOut[149]~32_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~22  ))
// \Div2|auto_generated|divider|divider|op_8~14  = CARRY(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & (((\Div2|auto_generated|divider|divider|op_7~17_sumout )))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[149]~39_combout )) # (\Div2|auto_generated|divider|divider|StageOut[149]~32_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~22  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[149]~32_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_7~17_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[149]~39_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div2|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & ((\Div2|auto_generated|divider|divider|op_7~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[150]~29_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~14  ))
// \Div2|auto_generated|divider|divider|op_8~10  = CARRY(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & ((\Div2|auto_generated|divider|divider|op_7~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[150]~29_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[150]~29_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_8~6_cout  = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_7~1_sumout  & (((\Div2|auto_generated|divider|divider|op_7~9_sumout )))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[151]~15_combout )) # (\Div2|auto_generated|divider|divider|StageOut[151]~8_combout ))) ) + ( \Div2|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[151]~8_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[151]~15_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000E4A00000FFFF;
defparam \Div2|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[162]~47 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[162]~47_combout  = ( \Div0|auto_generated|divider|divider|op_7~21_sumout  & ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[162]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[162]~47 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[162]~47 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div0|auto_generated|divider|divider|StageOut[162]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[162]~55 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[162]~55_combout  = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[150]~54_combout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[150]~54_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[162]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[162]~55 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[162]~55 .lut_mask = 64'h0000000055555555;
defparam \Div0|auto_generated|divider|divider|StageOut[162]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[161]~65 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[161]~65_combout  = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[149]~57_combout ) # (\Div0|auto_generated|divider|divider|StageOut[149]~64_combout ) 
// ) ) # ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|op_7~25_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[149]~64_combout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[149]~57_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[161]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[161]~65 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[161]~65 .lut_mask = 64'h00FF00FF3F3F3F3F;
defparam \Div0|auto_generated|divider|divider|StageOut[161]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[160]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[160]~4_combout  = ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|op_7~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[160]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[160]~4 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[160]~4 .lut_mask = 64'h00FF00FF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[160]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[160]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[160]~12_combout  = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[148]~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[148]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[160]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[160]~12 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[160]~12 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[160]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[159]~24 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[159]~24_combout  = ( \Div0|auto_generated|divider|divider|op_7~13_sumout  & ( ((!\Div0|auto_generated|divider|divider|op_7~1_sumout ) # (\Div0|auto_generated|divider|divider|StageOut[147]~23_combout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[147]~17_combout ) ) ) # ( !\Div0|auto_generated|divider|divider|op_7~13_sumout  & ( (\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[147]~23_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[147]~17_combout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[147]~17_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[147]~23_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[159]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[159]~24 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[159]~24 .lut_mask = 64'h050F050FF5FFF5FF;
defparam \Div0|auto_generated|divider|divider|StageOut[159]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y41_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[158]~72 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[158]~72_combout  = ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|op_7~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[158]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[158]~72 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[158]~72 .lut_mask = 64'h00FF00FF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[158]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[158]~78 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[158]~78_combout  = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[146]~77_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[146]~77_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[158]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[158]~78 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[158]~78 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[158]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[157]~96 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[157]~96_combout  = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[145]~95_combout ) # (\Div0|auto_generated|divider|divider|StageOut[145]~92_combout ) 
// ) ) # ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|op_7~33_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[145]~92_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[145]~95_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~33_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[157]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[157]~96 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[157]~96 .lut_mask = 64'h00FF00FF5F5F5F5F;
defparam \Div0|auto_generated|divider|divider|StageOut[157]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[156]~101 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[156]~101_combout  = ( \Div0|auto_generated|divider|divider|op_7~37_sumout  & ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[156]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[156]~101 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[156]~101 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div0|auto_generated|divider|divider|StageOut[156]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[156]~104 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[156]~104_combout  = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[144]~103_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[144]~103_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[156]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[156]~104 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[156]~104 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[156]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[155]~111 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[155]~111_combout  = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|op_7~41_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[143]~110_combout  ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|op_7~41_sumout  ) ) # ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_7~41_sumout  & ( 
// \Div0|auto_generated|divider|divider|StageOut[143]~110_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[143]~110_combout ),
	.datae(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[155]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[155]~111 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[155]~111 .lut_mask = 64'h000000FFFFFF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[155]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[154]~116 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[154]~116_combout  = ( \Div0|auto_generated|divider|divider|op_7~45_sumout  & ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Mult7~325  ) ) ) # ( !\Div0|auto_generated|divider|divider|op_7~45_sumout 
//  & ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Mult7~325  ) ) ) # ( \Div0|auto_generated|divider|divider|op_7~45_sumout  & ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult7~325 ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_7~45_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[154]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[154]~116 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[154]~116 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[154]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~50 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~50 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_9~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~45 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~45_sumout  = SUM(( \Mult7~323  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~50_cout  ))
// \Div0|auto_generated|divider|divider|op_9~46  = CARRY(( \Mult7~323  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult7~323 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~45_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~46 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~45 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~45 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_9~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~41 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~41_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~45_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & (\Mult7~324 
// )) ) + ( \Div0|auto_generated|divider|divider|op_9~46  ))
// \Div0|auto_generated|divider|divider|op_9~42  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~45_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & (\Mult7~324 )) ) + 
// ( \Div0|auto_generated|divider|divider|op_9~46  ))

	.dataa(gnd),
	.datab(!\Mult7~324 ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~45_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~41_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~42 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~41 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~41 .lut_mask = 64'h0000FC0C0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_9~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~37_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~41_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[154]~116_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~42  ))
// \Div0|auto_generated|divider|divider|op_9~38  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~41_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[154]~116_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~42  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[154]~116_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~37_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~38 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~37 .lut_mask = 64'h00000000000005AF;
defparam \Div0|auto_generated|divider|divider|op_9~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~33_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~37_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[155]~111_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~38  ))
// \Div0|auto_generated|divider|divider|op_9~34  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~37_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[155]~111_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~38  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[155]~111_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~33 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_9~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~29_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_8~33_sumout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[156]~104_combout )) # (\Div0|auto_generated|divider|divider|StageOut[156]~101_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~34  ))
// \Div0|auto_generated|divider|divider|op_9~30  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_8~33_sumout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[156]~104_combout )) # (\Div0|auto_generated|divider|divider|StageOut[156]~101_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~34  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[156]~101_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~33_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[156]~104_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~29 .lut_mask = 64'h0000000000001B5F;
defparam \Div0|auto_generated|divider|divider|op_9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~25_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[157]~96_combout )) ) + ( \Div0|auto_generated|divider|divider|op_9~30  ))
// \Div0|auto_generated|divider|divider|op_9~26  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[157]~96_combout )) ) + ( \Div0|auto_generated|divider|divider|op_9~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[157]~96_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~29_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~21_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_8~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[158]~78_combout )) # (\Div0|auto_generated|divider|divider|StageOut[158]~72_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~26  ))
// \Div0|auto_generated|divider|divider|op_9~22  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_8~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[158]~78_combout )) # (\Div0|auto_generated|divider|divider|StageOut[158]~72_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[158]~72_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~25_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[158]~78_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div0|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[159]~24_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~22  ))
// \Div0|auto_generated|divider|divider|op_9~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[159]~24_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[159]~24_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_8~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[160]~12_combout )) # (\Div0|auto_generated|divider|divider|StageOut[160]~4_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~14  ))
// \Div0|auto_generated|divider|divider|op_9~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_8~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[160]~12_combout )) # (\Div0|auto_generated|divider|divider|StageOut[160]~4_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[160]~4_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[160]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div0|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[161]~65_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~10  ))
// \Div0|auto_generated|divider|divider|op_9~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[161]~65_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[161]~65_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_8~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[162]~55_combout )) # (\Div0|auto_generated|divider|divider|StageOut[162]~47_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[162]~47_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[162]~55_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div0|auto_generated|divider|divider|op_9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[162]~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[162]~22_combout  = ( \Div2|auto_generated|divider|divider|op_7~13_sumout  & ( !\Div2|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[162]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[162]~22 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[162]~22 .lut_mask = 64'h00000000FF00FF00;
defparam \Div2|auto_generated|divider|divider|StageOut[162]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[162]~30 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[162]~30_combout  = ( \Div2|auto_generated|divider|divider|op_7~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[150]~29_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[150]~29_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[162]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[162]~30 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[162]~30 .lut_mask = 64'h0000000000FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[162]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[161]~40 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[161]~40_combout  = ( \Div2|auto_generated|divider|divider|op_7~17_sumout  & ( ((!\Div2|auto_generated|divider|divider|op_7~1_sumout ) # (\Div2|auto_generated|divider|divider|StageOut[149]~32_combout )) # 
// (\Div2|auto_generated|divider|divider|StageOut[149]~39_combout ) ) ) # ( !\Div2|auto_generated|divider|divider|op_7~17_sumout  & ( (\Div2|auto_generated|divider|divider|op_7~1_sumout  & ((\Div2|auto_generated|divider|divider|StageOut[149]~32_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[149]~39_combout ))) ) )

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[149]~39_combout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[149]~32_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[161]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[161]~40 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[161]~40 .lut_mask = 64'h005F005FFF5FFF5F;
defparam \Div2|auto_generated|divider|divider|StageOut[161]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[160]~56 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[160]~56_combout  = ( \Div2|auto_generated|divider|divider|op_7~25_sumout  & ( !\Div2|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_7~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[160]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[160]~56 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[160]~56 .lut_mask = 64'h00000000FF00FF00;
defparam \Div2|auto_generated|divider|divider|StageOut[160]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[160]~64 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[160]~64_combout  = ( \Div2|auto_generated|divider|divider|op_7~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[148]~63_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[148]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[160]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[160]~64 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[160]~64 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[160]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y50_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[159]~51 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[159]~51_combout  = ( \Div2|auto_generated|divider|divider|op_7~1_sumout  & ( \Div2|auto_generated|divider|divider|op_7~21_sumout  & ( (\Div2|auto_generated|divider|divider|StageOut[147]~44_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[147]~50_combout ) ) ) ) # ( !\Div2|auto_generated|divider|divider|op_7~1_sumout  & ( \Div2|auto_generated|divider|divider|op_7~21_sumout  ) ) # ( \Div2|auto_generated|divider|divider|op_7~1_sumout  & ( 
// !\Div2|auto_generated|divider|divider|op_7~21_sumout  & ( (\Div2|auto_generated|divider|divider|StageOut[147]~44_combout ) # (\Div2|auto_generated|divider|divider|StageOut[147]~50_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[147]~50_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[147]~44_combout ),
	.datae(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_7~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[159]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[159]~51 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[159]~51 .lut_mask = 64'h00000FFFFFFF0FFF;
defparam \Div2|auto_generated|divider|divider|StageOut[159]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[158]~74 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[158]~74_combout  = ( \Div2|auto_generated|divider|divider|op_7~29_sumout  & ( !\Div2|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_7~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[158]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[158]~74 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[158]~74 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div2|auto_generated|divider|divider|StageOut[158]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[158]~80 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[158]~80_combout  = ( \Div2|auto_generated|divider|divider|StageOut[146]~79_combout  & ( \Div2|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[146]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[158]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[158]~80 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[158]~80 .lut_mask = 64'h0000000000FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[158]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[157]~96 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[157]~96_combout  = ( \Div2|auto_generated|divider|divider|op_7~1_sumout  & ( (\Div2|auto_generated|divider|divider|StageOut[145]~95_combout ) # (\Div2|auto_generated|divider|divider|StageOut[145]~92_combout ) 
// ) ) # ( !\Div2|auto_generated|divider|divider|op_7~1_sumout  & ( \Div2|auto_generated|divider|divider|op_7~33_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[145]~92_combout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_7~33_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[145]~95_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[157]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[157]~96 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[157]~96 .lut_mask = 64'h0F0F0F0F55FF55FF;
defparam \Div2|auto_generated|divider|divider|StageOut[157]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[156]~101 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[156]~101_combout  = ( \Div2|auto_generated|divider|divider|op_7~37_sumout  & ( !\Div2|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_7~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[156]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[156]~101 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[156]~101 .lut_mask = 64'h00000000FF00FF00;
defparam \Div2|auto_generated|divider|divider|StageOut[156]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y49_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[156]~104 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[156]~104_combout  = ( \Div2|auto_generated|divider|divider|op_7~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[144]~103_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[144]~103_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[156]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[156]~104 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[156]~104 .lut_mask = 64'h0000000000FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[156]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y50_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[155]~111 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[155]~111_combout  = ( \Div2|auto_generated|divider|divider|op_7~1_sumout  & ( \Div2|auto_generated|divider|divider|op_7~41_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[143]~110_combout  ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_7~1_sumout  & ( \Div2|auto_generated|divider|divider|op_7~41_sumout  ) ) # ( \Div2|auto_generated|divider|divider|op_7~1_sumout  & ( !\Div2|auto_generated|divider|divider|op_7~41_sumout  & ( 
// \Div2|auto_generated|divider|divider|StageOut[143]~110_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[143]~110_combout ),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_7~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[155]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[155]~111 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[155]~111 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[155]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y50_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[154]~116 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[154]~116_combout  = ( \Div2|auto_generated|divider|divider|op_7~45_sumout  & ( (!\Div2|auto_generated|divider|divider|op_7~1_sumout ) # (\Mult13~325 ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_7~45_sumout  & ( (\Mult13~325  & \Div2|auto_generated|divider|divider|op_7~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult13~325 ),
	.datad(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_7~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[154]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[154]~116 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[154]~116 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Div2|auto_generated|divider|divider|StageOut[154]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_9~50 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_9~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_9~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_9~50 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_9~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_9~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_9~45 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_9~45_sumout  = SUM(( \Mult13~323  ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_9~50_cout  ))
// \Div2|auto_generated|divider|divider|op_9~46  = CARRY(( \Mult13~323  ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_9~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult13~323 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_9~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_9~45_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_9~46 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_9~45 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_9~45 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|op_9~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_9~41 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_9~41_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\Div2|auto_generated|divider|divider|op_8~45_sumout ))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & (\Mult13~324 )) ) + ( 
// VCC ) + ( \Div2|auto_generated|divider|divider|op_9~46  ))
// \Div2|auto_generated|divider|divider|op_9~42  = CARRY(( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\Div2|auto_generated|divider|divider|op_8~45_sumout ))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & (\Mult13~324 )) ) + ( VCC ) 
// + ( \Div2|auto_generated|divider|divider|op_9~46  ))

	.dataa(gnd),
	.datab(!\Mult13~324 ),
	.datac(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|op_8~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_9~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_9~41_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_9~42 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_9~41 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_9~41 .lut_mask = 64'h00000000000003F3;
defparam \Div2|auto_generated|divider|divider|op_9~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_9~37 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_9~37_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\Div2|auto_generated|divider|divider|op_8~41_sumout ))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[154]~116_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_9~42  ))
// \Div2|auto_generated|divider|divider|op_9~38  = CARRY(( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\Div2|auto_generated|divider|divider|op_8~41_sumout ))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[154]~116_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_9~42  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[154]~116_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_8~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_9~37_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_9~38 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_9~37 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_9~37 .lut_mask = 64'h00000000000005AF;
defparam \Div2|auto_generated|divider|divider|op_9~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_9~33 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_9~33_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\Div2|auto_generated|divider|divider|op_8~37_sumout ))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[155]~111_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_9~38  ))
// \Div2|auto_generated|divider|divider|op_9~34  = CARRY(( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\Div2|auto_generated|divider|divider|op_8~37_sumout ))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[155]~111_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_9~38  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[155]~111_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_8~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_9~33_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_9~34 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_9~33 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_9~33 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_9~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_9~29 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_9~29_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & (((\Div2|auto_generated|divider|divider|op_8~33_sumout )))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[156]~104_combout )) # (\Div2|auto_generated|divider|divider|StageOut[156]~101_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_9~34  ))
// \Div2|auto_generated|divider|divider|op_9~30  = CARRY(( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & (((\Div2|auto_generated|divider|divider|op_8~33_sumout )))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[156]~104_combout )) # (\Div2|auto_generated|divider|divider|StageOut[156]~101_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_9~34  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[156]~101_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_8~33_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[156]~104_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_9~29_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_9~30 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_9~29 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_9~29 .lut_mask = 64'h0000000000001B5F;
defparam \Div2|auto_generated|divider|divider|op_9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_9~25_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\Div2|auto_generated|divider|divider|op_8~29_sumout ))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[157]~96_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_9~30  ))
// \Div2|auto_generated|divider|divider|op_9~26  = CARRY(( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\Div2|auto_generated|divider|divider|op_8~29_sumout ))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[157]~96_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_9~30  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[157]~96_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_8~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_9~21_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & (((\Div2|auto_generated|divider|divider|op_8~25_sumout )))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[158]~80_combout )) # (\Div2|auto_generated|divider|divider|StageOut[158]~74_combout ))) ) + ( \Div2|auto_generated|divider|divider|op_9~26  ))
// \Div2|auto_generated|divider|divider|op_9~22  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & (((\Div2|auto_generated|divider|divider|op_8~25_sumout )))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[158]~80_combout )) # (\Div2|auto_generated|divider|divider|StageOut[158]~74_combout ))) ) + ( \Div2|auto_generated|divider|divider|op_9~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[158]~74_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_8~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[158]~80_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h0000E4A000000000;
defparam \Div2|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_9~13_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\Div2|auto_generated|divider|divider|op_8~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[159]~51_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_9~22  ))
// \Div2|auto_generated|divider|divider|op_9~14  = CARRY(( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\Div2|auto_generated|divider|divider|op_8~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[159]~51_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_9~22  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[159]~51_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_8~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_9~17_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & (((\Div2|auto_generated|divider|divider|op_8~21_sumout )))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[160]~64_combout )) # (\Div2|auto_generated|divider|divider|StageOut[160]~56_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_9~14  ))
// \Div2|auto_generated|divider|divider|op_9~18  = CARRY(( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & (((\Div2|auto_generated|divider|divider|op_8~21_sumout )))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[160]~64_combout )) # (\Div2|auto_generated|divider|divider|StageOut[160]~56_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_9~14  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[160]~56_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_8~21_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[160]~64_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div2|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_9~9_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\Div2|auto_generated|divider|divider|op_8~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[161]~40_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_9~18  ))
// \Div2|auto_generated|divider|divider|op_9~10  = CARRY(( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\Div2|auto_generated|divider|divider|op_8~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[161]~40_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_9~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[161]~40_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_9~6_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_8~1_sumout  & (((\Div2|auto_generated|divider|divider|op_8~9_sumout )))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[162]~30_combout )) # (\Div2|auto_generated|divider|divider|StageOut[162]~22_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[162]~22_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[162]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_9~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_9~6 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_9~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div2|auto_generated|divider|divider|op_9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_9~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_9~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N12
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[162]~22 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[162]~22_combout  = ( !\Div3|auto_generated|divider|divider|op_7~1_sumout  & ( \Div3|auto_generated|divider|divider|op_7~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[162]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[162]~22 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[162]~22 .lut_mask = 64'h00FF00FF00000000;
defparam \Div3|auto_generated|divider|divider|StageOut[162]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N33
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[162]~30 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[162]~30_combout  = ( \Div3|auto_generated|divider|divider|StageOut[150]~29_combout  & ( \Div3|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div3|auto_generated|divider|divider|StageOut[150]~29_combout ),
	.dataf(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[162]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[162]~30 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[162]~30 .lut_mask = 64'h000000000000FFFF;
defparam \Div3|auto_generated|divider|divider|StageOut[162]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N15
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[161]~40 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[161]~40_combout  = ( \Div3|auto_generated|divider|divider|op_7~17_sumout  & ( ((!\Div3|auto_generated|divider|divider|op_7~1_sumout ) # (\Div3|auto_generated|divider|divider|StageOut[149]~39_combout )) # 
// (\Div3|auto_generated|divider|divider|StageOut[149]~32_combout ) ) ) # ( !\Div3|auto_generated|divider|divider|op_7~17_sumout  & ( (\Div3|auto_generated|divider|divider|op_7~1_sumout  & ((\Div3|auto_generated|divider|divider|StageOut[149]~39_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[149]~32_combout ))) ) )

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[149]~32_combout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[149]~39_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[161]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[161]~40 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[161]~40 .lut_mask = 64'h005F005FFF5FFF5F;
defparam \Div3|auto_generated|divider|divider|StageOut[161]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N6
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[160]~56 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[160]~56_combout  = ( \Div3|auto_generated|divider|divider|op_7~25_sumout  & ( !\Div3|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_7~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[160]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[160]~56 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[160]~56 .lut_mask = 64'h00000000FF00FF00;
defparam \Div3|auto_generated|divider|divider|StageOut[160]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N51
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[160]~64 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[160]~64_combout  = ( \Div3|auto_generated|divider|divider|op_7~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[148]~63_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[148]~63_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[160]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[160]~64 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[160]~64 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div3|auto_generated|divider|divider|StageOut[160]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N3
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[159]~51 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[159]~51_combout  = ( \Div3|auto_generated|divider|divider|op_7~1_sumout  & ( (\Div3|auto_generated|divider|divider|StageOut[147]~44_combout ) # (\Div3|auto_generated|divider|divider|StageOut[147]~50_combout ) 
// ) ) # ( !\Div3|auto_generated|divider|divider|op_7~1_sumout  & ( \Div3|auto_generated|divider|divider|op_7~21_sumout  ) )

	.dataa(!\Div3|auto_generated|divider|divider|op_7~21_sumout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[147]~50_combout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[147]~44_combout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[159]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[159]~51 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[159]~51 .lut_mask = 64'h555555550FFF0FFF;
defparam \Div3|auto_generated|divider|divider|StageOut[159]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y57_N0
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[158]~74 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[158]~74_combout  = ( \Div3|auto_generated|divider|divider|op_7~29_sumout  & ( !\Div3|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_7~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[158]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[158]~74 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[158]~74 .lut_mask = 64'h00000000FF00FF00;
defparam \Div3|auto_generated|divider|divider|StageOut[158]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N42
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[158]~80 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[158]~80_combout  = ( \Div3|auto_generated|divider|divider|op_7~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[146]~79_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[146]~79_combout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[158]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[158]~80 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[158]~80 .lut_mask = 64'h0000000000FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[158]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N6
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[157]~96 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[157]~96_combout  = ( \Div3|auto_generated|divider|divider|op_7~1_sumout  & ( (\Div3|auto_generated|divider|divider|StageOut[145]~92_combout ) # (\Div3|auto_generated|divider|divider|StageOut[145]~95_combout ) 
// ) ) # ( !\Div3|auto_generated|divider|divider|op_7~1_sumout  & ( \Div3|auto_generated|divider|divider|op_7~33_sumout  ) )

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[145]~95_combout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_7~33_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[145]~92_combout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[157]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[157]~96 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[157]~96 .lut_mask = 64'h0F0F0F0F55FF55FF;
defparam \Div3|auto_generated|divider|divider|StageOut[157]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N0
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[156]~101 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[156]~101_combout  = ( \Div3|auto_generated|divider|divider|op_7~37_sumout  & ( !\Div3|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_7~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[156]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[156]~101 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[156]~101 .lut_mask = 64'h00000000FF00FF00;
defparam \Div3|auto_generated|divider|divider|StageOut[156]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N45
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[156]~104 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[156]~104_combout  = ( \Div3|auto_generated|divider|divider|StageOut[144]~103_combout  & ( \Div3|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|StageOut[144]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[156]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[156]~104 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[156]~104 .lut_mask = 64'h0000000000FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[156]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N39
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[155]~111 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[155]~111_combout  = ( \Div3|auto_generated|divider|divider|op_7~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[143]~110_combout  ) ) # ( !\Div3|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \Div3|auto_generated|divider|divider|op_7~41_sumout  ) )

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[143]~110_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_7~41_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[155]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[155]~111 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[155]~111 .lut_mask = 64'h00FF00FF55555555;
defparam \Div3|auto_generated|divider|divider|StageOut[155]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N3
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[154]~116 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[154]~116_combout  = ( \Div3|auto_generated|divider|divider|op_7~1_sumout  & ( \Mult16~325  ) ) # ( !\Div3|auto_generated|divider|divider|op_7~1_sumout  & ( \Div3|auto_generated|divider|divider|op_7~45_sumout  
// ) )

	.dataa(gnd),
	.datab(!\Mult16~325 ),
	.datac(!\Div3|auto_generated|divider|divider|op_7~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[154]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[154]~116 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[154]~116 .lut_mask = 64'h0F0F0F0F33333333;
defparam \Div3|auto_generated|divider|divider|StageOut[154]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N18
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_9~50 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_9~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_9~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_9~50 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_9~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div3|auto_generated|divider|divider|op_9~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N21
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_9~45 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_9~45_sumout  = SUM(( \Mult16~323  ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_9~50_cout  ))
// \Div3|auto_generated|divider|divider|op_9~46  = CARRY(( \Mult16~323  ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_9~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult16~323 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_9~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_9~45_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_9~46 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_9~45 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_9~45 .lut_mask = 64'h0000000000000F0F;
defparam \Div3|auto_generated|divider|divider|op_9~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N24
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_9~41 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_9~41_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_8~1_sumout  & ((\Div3|auto_generated|divider|divider|op_8~45_sumout ))) # (\Div3|auto_generated|divider|divider|op_8~1_sumout  & (\Mult16~324 )) ) + ( 
// VCC ) + ( \Div3|auto_generated|divider|divider|op_9~46  ))
// \Div3|auto_generated|divider|divider|op_9~42  = CARRY(( (!\Div3|auto_generated|divider|divider|op_8~1_sumout  & ((\Div3|auto_generated|divider|divider|op_8~45_sumout ))) # (\Div3|auto_generated|divider|divider|op_8~1_sumout  & (\Mult16~324 )) ) + ( VCC ) 
// + ( \Div3|auto_generated|divider|divider|op_9~46  ))

	.dataa(gnd),
	.datab(!\Mult16~324 ),
	.datac(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|op_8~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_9~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_9~41_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_9~42 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_9~41 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_9~41 .lut_mask = 64'h00000000000003F3;
defparam \Div3|auto_generated|divider|divider|op_9~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N27
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_9~37 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_9~37_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_8~1_sumout  & ((\Div3|auto_generated|divider|divider|op_8~41_sumout ))) # (\Div3|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[154]~116_combout )) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_9~42  ))
// \Div3|auto_generated|divider|divider|op_9~38  = CARRY(( (!\Div3|auto_generated|divider|divider|op_8~1_sumout  & ((\Div3|auto_generated|divider|divider|op_8~41_sumout ))) # (\Div3|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[154]~116_combout )) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_9~42  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[154]~116_combout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|op_8~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_9~37_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_9~38 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_9~37 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_9~37 .lut_mask = 64'h00000000000005F5;
defparam \Div3|auto_generated|divider|divider|op_9~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N30
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_9~33 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_9~33_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_8~1_sumout  & ((\Div3|auto_generated|divider|divider|op_8~37_sumout ))) # (\Div3|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[155]~111_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_9~38  ))
// \Div3|auto_generated|divider|divider|op_9~34  = CARRY(( (!\Div3|auto_generated|divider|divider|op_8~1_sumout  & ((\Div3|auto_generated|divider|divider|op_8~37_sumout ))) # (\Div3|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[155]~111_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_9~38  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[155]~111_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_8~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_9~33_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_9~34 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_9~33 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_9~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div3|auto_generated|divider|divider|op_9~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N33
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_9~29 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_9~29_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_8~1_sumout  & (((\Div3|auto_generated|divider|divider|op_8~33_sumout )))) # (\Div3|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[156]~104_combout )) # (\Div3|auto_generated|divider|divider|StageOut[156]~101_combout ))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_9~34  ))
// \Div3|auto_generated|divider|divider|op_9~30  = CARRY(( (!\Div3|auto_generated|divider|divider|op_8~1_sumout  & (((\Div3|auto_generated|divider|divider|op_8~33_sumout )))) # (\Div3|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[156]~104_combout )) # (\Div3|auto_generated|divider|divider|StageOut[156]~101_combout ))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_9~34  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[156]~101_combout ),
	.datab(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|op_8~33_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[156]~104_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_9~29_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_9~30 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_9~29 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_9~29 .lut_mask = 64'h0000000000001D3F;
defparam \Div3|auto_generated|divider|divider|op_9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N36
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_9~25_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_8~1_sumout  & ((\Div3|auto_generated|divider|divider|op_8~29_sumout ))) # (\Div3|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[157]~96_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_9~30  ))
// \Div3|auto_generated|divider|divider|op_9~26  = CARRY(( (!\Div3|auto_generated|divider|divider|op_8~1_sumout  & ((\Div3|auto_generated|divider|divider|op_8~29_sumout ))) # (\Div3|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[157]~96_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_9~30  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[157]~96_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_8~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div3|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N39
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_9~21_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_8~1_sumout  & (((\Div3|auto_generated|divider|divider|op_8~25_sumout )))) # (\Div3|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[158]~80_combout )) # (\Div3|auto_generated|divider|divider|StageOut[158]~74_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_9~26  ))
// \Div3|auto_generated|divider|divider|op_9~22  = CARRY(( (!\Div3|auto_generated|divider|divider|op_8~1_sumout  & (((\Div3|auto_generated|divider|divider|op_8~25_sumout )))) # (\Div3|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[158]~80_combout )) # (\Div3|auto_generated|divider|divider|StageOut[158]~74_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_9~26  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[158]~74_combout ),
	.datab(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|op_8~25_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[158]~80_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div3|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N42
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_9~13_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_8~1_sumout  & ((\Div3|auto_generated|divider|divider|op_8~17_sumout ))) # (\Div3|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[159]~51_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_9~22  ))
// \Div3|auto_generated|divider|divider|op_9~14  = CARRY(( (!\Div3|auto_generated|divider|divider|op_8~1_sumout  & ((\Div3|auto_generated|divider|divider|op_8~17_sumout ))) # (\Div3|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[159]~51_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_9~22  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[159]~51_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_8~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div3|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N45
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_9~17_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_8~1_sumout  & (((\Div3|auto_generated|divider|divider|op_8~21_sumout )))) # (\Div3|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[160]~64_combout )) # (\Div3|auto_generated|divider|divider|StageOut[160]~56_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_9~14  ))
// \Div3|auto_generated|divider|divider|op_9~18  = CARRY(( (!\Div3|auto_generated|divider|divider|op_8~1_sumout  & (((\Div3|auto_generated|divider|divider|op_8~21_sumout )))) # (\Div3|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[160]~64_combout )) # (\Div3|auto_generated|divider|divider|StageOut[160]~56_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_9~14  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[160]~56_combout ),
	.datac(!\Div3|auto_generated|divider|divider|op_8~21_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[160]~64_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div3|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N48
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_9~9_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_8~1_sumout  & ((\Div3|auto_generated|divider|divider|op_8~13_sumout ))) # (\Div3|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[161]~40_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_9~18  ))
// \Div3|auto_generated|divider|divider|op_9~10  = CARRY(( (!\Div3|auto_generated|divider|divider|op_8~1_sumout  & ((\Div3|auto_generated|divider|divider|op_8~13_sumout ))) # (\Div3|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[161]~40_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_9~18  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[161]~40_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div3|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N51
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_9~6_cout  = CARRY(( VCC ) + ( (!\Div3|auto_generated|divider|divider|op_8~1_sumout  & (((\Div3|auto_generated|divider|divider|op_8~9_sumout )))) # (\Div3|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[162]~30_combout )) # (\Div3|auto_generated|divider|divider|StageOut[162]~22_combout ))) ) + ( \Div3|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[162]~22_combout ),
	.datac(!\Div3|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|StageOut[162]~30_combout ),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_9~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_9~6 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_9~6 .lut_mask = 64'h0000E4A00000FFFF;
defparam \Div3|auto_generated|divider|divider|op_9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N54
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_9~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_9~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div3|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[173]~56 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[173]~56_combout  = ( \Div0|auto_generated|divider|divider|op_8~21_sumout  & ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[173]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[173]~56 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[173]~56 .lut_mask = 64'h0000FFFF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[173]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y44_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[173]~66 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[173]~66_combout  = ( \Div0|auto_generated|divider|divider|StageOut[161]~65_combout  & ( \Div0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|StageOut[161]~65_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[173]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[173]~66 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[173]~66 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[173]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[172]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[172]~13_combout  = ( \Div0|auto_generated|divider|divider|op_8~9_sumout  & ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout ) # ((\Div0|auto_generated|divider|divider|StageOut[160]~12_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[160]~4_combout )) ) ) # ( !\Div0|auto_generated|divider|divider|op_8~9_sumout  & ( (\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[160]~12_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[160]~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[160]~4_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[160]~12_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[172]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[172]~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[172]~13 .lut_mask = 64'h03330333CFFFCFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[172]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[171]~16 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[171]~16_combout  = ( \Div0|auto_generated|divider|divider|op_8~13_sumout  & ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[171]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[171]~16 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[171]~16 .lut_mask = 64'h00000000FF00FF00;
defparam \Div0|auto_generated|divider|divider|StageOut[171]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[171]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[171]~25_combout  = ( \Div0|auto_generated|divider|divider|StageOut[159]~24_combout  & ( \Div0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|StageOut[159]~24_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[171]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[171]~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[171]~25 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[171]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[170]~79 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[170]~79_combout  = ( \Div0|auto_generated|divider|divider|op_8~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[158]~78_combout ) # (\Div0|auto_generated|divider|divider|StageOut[158]~72_combout ) 
// ) ) # ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \Div0|auto_generated|divider|divider|op_8~25_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[158]~72_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[158]~78_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~25_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[170]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[170]~79 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[170]~79 .lut_mask = 64'h00FF00FF5F5F5F5F;
defparam \Div0|auto_generated|divider|divider|StageOut[170]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y43_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[169]~91 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[169]~91_combout  = ( \Div0|auto_generated|divider|divider|op_8~29_sumout  & ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[169]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[169]~91 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[169]~91 .lut_mask = 64'h00000000FF00FF00;
defparam \Div0|auto_generated|divider|divider|StageOut[169]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[169]~97 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[169]~97_combout  = (\Div0|auto_generated|divider|divider|StageOut[157]~96_combout  & \Div0|auto_generated|divider|divider|op_8~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[157]~96_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[169]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[169]~97 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[169]~97 .lut_mask = 64'h000F000F000F000F;
defparam \Div0|auto_generated|divider|divider|StageOut[169]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[168]~105 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[168]~105_combout  = ( \Div0|auto_generated|divider|divider|op_8~33_sumout  & ( ((!\Div0|auto_generated|divider|divider|op_8~1_sumout ) # (\Div0|auto_generated|divider|divider|StageOut[156]~104_combout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[156]~101_combout ) ) ) # ( !\Div0|auto_generated|divider|divider|op_8~33_sumout  & ( (\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[156]~104_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[156]~101_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[156]~101_combout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[156]~104_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[168]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[168]~105 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[168]~105 .lut_mask = 64'h003F003FFF3FFF3F;
defparam \Div0|auto_generated|divider|divider|StageOut[168]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y44_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[167]~109 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[167]~109_combout  = ( \Div0|auto_generated|divider|divider|op_8~37_sumout  & ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_8~37_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[167]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[167]~109 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[167]~109 .lut_mask = 64'h0000FFFF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[167]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y42_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[167]~112 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[167]~112_combout  = ( \Div0|auto_generated|divider|divider|StageOut[155]~111_combout  & ( \Div0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|StageOut[155]~111_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[167]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[167]~112 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[167]~112 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[167]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[166]~117 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[166]~117_combout  = ( \Div0|auto_generated|divider|divider|op_8~41_sumout  & ( (!\Div0|auto_generated|divider|divider|op_8~1_sumout ) # (\Div0|auto_generated|divider|divider|StageOut[154]~116_combout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_8~41_sumout  & ( (\Div0|auto_generated|divider|divider|op_8~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[154]~116_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[154]~116_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[166]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[166]~117 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[166]~117 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Div0|auto_generated|divider|divider|StageOut[166]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[165]~121 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[165]~121_combout  = ( \Div0|auto_generated|divider|divider|op_8~45_sumout  & ( \Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \Mult7~324  ) ) ) # ( !\Div0|auto_generated|divider|divider|op_8~45_sumout 
//  & ( \Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \Mult7~324  ) ) ) # ( \Div0|auto_generated|divider|divider|op_8~45_sumout  & ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult7~324 ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_8~45_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[165]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[165]~121 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[165]~121 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[165]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~50 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_10~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~50 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_10~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~45 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~45_sumout  = SUM(( \Mult7~322  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~50_cout  ))
// \Div0|auto_generated|divider|divider|op_10~46  = CARRY(( \Mult7~322  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult7~322 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~45_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~46 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~45 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~45 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_10~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~41 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~41_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~45_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & (\Mult7~323 )) ) + ( 
// VCC ) + ( \Div0|auto_generated|divider|divider|op_10~46  ))
// \Div0|auto_generated|divider|divider|op_10~42  = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~45_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & (\Mult7~323 )) ) + ( VCC ) 
// + ( \Div0|auto_generated|divider|divider|op_10~46  ))

	.dataa(gnd),
	.datab(!\Mult7~323 ),
	.datac(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_9~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~41_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~42 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~41 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~41 .lut_mask = 64'h00000000000003F3;
defparam \Div0|auto_generated|divider|divider|op_10~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~37_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~41_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[165]~121_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~42  ))
// \Div0|auto_generated|divider|divider|op_10~38  = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~41_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[165]~121_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~42  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[165]~121_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_9~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~37_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~38 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~37 .lut_mask = 64'h00000000000005AF;
defparam \Div0|auto_generated|divider|divider|op_10~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~33_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~37_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[166]~117_combout )) ) + ( \Div0|auto_generated|divider|divider|op_10~38  ))
// \Div0|auto_generated|divider|divider|op_10~34  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~37_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[166]~117_combout )) ) + ( \Div0|auto_generated|divider|divider|op_10~38  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[166]~117_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_9~37_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~33 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_10~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~29_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\Div0|auto_generated|divider|divider|op_9~33_sumout )))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[167]~112_combout )) # (\Div0|auto_generated|divider|divider|StageOut[167]~109_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~34  ))
// \Div0|auto_generated|divider|divider|op_10~30  = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\Div0|auto_generated|divider|divider|op_9~33_sumout )))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[167]~112_combout )) # (\Div0|auto_generated|divider|divider|StageOut[167]~109_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~34  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[167]~109_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_9~33_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[167]~112_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~29 .lut_mask = 64'h0000000000001B5F;
defparam \Div0|auto_generated|divider|divider|op_10~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[168]~105_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~30  ))
// \Div0|auto_generated|divider|divider|op_10~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[168]~105_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[168]~105_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_9~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~21_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\Div0|auto_generated|divider|divider|op_9~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[169]~97_combout )) # (\Div0|auto_generated|divider|divider|StageOut[169]~91_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~26  ))
// \Div0|auto_generated|divider|divider|op_10~22  = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\Div0|auto_generated|divider|divider|op_9~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[169]~97_combout )) # (\Div0|auto_generated|divider|divider|StageOut[169]~91_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[169]~91_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_9~25_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[169]~97_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~21 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div0|auto_generated|divider|divider|op_10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[170]~79_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~22  ))
// \Div0|auto_generated|divider|divider|op_10~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[170]~79_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[170]~79_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_9~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\Div0|auto_generated|divider|divider|op_9~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[171]~25_combout )) # (\Div0|auto_generated|divider|divider|StageOut[171]~16_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~18  ))
// \Div0|auto_generated|divider|divider|op_10~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\Div0|auto_generated|divider|divider|op_9~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[171]~25_combout )) # (\Div0|auto_generated|divider|divider|StageOut[171]~16_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[171]~16_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_9~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[171]~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~13 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div0|auto_generated|divider|divider|op_10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[172]~13_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~14  ))
// \Div0|auto_generated|divider|divider|op_10~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[172]~13_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[172]~13_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_9~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\Div0|auto_generated|divider|divider|op_9~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[173]~66_combout )) # (\Div0|auto_generated|divider|divider|StageOut[173]~56_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_10~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[173]~56_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_9~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[173]~66_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_10~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div0|auto_generated|divider|divider|op_10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N6
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[173]~31 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[173]~31_combout  = ( \Div3|auto_generated|divider|divider|op_8~13_sumout  & ( !\Div3|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[173]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[173]~31 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[173]~31 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div3|auto_generated|divider|divider|StageOut[173]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N9
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[173]~41 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[173]~41_combout  = ( \Div3|auto_generated|divider|divider|op_8~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[161]~40_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[161]~40_combout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[173]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[173]~41 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[173]~41 .lut_mask = 64'h0000000000FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[173]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N0
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[172]~65 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[172]~65_combout  = ( \Div3|auto_generated|divider|divider|op_8~1_sumout  & ( (\Div3|auto_generated|divider|divider|StageOut[160]~64_combout ) # (\Div3|auto_generated|divider|divider|StageOut[160]~56_combout ) 
// ) ) # ( !\Div3|auto_generated|divider|divider|op_8~1_sumout  & ( \Div3|auto_generated|divider|divider|op_8~21_sumout  ) )

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[160]~56_combout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[160]~64_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_8~21_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[172]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[172]~65 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[172]~65 .lut_mask = 64'h00FF00FF3F3F3F3F;
defparam \Div3|auto_generated|divider|divider|StageOut[172]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N54
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[171]~43 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[171]~43_combout  = ( !\Div3|auto_generated|divider|divider|op_8~1_sumout  & ( \Div3|auto_generated|divider|divider|op_8~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[171]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[171]~43 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[171]~43 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div3|auto_generated|divider|divider|StageOut[171]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N15
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[171]~52 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[171]~52_combout  = ( \Div3|auto_generated|divider|divider|op_8~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[159]~51_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[159]~51_combout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[171]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[171]~52 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[171]~52 .lut_mask = 64'h0000000000FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[171]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N9
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[170]~81 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[170]~81_combout  = ( \Div3|auto_generated|divider|divider|op_8~25_sumout  & ( (!\Div3|auto_generated|divider|divider|op_8~1_sumout ) # ((\Div3|auto_generated|divider|divider|StageOut[158]~80_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[158]~74_combout )) ) ) # ( !\Div3|auto_generated|divider|divider|op_8~25_sumout  & ( (\Div3|auto_generated|divider|divider|op_8~1_sumout  & ((\Div3|auto_generated|divider|divider|StageOut[158]~80_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[158]~74_combout ))) ) )

	.dataa(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[158]~74_combout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[158]~80_combout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_8~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[170]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[170]~81 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[170]~81 .lut_mask = 64'h05550555AFFFAFFF;
defparam \Div3|auto_generated|divider|divider|StageOut[170]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y57_N0
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[169]~91 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[169]~91_combout  = ( !\Div3|auto_generated|divider|divider|op_8~1_sumout  & ( \Div3|auto_generated|divider|divider|op_8~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_8~29_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[169]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[169]~91 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[169]~91 .lut_mask = 64'h00FF00FF00000000;
defparam \Div3|auto_generated|divider|divider|StageOut[169]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N51
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[169]~97 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[169]~97_combout  = ( \Div3|auto_generated|divider|divider|op_8~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[157]~96_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[157]~96_combout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[169]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[169]~97 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[169]~97 .lut_mask = 64'h0000000000FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[169]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N57
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[168]~105 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[168]~105_combout  = ( \Div3|auto_generated|divider|divider|op_8~33_sumout  & ( ((!\Div3|auto_generated|divider|divider|op_8~1_sumout ) # (\Div3|auto_generated|divider|divider|StageOut[156]~104_combout )) # 
// (\Div3|auto_generated|divider|divider|StageOut[156]~101_combout ) ) ) # ( !\Div3|auto_generated|divider|divider|op_8~33_sumout  & ( (\Div3|auto_generated|divider|divider|op_8~1_sumout  & ((\Div3|auto_generated|divider|divider|StageOut[156]~104_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[156]~101_combout ))) ) )

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[156]~101_combout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[156]~104_combout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_8~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[168]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[168]~105 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[168]~105 .lut_mask = 64'h050F050FF5FFF5FF;
defparam \Div3|auto_generated|divider|divider|StageOut[168]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y58_N18
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[167]~109 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[167]~109_combout  = ( \Div3|auto_generated|divider|divider|op_8~37_sumout  & ( !\Div3|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div3|auto_generated|divider|divider|op_8~37_sumout ),
	.dataf(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[167]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[167]~109 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[167]~109 .lut_mask = 64'h0000FFFF00000000;
defparam \Div3|auto_generated|divider|divider|StageOut[167]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N48
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[167]~112 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[167]~112_combout  = ( \Div3|auto_generated|divider|divider|StageOut[155]~111_combout  & ( \Div3|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|StageOut[155]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[167]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[167]~112 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[167]~112 .lut_mask = 64'h0000000000FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[167]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N6
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[166]~117 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[166]~117_combout  = ( \Div3|auto_generated|divider|divider|op_8~41_sumout  & ( (!\Div3|auto_generated|divider|divider|op_8~1_sumout ) # (\Div3|auto_generated|divider|divider|StageOut[154]~116_combout ) ) ) # ( 
// !\Div3|auto_generated|divider|divider|op_8~41_sumout  & ( (\Div3|auto_generated|divider|divider|StageOut[154]~116_combout  & \Div3|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[154]~116_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_8~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[166]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[166]~117 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[166]~117 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Div3|auto_generated|divider|divider|StageOut[166]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N57
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[165]~121 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[165]~121_combout  = ( \Div3|auto_generated|divider|divider|op_8~45_sumout  & ( \Div3|auto_generated|divider|divider|op_8~1_sumout  & ( \Mult16~324  ) ) ) # ( 
// !\Div3|auto_generated|divider|divider|op_8~45_sumout  & ( \Div3|auto_generated|divider|divider|op_8~1_sumout  & ( \Mult16~324  ) ) ) # ( \Div3|auto_generated|divider|divider|op_8~45_sumout  & ( !\Div3|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult16~324 ),
	.datad(gnd),
	.datae(!\Div3|auto_generated|divider|divider|op_8~45_sumout ),
	.dataf(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[165]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[165]~121 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[165]~121 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div3|auto_generated|divider|divider|StageOut[165]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N18
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_10~50 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_10~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_10~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_10~50 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_10~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div3|auto_generated|divider|divider|op_10~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N21
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_10~45 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_10~45_sumout  = SUM(( \Mult16~322  ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_10~50_cout  ))
// \Div3|auto_generated|divider|divider|op_10~46  = CARRY(( \Mult16~322  ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_10~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult16~322 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_10~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_10~45_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_10~46 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_10~45 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_10~45 .lut_mask = 64'h0000000000000F0F;
defparam \Div3|auto_generated|divider|divider|op_10~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N24
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_10~41 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_10~41_sumout  = SUM(( VCC ) + ( (!\Div3|auto_generated|divider|divider|op_9~1_sumout  & ((\Div3|auto_generated|divider|divider|op_9~45_sumout ))) # (\Div3|auto_generated|divider|divider|op_9~1_sumout  & (\Mult16~323 
// )) ) + ( \Div3|auto_generated|divider|divider|op_10~46  ))
// \Div3|auto_generated|divider|divider|op_10~42  = CARRY(( VCC ) + ( (!\Div3|auto_generated|divider|divider|op_9~1_sumout  & ((\Div3|auto_generated|divider|divider|op_9~45_sumout ))) # (\Div3|auto_generated|divider|divider|op_9~1_sumout  & (\Mult16~323 )) ) 
// + ( \Div3|auto_generated|divider|divider|op_10~46  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Mult16~323 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_9~45_sumout ),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_10~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_10~41_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_10~42 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_10~41 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_10~41 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div3|auto_generated|divider|divider|op_10~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N27
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_10~37 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_10~37_sumout  = SUM(( VCC ) + ( (!\Div3|auto_generated|divider|divider|op_9~1_sumout  & ((\Div3|auto_generated|divider|divider|op_9~41_sumout ))) # (\Div3|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[165]~121_combout )) ) + ( \Div3|auto_generated|divider|divider|op_10~42  ))
// \Div3|auto_generated|divider|divider|op_10~38  = CARRY(( VCC ) + ( (!\Div3|auto_generated|divider|divider|op_9~1_sumout  & ((\Div3|auto_generated|divider|divider|op_9~41_sumout ))) # (\Div3|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[165]~121_combout )) ) + ( \Div3|auto_generated|divider|divider|op_10~42  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[165]~121_combout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_9~41_sumout ),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_10~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_10~37_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_10~38 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_10~37 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_10~37 .lut_mask = 64'h0000FA0A0000FFFF;
defparam \Div3|auto_generated|divider|divider|op_10~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N30
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_10~33 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_10~33_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_9~1_sumout  & ((\Div3|auto_generated|divider|divider|op_9~37_sumout ))) # (\Div3|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[166]~117_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_10~38  ))
// \Div3|auto_generated|divider|divider|op_10~34  = CARRY(( (!\Div3|auto_generated|divider|divider|op_9~1_sumout  & ((\Div3|auto_generated|divider|divider|op_9~37_sumout ))) # (\Div3|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[166]~117_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_10~38  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[166]~117_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_9~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_10~33_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_10~34 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_10~33 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_10~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div3|auto_generated|divider|divider|op_10~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N33
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_10~29 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_10~29_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_9~1_sumout  & (\Div3|auto_generated|divider|divider|op_9~33_sumout )) # (\Div3|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[167]~112_combout ) # (\Div3|auto_generated|divider|divider|StageOut[167]~109_combout )))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_10~34  ))
// \Div3|auto_generated|divider|divider|op_10~30  = CARRY(( (!\Div3|auto_generated|divider|divider|op_9~1_sumout  & (\Div3|auto_generated|divider|divider|op_9~33_sumout )) # (\Div3|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[167]~112_combout ) # (\Div3|auto_generated|divider|divider|StageOut[167]~109_combout )))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_10~34  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_9~33_sumout ),
	.datab(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[167]~109_combout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[167]~112_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_10~29_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_10~30 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_10~29 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_10~29 .lut_mask = 64'h0000000000004777;
defparam \Div3|auto_generated|divider|divider|op_10~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N36
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_10~25 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_10~25_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_9~1_sumout  & ((\Div3|auto_generated|divider|divider|op_9~29_sumout ))) # (\Div3|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[168]~105_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_10~30  ))
// \Div3|auto_generated|divider|divider|op_10~26  = CARRY(( (!\Div3|auto_generated|divider|divider|op_9~1_sumout  & ((\Div3|auto_generated|divider|divider|op_9~29_sumout ))) # (\Div3|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[168]~105_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_10~30  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[168]~105_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_9~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_10~25_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_10~26 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_10~25 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_10~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div3|auto_generated|divider|divider|op_10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N39
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_10~21 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_10~21_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_9~1_sumout  & (((\Div3|auto_generated|divider|divider|op_9~25_sumout )))) # (\Div3|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[169]~97_combout )) # (\Div3|auto_generated|divider|divider|StageOut[169]~91_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_10~26  ))
// \Div3|auto_generated|divider|divider|op_10~22  = CARRY(( (!\Div3|auto_generated|divider|divider|op_9~1_sumout  & (((\Div3|auto_generated|divider|divider|op_9~25_sumout )))) # (\Div3|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[169]~97_combout )) # (\Div3|auto_generated|divider|divider|StageOut[169]~91_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_10~26  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[169]~91_combout ),
	.datab(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|op_9~25_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[169]~97_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_10~21_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_10~22 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_10~21 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_10~21 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div3|auto_generated|divider|divider|op_10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N42
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_10~17_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_9~1_sumout  & ((\Div3|auto_generated|divider|divider|op_9~21_sumout ))) # (\Div3|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[170]~81_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_10~22  ))
// \Div3|auto_generated|divider|divider|op_10~18  = CARRY(( (!\Div3|auto_generated|divider|divider|op_9~1_sumout  & ((\Div3|auto_generated|divider|divider|op_9~21_sumout ))) # (\Div3|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[170]~81_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_10~22  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[170]~81_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_9~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_10~17_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_10~18 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_10~17 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_10~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div3|auto_generated|divider|divider|op_10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N45
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_10~13_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_9~1_sumout  & (((\Div3|auto_generated|divider|divider|op_9~13_sumout )))) # (\Div3|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[171]~52_combout )) # (\Div3|auto_generated|divider|divider|StageOut[171]~43_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_10~18  ))
// \Div3|auto_generated|divider|divider|op_10~14  = CARRY(( (!\Div3|auto_generated|divider|divider|op_9~1_sumout  & (((\Div3|auto_generated|divider|divider|op_9~13_sumout )))) # (\Div3|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[171]~52_combout )) # (\Div3|auto_generated|divider|divider|StageOut[171]~43_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_10~18  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[171]~43_combout ),
	.datab(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|op_9~13_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[171]~52_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_10~13_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_10~14 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_10~13 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_10~13 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div3|auto_generated|divider|divider|op_10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N48
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_10~9_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_9~1_sumout  & ((\Div3|auto_generated|divider|divider|op_9~17_sumout ))) # (\Div3|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[172]~65_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_10~14  ))
// \Div3|auto_generated|divider|divider|op_10~10  = CARRY(( (!\Div3|auto_generated|divider|divider|op_9~1_sumout  & ((\Div3|auto_generated|divider|divider|op_9~17_sumout ))) # (\Div3|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[172]~65_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_10~14  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[172]~65_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_9~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div3|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N51
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_10~6 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_10~6_cout  = CARRY(( (!\Div3|auto_generated|divider|divider|op_9~1_sumout  & (((\Div3|auto_generated|divider|divider|op_9~9_sumout )))) # (\Div3|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[173]~41_combout )) # (\Div3|auto_generated|divider|divider|StageOut[173]~31_combout ))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_10~10  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[173]~31_combout ),
	.datab(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|op_9~9_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[173]~41_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_10~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_10~6 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_10~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div3|auto_generated|divider|divider|op_10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N54
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_10~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_10~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div3|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[173]~31 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[173]~31_combout  = ( \Div2|auto_generated|divider|divider|op_8~13_sumout  & ( !\Div2|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[173]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[173]~31 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[173]~31 .lut_mask = 64'h00000000FF00FF00;
defparam \Div2|auto_generated|divider|divider|StageOut[173]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y50_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[173]~41 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[173]~41_combout  = ( \Div2|auto_generated|divider|divider|op_8~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[161]~40_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[161]~40_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[173]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[173]~41 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[173]~41 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[173]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[172]~65 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[172]~65_combout  = ( \Div2|auto_generated|divider|divider|op_8~21_sumout  & ( (!\Div2|auto_generated|divider|divider|op_8~1_sumout ) # ((\Div2|auto_generated|divider|divider|StageOut[160]~64_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[160]~56_combout )) ) ) # ( !\Div2|auto_generated|divider|divider|op_8~21_sumout  & ( (\Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\Div2|auto_generated|divider|divider|StageOut[160]~64_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[160]~56_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[160]~56_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[160]~64_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[172]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[172]~65 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[172]~65 .lut_mask = 64'h03330333CFFFCFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[172]~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[171]~43 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[171]~43_combout  = ( \Div2|auto_generated|divider|divider|op_8~17_sumout  & ( !\Div2|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[171]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[171]~43 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[171]~43 .lut_mask = 64'h00000000FF00FF00;
defparam \Div2|auto_generated|divider|divider|StageOut[171]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y50_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[171]~52 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[171]~52_combout  = ( \Div2|auto_generated|divider|divider|op_8~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[159]~51_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[159]~51_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[171]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[171]~52 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[171]~52 .lut_mask = 64'h0000000000FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[171]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[170]~81 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[170]~81_combout  = ( \Div2|auto_generated|divider|divider|op_8~25_sumout  & ( (!\Div2|auto_generated|divider|divider|op_8~1_sumout ) # ((\Div2|auto_generated|divider|divider|StageOut[158]~80_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[158]~74_combout )) ) ) # ( !\Div2|auto_generated|divider|divider|op_8~25_sumout  & ( (\Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\Div2|auto_generated|divider|divider|StageOut[158]~80_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[158]~74_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[158]~74_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[158]~80_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_8~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[170]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[170]~81 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[170]~81 .lut_mask = 64'h03330333CFFFCFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[170]~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y49_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[169]~91 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[169]~91_combout  = ( \Div2|auto_generated|divider|divider|op_8~29_sumout  & ( !\Div2|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_8~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[169]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[169]~91 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[169]~91 .lut_mask = 64'h00000000FF00FF00;
defparam \Div2|auto_generated|divider|divider|StageOut[169]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[169]~97 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[169]~97_combout  = ( \Div2|auto_generated|divider|divider|op_8~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[157]~96_combout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[157]~96_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[169]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[169]~97 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[169]~97 .lut_mask = 64'h0000000033333333;
defparam \Div2|auto_generated|divider|divider|StageOut[169]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y49_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[168]~105 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[168]~105_combout  = ( \Div2|auto_generated|divider|divider|op_8~33_sumout  & ( ((!\Div2|auto_generated|divider|divider|op_8~1_sumout ) # (\Div2|auto_generated|divider|divider|StageOut[156]~104_combout )) # 
// (\Div2|auto_generated|divider|divider|StageOut[156]~101_combout ) ) ) # ( !\Div2|auto_generated|divider|divider|op_8~33_sumout  & ( (\Div2|auto_generated|divider|divider|op_8~1_sumout  & ((\Div2|auto_generated|divider|divider|StageOut[156]~104_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[156]~101_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[156]~101_combout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[156]~104_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_8~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[168]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[168]~105 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[168]~105 .lut_mask = 64'h003F003FFF3FFF3F;
defparam \Div2|auto_generated|divider|divider|StageOut[168]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y50_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[167]~109 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[167]~109_combout  = ( \Div2|auto_generated|divider|divider|op_8~37_sumout  & ( !\Div2|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_8~37_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[167]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[167]~109 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[167]~109 .lut_mask = 64'h0000FFFF00000000;
defparam \Div2|auto_generated|divider|divider|StageOut[167]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y50_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[167]~112 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[167]~112_combout  = ( \Div2|auto_generated|divider|divider|op_8~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[155]~111_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[155]~111_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[167]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[167]~112 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[167]~112 .lut_mask = 64'h0000000000FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[167]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y50_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[166]~117 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[166]~117_combout  = ( \Div2|auto_generated|divider|divider|op_8~41_sumout  & ( \Div2|auto_generated|divider|divider|op_8~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[154]~116_combout  ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_8~41_sumout  & ( \Div2|auto_generated|divider|divider|op_8~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[154]~116_combout  ) ) ) # ( \Div2|auto_generated|divider|divider|op_8~41_sumout  & ( 
// !\Div2|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[154]~116_combout ),
	.datae(!\Div2|auto_generated|divider|divider|op_8~41_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[166]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[166]~117 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[166]~117 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[166]~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[165]~121 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[165]~121_combout  = ( \Div2|auto_generated|divider|divider|op_8~45_sumout  & ( \Div2|auto_generated|divider|divider|op_8~1_sumout  & ( \Mult13~324  ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_8~45_sumout  & ( \Div2|auto_generated|divider|divider|op_8~1_sumout  & ( \Mult13~324  ) ) ) # ( \Div2|auto_generated|divider|divider|op_8~45_sumout  & ( !\Div2|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(!\Mult13~324 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_8~45_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[165]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[165]~121 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[165]~121 .lut_mask = 64'h0000FFFF55555555;
defparam \Div2|auto_generated|divider|divider|StageOut[165]~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_10~50 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_10~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_10~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_10~50 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_10~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_10~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_10~45 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_10~45_sumout  = SUM(( \Mult13~322  ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_10~50_cout  ))
// \Div2|auto_generated|divider|divider|op_10~46  = CARRY(( \Mult13~322  ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_10~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult13~322 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_10~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_10~45_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_10~46 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_10~45 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_10~45 .lut_mask = 64'h00000000000000FF;
defparam \Div2|auto_generated|divider|divider|op_10~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_10~41 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_10~41_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\Div2|auto_generated|divider|divider|op_9~45_sumout ))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & (\Mult13~323 )) ) + ( 
// VCC ) + ( \Div2|auto_generated|divider|divider|op_10~46  ))
// \Div2|auto_generated|divider|divider|op_10~42  = CARRY(( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\Div2|auto_generated|divider|divider|op_9~45_sumout ))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & (\Mult13~323 )) ) + ( VCC ) 
// + ( \Div2|auto_generated|divider|divider|op_10~46  ))

	.dataa(gnd),
	.datab(!\Mult13~323 ),
	.datac(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|op_9~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_10~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_10~41_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_10~42 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_10~41 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_10~41 .lut_mask = 64'h00000000000003F3;
defparam \Div2|auto_generated|divider|divider|op_10~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_10~37 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_10~37_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\Div2|auto_generated|divider|divider|op_9~41_sumout ))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[165]~121_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_10~42  ))
// \Div2|auto_generated|divider|divider|op_10~38  = CARRY(( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\Div2|auto_generated|divider|divider|op_9~41_sumout ))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[165]~121_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_10~42  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[165]~121_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_9~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_10~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_10~37_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_10~38 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_10~37 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_10~37 .lut_mask = 64'h00000000000005AF;
defparam \Div2|auto_generated|divider|divider|op_10~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_10~33 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_10~33_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\Div2|auto_generated|divider|divider|op_9~37_sumout ))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[166]~117_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_10~38  ))
// \Div2|auto_generated|divider|divider|op_10~34  = CARRY(( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\Div2|auto_generated|divider|divider|op_9~37_sumout ))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[166]~117_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_10~38  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[166]~117_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_9~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_10~33_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_10~34 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_10~33 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_10~33 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_10~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_10~29 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_10~29_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & (((\Div2|auto_generated|divider|divider|op_9~33_sumout )))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[167]~112_combout )) # (\Div2|auto_generated|divider|divider|StageOut[167]~109_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_10~34  ))
// \Div2|auto_generated|divider|divider|op_10~30  = CARRY(( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & (((\Div2|auto_generated|divider|divider|op_9~33_sumout )))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[167]~112_combout )) # (\Div2|auto_generated|divider|divider|StageOut[167]~109_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_10~34  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[167]~109_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_9~33_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[167]~112_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_10~29_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_10~30 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_10~29 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_10~29 .lut_mask = 64'h0000000000001B5F;
defparam \Div2|auto_generated|divider|divider|op_10~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_10~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_10~25_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\Div2|auto_generated|divider|divider|op_9~29_sumout ))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[168]~105_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_10~30  ))
// \Div2|auto_generated|divider|divider|op_10~26  = CARRY(( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\Div2|auto_generated|divider|divider|op_9~29_sumout ))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[168]~105_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_10~30  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[168]~105_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_9~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_10~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_10~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_10~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_10~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_10~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_10~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_10~21_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & (((\Div2|auto_generated|divider|divider|op_9~25_sumout )))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[169]~97_combout )) # (\Div2|auto_generated|divider|divider|StageOut[169]~91_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_10~26  ))
// \Div2|auto_generated|divider|divider|op_10~22  = CARRY(( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & (((\Div2|auto_generated|divider|divider|op_9~25_sumout )))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[169]~97_combout )) # (\Div2|auto_generated|divider|divider|StageOut[169]~91_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_10~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[169]~91_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_9~25_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[169]~97_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_10~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_10~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_10~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_10~21 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div2|auto_generated|divider|divider|op_10~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_10~17_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\Div2|auto_generated|divider|divider|op_9~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[170]~81_combout )) ) + ( \Div2|auto_generated|divider|divider|op_10~22  ))
// \Div2|auto_generated|divider|divider|op_10~18  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\Div2|auto_generated|divider|divider|op_9~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[170]~81_combout )) ) + ( \Div2|auto_generated|divider|divider|op_10~22  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[170]~81_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_9~21_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_10~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_10~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_10~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_10~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_10~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_10~13_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & (((\Div2|auto_generated|divider|divider|op_9~13_sumout )))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[171]~52_combout )) # (\Div2|auto_generated|divider|divider|StageOut[171]~43_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_10~18  ))
// \Div2|auto_generated|divider|divider|op_10~14  = CARRY(( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & (((\Div2|auto_generated|divider|divider|op_9~13_sumout )))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[171]~52_combout )) # (\Div2|auto_generated|divider|divider|StageOut[171]~43_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_10~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[171]~43_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_9~13_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[171]~52_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_10~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_10~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_10~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_10~13 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div2|auto_generated|divider|divider|op_10~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_10~9_sumout  = SUM(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\Div2|auto_generated|divider|divider|op_9~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[172]~65_combout )) ) + ( \Div2|auto_generated|divider|divider|op_10~14  ))
// \Div2|auto_generated|divider|divider|op_10~10  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\Div2|auto_generated|divider|divider|op_9~17_sumout ))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[172]~65_combout )) ) + ( \Div2|auto_generated|divider|divider|op_10~14  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[172]~65_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_9~17_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div2|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_10~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_10~6_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_9~1_sumout  & (((\Div2|auto_generated|divider|divider|op_9~9_sumout )))) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[173]~41_combout )) # (\Div2|auto_generated|divider|divider|StageOut[173]~31_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_10~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[173]~31_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_9~9_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[173]~41_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_10~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_10~6 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_10~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div2|auto_generated|divider|divider|op_10~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_10~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_10~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[184]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[184]~3_combout  = ( \Div0|auto_generated|divider|divider|op_9~9_sumout  & ( !\Div0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_9~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[184]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[184]~3 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[184]~3 .lut_mask = 64'h00000000FF00FF00;
defparam \Div0|auto_generated|divider|divider|StageOut[184]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[184]~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[184]~14_combout  = ( \Div0|auto_generated|divider|divider|StageOut[172]~13_combout  & ( \Div0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[172]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[184]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[184]~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[184]~14 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[184]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[183]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[183]~26_combout  = ( \Div0|auto_generated|divider|divider|op_9~13_sumout  & ( \Div0|auto_generated|divider|divider|op_9~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[171]~16_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[171]~25_combout ) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_9~13_sumout  & ( \Div0|auto_generated|divider|divider|op_9~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[171]~16_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[171]~25_combout ) ) ) ) # ( \Div0|auto_generated|divider|divider|op_9~13_sumout  & ( !\Div0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[171]~25_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[171]~16_combout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_9~13_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[183]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[183]~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[183]~26 .lut_mask = 64'h0000FFFF5F5F5F5F;
defparam \Div0|auto_generated|divider|divider|StageOut[183]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[182]~71 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[182]~71_combout  = ( !\Div0|auto_generated|divider|divider|op_9~1_sumout  & ( \Div0|auto_generated|divider|divider|op_9~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_9~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[182]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[182]~71 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[182]~71 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[182]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[182]~80 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[182]~80_combout  = ( \Div0|auto_generated|divider|divider|StageOut[170]~79_combout  & ( \Div0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[170]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[182]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[182]~80 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[182]~80 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[182]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[181]~98 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[181]~98_combout  = ( \Div0|auto_generated|divider|divider|StageOut[169]~97_combout  & ( (\Div0|auto_generated|divider|divider|op_9~1_sumout ) # (\Div0|auto_generated|divider|divider|op_9~25_sumout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|StageOut[169]~97_combout  & ( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[169]~91_combout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[169]~91_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_9~25_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[169]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[181]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[181]~98 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[181]~98 .lut_mask = 64'h0F550F550FFF0FFF;
defparam \Div0|auto_generated|divider|divider|StageOut[181]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[180]~100 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[180]~100_combout  = ( !\Div0|auto_generated|divider|divider|op_9~1_sumout  & ( \Div0|auto_generated|divider|divider|op_9~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_9~29_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[180]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[180]~100 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[180]~100 .lut_mask = 64'h00FF00FF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[180]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[180]~106 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[180]~106_combout  = ( \Div0|auto_generated|divider|divider|op_9~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[168]~105_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[168]~105_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[180]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[180]~106 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[180]~106 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[180]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[179]~113 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[179]~113_combout  = ( \Div0|auto_generated|divider|divider|op_9~33_sumout  & ( (!\Div0|auto_generated|divider|divider|op_9~1_sumout ) # ((\Div0|auto_generated|divider|divider|StageOut[167]~112_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[167]~109_combout )) ) ) # ( !\Div0|auto_generated|divider|divider|op_9~33_sumout  & ( (\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[167]~112_combout ) 
// # (\Div0|auto_generated|divider|divider|StageOut[167]~109_combout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[167]~109_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[167]~112_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_9~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[179]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[179]~113 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[179]~113 .lut_mask = 64'h05550555AFFFAFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[179]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y43_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[178]~115 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[178]~115_combout  = ( !\Div0|auto_generated|divider|divider|op_9~1_sumout  & ( \Div0|auto_generated|divider|divider|op_9~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_9~37_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[178]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[178]~115 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[178]~115 .lut_mask = 64'h00FF00FF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[178]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[178]~118 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[178]~118_combout  = ( \Div0|auto_generated|divider|divider|StageOut[166]~117_combout  & ( \Div0|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[166]~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[178]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[178]~118 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[178]~118 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[178]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[177]~122 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[177]~122_combout  = ( \Div0|auto_generated|divider|divider|StageOut[165]~121_combout  & ( \Div0|auto_generated|divider|divider|op_9~1_sumout  ) ) # ( 
// \Div0|auto_generated|divider|divider|StageOut[165]~121_combout  & ( !\Div0|auto_generated|divider|divider|op_9~1_sumout  & ( \Div0|auto_generated|divider|divider|op_9~41_sumout  ) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[165]~121_combout  & 
// ( !\Div0|auto_generated|divider|divider|op_9~1_sumout  & ( \Div0|auto_generated|divider|divider|op_9~41_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_9~41_sumout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|StageOut[165]~121_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[177]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[177]~122 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[177]~122 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[177]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[176]~124 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[176]~124_combout  = ( \Div0|auto_generated|divider|divider|op_9~1_sumout  & ( \Mult7~323  ) ) # ( !\Div0|auto_generated|divider|divider|op_9~1_sumout  & ( \Div0|auto_generated|divider|divider|op_9~45_sumout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult7~323 ),
	.datad(!\Div0|auto_generated|divider|divider|op_9~45_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[176]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[176]~124 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[176]~124 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[176]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~50 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_11~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~50 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_11~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~45 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~45_sumout  = SUM(( \Mult7~321  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~50_cout  ))
// \Div0|auto_generated|divider|divider|op_11~46  = CARRY(( \Mult7~321  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult7~321 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~45_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~46 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~45 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~45 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_11~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~41 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~41_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~45_sumout ))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & (\Mult7~322 )) ) + 
// ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~46  ))
// \Div0|auto_generated|divider|divider|op_11~42  = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~45_sumout ))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & (\Mult7~322 )) ) + ( VCC 
// ) + ( \Div0|auto_generated|divider|divider|op_11~46  ))

	.dataa(gnd),
	.datab(!\Mult7~322 ),
	.datac(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_10~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~41_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~42 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~41 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~41 .lut_mask = 64'h00000000000003F3;
defparam \Div0|auto_generated|divider|divider|op_11~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~37_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~41_sumout ))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[176]~124_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~42  ))
// \Div0|auto_generated|divider|divider|op_11~38  = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~41_sumout ))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[176]~124_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~42  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[176]~124_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_10~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~37_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~38 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~37 .lut_mask = 64'h00000000000005F5;
defparam \Div0|auto_generated|divider|divider|op_11~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~33_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~37_sumout ))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[177]~122_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~38  ))
// \Div0|auto_generated|divider|divider|op_11~34  = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~37_sumout ))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[177]~122_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~38  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[177]~122_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_10~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~33 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_11~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~29_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\Div0|auto_generated|divider|divider|op_10~33_sumout )))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[178]~118_combout )) # (\Div0|auto_generated|divider|divider|StageOut[178]~115_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~34  ))
// \Div0|auto_generated|divider|divider|op_11~30  = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\Div0|auto_generated|divider|divider|op_10~33_sumout )))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[178]~118_combout )) # (\Div0|auto_generated|divider|divider|StageOut[178]~115_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~34  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[178]~115_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_10~33_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[178]~118_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~29 .lut_mask = 64'h0000000000001B5F;
defparam \Div0|auto_generated|divider|divider|op_11~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[179]~113_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~30  ))
// \Div0|auto_generated|divider|divider|op_11~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[179]~113_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[179]~113_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_10~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_11~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~21_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\Div0|auto_generated|divider|divider|op_10~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[180]~106_combout )) # (\Div0|auto_generated|divider|divider|StageOut[180]~100_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~26  ))
// \Div0|auto_generated|divider|divider|op_11~22  = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\Div0|auto_generated|divider|divider|op_10~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[180]~106_combout )) # (\Div0|auto_generated|divider|divider|StageOut[180]~100_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[180]~100_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_10~25_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[180]~106_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~21 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div0|auto_generated|divider|divider|op_11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[181]~98_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~22  ))
// \Div0|auto_generated|divider|divider|op_11~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[181]~98_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~22  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[181]~98_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_10~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\Div0|auto_generated|divider|divider|op_10~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[182]~80_combout )) # (\Div0|auto_generated|divider|divider|StageOut[182]~71_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~18  ))
// \Div0|auto_generated|divider|divider|op_11~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\Div0|auto_generated|divider|divider|op_10~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[182]~80_combout )) # (\Div0|auto_generated|divider|divider|StageOut[182]~71_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[182]~71_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_10~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[182]~80_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~13 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[183]~26_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~14  ))
// \Div0|auto_generated|divider|divider|op_11~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[183]~26_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~14  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[183]~26_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_10~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\Div0|auto_generated|divider|divider|op_10~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[184]~14_combout )) # (\Div0|auto_generated|divider|divider|StageOut[184]~3_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_11~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[184]~3_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_10~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[184]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_11~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div0|auto_generated|divider|divider|op_11~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[184]~55 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[184]~55_combout  = ( \Div2|auto_generated|divider|divider|op_9~17_sumout  & ( !\Div2|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_9~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[184]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[184]~55 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[184]~55 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div2|auto_generated|divider|divider|StageOut[184]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[184]~66 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[184]~66_combout  = ( \Div2|auto_generated|divider|divider|StageOut[172]~65_combout  & ( \Div2|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[172]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[184]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[184]~66 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[184]~66 .lut_mask = 64'h0000000055555555;
defparam \Div2|auto_generated|divider|divider|StageOut[184]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[183]~53 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[183]~53_combout  = ( \Div2|auto_generated|divider|divider|op_9~13_sumout  & ( (!\Div2|auto_generated|divider|divider|op_9~1_sumout ) # ((\Div2|auto_generated|divider|divider|StageOut[171]~52_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[171]~43_combout )) ) ) # ( !\Div2|auto_generated|divider|divider|op_9~13_sumout  & ( (\Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\Div2|auto_generated|divider|divider|StageOut[171]~52_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[171]~43_combout ))) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[171]~43_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[171]~52_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_9~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[183]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[183]~53 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[183]~53 .lut_mask = 64'h05550555AFFFAFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[183]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[182]~73 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[182]~73_combout  = ( \Div2|auto_generated|divider|divider|op_9~21_sumout  & ( !\Div2|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_9~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[182]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[182]~73 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[182]~73 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div2|auto_generated|divider|divider|StageOut[182]~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[182]~82 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[182]~82_combout  = ( \Div2|auto_generated|divider|divider|StageOut[170]~81_combout  & ( \Div2|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|StageOut[170]~81_combout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[182]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[182]~82 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[182]~82 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[182]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[181]~98 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[181]~98_combout  = ( \Div2|auto_generated|divider|divider|op_9~25_sumout  & ( (!\Div2|auto_generated|divider|divider|op_9~1_sumout ) # ((\Div2|auto_generated|divider|divider|StageOut[169]~97_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[169]~91_combout )) ) ) # ( !\Div2|auto_generated|divider|divider|op_9~25_sumout  & ( (\Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\Div2|auto_generated|divider|divider|StageOut[169]~97_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[169]~91_combout ))) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[169]~91_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[169]~97_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_9~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[181]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[181]~98 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[181]~98 .lut_mask = 64'h05550555AFFFAFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[181]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[180]~100 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[180]~100_combout  = ( \Div2|auto_generated|divider|divider|op_9~29_sumout  & ( !\Div2|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_9~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[180]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[180]~100 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[180]~100 .lut_mask = 64'h00000000FF00FF00;
defparam \Div2|auto_generated|divider|divider|StageOut[180]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y51_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[180]~106 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[180]~106_combout  = ( \Div2|auto_generated|divider|divider|op_9~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[168]~105_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[168]~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[180]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[180]~106 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[180]~106 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[180]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[179]~113 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[179]~113_combout  = ( \Div2|auto_generated|divider|divider|op_9~33_sumout  & ( (!\Div2|auto_generated|divider|divider|op_9~1_sumout ) # ((\Div2|auto_generated|divider|divider|StageOut[167]~112_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[167]~109_combout )) ) ) # ( !\Div2|auto_generated|divider|divider|op_9~33_sumout  & ( (\Div2|auto_generated|divider|divider|op_9~1_sumout  & ((\Div2|auto_generated|divider|divider|StageOut[167]~112_combout ) 
// # (\Div2|auto_generated|divider|divider|StageOut[167]~109_combout ))) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[167]~109_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[167]~112_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_9~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[179]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[179]~113 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[179]~113 .lut_mask = 64'h05550555AFFFAFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[179]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[178]~115 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[178]~115_combout  = ( \Div2|auto_generated|divider|divider|op_9~37_sumout  & ( !\Div2|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_9~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[178]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[178]~115 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[178]~115 .lut_mask = 64'h00000000FF00FF00;
defparam \Div2|auto_generated|divider|divider|StageOut[178]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y50_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[178]~118 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[178]~118_combout  = ( \Div2|auto_generated|divider|divider|op_9~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[166]~117_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[166]~117_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[178]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[178]~118 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[178]~118 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[178]~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[177]~122 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[177]~122_combout  = ( \Div2|auto_generated|divider|divider|op_9~41_sumout  & ( \Div2|auto_generated|divider|divider|op_9~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[165]~121_combout  ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_9~41_sumout  & ( \Div2|auto_generated|divider|divider|op_9~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[165]~121_combout  ) ) ) # ( \Div2|auto_generated|divider|divider|op_9~41_sumout  & ( 
// !\Div2|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[165]~121_combout ),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_9~41_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[177]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[177]~122 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[177]~122 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[177]~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y53_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[176]~124 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[176]~124_combout  = ( \Div2|auto_generated|divider|divider|op_9~45_sumout  & ( \Div2|auto_generated|divider|divider|op_9~1_sumout  & ( \Mult13~323  ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_9~45_sumout  & ( \Div2|auto_generated|divider|divider|op_9~1_sumout  & ( \Mult13~323  ) ) ) # ( \Div2|auto_generated|divider|divider|op_9~45_sumout  & ( !\Div2|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult13~323 ),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_9~45_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[176]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[176]~124 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[176]~124 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[176]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_11~50 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_11~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_11~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_11~50 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_11~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_11~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_11~45 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_11~45_sumout  = SUM(( \Mult13~321  ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_11~50_cout  ))
// \Div2|auto_generated|divider|divider|op_11~46  = CARRY(( \Mult13~321  ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_11~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult13~321 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_11~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_11~45_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_11~46 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_11~45 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_11~45 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|op_11~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_11~41 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_11~41_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\Div2|auto_generated|divider|divider|op_10~45_sumout ))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & (\Mult13~322 )) ) + 
// ( VCC ) + ( \Div2|auto_generated|divider|divider|op_11~46  ))
// \Div2|auto_generated|divider|divider|op_11~42  = CARRY(( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\Div2|auto_generated|divider|divider|op_10~45_sumout ))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & (\Mult13~322 )) ) + ( 
// VCC ) + ( \Div2|auto_generated|divider|divider|op_11~46  ))

	.dataa(gnd),
	.datab(!\Mult13~322 ),
	.datac(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|op_10~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_11~41_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_11~42 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_11~41 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_11~41 .lut_mask = 64'h00000000000003F3;
defparam \Div2|auto_generated|divider|divider|op_11~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_11~37 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_11~37_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\Div2|auto_generated|divider|divider|op_10~41_sumout ))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[176]~124_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_11~42  ))
// \Div2|auto_generated|divider|divider|op_11~38  = CARRY(( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\Div2|auto_generated|divider|divider|op_10~41_sumout ))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[176]~124_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_11~42  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[176]~124_combout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|op_10~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_11~37_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_11~38 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_11~37 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_11~37 .lut_mask = 64'h00000000000005F5;
defparam \Div2|auto_generated|divider|divider|op_11~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_11~33 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_11~33_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\Div2|auto_generated|divider|divider|op_10~37_sumout ))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[177]~122_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_11~38  ))
// \Div2|auto_generated|divider|divider|op_11~34  = CARRY(( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\Div2|auto_generated|divider|divider|op_10~37_sumout ))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[177]~122_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_11~38  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[177]~122_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_10~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_11~33_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_11~34 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_11~33 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_11~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_11~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_11~29 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_11~29_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & (((\Div2|auto_generated|divider|divider|op_10~33_sumout )))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[178]~118_combout )) # (\Div2|auto_generated|divider|divider|StageOut[178]~115_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_11~34  ))
// \Div2|auto_generated|divider|divider|op_11~30  = CARRY(( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & (((\Div2|auto_generated|divider|divider|op_10~33_sumout )))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[178]~118_combout )) # (\Div2|auto_generated|divider|divider|StageOut[178]~115_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_11~34  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[178]~115_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_10~33_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[178]~118_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_11~29_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_11~30 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_11~29 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_11~29 .lut_mask = 64'h0000000000001D3F;
defparam \Div2|auto_generated|divider|divider|op_11~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_11~25 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_11~25_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\Div2|auto_generated|divider|divider|op_10~29_sumout ))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[179]~113_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_11~30  ))
// \Div2|auto_generated|divider|divider|op_11~26  = CARRY(( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\Div2|auto_generated|divider|divider|op_10~29_sumout ))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[179]~113_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_11~30  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[179]~113_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_10~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_11~25_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_11~26 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_11~25 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_11~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_11~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_11~21 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_11~21_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & (((\Div2|auto_generated|divider|divider|op_10~25_sumout )))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[180]~106_combout )) # (\Div2|auto_generated|divider|divider|StageOut[180]~100_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_11~26  ))
// \Div2|auto_generated|divider|divider|op_11~22  = CARRY(( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & (((\Div2|auto_generated|divider|divider|op_10~25_sumout )))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[180]~106_combout )) # (\Div2|auto_generated|divider|divider|StageOut[180]~100_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_11~26  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[180]~100_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_10~25_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[180]~106_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_11~21_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_11~22 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_11~21 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_11~21 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div2|auto_generated|divider|divider|op_11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_11~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_11~17_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\Div2|auto_generated|divider|divider|op_10~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[181]~98_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_11~22  ))
// \Div2|auto_generated|divider|divider|op_11~18  = CARRY(( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\Div2|auto_generated|divider|divider|op_10~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[181]~98_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_11~22  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[181]~98_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_10~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_11~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_11~18 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_11~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_11~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_11~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_11~13_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & (((\Div2|auto_generated|divider|divider|op_10~17_sumout )))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[182]~82_combout )) # (\Div2|auto_generated|divider|divider|StageOut[182]~73_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_11~18  ))
// \Div2|auto_generated|divider|divider|op_11~14  = CARRY(( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & (((\Div2|auto_generated|divider|divider|op_10~17_sumout )))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[182]~82_combout )) # (\Div2|auto_generated|divider|divider|StageOut[182]~73_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_11~18  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[182]~73_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_10~17_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[182]~82_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_11~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_11~14 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_11~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_11~13 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div2|auto_generated|divider|divider|op_11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_11~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_11~9_sumout  = SUM(( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\Div2|auto_generated|divider|divider|op_10~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[183]~53_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_11~14  ))
// \Div2|auto_generated|divider|divider|op_11~10  = CARRY(( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\Div2|auto_generated|divider|divider|op_10~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[183]~53_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_11~14  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[183]~53_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_10~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_11~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|op_11~10 ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_11~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_11~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div2|auto_generated|divider|divider|op_11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_11~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_11~6_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & (((\Div2|auto_generated|divider|divider|op_10~9_sumout )))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[184]~66_combout )) # (\Div2|auto_generated|divider|divider|StageOut[184]~55_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_11~10  ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[184]~55_combout ),
	.datab(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_10~9_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[184]~66_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_11~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_11~6 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_11~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div2|auto_generated|divider|divider|op_11~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y52_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_11~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_11~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_11~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_11~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_11~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_11~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N51
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[184]~55 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[184]~55_combout  = ( \Div3|auto_generated|divider|divider|op_9~17_sumout  & ( !\Div3|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_9~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[184]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[184]~55 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[184]~55 .lut_mask = 64'h00000000FF00FF00;
defparam \Div3|auto_generated|divider|divider|StageOut[184]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N3
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[184]~66 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[184]~66_combout  = (\Div3|auto_generated|divider|divider|op_9~1_sumout  & \Div3|auto_generated|divider|divider|StageOut[172]~65_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[172]~65_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[184]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[184]~66 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[184]~66 .lut_mask = 64'h000F000F000F000F;
defparam \Div3|auto_generated|divider|divider|StageOut[184]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N9
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[183]~53 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[183]~53_combout  = ( \Div3|auto_generated|divider|divider|op_9~13_sumout  & ( ((!\Div3|auto_generated|divider|divider|op_9~1_sumout ) # (\Div3|auto_generated|divider|divider|StageOut[171]~43_combout )) # 
// (\Div3|auto_generated|divider|divider|StageOut[171]~52_combout ) ) ) # ( !\Div3|auto_generated|divider|divider|op_9~13_sumout  & ( (\Div3|auto_generated|divider|divider|op_9~1_sumout  & ((\Div3|auto_generated|divider|divider|StageOut[171]~43_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[171]~52_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[171]~52_combout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[171]~43_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_9~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[183]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[183]~53 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[183]~53 .lut_mask = 64'h003F003FFF3FFF3F;
defparam \Div3|auto_generated|divider|divider|StageOut[183]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N0
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[182]~73 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[182]~73_combout  = ( \Div3|auto_generated|divider|divider|op_9~21_sumout  & ( !\Div3|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_9~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[182]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[182]~73 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[182]~73 .lut_mask = 64'h00000000FF00FF00;
defparam \Div3|auto_generated|divider|divider|StageOut[182]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N54
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[182]~82 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[182]~82_combout  = ( \Div3|auto_generated|divider|divider|StageOut[170]~81_combout  & ( \Div3|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|StageOut[170]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[182]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[182]~82 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[182]~82 .lut_mask = 64'h0000000000FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[182]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N0
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[181]~98 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[181]~98_combout  = ( \Div3|auto_generated|divider|divider|op_9~25_sumout  & ( ((!\Div3|auto_generated|divider|divider|op_9~1_sumout ) # (\Div3|auto_generated|divider|divider|StageOut[169]~97_combout )) # 
// (\Div3|auto_generated|divider|divider|StageOut[169]~91_combout ) ) ) # ( !\Div3|auto_generated|divider|divider|op_9~25_sumout  & ( (\Div3|auto_generated|divider|divider|op_9~1_sumout  & ((\Div3|auto_generated|divider|divider|StageOut[169]~97_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[169]~91_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[169]~91_combout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[169]~97_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_9~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[181]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[181]~98 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[181]~98 .lut_mask = 64'h003F003FFF3FFF3F;
defparam \Div3|auto_generated|divider|divider|StageOut[181]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y58_N48
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[180]~100 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[180]~100_combout  = ( \Div3|auto_generated|divider|divider|op_9~29_sumout  & ( !\Div3|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div3|auto_generated|divider|divider|op_9~29_sumout ),
	.dataf(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[180]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[180]~100 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[180]~100 .lut_mask = 64'h0000FFFF00000000;
defparam \Div3|auto_generated|divider|divider|StageOut[180]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N15
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[180]~106 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[180]~106_combout  = ( \Div3|auto_generated|divider|divider|op_9~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[168]~105_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[168]~105_combout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[180]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[180]~106 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[180]~106 .lut_mask = 64'h0000000000FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[180]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N48
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[179]~113 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[179]~113_combout  = ( \Div3|auto_generated|divider|divider|op_9~33_sumout  & ( (!\Div3|auto_generated|divider|divider|op_9~1_sumout ) # ((\Div3|auto_generated|divider|divider|StageOut[167]~109_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[167]~112_combout )) ) ) # ( !\Div3|auto_generated|divider|divider|op_9~33_sumout  & ( (\Div3|auto_generated|divider|divider|op_9~1_sumout  & ((\Div3|auto_generated|divider|divider|StageOut[167]~109_combout ) 
// # (\Div3|auto_generated|divider|divider|StageOut[167]~112_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[167]~112_combout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[167]~109_combout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_9~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[179]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[179]~113 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[179]~113 .lut_mask = 64'h03330333CFFFCFFF;
defparam \Div3|auto_generated|divider|divider|StageOut[179]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N48
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[178]~115 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[178]~115_combout  = ( \Div3|auto_generated|divider|divider|op_9~37_sumout  & ( !\Div3|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div3|auto_generated|divider|divider|op_9~37_sumout ),
	.dataf(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[178]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[178]~115 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[178]~115 .lut_mask = 64'h0000FFFF00000000;
defparam \Div3|auto_generated|divider|divider|StageOut[178]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y57_N21
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[178]~118 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[178]~118_combout  = ( \Div3|auto_generated|divider|divider|op_9~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[166]~117_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[166]~117_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[178]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[178]~118 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[178]~118 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div3|auto_generated|divider|divider|StageOut[178]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N36
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[177]~122 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[177]~122_combout  = ( \Div3|auto_generated|divider|divider|op_9~41_sumout  & ( \Div3|auto_generated|divider|divider|op_9~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[165]~121_combout  ) ) ) # ( 
// !\Div3|auto_generated|divider|divider|op_9~41_sumout  & ( \Div3|auto_generated|divider|divider|op_9~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[165]~121_combout  ) ) ) # ( \Div3|auto_generated|divider|divider|op_9~41_sumout  & ( 
// !\Div3|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[165]~121_combout ),
	.datae(!\Div3|auto_generated|divider|divider|op_9~41_sumout ),
	.dataf(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[177]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[177]~122 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[177]~122 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[177]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N12
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[176]~124 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[176]~124_combout  = ( \Mult16~323  & ( \Div3|auto_generated|divider|divider|op_9~1_sumout  ) ) # ( \Mult16~323  & ( !\Div3|auto_generated|divider|divider|op_9~1_sumout  & ( 
// \Div3|auto_generated|divider|divider|op_9~45_sumout  ) ) ) # ( !\Mult16~323  & ( !\Div3|auto_generated|divider|divider|op_9~1_sumout  & ( \Div3|auto_generated|divider|divider|op_9~45_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_9~45_sumout ),
	.datad(gnd),
	.datae(!\Mult16~323 ),
	.dataf(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[176]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[176]~124 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[176]~124 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \Div3|auto_generated|divider|divider|StageOut[176]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N6
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_11~50 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_11~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_11~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_11~50 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_11~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div3|auto_generated|divider|divider|op_11~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N9
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_11~45 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_11~45_sumout  = SUM(( \Mult16~321  ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_11~50_cout  ))
// \Div3|auto_generated|divider|divider|op_11~46  = CARRY(( \Mult16~321  ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_11~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult16~321 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_11~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_11~45_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_11~46 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_11~45 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_11~45 .lut_mask = 64'h0000000000000F0F;
defparam \Div3|auto_generated|divider|divider|op_11~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N12
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_11~41 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_11~41_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_10~1_sumout  & ((\Div3|auto_generated|divider|divider|op_10~45_sumout ))) # (\Div3|auto_generated|divider|divider|op_10~1_sumout  & (\Mult16~322 )) ) + 
// ( VCC ) + ( \Div3|auto_generated|divider|divider|op_11~46  ))
// \Div3|auto_generated|divider|divider|op_11~42  = CARRY(( (!\Div3|auto_generated|divider|divider|op_10~1_sumout  & ((\Div3|auto_generated|divider|divider|op_10~45_sumout ))) # (\Div3|auto_generated|divider|divider|op_10~1_sumout  & (\Mult16~322 )) ) + ( 
// VCC ) + ( \Div3|auto_generated|divider|divider|op_11~46  ))

	.dataa(!\Mult16~322 ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|op_10~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_11~41_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_11~42 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_11~41 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_11~41 .lut_mask = 64'h00000000000005F5;
defparam \Div3|auto_generated|divider|divider|op_11~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N15
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_11~37 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_11~37_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_10~1_sumout  & ((\Div3|auto_generated|divider|divider|op_10~41_sumout ))) # (\Div3|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[176]~124_combout )) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_11~42  ))
// \Div3|auto_generated|divider|divider|op_11~38  = CARRY(( (!\Div3|auto_generated|divider|divider|op_10~1_sumout  & ((\Div3|auto_generated|divider|divider|op_10~41_sumout ))) # (\Div3|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[176]~124_combout )) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_11~42  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|StageOut[176]~124_combout ),
	.datac(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|op_10~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_11~37_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_11~38 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_11~37 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_11~37 .lut_mask = 64'h00000000000003F3;
defparam \Div3|auto_generated|divider|divider|op_11~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N18
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_11~33 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_11~33_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_10~1_sumout  & ((\Div3|auto_generated|divider|divider|op_10~37_sumout ))) # (\Div3|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[177]~122_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_11~38  ))
// \Div3|auto_generated|divider|divider|op_11~34  = CARRY(( (!\Div3|auto_generated|divider|divider|op_10~1_sumout  & ((\Div3|auto_generated|divider|divider|op_10~37_sumout ))) # (\Div3|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[177]~122_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_11~38  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[177]~122_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_10~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_11~33_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_11~34 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_11~33 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_11~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div3|auto_generated|divider|divider|op_11~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N21
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_11~29 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_11~29_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_10~1_sumout  & (\Div3|auto_generated|divider|divider|op_10~33_sumout )) # (\Div3|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[178]~118_combout ) # (\Div3|auto_generated|divider|divider|StageOut[178]~115_combout )))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_11~34  ))
// \Div3|auto_generated|divider|divider|op_11~30  = CARRY(( (!\Div3|auto_generated|divider|divider|op_10~1_sumout  & (\Div3|auto_generated|divider|divider|op_10~33_sumout )) # (\Div3|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[178]~118_combout ) # (\Div3|auto_generated|divider|divider|StageOut[178]~115_combout )))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_11~34  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_10~33_sumout ),
	.datab(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[178]~115_combout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[178]~118_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_11~29_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_11~30 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_11~29 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_11~29 .lut_mask = 64'h0000000000004777;
defparam \Div3|auto_generated|divider|divider|op_11~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N24
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_11~25 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_11~25_sumout  = SUM(( GND ) + ( (!\Div3|auto_generated|divider|divider|op_10~1_sumout  & ((\Div3|auto_generated|divider|divider|op_10~29_sumout ))) # (\Div3|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[179]~113_combout )) ) + ( \Div3|auto_generated|divider|divider|op_11~30  ))
// \Div3|auto_generated|divider|divider|op_11~26  = CARRY(( GND ) + ( (!\Div3|auto_generated|divider|divider|op_10~1_sumout  & ((\Div3|auto_generated|divider|divider|op_10~29_sumout ))) # (\Div3|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[179]~113_combout )) ) + ( \Div3|auto_generated|divider|divider|op_11~30  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[179]~113_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_10~29_sumout ),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_11~25_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_11~26 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_11~25 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_11~25 .lut_mask = 64'h0000FC3000000000;
defparam \Div3|auto_generated|divider|divider|op_11~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N27
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_11~21 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_11~21_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_10~1_sumout  & (((\Div3|auto_generated|divider|divider|op_10~25_sumout )))) # (\Div3|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[180]~106_combout )) # (\Div3|auto_generated|divider|divider|StageOut[180]~100_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_11~26  ))
// \Div3|auto_generated|divider|divider|op_11~22  = CARRY(( (!\Div3|auto_generated|divider|divider|op_10~1_sumout  & (((\Div3|auto_generated|divider|divider|op_10~25_sumout )))) # (\Div3|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[180]~106_combout )) # (\Div3|auto_generated|divider|divider|StageOut[180]~100_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_11~26  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[180]~100_combout ),
	.datab(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|op_10~25_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[180]~106_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_11~21_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_11~22 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_11~21 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_11~21 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div3|auto_generated|divider|divider|op_11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N30
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_11~17 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_11~17_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_10~1_sumout  & ((\Div3|auto_generated|divider|divider|op_10~21_sumout ))) # (\Div3|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[181]~98_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_11~22  ))
// \Div3|auto_generated|divider|divider|op_11~18  = CARRY(( (!\Div3|auto_generated|divider|divider|op_10~1_sumout  & ((\Div3|auto_generated|divider|divider|op_10~21_sumout ))) # (\Div3|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[181]~98_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_11~22  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[181]~98_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_10~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_11~17_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_11~18 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_11~17 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_11~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div3|auto_generated|divider|divider|op_11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N33
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_11~13 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_11~13_sumout  = SUM(( (!\Div3|auto_generated|divider|divider|op_10~1_sumout  & (((\Div3|auto_generated|divider|divider|op_10~17_sumout )))) # (\Div3|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[182]~82_combout )) # (\Div3|auto_generated|divider|divider|StageOut[182]~73_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_11~18  ))
// \Div3|auto_generated|divider|divider|op_11~14  = CARRY(( (!\Div3|auto_generated|divider|divider|op_10~1_sumout  & (((\Div3|auto_generated|divider|divider|op_10~17_sumout )))) # (\Div3|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[182]~82_combout )) # (\Div3|auto_generated|divider|divider|StageOut[182]~73_combout ))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_11~18  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[182]~73_combout ),
	.datab(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|op_10~17_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[182]~82_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_11~13_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_11~14 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_11~13 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_11~13 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div3|auto_generated|divider|divider|op_11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N36
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_11~9 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_11~9_sumout  = SUM(( GND ) + ( (!\Div3|auto_generated|divider|divider|op_10~1_sumout  & ((\Div3|auto_generated|divider|divider|op_10~13_sumout ))) # (\Div3|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[183]~53_combout )) ) + ( \Div3|auto_generated|divider|divider|op_11~14  ))
// \Div3|auto_generated|divider|divider|op_11~10  = CARRY(( GND ) + ( (!\Div3|auto_generated|divider|divider|op_10~1_sumout  & ((\Div3|auto_generated|divider|divider|op_10~13_sumout ))) # (\Div3|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[183]~53_combout )) ) + ( \Div3|auto_generated|divider|divider|op_11~14  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[183]~53_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_10~13_sumout ),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_11~9_sumout ),
	.cout(\Div3|auto_generated|divider|divider|op_11~10 ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_11~9 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_11~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div3|auto_generated|divider|divider|op_11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N39
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_11~6 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_11~6_cout  = CARRY(( (!\Div3|auto_generated|divider|divider|op_10~1_sumout  & (((\Div3|auto_generated|divider|divider|op_10~9_sumout )))) # (\Div3|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[184]~66_combout )) # (\Div3|auto_generated|divider|divider|StageOut[184]~55_combout ))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_11~10  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[184]~55_combout ),
	.datab(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|op_10~9_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[184]~66_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_11~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_11~6 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_11~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div3|auto_generated|divider|divider|op_11~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N42
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_11~1 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_11~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_11~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_11~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_11~1 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_11~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div3|auto_generated|divider|divider|op_11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[195]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[195]~15_combout  = ( !\Div0|auto_generated|divider|divider|op_10~1_sumout  & ( \Div0|auto_generated|divider|divider|op_10~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[195]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[195]~15 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[195]~15 .lut_mask = 64'h00000000FFFF0000;
defparam \Div0|auto_generated|divider|divider|StageOut[195]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[195]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[195]~27_combout  = ( \Div0|auto_generated|divider|divider|StageOut[183]~26_combout  & ( \Div0|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[183]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[195]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[195]~27 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[195]~27 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[195]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[194]~81 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[194]~81_combout  = ( \Div0|auto_generated|divider|divider|op_10~17_sumout  & ( \Div0|auto_generated|divider|divider|op_10~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[182]~71_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[182]~80_combout ) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_10~17_sumout  & ( \Div0|auto_generated|divider|divider|op_10~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[182]~71_combout ) 
// # (\Div0|auto_generated|divider|divider|StageOut[182]~80_combout ) ) ) ) # ( \Div0|auto_generated|divider|divider|op_10~17_sumout  & ( !\Div0|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[182]~80_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[182]~71_combout ),
	.datae(!\Div0|auto_generated|divider|divider|op_10~17_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[194]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[194]~81 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[194]~81 .lut_mask = 64'h0000FFFF0FFF0FFF;
defparam \Div0|auto_generated|divider|divider|StageOut[194]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y44_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[193]~90 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[193]~90_combout  = ( !\Div0|auto_generated|divider|divider|op_10~1_sumout  & ( \Div0|auto_generated|divider|divider|op_10~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_10~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[193]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[193]~90 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[193]~90 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[193]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y46_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[193]~99 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[193]~99_combout  = ( \Div0|auto_generated|divider|divider|op_10~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[181]~98_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[181]~98_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[193]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[193]~99 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[193]~99 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[193]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[192]~107 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[192]~107_combout  = ( \Div0|auto_generated|divider|divider|op_10~25_sumout  & ( \Div0|auto_generated|divider|divider|op_10~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[180]~106_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[180]~100_combout ) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_10~25_sumout  & ( \Div0|auto_generated|divider|divider|op_10~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[180]~106_combout 
// ) # (\Div0|auto_generated|divider|divider|StageOut[180]~100_combout ) ) ) ) # ( \Div0|auto_generated|divider|divider|op_10~25_sumout  & ( !\Div0|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[180]~100_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[180]~106_combout ),
	.datae(!\Div0|auto_generated|divider|divider|op_10~25_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[192]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[192]~107 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[192]~107 .lut_mask = 64'h0000FFFF0FFF0FFF;
defparam \Div0|auto_generated|divider|divider|StageOut[192]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[191]~108 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[191]~108_combout  = ( !\Div0|auto_generated|divider|divider|op_10~1_sumout  & ( \Div0|auto_generated|divider|divider|op_10~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[191]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[191]~108 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[191]~108 .lut_mask = 64'h00000000FFFF0000;
defparam \Div0|auto_generated|divider|divider|StageOut[191]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[191]~114 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[191]~114_combout  = ( \Div0|auto_generated|divider|divider|StageOut[179]~113_combout  & ( \Div0|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|StageOut[179]~113_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[191]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[191]~114 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[191]~114 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[191]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[190]~119 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[190]~119_combout  = ( \Div0|auto_generated|divider|divider|op_10~33_sumout  & ( \Div0|auto_generated|divider|divider|op_10~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[178]~118_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[178]~115_combout ) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_10~33_sumout  & ( \Div0|auto_generated|divider|divider|op_10~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[178]~118_combout 
// ) # (\Div0|auto_generated|divider|divider|StageOut[178]~115_combout ) ) ) ) # ( \Div0|auto_generated|divider|divider|op_10~33_sumout  & ( !\Div0|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[178]~115_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[178]~118_combout ),
	.datae(!\Div0|auto_generated|divider|divider|op_10~33_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[190]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[190]~119 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[190]~119 .lut_mask = 64'h0000FFFF0FFF0FFF;
defparam \Div0|auto_generated|divider|divider|StageOut[190]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[189]~120 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[189]~120_combout  = ( \Div0|auto_generated|divider|divider|op_10~37_sumout  & ( !\Div0|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_10~37_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[189]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[189]~120 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[189]~120 .lut_mask = 64'h0000FFFF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[189]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[189]~123 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[189]~123_combout  = ( \Div0|auto_generated|divider|divider|op_10~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[177]~122_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[177]~122_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[189]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[189]~123 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[189]~123 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[189]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[188]~125 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[188]~125_combout  = ( \Div0|auto_generated|divider|divider|op_10~41_sumout  & ( \Div0|auto_generated|divider|divider|op_10~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[176]~124_combout  ) ) ) # 
// ( !\Div0|auto_generated|divider|divider|op_10~41_sumout  & ( \Div0|auto_generated|divider|divider|op_10~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[176]~124_combout  ) ) ) # ( \Div0|auto_generated|divider|divider|op_10~41_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[176]~124_combout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_10~41_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[188]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[188]~125 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[188]~125 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[188]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[187]~126 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[187]~126_combout  = ( \Div0|auto_generated|divider|divider|op_10~1_sumout  & ( \Mult7~322  ) ) # ( !\Div0|auto_generated|divider|divider|op_10~1_sumout  & ( \Div0|auto_generated|divider|divider|op_10~45_sumout 
//  ) )

	.dataa(gnd),
	.datab(!\Mult7~322 ),
	.datac(!\Div0|auto_generated|divider|divider|op_10~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[187]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[187]~126 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[187]~126 .lut_mask = 64'h0F0F0F0F33333333;
defparam \Div0|auto_generated|divider|divider|StageOut[187]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~50 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_12~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~50 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_12~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~46 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~46_cout  = CARRY(( \Mult7~mac_resulta  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult7~mac_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_12~46_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~46 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~46 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_12~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~42 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~42_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~45_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & (\Mult7~321 )) ) + 
// ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~46_cout  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Mult7~321 ),
	.datad(!\Div0|auto_generated|divider|divider|op_11~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_12~42_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~42 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~42 .lut_mask = 64'h00000000000003CF;
defparam \Div0|auto_generated|divider|divider|op_12~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~38_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~41_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[187]~126_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~42_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[187]~126_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_11~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_12~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~38 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~38 .lut_mask = 64'h0000000000001D1D;
defparam \Div0|auto_generated|divider|divider|op_12~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~34 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~34_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~37_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[188]~125_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~38_cout  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[188]~125_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_11~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_12~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~34 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~34 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_12~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~30_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & (((\Div0|auto_generated|divider|divider|op_11~33_sumout )))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[189]~123_combout )) # (\Div0|auto_generated|divider|divider|StageOut[189]~120_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~34_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[189]~120_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_11~33_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[189]~123_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_12~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~30 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~30 .lut_mask = 64'h0000000000001D3F;
defparam \Div0|auto_generated|divider|divider|op_12~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~26_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[190]~119_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~30_cout  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[190]~119_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_11~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_12~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~26 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_12~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~22_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & (\Div0|auto_generated|divider|divider|op_11~25_sumout )) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[191]~114_combout ) # (\Div0|auto_generated|divider|divider|StageOut[191]~108_combout )))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~26_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_11~25_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[191]~108_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[191]~114_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_12~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~22 .lut_mask = 64'h0000FFFF00004777;
defparam \Div0|auto_generated|divider|divider|op_12~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~18_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[192]~107_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~22_cout  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[192]~107_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_11~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_12~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~18 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_12~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~14_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & (((\Div0|auto_generated|divider|divider|op_11~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[193]~99_combout )) # (\Div0|auto_generated|divider|divider|StageOut[193]~90_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~18_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[193]~90_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_11~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[193]~99_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_12~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~14 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_12~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~10_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[194]~81_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~14_cout  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[194]~81_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_11~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_12~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~10 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_12~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & (\Div0|auto_generated|divider|divider|op_11~9_sumout )) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[195]~27_combout ) # (\Div0|auto_generated|divider|divider|StageOut[195]~15_combout )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_12~10_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_11~9_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[195]~15_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[195]~27_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_12~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~6 .lut_mask = 64'h0000000000004777;
defparam \Div0|auto_generated|divider|divider|op_12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[195]~42 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[195]~42_combout  = (!\Div2|auto_generated|divider|divider|op_10~1_sumout  & \Div2|auto_generated|divider|divider|op_10~13_sumout )

	.dataa(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_10~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[195]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[195]~42 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[195]~42 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \Div2|auto_generated|divider|divider|StageOut[195]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[195]~54 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[195]~54_combout  = ( \Div2|auto_generated|divider|divider|StageOut[183]~53_combout  & ( \Div2|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[183]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[195]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[195]~54 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[195]~54 .lut_mask = 64'h0000000055555555;
defparam \Div2|auto_generated|divider|divider|StageOut[195]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[194]~83 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[194]~83_combout  = ( \Div2|auto_generated|divider|divider|op_10~17_sumout  & ( (!\Div2|auto_generated|divider|divider|op_10~1_sumout ) # ((\Div2|auto_generated|divider|divider|StageOut[182]~82_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[182]~73_combout )) ) ) # ( !\Div2|auto_generated|divider|divider|op_10~17_sumout  & ( (\Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\Div2|auto_generated|divider|divider|StageOut[182]~82_combout ) 
// # (\Div2|auto_generated|divider|divider|StageOut[182]~73_combout ))) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[182]~73_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[182]~82_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_10~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[194]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[194]~83 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[194]~83 .lut_mask = 64'h05550555AFFFAFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[194]~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[193]~90 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[193]~90_combout  = ( \Div2|auto_generated|divider|divider|op_10~21_sumout  & ( !\Div2|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_10~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[193]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[193]~90 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[193]~90 .lut_mask = 64'h00000000FF00FF00;
defparam \Div2|auto_generated|divider|divider|StageOut[193]~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[193]~99 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[193]~99_combout  = ( \Div2|auto_generated|divider|divider|StageOut[181]~98_combout  & ( \Div2|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[181]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[193]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[193]~99 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[193]~99 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[193]~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[192]~107 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[192]~107_combout  = ( \Div2|auto_generated|divider|divider|op_10~25_sumout  & ( (!\Div2|auto_generated|divider|divider|op_10~1_sumout ) # ((\Div2|auto_generated|divider|divider|StageOut[180]~106_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[180]~100_combout )) ) ) # ( !\Div2|auto_generated|divider|divider|op_10~25_sumout  & ( (\Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\Div2|auto_generated|divider|divider|StageOut[180]~106_combout 
// ) # (\Div2|auto_generated|divider|divider|StageOut[180]~100_combout ))) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[180]~100_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[180]~106_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_10~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[192]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[192]~107 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[192]~107 .lut_mask = 64'h05550555AFFFAFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[192]~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[191]~108 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[191]~108_combout  = ( \Div2|auto_generated|divider|divider|op_10~29_sumout  & ( !\Div2|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_10~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[191]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[191]~108 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[191]~108 .lut_mask = 64'h00000000FF00FF00;
defparam \Div2|auto_generated|divider|divider|StageOut[191]~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[191]~114 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[191]~114_combout  = ( \Div2|auto_generated|divider|divider|StageOut[179]~113_combout  & ( \Div2|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[179]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[191]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[191]~114 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[191]~114 .lut_mask = 64'h0000000055555555;
defparam \Div2|auto_generated|divider|divider|StageOut[191]~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N57
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[190]~119 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[190]~119_combout  = ( \Div2|auto_generated|divider|divider|op_10~33_sumout  & ( (!\Div2|auto_generated|divider|divider|op_10~1_sumout ) # ((\Div2|auto_generated|divider|divider|StageOut[178]~118_combout ) # 
// (\Div2|auto_generated|divider|divider|StageOut[178]~115_combout )) ) ) # ( !\Div2|auto_generated|divider|divider|op_10~33_sumout  & ( (\Div2|auto_generated|divider|divider|op_10~1_sumout  & ((\Div2|auto_generated|divider|divider|StageOut[178]~118_combout 
// ) # (\Div2|auto_generated|divider|divider|StageOut[178]~115_combout ))) ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[178]~115_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[178]~118_combout ),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|op_10~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[190]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[190]~119 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[190]~119 .lut_mask = 64'h05550555AFFFAFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[190]~119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y53_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[189]~120 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[189]~120_combout  = ( !\Div2|auto_generated|divider|divider|op_10~1_sumout  & ( \Div2|auto_generated|divider|divider|op_10~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_10~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[189]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[189]~120 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[189]~120 .lut_mask = 64'h00000000FFFF0000;
defparam \Div2|auto_generated|divider|divider|StageOut[189]~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[189]~123 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[189]~123_combout  = ( \Div2|auto_generated|divider|divider|StageOut[177]~122_combout  & ( \Div2|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|StageOut[177]~122_combout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[189]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[189]~123 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[189]~123 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[189]~123 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y53_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[188]~125 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[188]~125_combout  = ( \Div2|auto_generated|divider|divider|op_10~41_sumout  & ( \Div2|auto_generated|divider|divider|op_10~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[176]~124_combout  ) ) ) # 
// ( !\Div2|auto_generated|divider|divider|op_10~41_sumout  & ( \Div2|auto_generated|divider|divider|op_10~1_sumout  & ( \Div2|auto_generated|divider|divider|StageOut[176]~124_combout  ) ) ) # ( \Div2|auto_generated|divider|divider|op_10~41_sumout  & ( 
// !\Div2|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[176]~124_combout ),
	.datae(!\Div2|auto_generated|divider|divider|op_10~41_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[188]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[188]~125 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[188]~125 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \Div2|auto_generated|divider|divider|StageOut[188]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y53_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[187]~126 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[187]~126_combout  = ( \Div2|auto_generated|divider|divider|op_10~45_sumout  & ( \Div2|auto_generated|divider|divider|op_10~1_sumout  & ( \Mult13~322  ) ) ) # ( 
// !\Div2|auto_generated|divider|divider|op_10~45_sumout  & ( \Div2|auto_generated|divider|divider|op_10~1_sumout  & ( \Mult13~322  ) ) ) # ( \Div2|auto_generated|divider|divider|op_10~45_sumout  & ( !\Div2|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult13~322 ),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|op_10~45_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[187]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[187]~126 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[187]~126 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[187]~126 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_12~50 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_12~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_12~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_12~50 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_12~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_12~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_12~46 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_12~46_cout  = CARRY(( \Mult13~mac_resulta  ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_12~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult13~mac_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_12~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_12~46_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_12~46 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_12~46 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|op_12~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_12~42 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_12~42_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_11~1_sumout  & ((\Div2|auto_generated|divider|divider|op_11~45_sumout ))) # (\Div2|auto_generated|divider|divider|op_11~1_sumout  & (\Mult13~321 )) ) + 
// ( VCC ) + ( \Div2|auto_generated|divider|divider|op_12~46_cout  ))

	.dataa(gnd),
	.datab(!\Mult13~321 ),
	.datac(!\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|op_11~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_12~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_12~42_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_12~42 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_12~42 .lut_mask = 64'h00000000000003F3;
defparam \Div2|auto_generated|divider|divider|op_12~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N21
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_12~38 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_12~38_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_11~1_sumout  & ((\Div2|auto_generated|divider|divider|op_11~41_sumout ))) # (\Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[187]~126_combout )) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_12~42_cout  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[187]~126_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_11~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_12~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_12~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_12~38 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_12~38 .lut_mask = 64'h00000000000005AF;
defparam \Div2|auto_generated|divider|divider|op_12~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N24
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_12~34 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_12~34_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_11~1_sumout  & ((\Div2|auto_generated|divider|divider|op_11~37_sumout ))) # (\Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[188]~125_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_12~38_cout  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[188]~125_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_11~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_12~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_12~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_12~34 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_12~34 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_12~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N27
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_12~30 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_12~30_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_11~1_sumout  & (((\Div2|auto_generated|divider|divider|op_11~33_sumout )))) # (\Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[189]~123_combout )) # (\Div2|auto_generated|divider|divider|StageOut[189]~120_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_12~34_cout  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[189]~120_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_11~33_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[189]~123_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_12~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_12~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_12~30 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_12~30 .lut_mask = 64'h0000000000001B5F;
defparam \Div2|auto_generated|divider|divider|op_12~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_12~26 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_12~26_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_11~1_sumout  & ((\Div2|auto_generated|divider|divider|op_11~29_sumout ))) # (\Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[190]~119_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_12~30_cout  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[190]~119_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_11~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_12~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_12~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_12~26 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_12~26 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_12~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_12~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_12~22_cout  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|op_11~1_sumout  & (((\Div2|auto_generated|divider|divider|op_11~25_sumout )))) # (\Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[191]~114_combout )) # (\Div2|auto_generated|divider|divider|StageOut[191]~108_combout ))) ) + ( \Div2|auto_generated|divider|divider|op_12~26_cout  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[191]~108_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_11~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|StageOut[191]~114_combout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_12~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_12~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_12~22 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_12~22 .lut_mask = 64'h0000E4A000000000;
defparam \Div2|auto_generated|divider|divider|op_12~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_12~18 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_12~18_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_11~1_sumout  & ((\Div2|auto_generated|divider|divider|op_11~21_sumout ))) # (\Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[192]~107_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_12~22_cout  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[192]~107_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_11~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_12~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_12~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_12~18 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_12~18 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_12~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_12~14 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_12~14_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_11~1_sumout  & (((\Div2|auto_generated|divider|divider|op_11~17_sumout )))) # (\Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[193]~99_combout )) # (\Div2|auto_generated|divider|divider|StageOut[193]~90_combout ))) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_12~18_cout  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[193]~90_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_11~17_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[193]~99_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_12~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_12~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_12~14 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_12~14 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div2|auto_generated|divider|divider|op_12~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_12~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_12~10_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_11~1_sumout  & ((\Div2|auto_generated|divider|divider|op_11~13_sumout ))) # (\Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div2|auto_generated|divider|divider|StageOut[194]~83_combout )) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_12~14_cout  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[194]~83_combout ),
	.datad(!\Div2|auto_generated|divider|divider|op_11~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_12~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_12~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_12~10 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_12~10 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div2|auto_generated|divider|divider|op_12~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_12~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_12~6_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|op_11~1_sumout  & (((\Div2|auto_generated|divider|divider|op_11~9_sumout )))) # (\Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div2|auto_generated|divider|divider|StageOut[195]~54_combout )) # (\Div2|auto_generated|divider|divider|StageOut[195]~42_combout ))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_12~10_cout  ))

	.dataa(!\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|StageOut[195]~42_combout ),
	.datac(!\Div2|auto_generated|divider|divider|op_11~9_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[195]~54_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_12~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_12~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_12~6 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_12~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div2|auto_generated|divider|divider|op_12~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N48
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_12~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_12~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_12~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_12~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_12~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_12~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N15
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[195]~42 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[195]~42_combout  = (!\Div3|auto_generated|divider|divider|op_10~1_sumout  & \Div3|auto_generated|divider|divider|op_10~13_sumout )

	.dataa(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_10~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[195]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[195]~42 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[195]~42 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \Div3|auto_generated|divider|divider|StageOut[195]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N3
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[195]~54 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[195]~54_combout  = ( \Div3|auto_generated|divider|divider|StageOut[183]~53_combout  & ( \Div3|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|StageOut[183]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[195]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[195]~54 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[195]~54 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div3|auto_generated|divider|divider|StageOut[195]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N3
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[194]~83 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[194]~83_combout  = ( \Div3|auto_generated|divider|divider|op_10~17_sumout  & ( ((!\Div3|auto_generated|divider|divider|op_10~1_sumout ) # (\Div3|auto_generated|divider|divider|StageOut[182]~73_combout )) # 
// (\Div3|auto_generated|divider|divider|StageOut[182]~82_combout ) ) ) # ( !\Div3|auto_generated|divider|divider|op_10~17_sumout  & ( (\Div3|auto_generated|divider|divider|op_10~1_sumout  & ((\Div3|auto_generated|divider|divider|StageOut[182]~73_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[182]~82_combout ))) ) )

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[182]~82_combout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[182]~73_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_10~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[194]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[194]~83 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[194]~83 .lut_mask = 64'h005F005FFF5FFF5F;
defparam \Div3|auto_generated|divider|divider|StageOut[194]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N12
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[193]~90 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[193]~90_combout  = ( \Div3|auto_generated|divider|divider|op_10~21_sumout  & ( !\Div3|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_10~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[193]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[193]~90 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[193]~90 .lut_mask = 64'h00000000FF00FF00;
defparam \Div3|auto_generated|divider|divider|StageOut[193]~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N0
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[193]~99 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[193]~99_combout  = ( \Div3|auto_generated|divider|divider|op_10~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[181]~98_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[181]~98_combout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[193]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[193]~99 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[193]~99 .lut_mask = 64'h0000000000FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[193]~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N12
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[192]~107 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[192]~107_combout  = ( \Div3|auto_generated|divider|divider|op_10~25_sumout  & ( (!\Div3|auto_generated|divider|divider|op_10~1_sumout ) # ((\Div3|auto_generated|divider|divider|StageOut[180]~106_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[180]~100_combout )) ) ) # ( !\Div3|auto_generated|divider|divider|op_10~25_sumout  & ( (\Div3|auto_generated|divider|divider|op_10~1_sumout  & ((\Div3|auto_generated|divider|divider|StageOut[180]~106_combout 
// ) # (\Div3|auto_generated|divider|divider|StageOut[180]~100_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[180]~100_combout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[180]~106_combout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_10~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[192]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[192]~107 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[192]~107 .lut_mask = 64'h03330333CFFFCFFF;
defparam \Div3|auto_generated|divider|divider|StageOut[192]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N57
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[191]~108 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[191]~108_combout  = ( \Div3|auto_generated|divider|divider|op_10~29_sumout  & ( !\Div3|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_10~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[191]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[191]~108 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[191]~108 .lut_mask = 64'h00000000FF00FF00;
defparam \Div3|auto_generated|divider|divider|StageOut[191]~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N6
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[191]~114 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[191]~114_combout  = ( \Div3|auto_generated|divider|divider|op_10~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[179]~113_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[179]~113_combout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[191]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[191]~114 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[191]~114 .lut_mask = 64'h0000000000FF00FF;
defparam \Div3|auto_generated|divider|divider|StageOut[191]~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N9
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[190]~119 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[190]~119_combout  = ( \Div3|auto_generated|divider|divider|op_10~33_sumout  & ( (!\Div3|auto_generated|divider|divider|op_10~1_sumout ) # ((\Div3|auto_generated|divider|divider|StageOut[178]~118_combout ) # 
// (\Div3|auto_generated|divider|divider|StageOut[178]~115_combout )) ) ) # ( !\Div3|auto_generated|divider|divider|op_10~33_sumout  & ( (\Div3|auto_generated|divider|divider|op_10~1_sumout  & ((\Div3|auto_generated|divider|divider|StageOut[178]~118_combout 
// ) # (\Div3|auto_generated|divider|divider|StageOut[178]~115_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[178]~115_combout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[178]~118_combout ),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_10~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[190]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[190]~119 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[190]~119 .lut_mask = 64'h03330333CFFFCFFF;
defparam \Div3|auto_generated|divider|divider|StageOut[190]~119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N15
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[189]~120 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[189]~120_combout  = ( \Div3|auto_generated|divider|divider|op_10~37_sumout  & ( !\Div3|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_10~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[189]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[189]~120 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[189]~120 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div3|auto_generated|divider|divider|StageOut[189]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N33
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[189]~123 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[189]~123_combout  = ( \Div3|auto_generated|divider|divider|StageOut[177]~122_combout  & ( \Div3|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div3|auto_generated|divider|divider|StageOut[177]~122_combout ),
	.dataf(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[189]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[189]~123 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[189]~123 .lut_mask = 64'h000000000000FFFF;
defparam \Div3|auto_generated|divider|divider|StageOut[189]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N45
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[188]~125 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[188]~125_combout  = ( \Div3|auto_generated|divider|divider|op_10~41_sumout  & ( \Div3|auto_generated|divider|divider|op_10~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[176]~124_combout  ) ) ) # 
// ( !\Div3|auto_generated|divider|divider|op_10~41_sumout  & ( \Div3|auto_generated|divider|divider|op_10~1_sumout  & ( \Div3|auto_generated|divider|divider|StageOut[176]~124_combout  ) ) ) # ( \Div3|auto_generated|divider|divider|op_10~41_sumout  & ( 
// !\Div3|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[176]~124_combout ),
	.datad(gnd),
	.datae(!\Div3|auto_generated|divider|divider|op_10~41_sumout ),
	.dataf(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[188]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[188]~125 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[188]~125 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div3|auto_generated|divider|divider|StageOut[188]~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N42
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|StageOut[187]~126 (
// Equation(s):
// \Div3|auto_generated|divider|divider|StageOut[187]~126_combout  = ( \Div3|auto_generated|divider|divider|op_10~45_sumout  & ( \Div3|auto_generated|divider|divider|op_10~1_sumout  & ( \Mult16~322  ) ) ) # ( 
// !\Div3|auto_generated|divider|divider|op_10~45_sumout  & ( \Div3|auto_generated|divider|divider|op_10~1_sumout  & ( \Mult16~322  ) ) ) # ( \Div3|auto_generated|divider|divider|op_10~45_sumout  & ( !\Div3|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult16~322 ),
	.datad(gnd),
	.datae(!\Div3|auto_generated|divider|divider|op_10~45_sumout ),
	.dataf(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div3|auto_generated|divider|divider|StageOut[187]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|StageOut[187]~126 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|StageOut[187]~126 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div3|auto_generated|divider|divider|StageOut[187]~126 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N18
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_12~50 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_12~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_12~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_12~50 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_12~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div3|auto_generated|divider|divider|op_12~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N21
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_12~46 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_12~46_cout  = CARRY(( \Mult16~mac_resulta  ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_12~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult16~mac_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_12~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_12~46_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_12~46 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_12~46 .lut_mask = 64'h00000000000000FF;
defparam \Div3|auto_generated|divider|divider|op_12~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N24
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_12~42 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_12~42_cout  = CARRY(( VCC ) + ( (!\Div3|auto_generated|divider|divider|op_11~1_sumout  & ((\Div3|auto_generated|divider|divider|op_11~45_sumout ))) # (\Div3|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Mult16~321 )) ) + ( \Div3|auto_generated|divider|divider|op_12~46_cout  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Mult16~321 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_11~45_sumout ),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_12~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_12~42_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_12~42 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_12~42 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div3|auto_generated|divider|divider|op_12~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N27
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_12~38 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_12~38_cout  = CARRY(( (!\Div3|auto_generated|divider|divider|op_11~1_sumout  & ((\Div3|auto_generated|divider|divider|op_11~41_sumout ))) # (\Div3|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[187]~126_combout )) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_12~42_cout  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[187]~126_combout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|op_11~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_12~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_12~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_12~38 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_12~38 .lut_mask = 64'h00000000000005F5;
defparam \Div3|auto_generated|divider|divider|op_12~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N30
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_12~34 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_12~34_cout  = CARRY(( (!\Div3|auto_generated|divider|divider|op_11~1_sumout  & ((\Div3|auto_generated|divider|divider|op_11~37_sumout ))) # (\Div3|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[188]~125_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_12~38_cout  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[188]~125_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_11~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_12~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_12~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_12~34 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_12~34 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div3|auto_generated|divider|divider|op_12~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N33
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_12~30 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_12~30_cout  = CARRY(( (!\Div3|auto_generated|divider|divider|op_11~1_sumout  & (((\Div3|auto_generated|divider|divider|op_11~33_sumout )))) # (\Div3|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[189]~123_combout )) # (\Div3|auto_generated|divider|divider|StageOut[189]~120_combout ))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_12~34_cout  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[189]~120_combout ),
	.datab(!\Div3|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|op_11~33_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[189]~123_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_12~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_12~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_12~30 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_12~30 .lut_mask = 64'h0000000000001D3F;
defparam \Div3|auto_generated|divider|divider|op_12~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N36
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_12~26 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_12~26_cout  = CARRY(( (!\Div3|auto_generated|divider|divider|op_11~1_sumout  & ((\Div3|auto_generated|divider|divider|op_11~29_sumout ))) # (\Div3|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[190]~119_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_12~30_cout  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[190]~119_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_11~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_12~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_12~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_12~26 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_12~26 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div3|auto_generated|divider|divider|op_12~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N39
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_12~22 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_12~22_cout  = CARRY(( GND ) + ( (!\Div3|auto_generated|divider|divider|op_11~1_sumout  & (((\Div3|auto_generated|divider|divider|op_11~25_sumout )))) # (\Div3|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[191]~114_combout )) # (\Div3|auto_generated|divider|divider|StageOut[191]~108_combout ))) ) + ( \Div3|auto_generated|divider|divider|op_12~26_cout  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[191]~108_combout ),
	.datab(!\Div3|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|op_11~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|StageOut[191]~114_combout ),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_12~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_12~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_12~22 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_12~22 .lut_mask = 64'h0000E2C000000000;
defparam \Div3|auto_generated|divider|divider|op_12~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N42
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_12~18 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_12~18_cout  = CARRY(( (!\Div3|auto_generated|divider|divider|op_11~1_sumout  & ((\Div3|auto_generated|divider|divider|op_11~21_sumout ))) # (\Div3|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[192]~107_combout )) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_12~22_cout  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[192]~107_combout ),
	.datad(!\Div3|auto_generated|divider|divider|op_11~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_12~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_12~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_12~18 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_12~18 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div3|auto_generated|divider|divider|op_12~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N45
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_12~14 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_12~14_cout  = CARRY(( (!\Div3|auto_generated|divider|divider|op_11~1_sumout  & (\Div3|auto_generated|divider|divider|op_11~17_sumout )) # (\Div3|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[193]~99_combout ) # (\Div3|auto_generated|divider|divider|StageOut[193]~90_combout )))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_12~18_cout  ))

	.dataa(!\Div3|auto_generated|divider|divider|op_11~17_sumout ),
	.datab(!\Div3|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[193]~90_combout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[193]~99_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_12~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_12~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_12~14 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_12~14 .lut_mask = 64'h0000FFFF00004777;
defparam \Div3|auto_generated|divider|divider|op_12~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N48
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_12~10 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_12~10_cout  = CARRY(( GND ) + ( (!\Div3|auto_generated|divider|divider|op_11~1_sumout  & ((\Div3|auto_generated|divider|divider|op_11~13_sumout ))) # (\Div3|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div3|auto_generated|divider|divider|StageOut[194]~83_combout )) ) + ( \Div3|auto_generated|divider|divider|op_12~14_cout  ))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|StageOut[194]~83_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div3|auto_generated|divider|divider|op_11~13_sumout ),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_12~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_12~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_12~10 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_12~10 .lut_mask = 64'h0000FC3000000000;
defparam \Div3|auto_generated|divider|divider|op_12~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N51
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_12~6 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_12~6_cout  = CARRY(( (!\Div3|auto_generated|divider|divider|op_11~1_sumout  & (((\Div3|auto_generated|divider|divider|op_11~9_sumout )))) # (\Div3|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div3|auto_generated|divider|divider|StageOut[195]~54_combout )) # (\Div3|auto_generated|divider|divider|StageOut[195]~42_combout ))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_12~10_cout  ))

	.dataa(!\Div3|auto_generated|divider|divider|StageOut[195]~42_combout ),
	.datab(!\Div3|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|op_11~9_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|StageOut[195]~54_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_12~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div3|auto_generated|divider|divider|op_12~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_12~6 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_12~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div3|auto_generated|divider|divider|op_12~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y56_N54
cyclonev_lcell_comb \Div3|auto_generated|divider|divider|op_12~1 (
// Equation(s):
// \Div3|auto_generated|divider|divider|op_12~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_12~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div3|auto_generated|divider|divider|op_12~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div3|auto_generated|divider|divider|op_12~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div3|auto_generated|divider|divider|op_12~1 .extended_lut = "off";
defparam \Div3|auto_generated|divider|divider|op_12~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div3|auto_generated|divider|divider|op_12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N30
cyclonev_lcell_comb \Add37~34 (
// Equation(s):
// \Add37~34_cout  = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
// \Add37~35  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add37~34_cout ),
	.shareout(\Add37~35 ));
// synopsys translate_off
defparam \Add37~34 .extended_lut = "off";
defparam \Add37~34 .lut_mask = 64'h0000FFFF00000000;
defparam \Add37~34 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N33
cyclonev_lcell_comb \Add37~25 (
// Equation(s):
// \Add37~25_sumout  = SUM(( !\Div2|auto_generated|divider|divider|op_12~1_sumout  $ (\Div3|auto_generated|divider|divider|op_12~1_sumout ) ) + ( \Add37~35  ) + ( \Add37~34_cout  ))
// \Add37~26  = CARRY(( !\Div2|auto_generated|divider|divider|op_12~1_sumout  $ (\Div3|auto_generated|divider|divider|op_12~1_sumout ) ) + ( \Add37~35  ) + ( \Add37~34_cout  ))
// \Add37~27  = SHARE((\Div3|auto_generated|divider|divider|op_12~1_sumout ) # (\Div2|auto_generated|divider|divider|op_12~1_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|op_12~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add37~34_cout ),
	.sharein(\Add37~35 ),
	.combout(),
	.sumout(\Add37~25_sumout ),
	.cout(\Add37~26 ),
	.shareout(\Add37~27 ));
// synopsys translate_off
defparam \Add37~25 .extended_lut = "off";
defparam \Add37~25 .lut_mask = 64'h00000FFF0000F00F;
defparam \Add37~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N36
cyclonev_lcell_comb \Add37~29 (
// Equation(s):
// \Add37~29_sumout  = SUM(( !\Div2|auto_generated|divider|divider|op_11~1_sumout  $ (!\Div3|auto_generated|divider|divider|op_11~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_12~1_sumout )) ) + ( \Add37~27  ) + ( \Add37~26  ))
// \Add37~30  = CARRY(( !\Div2|auto_generated|divider|divider|op_11~1_sumout  $ (!\Div3|auto_generated|divider|divider|op_11~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_12~1_sumout )) ) + ( \Add37~27  ) + ( \Add37~26  ))
// \Add37~31  = SHARE((!\Div2|auto_generated|divider|divider|op_11~1_sumout  & (\Div3|auto_generated|divider|divider|op_11~1_sumout  & !\Div0|auto_generated|divider|divider|op_12~1_sumout )) # (\Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// ((!\Div0|auto_generated|divider|divider|op_12~1_sumout ) # (\Div3|auto_generated|divider|divider|op_11~1_sumout ))))

	.dataa(!\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add37~26 ),
	.sharein(\Add37~27 ),
	.combout(),
	.sumout(\Add37~29_sumout ),
	.cout(\Add37~30 ),
	.shareout(\Add37~31 ));
// synopsys translate_off
defparam \Add37~29 .extended_lut = "off";
defparam \Add37~29 .lut_mask = 64'h00005F050000A55A;
defparam \Add37~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N39
cyclonev_lcell_comb \Add37~21 (
// Equation(s):
// \Add37~21_sumout  = SUM(( !\Div3|auto_generated|divider|divider|op_10~1_sumout  $ (!\Div2|auto_generated|divider|divider|op_10~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_11~1_sumout )) ) + ( \Add37~31  ) + ( \Add37~30  ))
// \Add37~22  = CARRY(( !\Div3|auto_generated|divider|divider|op_10~1_sumout  $ (!\Div2|auto_generated|divider|divider|op_10~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_11~1_sumout )) ) + ( \Add37~31  ) + ( \Add37~30  ))
// \Add37~23  = SHARE((!\Div3|auto_generated|divider|divider|op_10~1_sumout  & (\Div2|auto_generated|divider|divider|op_10~1_sumout  & !\Div0|auto_generated|divider|divider|op_11~1_sumout )) # (\Div3|auto_generated|divider|divider|op_10~1_sumout  & 
// ((!\Div0|auto_generated|divider|divider|op_11~1_sumout ) # (\Div2|auto_generated|divider|divider|op_10~1_sumout ))))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add37~30 ),
	.sharein(\Add37~31 ),
	.combout(),
	.sumout(\Add37~21_sumout ),
	.cout(\Add37~22 ),
	.shareout(\Add37~23 ));
// synopsys translate_off
defparam \Add37~21 .extended_lut = "off";
defparam \Add37~21 .lut_mask = 64'h00003F030000C33C;
defparam \Add37~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N42
cyclonev_lcell_comb \Add37~17 (
// Equation(s):
// \Add37~17_sumout  = SUM(( !\Div2|auto_generated|divider|divider|op_9~1_sumout  $ (!\Div3|auto_generated|divider|divider|op_9~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_10~1_sumout )) ) + ( \Add37~23  ) + ( \Add37~22  ))
// \Add37~18  = CARRY(( !\Div2|auto_generated|divider|divider|op_9~1_sumout  $ (!\Div3|auto_generated|divider|divider|op_9~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_10~1_sumout )) ) + ( \Add37~23  ) + ( \Add37~22  ))
// \Add37~19  = SHARE((!\Div2|auto_generated|divider|divider|op_9~1_sumout  & (\Div3|auto_generated|divider|divider|op_9~1_sumout  & !\Div0|auto_generated|divider|divider|op_10~1_sumout )) # (\Div2|auto_generated|divider|divider|op_9~1_sumout  & 
// ((!\Div0|auto_generated|divider|divider|op_10~1_sumout ) # (\Div3|auto_generated|divider|divider|op_9~1_sumout ))))

	.dataa(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add37~22 ),
	.sharein(\Add37~23 ),
	.combout(),
	.sumout(\Add37~17_sumout ),
	.cout(\Add37~18 ),
	.shareout(\Add37~19 ));
// synopsys translate_off
defparam \Add37~17 .extended_lut = "off";
defparam \Add37~17 .lut_mask = 64'h00005F050000A55A;
defparam \Add37~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N45
cyclonev_lcell_comb \Add37~9 (
// Equation(s):
// \Add37~9_sumout  = SUM(( !\Div3|auto_generated|divider|divider|op_8~1_sumout  $ (!\Div2|auto_generated|divider|divider|op_8~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_9~1_sumout )) ) + ( \Add37~19  ) + ( \Add37~18  ))
// \Add37~10  = CARRY(( !\Div3|auto_generated|divider|divider|op_8~1_sumout  $ (!\Div2|auto_generated|divider|divider|op_8~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_9~1_sumout )) ) + ( \Add37~19  ) + ( \Add37~18  ))
// \Add37~11  = SHARE((!\Div3|auto_generated|divider|divider|op_8~1_sumout  & (\Div2|auto_generated|divider|divider|op_8~1_sumout  & !\Div0|auto_generated|divider|divider|op_9~1_sumout )) # (\Div3|auto_generated|divider|divider|op_8~1_sumout  & 
// ((!\Div0|auto_generated|divider|divider|op_9~1_sumout ) # (\Div2|auto_generated|divider|divider|op_8~1_sumout ))))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add37~18 ),
	.sharein(\Add37~19 ),
	.combout(),
	.sumout(\Add37~9_sumout ),
	.cout(\Add37~10 ),
	.shareout(\Add37~11 ));
// synopsys translate_off
defparam \Add37~9 .extended_lut = "off";
defparam \Add37~9 .lut_mask = 64'h00003F030000C33C;
defparam \Add37~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N48
cyclonev_lcell_comb \Add37~13 (
// Equation(s):
// \Add37~13_sumout  = SUM(( !\Div2|auto_generated|divider|divider|op_7~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_8~1_sumout  $ (!\Div3|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \Add37~11  ) + ( \Add37~10  ))
// \Add37~14  = CARRY(( !\Div2|auto_generated|divider|divider|op_7~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_8~1_sumout  $ (!\Div3|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \Add37~11  ) + ( \Add37~10  ))
// \Add37~15  = SHARE((!\Div2|auto_generated|divider|divider|op_7~1_sumout  & (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & \Div3|auto_generated|divider|divider|op_7~1_sumout )) # (\Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// ((!\Div0|auto_generated|divider|divider|op_8~1_sumout ) # (\Div3|auto_generated|divider|divider|op_7~1_sumout ))))

	.dataa(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add37~10 ),
	.sharein(\Add37~11 ),
	.combout(),
	.sumout(\Add37~13_sumout ),
	.cout(\Add37~14 ),
	.shareout(\Add37~15 ));
// synopsys translate_off
defparam \Add37~13 .extended_lut = "off";
defparam \Add37~13 .lut_mask = 64'h000050F50000A55A;
defparam \Add37~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N51
cyclonev_lcell_comb \Add37~1 (
// Equation(s):
// \Add37~1_sumout  = SUM(( !\Div0|auto_generated|divider|divider|op_7~1_sumout  $ (!\Div2|auto_generated|divider|divider|op_6~1_sumout  $ (!\Div3|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \Add37~15  ) + ( \Add37~14  ))
// \Add37~2  = CARRY(( !\Div0|auto_generated|divider|divider|op_7~1_sumout  $ (!\Div2|auto_generated|divider|divider|op_6~1_sumout  $ (!\Div3|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \Add37~15  ) + ( \Add37~14  ))
// \Add37~3  = SHARE((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div3|auto_generated|divider|divider|op_6~1_sumout ) # (\Div2|auto_generated|divider|divider|op_6~1_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div2|auto_generated|divider|divider|op_6~1_sumout  & \Div3|auto_generated|divider|divider|op_6~1_sumout )))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add37~14 ),
	.sharein(\Add37~15 ),
	.combout(),
	.sumout(\Add37~1_sumout ),
	.cout(\Add37~2 ),
	.shareout(\Add37~3 ));
// synopsys translate_off
defparam \Add37~1 .extended_lut = "off";
defparam \Add37~1 .lut_mask = 64'h00000CCF0000C33C;
defparam \Add37~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N54
cyclonev_lcell_comb \Add37~5 (
// Equation(s):
// \Add37~5_sumout  = SUM(( !\Div0|auto_generated|divider|divider|op_6~1_sumout  $ (!\Div3|auto_generated|divider|divider|op_5~1_sumout  $ (!\Div2|auto_generated|divider|divider|op_5~1_sumout )) ) + ( \Add37~3  ) + ( \Add37~2  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add37~2 ),
	.sharein(\Add37~3 ),
	.combout(),
	.sumout(\Add37~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add37~5 .extended_lut = "off";
defparam \Add37~5 .lut_mask = 64'h000000000000C33C;
defparam \Add37~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N0
cyclonev_lcell_comb \LessThan7~0 (
// Equation(s):
// \LessThan7~0_combout  = ( \Add37~29_sumout  & ( !\Add37~21_sumout  & ( !\Add37~25_sumout  ) ) ) # ( !\Add37~29_sumout  & ( !\Add37~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add37~25_sumout ),
	.datad(gnd),
	.datae(!\Add37~29_sumout ),
	.dataf(!\Add37~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan7~0 .extended_lut = "off";
defparam \LessThan7~0 .lut_mask = 64'hFFFFF0F000000000;
defparam \LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N12
cyclonev_lcell_comb \LessThan7~1 (
// Equation(s):
// \LessThan7~1_combout  = ( \LessThan7~0_combout  & ( !\Add37~1_sumout  & ( (!\Add37~5_sumout  & ((!\Add37~9_sumout ) # ((!\Add37~13_sumout ) # (!\Add37~17_sumout )))) ) ) ) # ( !\LessThan7~0_combout  & ( !\Add37~1_sumout  & ( (!\Add37~5_sumout  & 
// ((!\Add37~9_sumout ) # (!\Add37~13_sumout ))) ) ) )

	.dataa(!\Add37~5_sumout ),
	.datab(!\Add37~9_sumout ),
	.datac(!\Add37~13_sumout ),
	.datad(!\Add37~17_sumout ),
	.datae(!\LessThan7~0_combout ),
	.dataf(!\Add37~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan7~1 .extended_lut = "off";
defparam \LessThan7~1 .lut_mask = 64'hA8A8AAA800000000;
defparam \LessThan7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y49_N47
dffeas \key_count[15] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add19~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_count[15]),
	.prn(vcc));
// synopsys translate_off
defparam \key_count[15] .is_wysiwyg = "true";
defparam \key_count[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y49_N0
cyclonev_lcell_comb \Add19~25 (
// Equation(s):
// \Add19~25_sumout  = SUM(( key_count[0] ) + ( VCC ) + ( !VCC ))
// \Add19~26  = CARRY(( key_count[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!key_count[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add19~25_sumout ),
	.cout(\Add19~26 ),
	.shareout());
// synopsys translate_off
defparam \Add19~25 .extended_lut = "off";
defparam \Add19~25 .lut_mask = 64'h00000000000000FF;
defparam \Add19~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y49_N2
dffeas \key_count[0] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add19~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \key_count[0] .is_wysiwyg = "true";
defparam \key_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y49_N3
cyclonev_lcell_comb \Add19~29 (
// Equation(s):
// \Add19~29_sumout  = SUM(( key_count[1] ) + ( GND ) + ( \Add19~26  ))
// \Add19~30  = CARRY(( key_count[1] ) + ( GND ) + ( \Add19~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!key_count[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add19~29_sumout ),
	.cout(\Add19~30 ),
	.shareout());
// synopsys translate_off
defparam \Add19~29 .extended_lut = "off";
defparam \Add19~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add19~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y49_N5
dffeas \key_count[1] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add19~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \key_count[1] .is_wysiwyg = "true";
defparam \key_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y49_N6
cyclonev_lcell_comb \Add19~33 (
// Equation(s):
// \Add19~33_sumout  = SUM(( key_count[2] ) + ( GND ) + ( \Add19~30  ))
// \Add19~34  = CARRY(( key_count[2] ) + ( GND ) + ( \Add19~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!key_count[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add19~33_sumout ),
	.cout(\Add19~34 ),
	.shareout());
// synopsys translate_off
defparam \Add19~33 .extended_lut = "off";
defparam \Add19~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add19~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y49_N8
dffeas \key_count[2] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add19~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \key_count[2] .is_wysiwyg = "true";
defparam \key_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y49_N9
cyclonev_lcell_comb \Add19~37 (
// Equation(s):
// \Add19~37_sumout  = SUM(( key_count[3] ) + ( GND ) + ( \Add19~34  ))
// \Add19~38  = CARRY(( key_count[3] ) + ( GND ) + ( \Add19~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!key_count[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add19~37_sumout ),
	.cout(\Add19~38 ),
	.shareout());
// synopsys translate_off
defparam \Add19~37 .extended_lut = "off";
defparam \Add19~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add19~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y49_N11
dffeas \key_count[3] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add19~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \key_count[3] .is_wysiwyg = "true";
defparam \key_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y49_N12
cyclonev_lcell_comb \Add19~41 (
// Equation(s):
// \Add19~41_sumout  = SUM(( key_count[4] ) + ( GND ) + ( \Add19~38  ))
// \Add19~42  = CARRY(( key_count[4] ) + ( GND ) + ( \Add19~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!key_count[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add19~41_sumout ),
	.cout(\Add19~42 ),
	.shareout());
// synopsys translate_off
defparam \Add19~41 .extended_lut = "off";
defparam \Add19~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add19~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y49_N14
dffeas \key_count[4] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add19~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \key_count[4] .is_wysiwyg = "true";
defparam \key_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y49_N15
cyclonev_lcell_comb \Add19~5 (
// Equation(s):
// \Add19~5_sumout  = SUM(( key_count[5] ) + ( GND ) + ( \Add19~42  ))
// \Add19~6  = CARRY(( key_count[5] ) + ( GND ) + ( \Add19~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!key_count[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add19~5_sumout ),
	.cout(\Add19~6 ),
	.shareout());
// synopsys translate_off
defparam \Add19~5 .extended_lut = "off";
defparam \Add19~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add19~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y49_N17
dffeas \key_count[5] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add19~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \key_count[5] .is_wysiwyg = "true";
defparam \key_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y49_N18
cyclonev_lcell_comb \Add19~45 (
// Equation(s):
// \Add19~45_sumout  = SUM(( key_count[6] ) + ( GND ) + ( \Add19~6  ))
// \Add19~46  = CARRY(( key_count[6] ) + ( GND ) + ( \Add19~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!key_count[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add19~45_sumout ),
	.cout(\Add19~46 ),
	.shareout());
// synopsys translate_off
defparam \Add19~45 .extended_lut = "off";
defparam \Add19~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add19~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y49_N20
dffeas \key_count[6] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add19~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \key_count[6] .is_wysiwyg = "true";
defparam \key_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y49_N21
cyclonev_lcell_comb \Add19~49 (
// Equation(s):
// \Add19~49_sumout  = SUM(( key_count[7] ) + ( GND ) + ( \Add19~46  ))
// \Add19~50  = CARRY(( key_count[7] ) + ( GND ) + ( \Add19~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!key_count[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add19~49_sumout ),
	.cout(\Add19~50 ),
	.shareout());
// synopsys translate_off
defparam \Add19~49 .extended_lut = "off";
defparam \Add19~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add19~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y49_N24
cyclonev_lcell_comb \Add19~53 (
// Equation(s):
// \Add19~53_sumout  = SUM(( key_count[8] ) + ( GND ) + ( \Add19~50  ))
// \Add19~54  = CARRY(( key_count[8] ) + ( GND ) + ( \Add19~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!key_count[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add19~53_sumout ),
	.cout(\Add19~54 ),
	.shareout());
// synopsys translate_off
defparam \Add19~53 .extended_lut = "off";
defparam \Add19~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add19~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y49_N26
dffeas \key_count[8] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add19~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \key_count[8] .is_wysiwyg = "true";
defparam \key_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y49_N27
cyclonev_lcell_comb \Add19~57 (
// Equation(s):
// \Add19~57_sumout  = SUM(( key_count[9] ) + ( GND ) + ( \Add19~54  ))
// \Add19~58  = CARRY(( key_count[9] ) + ( GND ) + ( \Add19~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!key_count[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add19~57_sumout ),
	.cout(\Add19~58 ),
	.shareout());
// synopsys translate_off
defparam \Add19~57 .extended_lut = "off";
defparam \Add19~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add19~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y49_N29
dffeas \key_count[9] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add19~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_count[9]),
	.prn(vcc));
// synopsys translate_off
defparam \key_count[9] .is_wysiwyg = "true";
defparam \key_count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y49_N30
cyclonev_lcell_comb \Add19~61 (
// Equation(s):
// \Add19~61_sumout  = SUM(( key_count[10] ) + ( GND ) + ( \Add19~58  ))
// \Add19~62  = CARRY(( key_count[10] ) + ( GND ) + ( \Add19~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!key_count[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add19~61_sumout ),
	.cout(\Add19~62 ),
	.shareout());
// synopsys translate_off
defparam \Add19~61 .extended_lut = "off";
defparam \Add19~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add19~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y49_N32
dffeas \key_count[10] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add19~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_count[10]),
	.prn(vcc));
// synopsys translate_off
defparam \key_count[10] .is_wysiwyg = "true";
defparam \key_count[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y49_N33
cyclonev_lcell_comb \Add19~9 (
// Equation(s):
// \Add19~9_sumout  = SUM(( key_count[11] ) + ( GND ) + ( \Add19~62  ))
// \Add19~10  = CARRY(( key_count[11] ) + ( GND ) + ( \Add19~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!key_count[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add19~9_sumout ),
	.cout(\Add19~10 ),
	.shareout());
// synopsys translate_off
defparam \Add19~9 .extended_lut = "off";
defparam \Add19~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add19~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y49_N35
dffeas \key_count[11] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add19~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_count[11]),
	.prn(vcc));
// synopsys translate_off
defparam \key_count[11] .is_wysiwyg = "true";
defparam \key_count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y49_N36
cyclonev_lcell_comb \Add19~13 (
// Equation(s):
// \Add19~13_sumout  = SUM(( key_count[12] ) + ( GND ) + ( \Add19~10  ))
// \Add19~14  = CARRY(( key_count[12] ) + ( GND ) + ( \Add19~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!key_count[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add19~13_sumout ),
	.cout(\Add19~14 ),
	.shareout());
// synopsys translate_off
defparam \Add19~13 .extended_lut = "off";
defparam \Add19~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add19~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y49_N38
dffeas \key_count[12] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add19~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_count[12]),
	.prn(vcc));
// synopsys translate_off
defparam \key_count[12] .is_wysiwyg = "true";
defparam \key_count[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y49_N39
cyclonev_lcell_comb \Add19~17 (
// Equation(s):
// \Add19~17_sumout  = SUM(( key_count[13] ) + ( GND ) + ( \Add19~14  ))
// \Add19~18  = CARRY(( key_count[13] ) + ( GND ) + ( \Add19~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!key_count[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add19~17_sumout ),
	.cout(\Add19~18 ),
	.shareout());
// synopsys translate_off
defparam \Add19~17 .extended_lut = "off";
defparam \Add19~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add19~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y49_N41
dffeas \key_count[13] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add19~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_count[13]),
	.prn(vcc));
// synopsys translate_off
defparam \key_count[13] .is_wysiwyg = "true";
defparam \key_count[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y49_N42
cyclonev_lcell_comb \Add19~21 (
// Equation(s):
// \Add19~21_sumout  = SUM(( key_count[14] ) + ( GND ) + ( \Add19~18  ))
// \Add19~22  = CARRY(( key_count[14] ) + ( GND ) + ( \Add19~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!key_count[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add19~21_sumout ),
	.cout(\Add19~22 ),
	.shareout());
// synopsys translate_off
defparam \Add19~21 .extended_lut = "off";
defparam \Add19~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add19~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y49_N44
dffeas \key_count[14] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add19~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_count[14]),
	.prn(vcc));
// synopsys translate_off
defparam \key_count[14] .is_wysiwyg = "true";
defparam \key_count[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y49_N45
cyclonev_lcell_comb \Add19~1 (
// Equation(s):
// \Add19~1_sumout  = SUM(( key_count[15] ) + ( GND ) + ( \Add19~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!key_count[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add19~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add19~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add19~1 .extended_lut = "off";
defparam \Add19~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add19~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \reverse_key~input (
	.i(reverse_key),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reverse_key~input_o ));
// synopsys translate_off
defparam \reverse_key~input .bus_hold = "false";
defparam \reverse_key~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y49_N51
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( !\Add19~37_sumout  & ( (!\Add19~25_sumout  & (!\Add19~33_sumout  & !\Add19~29_sumout )) ) )

	.dataa(!\Add19~25_sumout ),
	.datab(gnd),
	.datac(!\Add19~33_sumout ),
	.datad(!\Add19~29_sumout ),
	.datae(gnd),
	.dataf(!\Add19~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'hA000A00000000000;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y49_N6
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( \Add19~9_sumout  & ( !\Add19~13_sumout  & ( (!\Add19~41_sumout  & (\Add19~5_sumout  & (\Add19~17_sumout  & \Equal0~3_combout ))) ) ) )

	.dataa(!\Add19~41_sumout ),
	.datab(!\Add19~5_sumout ),
	.datac(!\Add19~17_sumout ),
	.datad(!\Equal0~3_combout ),
	.datae(!\Add19~9_sumout ),
	.dataf(!\Add19~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'h0000000200000000;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y49_N42
cyclonev_lcell_comb \status~0 (
// Equation(s):
// \status~0_combout  = ( \status~q  & ( \Equal0~4_combout  & ( (!\Add19~1_sumout ) # ((!\Add19~21_sumout ) # ((!\Equal0~2_combout ) # (\reverse_key~input_o ))) ) ) ) # ( !\status~q  & ( \Equal0~4_combout  & ( (\Add19~1_sumout  & (\Add19~21_sumout  & 
// (\Equal0~2_combout  & \reverse_key~input_o ))) ) ) ) # ( \status~q  & ( !\Equal0~4_combout  ) )

	.dataa(!\Add19~1_sumout ),
	.datab(!\Add19~21_sumout ),
	.datac(!\Equal0~2_combout ),
	.datad(!\reverse_key~input_o ),
	.datae(!\status~q ),
	.dataf(!\Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\status~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \status~0 .extended_lut = "off";
defparam \status~0 .lut_mask = 64'h0000FFFF0001FEFF;
defparam \status~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y49_N44
dffeas status(
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\status~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\status~q ),
	.prn(vcc));
// synopsys translate_off
defparam status.is_wysiwyg = "true";
defparam status.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y49_N12
cyclonev_lcell_comb \key_count[8]~0 (
// Equation(s):
// \key_count[8]~0_combout  = ( \Add19~21_sumout  & ( \Equal0~4_combout  & ( (!\Add19~1_sumout  & (!\reverse_key~input_o  $ (((\status~q ))))) # (\Add19~1_sumout  & ((!\reverse_key~input_o  $ (\status~q )) # (\Equal0~2_combout ))) ) ) ) # ( !\Add19~21_sumout 
//  & ( \Equal0~4_combout  & ( !\reverse_key~input_o  $ (\status~q ) ) ) ) # ( \Add19~21_sumout  & ( !\Equal0~4_combout  & ( !\reverse_key~input_o  $ (\status~q ) ) ) ) # ( !\Add19~21_sumout  & ( !\Equal0~4_combout  & ( !\reverse_key~input_o  $ (\status~q ) 
// ) ) )

	.dataa(!\Add19~1_sumout ),
	.datab(!\reverse_key~input_o ),
	.datac(!\Equal0~2_combout ),
	.datad(!\status~q ),
	.datae(!\Add19~21_sumout ),
	.dataf(!\Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key_count[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key_count[8]~0 .extended_lut = "off";
defparam \key_count[8]~0 .lut_mask = 64'hCC33CC33CC33CD37;
defparam \key_count[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y49_N23
dffeas \key_count[7] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\Add19~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\key_count[8]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \key_count[7] .is_wysiwyg = "true";
defparam \key_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y49_N54
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( \Add19~57_sumout  & ( \Add19~45_sumout  & ( (!\Add19~49_sumout  & (!\Add19~61_sumout  & !\Add19~53_sumout )) ) ) )

	.dataa(!\Add19~49_sumout ),
	.datab(!\Add19~61_sumout ),
	.datac(!\Add19~53_sumout ),
	.datad(gnd),
	.datae(!\Add19~57_sumout ),
	.dataf(!\Add19~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0000000000008080;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y49_N38
dffeas view_state(
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\view_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\view_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam view_state.is_wysiwyg = "true";
defparam view_state.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y49_N48
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !\Add19~41_sumout  & ( (!\Add19~25_sumout  & (!\Add19~33_sumout  & (!\Add19~29_sumout  & !\Add19~37_sumout ))) ) )

	.dataa(!\Add19~25_sumout ),
	.datab(!\Add19~33_sumout ),
	.datac(!\Add19~29_sumout ),
	.datad(!\Add19~37_sumout ),
	.datae(gnd),
	.dataf(!\Add19~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y49_N24
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( \Add19~9_sumout  & ( \Add19~5_sumout  & ( (!\Add19~13_sumout  & (\Add19~21_sumout  & (\Add19~17_sumout  & \Equal0~0_combout ))) ) ) )

	.dataa(!\Add19~13_sumout ),
	.datab(!\Add19~21_sumout ),
	.datac(!\Add19~17_sumout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\Add19~9_sumout ),
	.dataf(!\Add19~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h0000000000000002;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y49_N36
cyclonev_lcell_comb \view_state~0 (
// Equation(s):
// \view_state~0_combout  = ( \view_state~q  & ( \Equal0~1_combout  & ( (!\Equal0~2_combout ) # (((!\Add19~1_sumout ) # (!\reverse_key~input_o )) # (\status~q )) ) ) ) # ( !\view_state~q  & ( \Equal0~1_combout  & ( (\Equal0~2_combout  & (!\status~q  & 
// (\Add19~1_sumout  & \reverse_key~input_o ))) ) ) ) # ( \view_state~q  & ( !\Equal0~1_combout  ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\status~q ),
	.datac(!\Add19~1_sumout ),
	.datad(!\reverse_key~input_o ),
	.datae(!\view_state~q ),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\view_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \view_state~0 .extended_lut = "off";
defparam \view_state~0 .lut_mask = 64'h0000FFFF0004FFFB;
defparam \view_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N3
cyclonev_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = ( \screen|Hcnt [4] ) # ( !\screen|Hcnt [4] & ( (\screen|Hcnt [3]) # (\screen|Hcnt [5]) ) )

	.dataa(!\screen|Hcnt [5]),
	.datab(gnd),
	.datac(!\screen|Hcnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\screen|Hcnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~3 .extended_lut = "off";
defparam \always0~3 .lut_mask = 64'h5F5F5F5FFFFFFFFF;
defparam \always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N0
cyclonev_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = ( \screen|Hcnt [2] & ( (!\screen|Hcnt [5]) # ((!\screen|Hcnt [3] & !\screen|Hcnt [4])) ) ) # ( !\screen|Hcnt [2] & ( (!\screen|Hcnt [5]) # (!\screen|Hcnt [4]) ) )

	.dataa(!\screen|Hcnt [5]),
	.datab(!\screen|Hcnt [3]),
	.datac(!\screen|Hcnt [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\screen|Hcnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~2 .extended_lut = "off";
defparam \always0~2 .lut_mask = 64'hFAFAFAFAEAEAEAEA;
defparam \always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y43_N6
cyclonev_lcell_comb \VGA_B~16 (
// Equation(s):
// \VGA_B~16_combout  = ( !\screen|Hcnt [7] & ( (!\screen|Vcnt [9] & (\screen|Hcnt [8] & (\always0~2_combout  & (!\screen|Hcnt [9] & !\screen|Hcnt [6])))) ) ) # ( \screen|Hcnt [7] & ( (!\screen|Vcnt [9] & (!\screen|Hcnt [8] & (\always0~3_combout  & 
// (!\screen|Hcnt [9] & \screen|Hcnt [6])))) ) )

	.dataa(!\screen|Vcnt [9]),
	.datab(!\screen|Hcnt [8]),
	.datac(!\always0~3_combout ),
	.datad(!\screen|Hcnt [9]),
	.datae(!\screen|Hcnt [7]),
	.dataf(!\screen|Hcnt [6]),
	.datag(!\always0~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~16 .extended_lut = "on";
defparam \VGA_B~16 .lut_mask = 64'h0200000000000800;
defparam \VGA_B~16 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \sw3~input (
	.i(sw3),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw3~input_o ));
// synopsys translate_off
defparam \sw3~input .bus_hold = "false";
defparam \sw3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \sw2~input (
	.i(sw2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw2~input_o ));
// synopsys translate_off
defparam \sw2~input .bus_hold = "false";
defparam \sw2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N21
cyclonev_lcell_comb \VGA_R[0]~2 (
// Equation(s):
// \VGA_R[0]~2_combout  = ( !\sw2~input_o  & ( !\sw3~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sw3~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sw2~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R[0]~2 .extended_lut = "off";
defparam \VGA_R[0]~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \VGA_R[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \sw1~input (
	.i(sw1),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw1~input_o ));
// synopsys translate_off
defparam \sw1~input .bus_hold = "false";
defparam \sw1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \sw0~input (
	.i(sw0),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw0~input_o ));
// synopsys translate_off
defparam \sw0~input .bus_hold = "false";
defparam \sw0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N12
cyclonev_lcell_comb \VGA_R[0]~1 (
// Equation(s):
// \VGA_R[0]~1_combout  = ( \sw4~input_o  & ( \sw0~input_o  & ( !\sw3~input_o  ) ) ) # ( !\sw4~input_o  & ( \sw0~input_o  & ( !\sw3~input_o  ) ) ) # ( \sw4~input_o  & ( !\sw0~input_o  & ( !\sw3~input_o  ) ) ) # ( !\sw4~input_o  & ( !\sw0~input_o  & ( 
// (!\sw3~input_o  & ((\sw2~input_o ) # (\sw1~input_o ))) ) ) )

	.dataa(!\sw1~input_o ),
	.datab(!\sw3~input_o ),
	.datac(!\sw2~input_o ),
	.datad(gnd),
	.datae(!\sw4~input_o ),
	.dataf(!\sw0~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R[0]~1 .extended_lut = "off";
defparam \VGA_R[0]~1 .lut_mask = 64'h4C4CCCCCCCCCCCCC;
defparam \VGA_R[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y35_N0
cyclonev_mac \Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,\Add0~1_sumout ,!\screen|Vcnt [3],\screen|Vcnt [2],
\screen|Vcnt [1],\screen|Vcnt [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult1~8 .accumulate_clock = "none";
defparam \Mult1~8 .ax_clock = "none";
defparam \Mult1~8 .ax_width = 7;
defparam \Mult1~8 .ay_scan_in_clock = "none";
defparam \Mult1~8 .ay_scan_in_width = 18;
defparam \Mult1~8 .ay_use_scan_in = "false";
defparam \Mult1~8 .az_clock = "none";
defparam \Mult1~8 .bx_clock = "none";
defparam \Mult1~8 .by_clock = "none";
defparam \Mult1~8 .by_use_scan_in = "false";
defparam \Mult1~8 .bz_clock = "none";
defparam \Mult1~8 .coef_a_0 = 0;
defparam \Mult1~8 .coef_a_1 = 0;
defparam \Mult1~8 .coef_a_2 = 0;
defparam \Mult1~8 .coef_a_3 = 0;
defparam \Mult1~8 .coef_a_4 = 0;
defparam \Mult1~8 .coef_a_5 = 0;
defparam \Mult1~8 .coef_a_6 = 0;
defparam \Mult1~8 .coef_a_7 = 0;
defparam \Mult1~8 .coef_b_0 = 0;
defparam \Mult1~8 .coef_b_1 = 0;
defparam \Mult1~8 .coef_b_2 = 0;
defparam \Mult1~8 .coef_b_3 = 0;
defparam \Mult1~8 .coef_b_4 = 0;
defparam \Mult1~8 .coef_b_5 = 0;
defparam \Mult1~8 .coef_b_6 = 0;
defparam \Mult1~8 .coef_b_7 = 0;
defparam \Mult1~8 .coef_sel_a_clock = "none";
defparam \Mult1~8 .coef_sel_b_clock = "none";
defparam \Mult1~8 .delay_scan_out_ay = "false";
defparam \Mult1~8 .delay_scan_out_by = "false";
defparam \Mult1~8 .enable_double_accum = "false";
defparam \Mult1~8 .load_const_clock = "none";
defparam \Mult1~8 .load_const_value = 0;
defparam \Mult1~8 .mode_sub_location = 0;
defparam \Mult1~8 .negate_clock = "none";
defparam \Mult1~8 .operand_source_max = "input";
defparam \Mult1~8 .operand_source_may = "input";
defparam \Mult1~8 .operand_source_mbx = "input";
defparam \Mult1~8 .operand_source_mby = "input";
defparam \Mult1~8 .operation_mode = "m18x18_full";
defparam \Mult1~8 .output_clock = "none";
defparam \Mult1~8 .preadder_subtract_a = "false";
defparam \Mult1~8 .preadder_subtract_b = "false";
defparam \Mult1~8 .result_a_width = 64;
defparam \Mult1~8 .signed_max = "false";
defparam \Mult1~8 .signed_may = "false";
defparam \Mult1~8 .signed_mbx = "false";
defparam \Mult1~8 .signed_mby = "false";
defparam \Mult1~8 .sub_clock = "none";
defparam \Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N0
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( !\screen|Hcnt [0] $ (!\Mult1~8_resulta ) ) + ( !VCC ) + ( !VCC ))
// \Add4~6  = CARRY(( !\screen|Hcnt [0] $ (!\Mult1~8_resulta ) ) + ( !VCC ) + ( !VCC ))
// \Add4~7  = SHARE((\screen|Hcnt [0] & \Mult1~8_resulta ))

	.dataa(gnd),
	.datab(!\screen|Hcnt [0]),
	.datac(gnd),
	.datad(!\Mult1~8_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h00000033000033CC;
defparam \Add4~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N3
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( !\screen|Hcnt [1] $ (!\Mult1~9 ) ) + ( \Add4~7  ) + ( \Add4~6  ))
// \Add4~10  = CARRY(( !\screen|Hcnt [1] $ (!\Mult1~9 ) ) + ( \Add4~7  ) + ( \Add4~6  ))
// \Add4~11  = SHARE((\screen|Hcnt [1] & \Mult1~9 ))

	.dataa(!\screen|Hcnt [1]),
	.datab(gnd),
	.datac(!\Mult1~9 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(\Add4~7 ),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h0000050500005A5A;
defparam \Add4~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N6
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( !\screen|Hcnt [2] $ (\Mult1~10 ) ) + ( \Add4~11  ) + ( \Add4~10  ))
// \Add4~14  = CARRY(( !\screen|Hcnt [2] $ (\Mult1~10 ) ) + ( \Add4~11  ) + ( \Add4~10  ))
// \Add4~15  = SHARE((\Mult1~10 ) # (\screen|Hcnt [2]))

	.dataa(gnd),
	.datab(!\screen|Hcnt [2]),
	.datac(!\Mult1~10 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(\Add4~11 ),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout(\Add4~15 ));
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h00003F3F0000C3C3;
defparam \Add4~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N9
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( !\Add1~5_sumout  $ (\Mult1~11 ) ) + ( \Add4~15  ) + ( \Add4~14  ))
// \Add4~18  = CARRY(( !\Add1~5_sumout  $ (\Mult1~11 ) ) + ( \Add4~15  ) + ( \Add4~14  ))
// \Add4~19  = SHARE((\Mult1~11 ) # (\Add1~5_sumout ))

	.dataa(!\Add1~5_sumout ),
	.datab(gnd),
	.datac(!\Mult1~11 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(\Add4~15 ),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout(\Add4~19 ));
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h00005F5F0000A5A5;
defparam \Add4~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N12
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( !\Mult1~12  $ (\Add1~9_sumout ) ) + ( \Add4~19  ) + ( \Add4~18  ))
// \Add4~22  = CARRY(( !\Mult1~12  $ (\Add1~9_sumout ) ) + ( \Add4~19  ) + ( \Add4~18  ))
// \Add4~23  = SHARE((\Add1~9_sumout ) # (\Mult1~12 ))

	.dataa(gnd),
	.datab(!\Mult1~12 ),
	.datac(!\Add1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(\Add4~19 ),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout(\Add4~23 ));
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h00003F3F0000C3C3;
defparam \Add4~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N15
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( !\Add1~13_sumout  $ (!\Mult1~13 ) ) + ( \Add4~23  ) + ( \Add4~22  ))
// \Add4~26  = CARRY(( !\Add1~13_sumout  $ (!\Mult1~13 ) ) + ( \Add4~23  ) + ( \Add4~22  ))
// \Add4~27  = SHARE((\Add1~13_sumout  & \Mult1~13 ))

	.dataa(!\Add1~13_sumout ),
	.datab(gnd),
	.datac(!\Mult1~13 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(\Add4~23 ),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout(\Add4~27 ));
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000050500005A5A;
defparam \Add4~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N18
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( !\Add1~17_sumout  $ (!\Mult1~14 ) ) + ( \Add4~27  ) + ( \Add4~26  ))
// \Add4~30  = CARRY(( !\Add1~17_sumout  $ (!\Mult1~14 ) ) + ( \Add4~27  ) + ( \Add4~26  ))
// \Add4~31  = SHARE((\Add1~17_sumout  & \Mult1~14 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~17_sumout ),
	.datad(!\Mult1~14 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(\Add4~27 ),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout(\Add4~31 ));
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h0000000F00000FF0;
defparam \Add4~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N21
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( !\Add1~21_sumout  $ (\Mult1~15 ) ) + ( \Add4~31  ) + ( \Add4~30  ))
// \Add4~34  = CARRY(( !\Add1~21_sumout  $ (\Mult1~15 ) ) + ( \Add4~31  ) + ( \Add4~30  ))
// \Add4~35  = SHARE((\Mult1~15 ) # (\Add1~21_sumout ))

	.dataa(!\Add1~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(\Add4~31 ),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout(\Add4~35 ));
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h000055FF0000AA55;
defparam \Add4~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N24
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( !\Add1~25_sumout  $ (\Mult1~16 ) ) + ( \Add4~35  ) + ( \Add4~34  ))
// \Add4~38  = CARRY(( !\Add1~25_sumout  $ (\Mult1~16 ) ) + ( \Add4~35  ) + ( \Add4~34  ))
// \Add4~39  = SHARE((\Mult1~16 ) # (\Add1~25_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~25_sumout ),
	.datad(!\Mult1~16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(\Add4~35 ),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout(\Add4~39 ));
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h00000FFF0000F00F;
defparam \Add4~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N27
cyclonev_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_sumout  = SUM(( !\Add1~29_sumout  $ (\Mult1~17 ) ) + ( \Add4~39  ) + ( \Add4~38  ))
// \Add4~42  = CARRY(( !\Add1~29_sumout  $ (\Mult1~17 ) ) + ( \Add4~39  ) + ( \Add4~38  ))
// \Add4~43  = SHARE((\Mult1~17 ) # (\Add1~29_sumout ))

	.dataa(!\Add1~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~17 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(\Add4~39 ),
	.combout(),
	.sumout(\Add4~41_sumout ),
	.cout(\Add4~42 ),
	.shareout(\Add4~43 ));
// synopsys translate_off
defparam \Add4~41 .extended_lut = "off";
defparam \Add4~41 .lut_mask = 64'h000055FF0000AA55;
defparam \Add4~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N30
cyclonev_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_sumout  = SUM(( !\Add1~1_sumout  $ (!\Mult1~18 ) ) + ( \Add4~43  ) + ( \Add4~42  ))
// \Add4~46  = CARRY(( !\Add1~1_sumout  $ (!\Mult1~18 ) ) + ( \Add4~43  ) + ( \Add4~42  ))
// \Add4~47  = SHARE((!\Add1~1_sumout ) # (\Mult1~18 ))

	.dataa(gnd),
	.datab(!\Add1~1_sumout ),
	.datac(!\Mult1~18 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~42 ),
	.sharein(\Add4~43 ),
	.combout(),
	.sumout(\Add4~45_sumout ),
	.cout(\Add4~46 ),
	.shareout(\Add4~47 ));
// synopsys translate_off
defparam \Add4~45 .extended_lut = "off";
defparam \Add4~45 .lut_mask = 64'h0000CFCF00003C3C;
defparam \Add4~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N33
cyclonev_lcell_comb \Add4~49 (
// Equation(s):
// \Add4~49_sumout  = SUM(( !\Add1~1_sumout  $ (!\Mult1~19 ) ) + ( \Add4~47  ) + ( \Add4~46  ))
// \Add4~50  = CARRY(( !\Add1~1_sumout  $ (!\Mult1~19 ) ) + ( \Add4~47  ) + ( \Add4~46  ))
// \Add4~51  = SHARE((!\Add1~1_sumout ) # (\Mult1~19 ))

	.dataa(gnd),
	.datab(!\Add1~1_sumout ),
	.datac(gnd),
	.datad(!\Mult1~19 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~46 ),
	.sharein(\Add4~47 ),
	.combout(),
	.sumout(\Add4~49_sumout ),
	.cout(\Add4~50 ),
	.shareout(\Add4~51 ));
// synopsys translate_off
defparam \Add4~49 .extended_lut = "off";
defparam \Add4~49 .lut_mask = 64'h0000CCFF000033CC;
defparam \Add4~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N36
cyclonev_lcell_comb \Add4~53 (
// Equation(s):
// \Add4~53_sumout  = SUM(( !\Add1~1_sumout  $ (!\Mult1~20 ) ) + ( \Add4~51  ) + ( \Add4~50  ))
// \Add4~54  = CARRY(( !\Add1~1_sumout  $ (!\Mult1~20 ) ) + ( \Add4~51  ) + ( \Add4~50  ))
// \Add4~55  = SHARE((!\Add1~1_sumout ) # (\Mult1~20 ))

	.dataa(gnd),
	.datab(!\Add1~1_sumout ),
	.datac(!\Mult1~20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~50 ),
	.sharein(\Add4~51 ),
	.combout(),
	.sumout(\Add4~53_sumout ),
	.cout(\Add4~54 ),
	.shareout(\Add4~55 ));
// synopsys translate_off
defparam \Add4~53 .extended_lut = "off";
defparam \Add4~53 .lut_mask = 64'h0000CFCF00003C3C;
defparam \Add4~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N39
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( !\Add1~1_sumout  $ (!\Mult1~21 ) ) + ( \Add4~55  ) + ( \Add4~54  ))

	.dataa(gnd),
	.datab(!\Add1~1_sumout ),
	.datac(!\Mult1~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~54 ),
	.sharein(\Add4~55 ),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h0000000000003C3C;
defparam \Add4~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y41_N46
dffeas \img_rom_2|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add4~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom_2|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \img_rom_2|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y45_N4
dffeas \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\img_rom_2|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFA07FFFFFFFFFFFFFFFFFFFFF57FD3FFFFFFFFFFFFFFFFFFF3FFFFF3FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFF7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFE0FFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFEFFFF7FFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFF7FFFFFBFFFBFFFFFFFFFFFFFEFFFFFFCFFFBFFFFFFFFFFFFFCFFFFFFEFFFDFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFDDFFFFFFFFFFFFFBFFFFFFF7FBEFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFFFDFEFFFFFFFFFFFFF7FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFBFFFEFFFFFFFFFFFFEFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFEFFFFFFFBFFFF7FF7FFFFFFFFEFFFFFFFBFFFF7FF7FFFFFFFFEFFFFFFFBFFFF7FF7FFFFFFFFFFFFFFFFBFFFF7FF7FFFFFFFFEFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFDBFEFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFF9CFFFFFFFFFFFFFFFFFFFFFFF3FBEFFFFFFFFFFFFFFFFFFFFF7FFDFFFFFFFFFFFFFFFFFFFFEFFEDFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFBFFFFFBFFF3FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF5FFFFEFFFFFFFFFFFFFFFFFFFFBFFF9FFFFFFFFFFFFFFFFFFFFE1F3FFFFFFFFFFFFFFFFFFFBFFEE7FFFFBFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF9FFFFFFFFFFFFFFDFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFEFFFFFFFFFFFFFFFF3FFFFFFFDFFFFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFF9FFFFFFFFFFFFFFFFFFAFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FE3FFFFFFFFFFFFFFFFFFF9BFB3FFFFFFFFFFFFFFFFFFFFF8E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y46_N45
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a24~portadataout  ) ) # ( 
// !\img_rom_2|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom_2|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y45_N5
dffeas \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\img_rom_2|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFAFFE7FFFFFFFFFFFFFFFFFFF9FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFEFFFFFFFFFFFFFC1FFFFFFFFFF3FFFFFFFFFFFF407FFFFFFFFFBFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFF000FE3F1FFFFDFFFFFFFFFFFE000FBFFF3FFFEFFFFFFFFFFFC00077FFFCFFFFFFFFFFFFFFFE0000FFFFF7FFFFFFFFFFFFFF8000BFFFFFFFFFFFFFFFFFFFFC0007FFFFFDFFFBFFFFFFFFFF0000FFFFFFFFFF1FFFFFFFFFF8003FFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FF7FE0FFFFFFFFFF8001FFFFFFFFF80FFFFFFFFFF0003FFFFFFFFF00FFFFFFFFFF000BFFFFFFFDE00FFFFFFFFFF0007FFFFFFFD800FFFFFFFFFF00040003FFFE000FFFFFFFFFF00000003FFFE000FFFFFFFFFE00000003FFFF000FFFFFFFFFE00000003FFFF000FFFFFFFFFE00000003FFFF0007FFFFFFFFF00000003FFFF0007FFFFFFFFF00000003FFFF0007FFFFFFFFF00000003FFFF0007FFFFFFFFE00000003FFFF0007FFFFFFFFE00000003FFFF0007FFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFE000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC200FFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFFFFFFFFF8100FFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFF0020FFFFFFFFFFFFFFFFFFFFF0011FFFFFFFFFFFFFFFFFFFFC000BFFFFFFFFFFFFFF3FFFFF80007FFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFE1FFFFC0000FFFFFFFFFFFFFFE0FFFE40001FFFFFFFFFFFFFF400BF200003FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFF40000000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFD0000000007FFFFFFFFFFFFFFF000000005FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFD8000000FFFFFFFFFFFFFFFFFFA000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00FFFFFFFFFFFFFFFFFFFFB0017FFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y47_N18
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a25~portadataout  ) ) # ( 
// !\img_rom_2|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \img_rom_2|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFB17FFFFFFFFFFFFFFFFFFFFF3803BFFFFFFFFFFFFFFFFFFF400000BFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFC000000000BFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFE80000000007FFFFFFFFFFFFBFC0000000003FFFFFFFFFFFF7F8001F000007FFFFFFFFFFFFFFF009FA00003FFFFFFFFFFFEFFF47FFFC0000FFFFFFFFFFFFFFF8FFFFF0000FFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF7FFFFFC0003FFFFFFFFFFFFFFFFFFFFF000BFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFF7FFDFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FF803DFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFF7FFFFFFFE3FEFFFFFFFFFFFFF7FFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFF7FF7FFFFFFFFEFFFFFFFFFFFF7FF7FFFFFFFFEFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFDFFEFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF7F3FFFFFFFFFFFFFFFFFFFFFF7FFDFFFFFFFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFDFFFBFFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFEFFFFCFFFFFFFFFFFFFFFFFFFFFFFF7FFFEFFFFFFFFFFFFFF7FF9FDFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFCFFFFFFFFFFFFFFFFFF9FFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFBFFFFFFFFFFFFFFFFFFFEFFEBFFFFFFFFFFFFFFFFFFFFFA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y47_N33
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a26~portadataout  ) ) # ( 
// !\img_rom_2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \img_rom_2|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE8027FFFFFFFFFFFFFFFFFFFA000007FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFA00000007FFFFFFFFFFFFFFFF000000005FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFE40000000001FFFFFFFFFFFFFC18000000000FFFFFFFFFFFFF8000000000003FFFFFFFFFFFF804001F000007FFFFFFFFFFFF000013F400001FFFFFFFFFFFF0008FFFF80001FFFFFFFFFFFE0004FFFFE0000FFFFFFFFFFFC0003FFFFF00007FFFFFFFFFFC0007FFFFFC0007FFFFFFFFFF8000FFFFFFF000BFFFFFFFFFF8001FFFFFFF0013FFFFFFFFFF8003FFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FF0021FFFFFFFFFF0003FFFFFFF8001FFFFFFFFFF0007FFFFFFFC100FFFFFFFFFF0007FFFFFFFC200FFFFFFFFFF000FFFFFFFFC000FFFFFFFFFF000FFFFFFFFF000FFFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE800FFFFFFFFFFFFFFFFFFFFFE200FFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF8081FFFFFFFFFFFFFFFFFFFFF8021FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFF0FFFFF0000FFFFFFFFFFFFFFC03FFF80000FFFFFFFFFFFFFF8007FD00001FFFFFFFFFFFFFF0000E000003FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFF0000002FFFFFFFFFFFFFFFFFF8000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "007FFFFFFFFFFFFFFFFFFF8802FFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y45_N15
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a27~portadataout  ) ) # ( 
// !\img_rom_2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom_2|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFB17FFFFFFFFFFFFFFFFFFFFF47FC3FFFFFFFFFFFFFFFFFFF1FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF9FFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFF3FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFBFFFFFFFFFFFFFFEFE5FDFFFFDFFFFFFFFFFFFFFFB7FFFBFFFEFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFFFFFFFFFFFFFFFFFFFEFFFBFFFFFFFFFFFFFFFFFFFFEFFF3FFFFFFFFFFFFFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FF7FC1FFFFFFFFFFFFFFFFFFFFF7F81FFFFFFFFFFFFFFFFFFFFFBF00FFFFFFFFFFFFFFFFFFFFFDC00FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFC00FFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFF7F81FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFEFFE3FFFFFFFFFFFFFFFFFFFFEFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF5FFFFF7FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFDF7FFFBFFFEFFFFFFFFFFFFFFBFF1FCFFFFDFFFFFFFFFFFFFF7FFF1FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFDFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FF3FFFFFFFFFFFFFFFFFFF87FCBFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y47_N24
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a28~portadataout  ) ) # ( 
// !\img_rom_2|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \img_rom_2|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFF003F000001FFFFFFFFFFFFFFF8FFFFC0000FFFFFFFFFFFFFFFDFFFFE0000FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFF0011FFFFFFFFFFFFFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FF0001FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFC100FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFD800FFFFFFFFFFFFFFFFFFFFFDC00FFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFBF00FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFF7FC1FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFEFFFFFEFFFFFFFFFFFFFFFFFFFFBFFFBFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FF7FFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFD17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y61_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y47_N15
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a29~portadataout  ) ) # ( 
// !\img_rom_2|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom_2|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y63_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFC1FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFC000FFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF3FFFFF00007FFFFFFFFFFFFFF0FFFFE0000FFFFFFFFFFFFFFE03FFFC0000FFFFFFFFFFFFFF800BFC00001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFF80000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFF8000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X16_Y47_N54
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a30~portadataout  ) ) # ( 
// !\img_rom_2|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom_2|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFF00FFC00001FFFFFFFFFFFFFFF87FFF80000FFFFFFFFFFFFFFFDFFFFE0000FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FF0001FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFC000FFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFE0FFFFE0000FFFFFFFFFFFFFFC07FFF80000FFFFFFFFFFFFFF8007F800001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFC000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y47_N57
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// \img_rom_2|altsyncram_component|auto_generated|ram_block1a31~portadataout  ) ) ) # ( !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a7~portadataout  ) ) # ( 
// \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a31~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(gnd),
	.datae(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFF807FFFFFFFFFFFFFFFFFFFFF50013FFFFFFFFFFFFFFFFFFF400000BFFFFFFFFFFFFFFFFFF0000002FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFC000000000007FFFFFFFFFFFF8000000000003FFFFFFFFFFFF8000000000003FFFFFFFFFFFF001001F600003FFFFFFFFFFFF0000DFFFC0000FFFFFFFFFFFE0001FFFFF0000FFFFFFFFFFFE0007FFFFF80007FFFFFFFFFFE0007FFFFF80003FFFFFFFFFF8000FFFFFFE0007FFFFFFFFFFC001FFFFFFE0003FFFFFFFFFF8003FFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FF8021FFFFFFFFFF0003FFFFFFF0041FFFFFFFFFF0007FFFFFFF8000FFFFFFFFFF0007FFFFFFFE201FFFFFFFFFF0007FFFFFFFC400FFFFFFFFFF000FFFFFFFFE800FFFFFFFFFF00000003FFFF0007FFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFF0007FFFFFFFFE00000003FFFF000FFFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFF0007FFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFF0007FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFE400FFFFFFFFFFFFFFFFFFFFFC601FFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FFFFFFFFFFFFFFFE200FFFFFFFFFFFFFFFFFFFFF4041FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFE0013FFFFFFFFFFFFFFFFFFFFD000FFFFFFFFFFFFFFF7FFFFFC000BFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFBFFFFC0000FFFFFFFFFFFFFFC0BFFF60001FFFFFFFFFFFFFF401DFF00003FFFFFFFFFFFFFFC001F800007FFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFF40000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFF400000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE8000004FFFFFFFFFFFFFFFFFFB000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "01BFFFFFFFFFFFFFFFFFFFFC07BFFFFFFFFFFFFFFFFFFFFFAEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N15
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a8~portadataout  ) ) # ( 
// !\img_rom_2|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \img_rom_2|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h000000FFFF00FFFF;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFF917FFFFFFFFFFFFFFFFFFFFF3803BFFFFFFFFFFFFFFFFFFF400000BFFFFFFFFFFFFFFFFFF0000002FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFC000000000BFFFFFFFFFFFFFF40000000001FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFE80000000007FFFFFFFFFFFFFF40000000007FFFFFFFFFFFF7F8001F000007FFFFFFFFFFFF7FC00DF200003FFFFFFFFFFFEFFF47FFFC0000FFFFFFFFFFFEFFF8FFFFF0000FFFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFDFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFBFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FF8021FFFFFFFFFFFFFFFFFFFFF0041FFFFFFFFFF7FF7FFFFFFF8000FFFFFFFFFFFFFFFFFFFFFE201FFFFFFFFFFFFF7FFFFFFFC400FFFFFFFFFFFFFFFFFFFFFE800FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFEFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFEFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFA01FFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFDD00FFFFFFFFFFFFFFFFFFFFF3F81FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFEFFF3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFBFFF3FFFFFFFFFFFFFF9FFFFF7FFFFFFFFFFFFFFFFFE4FFFFFFFFFFFFFFFFFFFFFFFDFBFFF9FFFEFFFFFFFFFFFFFFFFE1FDFFFFDFFFFFFFFFFFFFFBFFEE7FFFFBFFFFFFFFFFFFFEFFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF9FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFAFFFFFFFFFFFFFFFFFF8FFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FE3FFFFFFFFFFFFFFFFFFFCBFABFFFFFFFFFFFFFFFFFFFFFAEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N21
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a9~portadataout  ) ) # ( 
// !\img_rom_2|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \img_rom_2|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h000000FFFF00FFFF;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFA802FFFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF80000000007FFFFFFFFFFFF7FC001F000007FFFFFFFFFFFFFFE01DF000001FFFFFFFFFFFEFFF87FFFC0001FFFFFFFFFFFFFFFDFFFFE0000FFFFFFFFFFFFFFFBFFFFF00007FFFFFFFFFFDFFFFFFFFFC0007FFFFFFFFFFBFFFFFFFFFF000BFFFFFFFFFFBFFFFFFFFFF000FFFFFFFFFFF7FFDFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FF001DFFFFFFFFFF7FFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC1FEFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFC1FEFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF80BFFFFFFFFFFFFFFFFFFFFFF003DFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFC000BFFFFFFFFFFFFFF3FFFFF80007FFFFFFFFFFFFFF9FFFFF80007FFFFFFFFFFFFFF1FFFFC0000FFFFFFFFFFFFFFC0FFFF00001FFFFFFFFFFFFFF4007FA00003FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFE000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFD0017FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N54
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a34~portadataout  ) ) # ( 
// !\img_rom_2|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \img_rom_2|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFB17FFFFFFFFFFFFFFFFFFFFF47FCBFFFFFFFFFFFFFFFFFFF5FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFF3FFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFF7FFFFFFFFFFFF807FFFFFFFFFBFFFFFFFFFFFF803FFE0FFFFFBFFFFFFFFFFFF001FEBFDFFFFDFFFFFFFFFFFF00077FFFFFFFEFFFFFFFFFFFE0002FFFFEFFFFFFFFFFFFFFFC0003FFFFF7FFFFFFFFFFFFFFC0007FFFFFBFFFBFFFFFFFFFFC001FFFFFFEFFF7FFFFFFFFFF8003FFFFFFEFFEFFFFFFFFFFF0001FFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FF7FFFFFFFFFFFFF8007FFFFFFF7FFFFFFFFFFFFF0007FFFFFFFBEFFFFFFFFFFFF0007FFFFFFFDFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFE00000007FFFFFFF7FFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFF7FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFE0FFFFF0000FFFFFFFFFFFFFFC07FFF80000FFFFFFFFFFFFFF8007F900001FFFFFFFFFFFFFF0000E000003FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFF0000002FFFFFFFFFFFFFFFFFF8000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "007FFFFFFFFFFFFFFFFFFF88027FFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y45_N54
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) # 
// ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a11~portadataout  ) ) ) # ( 
// !\img_rom_2|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a11~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(gnd),
	.datae(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000000FFFFFFFFFFFFFE00000000000FFFFFFFFFFFFF8000000000003FFFFFFFFFFFF0000000000003FFFFFFFFFFFF00100BF000001FFFFFFFFFFFF0000FFFF80000FFFFFFFFFFFE0001FFFFE0000FFFFFFFFFFFC0003FFFFF00007FFFFFFFFFFC0007FFFFF80007FFFFFFFFFFC001FFFFFFE000FFFFFFFFFFF8003FFFFFFF001FFFFFFFFFFF0001FFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FF003FFFFFFFFFFF8007FFFFFFF807FFFFFFFFFFF0007FFFFFFFC1FFFFFFFFFFFF0007FFFFFFFC3FFFFFFFFFFFF000FFFFFFFFC7FFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFF7FFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFF7FFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFF00BFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFBFFFFF80003FFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFE1FFFFE0000FFFFFFFFFFFFFFE0FFFFC0001FFFFFFFFFFFFFFC009FB00003FFFFFFFFFFFFFF8000E000003FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFF800000005FFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFE8000001FFFFFFFFFFFFFFFFFFE000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00BFFFFFFFFFFFFFFFFFFFB8033FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N6
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a36~portadataout  ) ) # ( 
// !\img_rom_2|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \img_rom_2|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFF3FFFFFFFFFEFFFFFFFFFFFFFE0FFFFFFFFFF7FFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF000FFFFBFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFE0002FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFDFFFFFFFFFF8003FFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF00000007FFFEFFFFFFFFFFFFE00000007FFFFFFF7FFFFFFFFF00000007FFFFFFF7FFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFF7FFFFFFFFF00000007FFFFFFF7FFFFFFFFF00000007FFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF80BFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF001DFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFF9FFFFF80007FFFFFFFFFFFFFF1FFFFF0000FFFFFFFFFFFFFFE0BFFF80001FFFFFFFFFFFFFFC007F300003FFFFFFFFFFFFFF8000E000003FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFF8000000000BFFFFFFFFFFFFFFD000000000FFFFFFFFFFFFFFFF800000005FFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFF8000002FFFFFFFFFFFFFFFFFFE000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "007FFFFFFFFFFFFFFFFFFF98037FFFFFFFFFFFFFFFFFFFFFD17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N33
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\img_rom_2|altsyncram_component|auto_generated|ram_block1a37~portadataout ) ) ) # ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \img_rom_2|altsyncram_component|auto_generated|ram_block1a37~portadataout ) ) )

	.dataa(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFE00000000000FFFFFFFFFFFFF8000000000007FFFFFFFFFFFF8000000000003FFFFFFFFFFFF000007FC00001FFFFFFFFFFFE00007FFF80000FFFFFFFFFFFE0001FFFFE0000FFFFFFFFFFFC0003FFFFF00007FFFFFFFFFFC0007FFFFF80007FFFFFFFFFF8001FFFFFFE0003FFFFFFFFFF8003FFFFFFF0003FFFFFFFFFF8003FFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FF0001FFFFFFFFFF0007FFFFFFF8001FFFFFFFFFF0007FFFFFFFC000FFFFFFFFFF0007FFFFFFFC000FFFFFFFFFF000FFFFFFFFE000FFFFFFFFFF000FFFFFFFFE000FFFFFFFFFF00000007FFFF000FFFFFFFFFF00000007FFFF000FFFFFFFFFE00000007FFFF000FFFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFF00000007FFFF000FFFFFFFFFF00000007FFFF000FFFFFFFFFF00000007FFFF000FFFFFFFFFFFFFFFFFFFFFE800FFFFFFFFFFFFFFFFFFFFFF400FFFFFFFFFFFFFFFFFFFFFDC00FFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFF41FFFFFFFFFFFFFFFFFFFFF7FC1FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFEFFF3FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF7FFFFFFFFFFFFFFFFFFEFFFFEFFFFFFFFFFFFFFFFFFFF3FFFFFFFEFFFFFFFFFFFFFFBFFBF8FFFFDFFFFFFFFFFFFFF7FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFDFFFFFFFFFFFFFFFFFF9FFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFE7FC7FFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N48
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (\img_rom_2|altsyncram_component|auto_generated|ram_block1a14~portadataout ) # 
// (\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) ) # ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & 
// \img_rom_2|altsyncram_component|auto_generated|ram_block1a14~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFE0FFFFE0000FFFFFFFFFFFFFFC07FFF80000FFFFFFFFFFFFFF8007FC00001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFC000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N0
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// \img_rom_2|altsyncram_component|auto_generated|ram_block1a39~portadataout  ) ) ) # ( !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a15~portadataout  ) ) # ( 
// \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a39~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datae(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h000000FFFFFF00FF;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "FFFFFFFFFBF3FFFFFFFFFFFFFFFFFFFFF2802BFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF8000000000BFFFFFFFFFFFFFF40000000003FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFE08000000000FFFFFFFFFFFFFC040000000007FFFFFFFFFFFF000001F000007FFFFFFFFFFFF00000FF800001FFFFFFFFFFFF00047FFF80000FFFFFFFFFFFE0001FFFFE0000FFFFFFFFFFFE0003FFFFF00007FFFFFFFFFFC000FFFFFFC0003FFFFFFFFFF8001FFFFFFF000FFFFFFFFFFF8003FFFFFFE0003FFFFFFFFFF0001FFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "FF0001FFFFFFFFFF0007FFFFFFF0041FFFFFFFFFF0007FFFFFFF8000FFFFFFFFFF000FFFFFFFFC001FFFFFFFFFF000FFFFFFFFE400FFFFFFFFFF000FFFFFFFFE800FFFFFFFFFE00000003FFFF0007FFFFFFFFE00000003FFFF0007FFFFFFFFE00000003FFFF000FFFFFFFFFF00000003FFFF000FFFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFF00000003FFFF8007FFFFFFFFF00000003FFFF000FFFFFFFFFE00000003FFFF000FFFFFFFFFE00000003FFFF0007FFFFFFFFF00000003FFFF0007FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFCC00FFFFFFFFFFFFFFFFFFFFFE001FFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFF8100FFFFFFFFFFFFFFFFFFFFF00C1FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFE0013FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFBFFFFE80007FFFFFFFFFFFFFF17FFFF0000FFFFFFFFFFFFFFC0DFFFC0001FFFFFFFFFFFFFFC009F600002FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFD000000000FFFFFFFFFFFFFFFF000000005FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE8000003FFFFFFFFFFFFFFFFFF6000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00BFFFFFFFFFFFFFFFFFFF3001BFFFFFFFFFFFFFFFFFFFFF917FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N45
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a40~portadataout  ) ) # ( 
// !\img_rom_2|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \img_rom_2|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFFFFFFEEBFFFFFFFFFFFFFFFFFFFFFD0017FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFF40000000003FFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFBFC0000000003FFFFFFFFFFFF7FC0000000003FFFFFFFFFFFFFFF003FE00003FFFFFFFFFFFFFFFC7FFFC0000FFFFFFFFFFFFFFFDFFFFF0000FFFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFDFFF7FFFFF80007FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFBFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "FF803FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFF7FFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFFFFFFFF7FFFFE7FFFFFFFFFFFFFFFFFFE7FFFCFFFFFFFFFFFFFFFFFFFF1FFF7FFFEFFFFFFFFFFFFFF3FF9F5FFFFCFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFE7FFFFFCFFFFFFFFFFFFFFFFFF5FFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFBFFFFFFFFFFFFFFFFFFF2FFEBFFFFFFFFFFFFFFFFFFFFF9F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N30
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\img_rom_2|altsyncram_component|auto_generated|ram_block1a41~portadataout ) ) ) # ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (\img_rom_2|altsyncram_component|auto_generated|ram_block1a41~portadataout  & 
// \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFEFFFFFFFFFFFFFE0FFFFFFFFFF7FFFFFFFFFFFF80BFFFFFFFFFBFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF802FF3FBFFFFFFFFFFFFFFFFF00037FFFBFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFF3FFFFFFFFFF8003FFFFFFFFFE1FFFFFFFFFF8003FFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FFFFC1FFFFFFFFFF8007FFFFFFFFF81FFFFFFFFFF800FFFFFFFFFE00FFFFFFFFFF0007FFFFFFFFC00FFFFFFFFFF000FFFFFFFFF800FFFFFFFFFF000FFFFFFFFF000FFFFFFFFFF00000007FFFE000FFFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC000FFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFF8100FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF0021FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFE000BFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFF0FFFFE0000FFFFFFFFFFFFFFE03FFF80000FFFFFFFFFFFFFF8007F400001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFF8000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y45_N0
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) # 
// ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a18~portadataout  ) ) ) # ( 
// !\img_rom_2|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a18~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datae(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .lut_mask = 64'h00FF00FF0000FFFF;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFFFFFAE7FFFFFFFFFFFFFFFFFFFFF78033FFFFFFFFFFFFFFFFFFF400000BFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFA00000007FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFC000000000BFFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFE08000000000FFFFFFFFFFFFF8080000000007FFFFFFFFFFFF000001F000007FFFFFFFFFFFF803007FE00003FFFFFFFFFFFE00007FFFC0000FFFFFFFFFFFF0000FFFFF0000FFFFFFFFFFFE0007FFFFF80007FFFFFFFFFFE0007FFFFFC0003FFFFFFFFFF8001FFFFFFF000FFFFFFFFFFFC003FFFFFFE001FFFFFFFFFFF0001FFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FF803FFFFFFFFFFF0007FFFFFFF007FFFFFFFFFFF800FFFFFFFF81FFFFFFFFFFFF0007FFFFFFFE3FFFFFFFFFFFF000FFFFFFFFE7FFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N36
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// \img_rom_2|altsyncram_component|auto_generated|ram_block1a43~portadataout  ) ) ) # ( !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a19~portadataout  ) ) # ( 
// \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a43~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(gnd),
	.datae(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "FFFFFFFFF9F7FFFFFFFFFFFFFFFFFFFFF17FDBFFFFFFFFFFFFFFFFFFF1FFFFF3FFFFFFFFFFFFFFFFFEFFFFFFEFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF3FFFFFFFFFEFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFBFFFFFFFFFFFF803FFE0FFFFFBFFFFFFFFFFFF803FE9F3FFFFFFFFFFFFFFFFF0007FFFFBFFFEFFFFFFFFFFFF0002FFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFE0007FFFFFBFFFBFFFFFFFFFF8000FFFFFFEFFF7FFFFFFFFFFC001FFFFFFEFFEFFFFFFFFFFF8003FFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "FFFFDFFFFFFFFFFF0003FFFFFFF7FFFFFFFFFFFFF800FFFFFFFFBEFFFFFFFFFFFF0007FFFFFFFFDFFFFFFFFFFFF000FFFFFFFFDFFFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFE0FFFFE0000FFFFFFFFFFFFFFC07FFF80000FFFFFFFFFFFFFF8007F800001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFC000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y45_N48
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \img_rom_2|altsyncram_component|auto_generated|ram_block1a44~portadataout  ) ) ) # ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  & ( 
// \img_rom_2|altsyncram_component|auto_generated|ram_block1a44~portadataout  ) ) ) # ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(gnd),
	.datae(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFFAFFEFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFEFFFFFFFFFFFFFE0FFFFFFFFFF7FFFFFFFFFFFF80FFFFFFFFFFBFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF803FFBF1FFFFDFFFFFFFFFFFE00077FFFBFFFFFFFFFFFFFFFF0003FFFFEFFFFFFFFFFFFFFFE0007FFFFF7FFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFF7FFFFFFFFFFC003FFFFFFFFFEFFFFFFFFFFF0001FFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "FF7FFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFEFFFFFFFFFFFF0007FFFFFFFDFFFFFFFFFFFFF000FFFFFFFFDFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y45_N27
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a45~portadataout  ) ) # ( 
// !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a21~portadataout  ) ) ) # ( 
// !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a21~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(gnd),
	.datae(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFDF00000000007FFFFFFFFFFFFFF00000000007FFFFFFFFFFFF7FC0000000003FFFFFFFFFFFF7FC00FF800001FFFFFFFFFFFEFFF8FFFFC0000FFFFFFFFFFFEFFFCFFFFE0000FFFFFFFFFFFFFFFBFFFFF00007FFFFFFFFFFDFFFFFFFFF80007FFFFFFFFFFFFFEFFFFFFE000FFFFFFFFFFFBFFDFFFFFFF000FFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "FF003FFFFFFFFFFFFFFBFFFFFFF807FFFFFFFFFFF7FF7FFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFF7FFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N51
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) # 
// (\img_rom_2|altsyncram_component|auto_generated|ram_block1a22~portadataout ) ) ) # ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (\img_rom_2|altsyncram_component|auto_generated|ram_block1a22~portadataout  & 
// !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFC00000000000FFFFFFFFFFFFF8000000000007FFFFFFFFFFFF8000000000003FFFFFFFFFFFF000007FC00001FFFFFFFFFFFF00007FFF80000FFFFFFFFFFFE0001FFFFE0000FFFFFFFFFFFC0003FFFFF00007FFFFFFFFFFC0007FFFFF80007FFFFFFFFFF8000FFFFFFE000FFFFFFFFFFF8001FFFFFFF001FFFFFFFFFFF8003FFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FF003FFFFFFFFFFF0003FFFFFFF807FFFFFFFFFFF0007FFFFFFFC1FFFFFFFFFFFF0007FFFFFFFC3FFFFFFFFFFFF000FFFFFFFFE7FFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add4~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add4~53_sumout ,\Add4~49_sumout ,\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_2|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .init_file = "./img.mif";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "rom:img_rom_2|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_2|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y45_N24
cyclonev_lcell_comb \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  = ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a47~portadataout  ) ) # ( 
// !\img_rom_2|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( \img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) ) # ( 
// \img_rom_2|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( !\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_2|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.dataf(!\img_rom_2|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \img_rom_2|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y45_N0
cyclonev_mac \Add22~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ,\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ,\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ,
\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ,\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ,\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ,
\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ,\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout }),
	.ay({vcc,gnd,gnd,vcc,gnd,gnd,vcc,gnd,vcc,vcc}),
	.az(26'b00000000000000000000000000),
	.bx({\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ,\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ,\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ,
\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ,\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ,\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ,
\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ,\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout }),
	.by({vcc,gnd,gnd,vcc,gnd,vcc,gnd,vcc,vcc}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Add22~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Add22~8 .accumulate_clock = "none";
defparam \Add22~8 .ax_clock = "none";
defparam \Add22~8 .ax_width = 8;
defparam \Add22~8 .ay_scan_in_clock = "none";
defparam \Add22~8 .ay_scan_in_width = 10;
defparam \Add22~8 .ay_use_scan_in = "false";
defparam \Add22~8 .az_clock = "none";
defparam \Add22~8 .bx_clock = "none";
defparam \Add22~8 .bx_width = 8;
defparam \Add22~8 .by_clock = "none";
defparam \Add22~8 .by_use_scan_in = "false";
defparam \Add22~8 .by_width = 9;
defparam \Add22~8 .bz_clock = "none";
defparam \Add22~8 .coef_a_0 = 0;
defparam \Add22~8 .coef_a_1 = 0;
defparam \Add22~8 .coef_a_2 = 0;
defparam \Add22~8 .coef_a_3 = 0;
defparam \Add22~8 .coef_a_4 = 0;
defparam \Add22~8 .coef_a_5 = 0;
defparam \Add22~8 .coef_a_6 = 0;
defparam \Add22~8 .coef_a_7 = 0;
defparam \Add22~8 .coef_b_0 = 0;
defparam \Add22~8 .coef_b_1 = 0;
defparam \Add22~8 .coef_b_2 = 0;
defparam \Add22~8 .coef_b_3 = 0;
defparam \Add22~8 .coef_b_4 = 0;
defparam \Add22~8 .coef_b_5 = 0;
defparam \Add22~8 .coef_b_6 = 0;
defparam \Add22~8 .coef_b_7 = 0;
defparam \Add22~8 .coef_sel_a_clock = "none";
defparam \Add22~8 .coef_sel_b_clock = "none";
defparam \Add22~8 .delay_scan_out_ay = "false";
defparam \Add22~8 .delay_scan_out_by = "false";
defparam \Add22~8 .enable_double_accum = "false";
defparam \Add22~8 .load_const_clock = "none";
defparam \Add22~8 .load_const_value = 0;
defparam \Add22~8 .mode_sub_location = 0;
defparam \Add22~8 .negate_clock = "none";
defparam \Add22~8 .operand_source_max = "input";
defparam \Add22~8 .operand_source_may = "input";
defparam \Add22~8 .operand_source_mbx = "input";
defparam \Add22~8 .operand_source_mby = "input";
defparam \Add22~8 .operation_mode = "m18x18_sumof2";
defparam \Add22~8 .output_clock = "none";
defparam \Add22~8 .preadder_subtract_a = "false";
defparam \Add22~8 .preadder_subtract_b = "false";
defparam \Add22~8 .result_a_width = 64;
defparam \Add22~8 .signed_max = "false";
defparam \Add22~8 .signed_may = "false";
defparam \Add22~8 .signed_mbx = "false";
defparam \Add22~8 .signed_mby = "false";
defparam \Add22~8 .sub_clock = "none";
defparam \Add22~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y47_N0
cyclonev_mac \Mult10~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,gnd,gnd,vcc,gnd}),
	.ay({\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ,\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ,\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ,
\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ,\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ,\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ,
\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ,\img_rom_2|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,\Add22~26 }),
	.by({\Add22~25 ,\Add22~24 ,\Add22~23 ,\Add22~22 ,\Add22~21 ,\Add22~20 ,\Add22~19 ,\Add22~18 ,\Add22~17 ,\Add22~16 ,\Add22~15 ,\Add22~14 ,\Add22~13 ,\Add22~12 ,\Add22~11 ,\Add22~10 ,\Add22~9 ,\Add22~8_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult10~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult10~mac .accumulate_clock = "none";
defparam \Mult10~mac .ax_clock = "none";
defparam \Mult10~mac .ax_width = 7;
defparam \Mult10~mac .ay_scan_in_clock = "none";
defparam \Mult10~mac .ay_scan_in_width = 8;
defparam \Mult10~mac .ay_use_scan_in = "false";
defparam \Mult10~mac .az_clock = "none";
defparam \Mult10~mac .bx_clock = "none";
defparam \Mult10~mac .bx_width = 2;
defparam \Mult10~mac .by_clock = "none";
defparam \Mult10~mac .by_use_scan_in = "false";
defparam \Mult10~mac .by_width = 18;
defparam \Mult10~mac .bz_clock = "none";
defparam \Mult10~mac .coef_a_0 = 0;
defparam \Mult10~mac .coef_a_1 = 0;
defparam \Mult10~mac .coef_a_2 = 0;
defparam \Mult10~mac .coef_a_3 = 0;
defparam \Mult10~mac .coef_a_4 = 0;
defparam \Mult10~mac .coef_a_5 = 0;
defparam \Mult10~mac .coef_a_6 = 0;
defparam \Mult10~mac .coef_a_7 = 0;
defparam \Mult10~mac .coef_b_0 = 0;
defparam \Mult10~mac .coef_b_1 = 0;
defparam \Mult10~mac .coef_b_2 = 0;
defparam \Mult10~mac .coef_b_3 = 0;
defparam \Mult10~mac .coef_b_4 = 0;
defparam \Mult10~mac .coef_b_5 = 0;
defparam \Mult10~mac .coef_b_6 = 0;
defparam \Mult10~mac .coef_b_7 = 0;
defparam \Mult10~mac .coef_sel_a_clock = "none";
defparam \Mult10~mac .coef_sel_b_clock = "none";
defparam \Mult10~mac .delay_scan_out_ay = "false";
defparam \Mult10~mac .delay_scan_out_by = "false";
defparam \Mult10~mac .enable_double_accum = "false";
defparam \Mult10~mac .load_const_clock = "none";
defparam \Mult10~mac .load_const_value = 0;
defparam \Mult10~mac .mode_sub_location = 0;
defparam \Mult10~mac .negate_clock = "none";
defparam \Mult10~mac .operand_source_max = "input";
defparam \Mult10~mac .operand_source_may = "input";
defparam \Mult10~mac .operand_source_mbx = "input";
defparam \Mult10~mac .operand_source_mby = "input";
defparam \Mult10~mac .operation_mode = "m18x18_plus36";
defparam \Mult10~mac .output_clock = "none";
defparam \Mult10~mac .preadder_subtract_a = "false";
defparam \Mult10~mac .preadder_subtract_b = "false";
defparam \Mult10~mac .result_a_width = 64;
defparam \Mult10~mac .signed_max = "false";
defparam \Mult10~mac .signed_may = "false";
defparam \Mult10~mac .signed_mbx = "false";
defparam \Mult10~mac .signed_mby = "false";
defparam \Mult10~mac .sub_clock = "none";
defparam \Mult10~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout  = SUM(( \Mult10~330  ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~30  = CARRY(( \Mult10~330  ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~31  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult10~330 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~30 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~31 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout  = SUM(( !\Mult10~331  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~31  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~30  ))
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~34  = CARRY(( !\Mult10~331  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~31  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~30  ))
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~35  = SHARE(\Mult10~331 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult10~331 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~30 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~31 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~34 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~35 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~33 .lut_mask = 64'h000000FF0000FF00;
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout  = SUM(( !\Mult10~332  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~35  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~34  ))
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~26  = CARRY(( !\Mult10~332  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~35  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~34  ))
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~27  = SHARE(\Mult10~332 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult10~332 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~34 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~35 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~26 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~27 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~25 .lut_mask = 64'h000000FF0000FF00;
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout  = SUM(( \Mult10~333  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~27  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~26  ))
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~22  = CARRY(( \Mult10~333  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~27  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~26  ))
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult10~333 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~26 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~27 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~22 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~23 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~21 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout  = SUM(( !\Mult10~334  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~23  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~22  ))
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~14  = CARRY(( !\Mult10~334  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~23  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~22  ))
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~15  = SHARE(\Mult10~334 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult10~334 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~22 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~23 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~14 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~15 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~13 .lut_mask = 64'h000000FF0000FF00;
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout  = SUM(( \Mult10~335  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~15  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~14  ))
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~18  = CARRY(( \Mult10~335  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~15  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~14  ))
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult10~335 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~14 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~15 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~18 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~19 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~17 .lut_mask = 64'h00000000000000FF;
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout  = SUM(( \Mult10~336  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~19  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~18  ))
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~6  = CARRY(( \Mult10~336  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~19  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~18  ))
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult10~336 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~18 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~19 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~6 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~7 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout  = SUM(( \Mult10~337  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~7  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~6  ))
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~10  = CARRY(( \Mult10~337  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~7  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~6  ))
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult10~337 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~6 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~7 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~10 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~9 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~41 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout  = SUM(( \Mult10~338  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~10  ))
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~42  = CARRY(( \Mult10~338  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~10  ))
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~43  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult10~338 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~10 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~42 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~43 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~41 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~41 .lut_mask = 64'h00000000000000FF;
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~37 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout  = SUM(( \Mult10~339  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~43  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~42  ))
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~38  = CARRY(( \Mult10~339  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~43  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~42  ))
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult10~339 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~42 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~43 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~38 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~39 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~37 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~37 .lut_mask = 64'h00000000000000FF;
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  = SUM(( VCC ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~39  ) + ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~38 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~39 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[106]~67 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[106]~67_combout  = ( !\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[106]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[106]~67 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[106]~67 .lut_mask = 64'h00FF00FF00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[106]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[106]~68 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[106]~68_combout  = ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult10~337  ) )

	.dataa(gnd),
	.datab(!\Mult10~337 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[106]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[106]~68 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[106]~68 .lut_mask = 64'h0000000033333333;
defparam \Div1|auto_generated|divider|divider|StageOut[106]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[104]~69 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[104]~69_combout  = ( !\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[104]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[104]~69 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[104]~69 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[104]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[104]~70 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[104]~70_combout  = ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult10~335  ) )

	.dataa(!\Mult10~335 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[104]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[104]~70 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[104]~70 .lut_mask = 64'h0000000055555555;
defparam \Div1|auto_generated|divider|divider|StageOut[104]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[102]~71 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[102]~71_combout  = ( !\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[102]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[102]~71 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[102]~71 .lut_mask = 64'h00FF00FF00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[102]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[102]~72 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[102]~72_combout  = ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult10~333  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult10~333 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[102]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[102]~72 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[102]~72 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[102]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y48_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[100]~84 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[100]~84_combout  = ( !\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[100]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[100]~84 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[100]~84 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[100]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[100]~85 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[100]~85_combout  = ( \Mult10~331  & ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mult10~331 ),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[100]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[100]~85 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[100]~85 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[100]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~50 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_3~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~50 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_3~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~41 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~41_sumout  = SUM(( \Mult10~329  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~50_cout  ))
// \Div1|auto_generated|divider|divider|op_3~42  = CARRY(( \Mult10~329  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult10~329 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~41_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~42 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~41 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~41 .lut_mask = 64'h00000000000000FF;
defparam \Div1|auto_generated|divider|divider|op_3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~29_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult10~330 )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~42  ))
// \Div1|auto_generated|divider|divider|op_3~30  = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult10~330 )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~42  ))

	.dataa(gnd),
	.datab(!\Mult10~330 ),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~29 .lut_mask = 64'h00000000000003F3;
defparam \Div1|auto_generated|divider|divider|op_3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~33_sumout  = SUM(( (\Div1|auto_generated|divider|divider|StageOut[100]~85_combout ) # (\Div1|auto_generated|divider|divider|StageOut[100]~84_combout ) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~30  
// ))
// \Div1|auto_generated|divider|divider|op_3~34  = CARRY(( (\Div1|auto_generated|divider|divider|StageOut[100]~85_combout ) # (\Div1|auto_generated|divider|divider|StageOut[100]~84_combout ) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[100]~84_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[100]~85_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~33_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~34 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~33 .lut_mask = 64'h0000000000000FFF;
defparam \Div1|auto_generated|divider|divider|op_3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult10~332 )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~34  ))
// \Div1|auto_generated|divider|divider|op_3~26  = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult10~332 )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~34  ))

	.dataa(gnd),
	.datab(!\Mult10~332 ),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h0000FFFF000003F3;
defparam \Div1|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~21_sumout  = SUM(( (\Div1|auto_generated|divider|divider|StageOut[102]~72_combout ) # (\Div1|auto_generated|divider|divider|StageOut[102]~71_combout ) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~26  
// ))
// \Div1|auto_generated|divider|divider|op_3~22  = CARRY(( (\Div1|auto_generated|divider|divider|StageOut[102]~72_combout ) # (\Div1|auto_generated|divider|divider|StageOut[102]~71_combout ) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[102]~71_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[102]~72_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~21 .lut_mask = 64'h0000000000000FFF;
defparam \Div1|auto_generated|divider|divider|op_3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult10~334 )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~22  ))
// \Div1|auto_generated|divider|divider|op_3~14  = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult10~334 )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~22  ))

	.dataa(!\Mult10~334 ),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h0000FFFF00003535;
defparam \Div1|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~17_sumout  = SUM(( (\Div1|auto_generated|divider|divider|StageOut[104]~70_combout ) # (\Div1|auto_generated|divider|divider|StageOut[104]~69_combout ) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~14  
// ))
// \Div1|auto_generated|divider|divider|op_3~18  = CARRY(( (\Div1|auto_generated|divider|divider|StageOut[104]~70_combout ) # (\Div1|auto_generated|divider|divider|StageOut[104]~69_combout ) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[104]~69_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[104]~70_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~17 .lut_mask = 64'h0000FFFF00000FFF;
defparam \Div1|auto_generated|divider|divider|op_3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~5_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult10~336 )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~18  ))
// \Div1|auto_generated|divider|divider|op_3~6  = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult10~336 )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~18  ))

	.dataa(!\Mult10~336 ),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~5 .lut_mask = 64'h0000FFFF00003535;
defparam \Div1|auto_generated|divider|divider|op_3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~9_sumout  = SUM(( (\Div1|auto_generated|divider|divider|StageOut[106]~68_combout ) # (\Div1|auto_generated|divider|divider|StageOut[106]~67_combout ) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~6  ))
// \Div1|auto_generated|divider|divider|op_3~10  = CARRY(( (\Div1|auto_generated|divider|divider|StageOut[106]~68_combout ) # (\Div1|auto_generated|divider|divider|StageOut[106]~67_combout ) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[106]~67_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[106]~68_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h0000FFFF00000FFF;
defparam \Div1|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~45 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~45_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult10~338 )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~10  ))
// \Div1|auto_generated|divider|divider|op_3~46  = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult10~338 )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~10  ))

	.dataa(!\Mult10~338 ),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~45_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~46 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~45 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~45 .lut_mask = 64'h0000FFFF00003535;
defparam \Div1|auto_generated|divider|divider|op_3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[108]~88 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[108]~88_combout  = ( !\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[108]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[108]~88 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[108]~88 .lut_mask = 64'h00FF00FF00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[108]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[108]~89 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[108]~89_combout  = ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult10~339  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult10~339 ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[108]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[108]~89 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[108]~89 .lut_mask = 64'h0000000000FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[108]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~38 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~38_cout  = CARRY(( (\Div1|auto_generated|divider|divider|StageOut[108]~89_combout ) # (\Div1|auto_generated|divider|divider|StageOut[108]~88_combout ) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~46  
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[108]~88_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[108]~89_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_3~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~38 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~38 .lut_mask = 64'h0000000000000FFF;
defparam \Div1|auto_generated|divider|divider|op_3~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[107]~86 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[107]~86_combout  = ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout  & ( !\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[107]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[107]~86 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[107]~86 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div1|auto_generated|divider|divider|StageOut[107]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[107]~87 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[107]~87_combout  = ( \Mult10~338  & ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mult10~338 ),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[107]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[107]~87 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[107]~87 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[107]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[106]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[106]~6_combout  = ( \Mult10~337  & ( (\Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout ) # (\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) ) ) # ( !\Mult10~337  & 
// ( (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout ),
	.datae(gnd),
	.dataf(!\Mult10~337 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[106]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[106]~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[106]~6 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Div1|auto_generated|divider|divider|StageOut[106]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[105]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[105]~1_combout  = ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout  & ( !\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[105]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[105]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[105]~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div1|auto_generated|divider|divider|StageOut[105]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[105]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[105]~2_combout  = ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult10~336  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult10~336 ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[105]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[105]~2 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[105]~2 .lut_mask = 64'h0000000000FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[105]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[104]~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[104]~18_combout  = ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout  & ( (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) # (\Mult10~335 ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout  & ( (\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \Mult10~335 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\Mult10~335 ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[104]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[104]~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[104]~18 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Div1|auto_generated|divider|divider|StageOut[104]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[103]~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[103]~10_combout  = ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout  & ( !\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[103]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[103]~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[103]~10 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div1|auto_generated|divider|divider|StageOut[103]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[103]~11 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[103]~11_combout  = ( \Mult10~334  & ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mult10~334 ),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[103]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[103]~11 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[103]~11 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[103]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[102]~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[102]~25_combout  = ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout  & ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult10~333  ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout  & ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult10~333  ) ) ) # ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout  & ( 
// !\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult10~333 ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[102]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[102]~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[102]~25 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[102]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[101]~34 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[101]~34_combout  = ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout  & ( !\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[101]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[101]~34 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[101]~34 .lut_mask = 64'h0000FFFF00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[101]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[101]~35 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[101]~35_combout  = ( \Mult10~332  & ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mult10~332 ),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[101]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[101]~35 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[101]~35 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[101]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[100]~59 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[100]~59_combout  = ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult10~331  ) ) # ( !\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( 
// \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout  ) )

	.dataa(gnd),
	.datab(!\Mult10~331 ),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[100]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[100]~59 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[100]~59 .lut_mask = 64'h00FF00FF33333333;
defparam \Div1|auto_generated|divider|divider|StageOut[100]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[99]~46 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[99]~46_combout  = ( \Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout  & ( (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) # (\Mult10~330 ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout  & ( (\Mult10~330  & \Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult10~330 ),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[99]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[99]~46 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[99]~46 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Div1|auto_generated|divider|divider|StageOut[99]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~50 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_4~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~50 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_4~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~45 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~45_sumout  = SUM(( \Mult10~328  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~50_cout  ))
// \Div1|auto_generated|divider|divider|op_4~46  = CARRY(( \Mult10~328  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult10~328 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~45_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~46 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~45 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~45 .lut_mask = 64'h00000000000000FF;
defparam \Div1|auto_generated|divider|divider|op_4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~41 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~41_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~41_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & (\Mult10~329 )) ) + ( 
// VCC ) + ( \Div1|auto_generated|divider|divider|op_4~46  ))
// \Div1|auto_generated|divider|divider|op_4~42  = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~41_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & (\Mult10~329 )) ) + ( VCC ) 
// + ( \Div1|auto_generated|divider|divider|op_4~46  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Mult10~329 ),
	.datad(!\Div1|auto_generated|divider|divider|op_3~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~41_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~42 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~41 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~41 .lut_mask = 64'h00000000000003CF;
defparam \Div1|auto_generated|divider|divider|op_4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~29_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[99]~46_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~42  ))
// \Div1|auto_generated|divider|divider|op_4~30  = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[99]~46_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~42  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[99]~46_combout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~29 .lut_mask = 64'h00000000000005F5;
defparam \Div1|auto_generated|divider|divider|op_4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~33_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~33_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[100]~59_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~30  ))
// \Div1|auto_generated|divider|divider|op_4~34  = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~33_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[100]~59_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~30  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[100]~59_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_3~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~33_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~34 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\Div1|auto_generated|divider|divider|op_3~25_sumout )))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[101]~35_combout )) # (\Div1|auto_generated|divider|divider|StageOut[101]~34_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~34  ))
// \Div1|auto_generated|divider|divider|op_4~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\Div1|auto_generated|divider|divider|op_3~25_sumout )))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[101]~35_combout )) # (\Div1|auto_generated|divider|divider|StageOut[101]~34_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~34  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[101]~34_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_3~25_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[101]~35_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~25 .lut_mask = 64'h0000000000001D3F;
defparam \Div1|auto_generated|divider|divider|op_4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~21_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[102]~25_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~26  ))
// \Div1|auto_generated|divider|divider|op_4~22  = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[102]~25_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~26  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[102]~25_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_3~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~21 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\Div1|auto_generated|divider|divider|op_3~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[103]~11_combout )) # (\Div1|auto_generated|divider|divider|StageOut[103]~10_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~22  ))
// \Div1|auto_generated|divider|divider|op_4~14  = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\Div1|auto_generated|divider|divider|op_3~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[103]~11_combout )) # (\Div1|auto_generated|divider|divider|StageOut[103]~10_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[103]~10_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_3~13_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[103]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[104]~18_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~14  ))
// \Div1|auto_generated|divider|divider|op_4~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[104]~18_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~14  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[104]~18_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_3~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\Div1|auto_generated|divider|divider|op_3~5_sumout )))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[105]~2_combout )) # (\Div1|auto_generated|divider|divider|StageOut[105]~1_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~18  ))
// \Div1|auto_generated|divider|divider|op_4~6  = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\Div1|auto_generated|divider|divider|op_3~5_sumout )))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[105]~2_combout )) # (\Div1|auto_generated|divider|divider|StageOut[105]~1_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[105]~1_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_3~5_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[105]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[106]~6_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~6  ))
// \Div1|auto_generated|divider|divider|op_4~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[106]~6_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[106]~6_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~38 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~38_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & (\Div1|auto_generated|divider|divider|op_3~45_sumout )) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[107]~87_combout ) # (\Div1|auto_generated|divider|divider|StageOut[107]~86_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_3~45_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[107]~86_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[107]~87_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_4~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~38 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~38 .lut_mask = 64'h0000000000004777;
defparam \Div1|auto_generated|divider|divider|op_4~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[118]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[118]~5_combout  = ( \Div1|auto_generated|divider|divider|op_3~9_sumout  & ( !\Div1|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[118]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[118]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[118]~5 .lut_mask = 64'h00000000FF00FF00;
defparam \Div1|auto_generated|divider|divider|StageOut[118]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[118]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[118]~7_combout  = ( \Div1|auto_generated|divider|divider|StageOut[106]~6_combout  & ( \Div1|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[106]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[118]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[118]~7 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[118]~7 .lut_mask = 64'h0000000000FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[118]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[117]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[117]~3_combout  = ( \Div1|auto_generated|divider|divider|op_3~1_sumout  & ( (\Div1|auto_generated|divider|divider|StageOut[105]~1_combout ) # (\Div1|auto_generated|divider|divider|StageOut[105]~2_combout ) ) ) 
// # ( !\Div1|auto_generated|divider|divider|op_3~1_sumout  & ( \Div1|auto_generated|divider|divider|op_3~5_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[105]~2_combout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[105]~1_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_3~5_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[117]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[117]~3 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[117]~3 .lut_mask = 64'h00FF00FF3F3F3F3F;
defparam \Div1|auto_generated|divider|divider|StageOut[117]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[116]~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[116]~17_combout  = ( \Div1|auto_generated|divider|divider|op_3~17_sumout  & ( !\Div1|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[116]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[116]~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[116]~17 .lut_mask = 64'h00000000FF00FF00;
defparam \Div1|auto_generated|divider|divider|StageOut[116]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y47_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[116]~19 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[116]~19_combout  = ( \Div1|auto_generated|divider|divider|StageOut[104]~18_combout  & ( \Div1|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[104]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[116]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[116]~19 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[116]~19 .lut_mask = 64'h0000000000FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[116]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[115]~12 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[115]~12_combout  = ( \Div1|auto_generated|divider|divider|op_3~13_sumout  & ( \Div1|auto_generated|divider|divider|op_3~1_sumout  & ( (\Div1|auto_generated|divider|divider|StageOut[103]~10_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[103]~11_combout ) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_3~13_sumout  & ( \Div1|auto_generated|divider|divider|op_3~1_sumout  & ( (\Div1|auto_generated|divider|divider|StageOut[103]~10_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[103]~11_combout ) ) ) ) # ( \Div1|auto_generated|divider|divider|op_3~13_sumout  & ( !\Div1|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[103]~11_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[103]~10_combout ),
	.datae(!\Div1|auto_generated|divider|divider|op_3~13_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[115]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[115]~12 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[115]~12 .lut_mask = 64'h0000FFFF0FFF0FFF;
defparam \Div1|auto_generated|divider|divider|StageOut[115]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[114]~24 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[114]~24_combout  = (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & \Div1|auto_generated|divider|divider|op_3~21_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_3~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[114]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[114]~24 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[114]~24 .lut_mask = 64'h00F000F000F000F0;
defparam \Div1|auto_generated|divider|divider|StageOut[114]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[114]~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[114]~26_combout  = ( \Div1|auto_generated|divider|divider|op_3~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[102]~25_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[102]~25_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[114]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[114]~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[114]~26 .lut_mask = 64'h0000000000FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[114]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[113]~36 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[113]~36_combout  = ( \Div1|auto_generated|divider|divider|op_3~25_sumout  & ( \Div1|auto_generated|divider|divider|op_3~1_sumout  & ( (\Div1|auto_generated|divider|divider|StageOut[101]~35_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[101]~34_combout ) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_3~25_sumout  & ( \Div1|auto_generated|divider|divider|op_3~1_sumout  & ( (\Div1|auto_generated|divider|divider|StageOut[101]~35_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[101]~34_combout ) ) ) ) # ( \Div1|auto_generated|divider|divider|op_3~25_sumout  & ( !\Div1|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[101]~34_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[101]~35_combout ),
	.datae(!\Div1|auto_generated|divider|divider|op_3~25_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[113]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[113]~36 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[113]~36 .lut_mask = 64'h0000FFFF0FFF0FFF;
defparam \Div1|auto_generated|divider|divider|StageOut[113]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[112]~58 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[112]~58_combout  = ( \Div1|auto_generated|divider|divider|op_3~33_sumout  & ( !\Div1|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_3~33_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[112]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[112]~58 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[112]~58 .lut_mask = 64'h0000FFFF00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[112]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[112]~60 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[112]~60_combout  = ( \Div1|auto_generated|divider|divider|op_3~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[100]~59_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[100]~59_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[112]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[112]~60 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[112]~60 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[112]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y48_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[111]~47 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[111]~47_combout  = ( \Div1|auto_generated|divider|divider|op_3~29_sumout  & ( \Div1|auto_generated|divider|divider|op_3~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[99]~46_combout  ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_3~29_sumout  & ( \Div1|auto_generated|divider|divider|op_3~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[99]~46_combout  ) ) ) # ( \Div1|auto_generated|divider|divider|op_3~29_sumout  & ( 
// !\Div1|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[99]~46_combout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_3~29_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[111]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[111]~47 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[111]~47 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[111]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y48_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[110]~76 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[110]~76_combout  = ( \Mult10~329  & ( \Div1|auto_generated|divider|divider|op_3~1_sumout  ) ) # ( \Mult10~329  & ( !\Div1|auto_generated|divider|divider|op_3~1_sumout  & ( 
// \Div1|auto_generated|divider|divider|op_3~41_sumout  ) ) ) # ( !\Mult10~329  & ( !\Div1|auto_generated|divider|divider|op_3~1_sumout  & ( \Div1|auto_generated|divider|divider|op_3~41_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_3~41_sumout ),
	.datad(gnd),
	.datae(!\Mult10~329 ),
	.dataf(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[110]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[110]~76 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[110]~76 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[110]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~50 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~50 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~45 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~45_sumout  = SUM(( \Mult10~327  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~50_cout  ))
// \Div1|auto_generated|divider|divider|op_5~46  = CARRY(( \Mult10~327  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult10~327 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~45_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~46 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~45 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~45 .lut_mask = 64'h00000000000000FF;
defparam \Div1|auto_generated|divider|divider|op_5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~41 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~41_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~45_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & (\Mult10~328 )) ) + ( 
// VCC ) + ( \Div1|auto_generated|divider|divider|op_5~46  ))
// \Div1|auto_generated|divider|divider|op_5~42  = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~45_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & (\Mult10~328 )) ) + ( VCC ) 
// + ( \Div1|auto_generated|divider|divider|op_5~46  ))

	.dataa(gnd),
	.datab(!\Mult10~328 ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_4~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~41_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~42 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~41 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~41 .lut_mask = 64'h00000000000003F3;
defparam \Div1|auto_generated|divider|divider|op_5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~37 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~37_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~41_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[110]~76_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~42  ))
// \Div1|auto_generated|divider|divider|op_5~38  = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~41_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[110]~76_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~42  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[110]~76_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~37_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~38 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~37 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~37 .lut_mask = 64'h00000000000005AF;
defparam \Div1|auto_generated|divider|divider|op_5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~29_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[111]~47_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~38  ))
// \Div1|auto_generated|divider|divider|op_5~30  = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[111]~47_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~38  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[111]~47_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_4~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~29 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~33_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~33_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[112]~60_combout )) # (\Div1|auto_generated|divider|divider|StageOut[112]~58_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~30  ))
// \Div1|auto_generated|divider|divider|op_5~34  = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~33_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[112]~60_combout )) # (\Div1|auto_generated|divider|divider|StageOut[112]~58_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~30  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[112]~58_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~33_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[112]~60_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~33_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~34 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~33 .lut_mask = 64'h0000000000001B5F;
defparam \Div1|auto_generated|divider|divider|op_5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[113]~36_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~34  ))
// \Div1|auto_generated|divider|divider|op_5~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[113]~36_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~34  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[113]~36_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_4~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~21_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[114]~26_combout )) # (\Div1|auto_generated|divider|divider|StageOut[114]~24_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~26  ))
// \Div1|auto_generated|divider|divider|op_5~22  = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~21_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[114]~26_combout )) # (\Div1|auto_generated|divider|divider|StageOut[114]~24_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[114]~24_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~21_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[114]~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div1|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[115]~12_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~22  ))
// \Div1|auto_generated|divider|divider|op_5~14  = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[115]~12_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[115]~12_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~17_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[116]~19_combout )) # (\Div1|auto_generated|divider|divider|StageOut[116]~17_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~14  ))
// \Div1|auto_generated|divider|divider|op_5~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~17_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[116]~19_combout )) # (\Div1|auto_generated|divider|divider|StageOut[116]~17_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[116]~17_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[116]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div1|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[117]~3_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~18  ))
// \Div1|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[117]~3_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[117]~3_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[118]~7_combout )) # (\Div1|auto_generated|divider|divider|StageOut[118]~5_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[118]~5_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[118]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div1|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[140]~16 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[140]~16_combout  = ( \Div1|auto_generated|divider|divider|op_5~17_sumout  & ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[140]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[140]~16 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[140]~16 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div1|auto_generated|divider|divider|StageOut[140]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[129]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[129]~0_combout  = ( \Div1|auto_generated|divider|divider|op_4~5_sumout  & ( !\Div1|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[129]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[129]~0 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[129]~0 .lut_mask = 64'h00000000FF00FF00;
defparam \Div1|auto_generated|divider|divider|StageOut[129]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[129]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[129]~4_combout  = ( \Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[117]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[117]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[129]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[129]~4 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[129]~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[129]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[128]~20 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[128]~20_combout  = ( \Div1|auto_generated|divider|divider|op_4~17_sumout  & ( ((!\Div1|auto_generated|divider|divider|op_4~1_sumout ) # (\Div1|auto_generated|divider|divider|StageOut[116]~17_combout )) # 
// (\Div1|auto_generated|divider|divider|StageOut[116]~19_combout ) ) ) # ( !\Div1|auto_generated|divider|divider|op_4~17_sumout  & ( (\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[116]~17_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[116]~19_combout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[116]~19_combout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[116]~17_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[128]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[128]~20 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[128]~20 .lut_mask = 64'h005F005FFF5FFF5F;
defparam \Div1|auto_generated|divider|divider|StageOut[128]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[127]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[127]~9_combout  = (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & \Div1|auto_generated|divider|divider|op_4~13_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[127]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[127]~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[127]~9 .lut_mask = 64'h00F000F000F000F0;
defparam \Div1|auto_generated|divider|divider|StageOut[127]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[127]~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[127]~13_combout  = ( \Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[115]~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[115]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[127]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[127]~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[127]~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[127]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y47_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[126]~27 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[126]~27_combout  = ( \Div1|auto_generated|divider|divider|op_4~21_sumout  & ( ((!\Div1|auto_generated|divider|divider|op_4~1_sumout ) # (\Div1|auto_generated|divider|divider|StageOut[114]~26_combout )) # 
// (\Div1|auto_generated|divider|divider|StageOut[114]~24_combout ) ) ) # ( !\Div1|auto_generated|divider|divider|op_4~21_sumout  & ( (\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[114]~26_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[114]~24_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[114]~24_combout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[114]~26_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[126]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[126]~27 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[126]~27 .lut_mask = 64'h003F003FFF3FFF3F;
defparam \Div1|auto_generated|divider|divider|StageOut[126]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y48_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[125]~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[125]~33_combout  = ( !\Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \Div1|auto_generated|divider|divider|op_4~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[125]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[125]~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[125]~33 .lut_mask = 64'h00000000FFFF0000;
defparam \Div1|auto_generated|divider|divider|StageOut[125]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y48_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[125]~37 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[125]~37_combout  = ( \Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[113]~36_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[113]~36_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[125]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[125]~37 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[125]~37 .lut_mask = 64'h0000000000FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[125]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[124]~61 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[124]~61_combout  = ( \Div1|auto_generated|divider|divider|op_4~1_sumout  & ( (\Div1|auto_generated|divider|divider|StageOut[112]~58_combout ) # (\Div1|auto_generated|divider|divider|StageOut[112]~60_combout ) 
// ) ) # ( !\Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \Div1|auto_generated|divider|divider|op_4~33_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_4~33_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[112]~60_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[112]~58_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[124]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[124]~61 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[124]~61 .lut_mask = 64'h555555550FFF0FFF;
defparam \Div1|auto_generated|divider|divider|StageOut[124]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y47_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[123]~45 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[123]~45_combout  = ( !\Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \Div1|auto_generated|divider|divider|op_4~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_4~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[123]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[123]~45 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[123]~45 .lut_mask = 64'h00000000FFFF0000;
defparam \Div1|auto_generated|divider|divider|StageOut[123]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y48_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[123]~48 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[123]~48_combout  = ( \Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[111]~47_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[111]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[123]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[123]~48 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[123]~48 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[123]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y48_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[122]~77 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[122]~77_combout  = ( \Div1|auto_generated|divider|divider|StageOut[110]~76_combout  & ( \Div1|auto_generated|divider|divider|op_4~1_sumout  ) ) # ( \Div1|auto_generated|divider|divider|StageOut[110]~76_combout 
//  & ( !\Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \Div1|auto_generated|divider|divider|op_4~41_sumout  ) ) ) # ( !\Div1|auto_generated|divider|divider|StageOut[110]~76_combout  & ( !\Div1|auto_generated|divider|divider|op_4~1_sumout  & ( 
// \Div1|auto_generated|divider|divider|op_4~41_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_4~41_sumout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|StageOut[110]~76_combout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[122]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[122]~77 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[122]~77 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[122]~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y49_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[121]~93 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[121]~93_combout  = ( \Div1|auto_generated|divider|divider|op_4~45_sumout  & ( \Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \Mult10~328  ) ) ) # ( !\Div1|auto_generated|divider|divider|op_4~45_sumout 
//  & ( \Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \Mult10~328  ) ) ) # ( \Div1|auto_generated|divider|divider|op_4~45_sumout  & ( !\Div1|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult10~328 ),
	.datae(!\Div1|auto_generated|divider|divider|op_4~45_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[121]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[121]~93 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[121]~93 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[121]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~50 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~50 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~45 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~45_sumout  = SUM(( \Mult10~326  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~50_cout  ))
// \Div1|auto_generated|divider|divider|op_6~46  = CARRY(( \Mult10~326  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult10~326 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~45_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~46 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~45 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~45 .lut_mask = 64'h00000000000000FF;
defparam \Div1|auto_generated|divider|divider|op_6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~41 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~41_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~45_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & (\Mult10~327 
// )) ) + ( \Div1|auto_generated|divider|divider|op_6~46  ))
// \Div1|auto_generated|divider|divider|op_6~42  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~45_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & (\Mult10~327 )) ) 
// + ( \Div1|auto_generated|divider|divider|op_6~46  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mult10~327 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~45_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~41_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~42 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~41 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~41 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~37 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~37_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~41_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[121]~93_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~42  ))
// \Div1|auto_generated|divider|divider|op_6~38  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~41_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[121]~93_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~42  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[121]~93_combout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_5~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~37_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~38 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~37 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~37 .lut_mask = 64'h00000000000005F5;
defparam \Div1|auto_generated|divider|divider|op_6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~33_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~37_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[122]~77_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~38  ))
// \Div1|auto_generated|divider|divider|op_6~34  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~37_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[122]~77_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~38  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[122]~77_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_5~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~33_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~34 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\Div1|auto_generated|divider|divider|op_5~29_sumout )))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[123]~48_combout )) # (\Div1|auto_generated|divider|divider|StageOut[123]~45_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~34  ))
// \Div1|auto_generated|divider|divider|op_6~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\Div1|auto_generated|divider|divider|op_5~29_sumout )))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[123]~48_combout )) # (\Div1|auto_generated|divider|divider|StageOut[123]~45_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~34  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[123]~45_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~29_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[123]~48_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000000000001D3F;
defparam \Div1|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~29_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~33_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[124]~61_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~26  ))
// \Div1|auto_generated|divider|divider|op_6~30  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~33_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[124]~61_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~26  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[124]~61_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_5~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~29 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (\Div1|auto_generated|divider|divider|op_5~25_sumout )) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[125]~37_combout ) # (\Div1|auto_generated|divider|divider|StageOut[125]~33_combout )))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~30  ))
// \Div1|auto_generated|divider|divider|op_6~22  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (\Div1|auto_generated|divider|divider|op_5~25_sumout )) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[125]~37_combout ) # (\Div1|auto_generated|divider|divider|StageOut[125]~33_combout )))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~30  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~25_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[125]~33_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[125]~37_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000FFFF00004777;
defparam \Div1|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[126]~27_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~22  ))
// \Div1|auto_generated|divider|divider|op_6~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[126]~27_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[126]~27_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\Div1|auto_generated|divider|divider|op_5~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[127]~13_combout )) # (\Div1|auto_generated|divider|divider|StageOut[127]~9_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~18  ))
// \Div1|auto_generated|divider|divider|op_6~14  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\Div1|auto_generated|divider|divider|op_5~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[127]~13_combout )) # (\Div1|auto_generated|divider|divider|StageOut[127]~9_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[127]~9_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[127]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[128]~20_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~14  ))
// \Div1|auto_generated|divider|divider|op_6~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[128]~20_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[128]~20_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\Div1|auto_generated|divider|divider|op_5~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[129]~4_combout )) # (\Div1|auto_generated|divider|divider|StageOut[129]~0_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[129]~0_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[129]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div1|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[140]~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[140]~21_combout  = ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[128]~20_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[128]~20_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[140]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[140]~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[140]~21 .lut_mask = 64'h0000000000FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[140]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[139]~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[139]~14_combout  = ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (\Div1|auto_generated|divider|divider|StageOut[127]~9_combout ) # (\Div1|auto_generated|divider|divider|StageOut[127]~13_combout ) ) 
// ) # ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|op_5~13_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[127]~13_combout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[127]~9_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[139]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[139]~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[139]~14 .lut_mask = 64'h00FF00FF5F5F5F5F;
defparam \Div1|auto_generated|divider|divider|StageOut[139]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[138]~23 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[138]~23_combout  = ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|op_5~21_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[138]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[138]~23 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[138]~23 .lut_mask = 64'h5555555500000000;
defparam \Div1|auto_generated|divider|divider|StageOut[138]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[138]~28 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[138]~28_combout  = ( \Div1|auto_generated|divider|divider|StageOut[126]~27_combout  & ( \Div1|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|StageOut[126]~27_combout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[138]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[138]~28 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[138]~28 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[138]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y48_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[137]~38 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[137]~38_combout  = ( \Div1|auto_generated|divider|divider|op_5~25_sumout  & ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (\Div1|auto_generated|divider|divider|StageOut[125]~37_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[125]~33_combout ) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_5~25_sumout  & ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (\Div1|auto_generated|divider|divider|StageOut[125]~37_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[125]~33_combout ) ) ) ) # ( \Div1|auto_generated|divider|divider|op_5~25_sumout  & ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[125]~33_combout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[125]~37_combout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_5~25_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[137]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[137]~38 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[137]~38 .lut_mask = 64'h0000FFFF5F5F5F5F;
defparam \Div1|auto_generated|divider|divider|StageOut[137]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y49_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[136]~57 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[136]~57_combout  = ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|op_5~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_5~33_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[136]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[136]~57 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[136]~57 .lut_mask = 64'h00FF00FF00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[136]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y49_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[136]~62 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[136]~62_combout  = ( \Div1|auto_generated|divider|divider|StageOut[124]~61_combout  & ( \Div1|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|StageOut[124]~61_combout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[136]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[136]~62 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[136]~62 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[136]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[135]~49 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[135]~49_combout  = ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (\Div1|auto_generated|divider|divider|StageOut[123]~45_combout ) # (\Div1|auto_generated|divider|divider|StageOut[123]~48_combout ) 
// ) ) # ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|op_5~29_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[123]~48_combout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[123]~45_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_5~29_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[135]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[135]~49 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[135]~49 .lut_mask = 64'h00FF00FF3F3F3F3F;
defparam \Div1|auto_generated|divider|divider|StageOut[135]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[134]~75 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[134]~75_combout  = ( \Div1|auto_generated|divider|divider|op_5~37_sumout  & ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_5~37_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[134]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[134]~75 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[134]~75 .lut_mask = 64'h0000FFFF00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[134]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y48_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[134]~78 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[134]~78_combout  = ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[122]~77_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[122]~77_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[134]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[134]~78 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[134]~78 .lut_mask = 64'h0000000000FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[134]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[133]~94 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[133]~94_combout  = ( \Div1|auto_generated|divider|divider|op_5~41_sumout  & ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[121]~93_combout  ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_5~41_sumout  & ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[121]~93_combout  ) ) ) # ( \Div1|auto_generated|divider|divider|op_5~41_sumout  & ( 
// !\Div1|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[121]~93_combout ),
	.datae(!\Div1|auto_generated|divider|divider|op_5~41_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[133]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[133]~94 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[133]~94 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[133]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[132]~102 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[132]~102_combout  = ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Mult10~327  ) ) # ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|op_5~45_sumout  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_5~45_sumout ),
	.datad(!\Mult10~327 ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[132]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[132]~102 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[132]~102 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[132]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~50 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~50 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_7~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~45 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~45_sumout  = SUM(( \Mult10~325  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~50_cout  ))
// \Div1|auto_generated|divider|divider|op_7~46  = CARRY(( \Mult10~325  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult10~325 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~45_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_7~46 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~45 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~45 .lut_mask = 64'h00000000000000FF;
defparam \Div1|auto_generated|divider|divider|op_7~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~41 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~41_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~45_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & (\Mult10~326 
// )) ) + ( \Div1|auto_generated|divider|divider|op_7~46  ))
// \Div1|auto_generated|divider|divider|op_7~42  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~45_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & (\Mult10~326 )) ) 
// + ( \Div1|auto_generated|divider|divider|op_7~46  ))

	.dataa(!\Mult10~326 ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~45_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~41_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_7~42 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~41 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~41 .lut_mask = 64'h0000FA0A0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_7~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~37 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~37_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~41_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[132]~102_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~42  ))
// \Div1|auto_generated|divider|divider|op_7~38  = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~41_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[132]~102_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~42  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[132]~102_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_6~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~37_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_7~38 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~37 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~37 .lut_mask = 64'h00000000000003F3;
defparam \Div1|auto_generated|divider|divider|op_7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~33_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~37_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[133]~94_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~38  ))
// \Div1|auto_generated|divider|divider|op_7~34  = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~37_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[133]~94_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~38  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[133]~94_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_6~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~33_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_7~34 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~29_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & (\Div1|auto_generated|divider|divider|op_6~33_sumout )) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[134]~78_combout ) # (\Div1|auto_generated|divider|divider|StageOut[134]~75_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~34  ))
// \Div1|auto_generated|divider|divider|op_7~30  = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & (\Div1|auto_generated|divider|divider|op_6~33_sumout )) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[134]~78_combout ) # (\Div1|auto_generated|divider|divider|StageOut[134]~75_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~34  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_6~33_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[134]~75_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[134]~78_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h0000000000004777;
defparam \Div1|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~21_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[135]~49_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~30  ))
// \Div1|auto_generated|divider|divider|op_7~22  = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[135]~49_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~30  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[135]~49_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_6~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\Div1|auto_generated|divider|divider|op_6~29_sumout )))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[136]~62_combout )) # (\Div1|auto_generated|divider|divider|StageOut[136]~57_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~22  ))
// \Div1|auto_generated|divider|divider|op_7~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\Div1|auto_generated|divider|divider|op_6~29_sumout )))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[136]~62_combout )) # (\Div1|auto_generated|divider|divider|StageOut[136]~57_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[136]~57_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_6~29_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[136]~62_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[137]~38_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~26  ))
// \Div1|auto_generated|divider|divider|op_7~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[137]~38_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~26  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[137]~38_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & (\Div1|auto_generated|divider|divider|op_6~17_sumout )) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[138]~28_combout ) # (\Div1|auto_generated|divider|divider|StageOut[138]~23_combout )))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~18  ))
// \Div1|auto_generated|divider|divider|op_7~14  = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & (\Div1|auto_generated|divider|divider|op_6~17_sumout )) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[138]~28_combout ) # (\Div1|auto_generated|divider|divider|StageOut[138]~23_combout )))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_6~17_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[138]~23_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[138]~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FFFF00004777;
defparam \Div1|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[139]~14_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~14  ))
// \Div1|auto_generated|divider|divider|op_7~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[139]~14_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[139]~14_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\Div1|auto_generated|divider|divider|op_6~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[140]~21_combout )) # (\Div1|auto_generated|divider|divider|StageOut[140]~16_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[140]~16_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[140]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div1|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[162]~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[162]~22_combout  = ( \Div1|auto_generated|divider|divider|op_7~13_sumout  & ( !\Div1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[162]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[162]~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[162]~22 .lut_mask = 64'h00000000FF00FF00;
defparam \Div1|auto_generated|divider|divider|StageOut[162]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[151]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[151]~8_combout  = ( \Div1|auto_generated|divider|divider|op_6~13_sumout  & ( !\Div1|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[151]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[151]~8 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[151]~8 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div1|auto_generated|divider|divider|StageOut[151]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[151]~15 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[151]~15_combout  = ( \Div1|auto_generated|divider|divider|StageOut[139]~14_combout  & ( \Div1|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[139]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[151]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[151]~15 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[151]~15 .lut_mask = 64'h0000000000FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[151]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[150]~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[150]~29_combout  = ( \Div1|auto_generated|divider|divider|StageOut[138]~28_combout  & ( (\Div1|auto_generated|divider|divider|op_6~17_sumout ) # (\Div1|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|StageOut[138]~28_combout  & ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[138]~23_combout )) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[138]~23_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[138]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[150]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[150]~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[150]~29 .lut_mask = 64'h05AF05AF55FF55FF;
defparam \Div1|auto_generated|divider|divider|StageOut[150]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[149]~32 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[149]~32_combout  = ( \Div1|auto_generated|divider|divider|op_6~21_sumout  & ( !\Div1|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[149]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[149]~32 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[149]~32 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div1|auto_generated|divider|divider|StageOut[149]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y48_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[149]~39 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[149]~39_combout  = ( \Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[137]~38_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[137]~38_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[149]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[149]~39 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[149]~39 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[149]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[148]~63 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[148]~63_combout  = ( \Div1|auto_generated|divider|divider|op_6~29_sumout  & ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout ) # ((\Div1|auto_generated|divider|divider|StageOut[136]~57_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[136]~62_combout )) ) ) # ( !\Div1|auto_generated|divider|divider|op_6~29_sumout  & ( (\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[136]~57_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[136]~62_combout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[136]~62_combout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[136]~57_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[148]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[148]~63 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[148]~63 .lut_mask = 64'h15151515BFBFBFBF;
defparam \Div1|auto_generated|divider|divider|StageOut[148]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y49_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[147]~44 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[147]~44_combout  = ( !\Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \Div1|auto_generated|divider|divider|op_6~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_6~25_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[147]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[147]~44 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[147]~44 .lut_mask = 64'h00FF00FF00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[147]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[147]~50 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[147]~50_combout  = ( \Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[135]~49_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[135]~49_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[147]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[147]~50 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[147]~50 .lut_mask = 64'h0000000000FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[147]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[146]~79 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[146]~79_combout  = ( \Div1|auto_generated|divider|divider|StageOut[134]~78_combout  & ( \Div1|auto_generated|divider|divider|op_6~1_sumout  ) ) # ( 
// !\Div1|auto_generated|divider|divider|StageOut[134]~78_combout  & ( \Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[134]~75_combout  ) ) ) # ( 
// \Div1|auto_generated|divider|divider|StageOut[134]~78_combout  & ( !\Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \Div1|auto_generated|divider|divider|op_6~33_sumout  ) ) ) # ( !\Div1|auto_generated|divider|divider|StageOut[134]~78_combout  & ( 
// !\Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \Div1|auto_generated|divider|divider|op_6~33_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[134]~75_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_6~33_sumout ),
	.datae(!\Div1|auto_generated|divider|divider|StageOut[134]~78_combout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[146]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[146]~79 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[146]~79 .lut_mask = 64'h00FF00FF0F0FFFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[146]~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y49_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[145]~92 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[145]~92_combout  = ( !\Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \Div1|auto_generated|divider|divider|op_6~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[145]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[145]~92 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[145]~92 .lut_mask = 64'h00000000FFFF0000;
defparam \Div1|auto_generated|divider|divider|StageOut[145]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[145]~95 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[145]~95_combout  = ( \Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[133]~94_combout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[133]~94_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[145]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[145]~95 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[145]~95 .lut_mask = 64'h0000000055555555;
defparam \Div1|auto_generated|divider|divider|StageOut[145]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[144]~103 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[144]~103_combout  = ( \Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[132]~102_combout  ) ) # ( !\Div1|auto_generated|divider|divider|op_6~1_sumout  & ( 
// \Div1|auto_generated|divider|divider|op_6~41_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[132]~102_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_6~41_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[144]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[144]~103 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[144]~103 .lut_mask = 64'h00FF00FF55555555;
defparam \Div1|auto_generated|divider|divider|StageOut[144]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[143]~110 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[143]~110_combout  = ( \Div1|auto_generated|divider|divider|op_6~45_sumout  & ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout ) # (\Mult10~326 ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_6~45_sumout  & ( (\Mult10~326  & \Div1|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(!\Mult10~326 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[143]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[143]~110 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[143]~110 .lut_mask = 64'h00550055FF55FF55;
defparam \Div1|auto_generated|divider|divider|StageOut[143]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~50 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_8~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~50 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_8~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~45 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~45_sumout  = SUM(( \Mult10~324  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~50_cout  ))
// \Div1|auto_generated|divider|divider|op_8~46  = CARRY(( \Mult10~324  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult10~324 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~45_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~46 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~45 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~45 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|op_8~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~41 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~41_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|op_7~45_sumout ))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & (\Mult10~325 )) ) + ( 
// VCC ) + ( \Div1|auto_generated|divider|divider|op_8~46  ))
// \Div1|auto_generated|divider|divider|op_8~42  = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|op_7~45_sumout ))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & (\Mult10~325 )) ) + ( VCC ) 
// + ( \Div1|auto_generated|divider|divider|op_8~46  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Mult10~325 ),
	.datad(!\Div1|auto_generated|divider|divider|op_7~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~41_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~42 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~41 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~41 .lut_mask = 64'h00000000000003CF;
defparam \Div1|auto_generated|divider|divider|op_8~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~37 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~37_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|op_7~41_sumout ))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[143]~110_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~42  ))
// \Div1|auto_generated|divider|divider|op_8~38  = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|op_7~41_sumout ))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[143]~110_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~42  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[143]~110_combout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_7~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~37_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~38 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~37 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~37 .lut_mask = 64'h00000000000005F5;
defparam \Div1|auto_generated|divider|divider|op_8~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~33_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|op_7~37_sumout ))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[144]~103_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~38  ))
// \Div1|auto_generated|divider|divider|op_8~34  = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|op_7~37_sumout ))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[144]~103_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~38  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[144]~103_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_7~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~33_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~34 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~29_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\Div1|auto_generated|divider|divider|op_7~33_sumout )))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[145]~95_combout )) # (\Div1|auto_generated|divider|divider|StageOut[145]~92_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~34  ))
// \Div1|auto_generated|divider|divider|op_8~30  = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\Div1|auto_generated|divider|divider|op_7~33_sumout )))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[145]~95_combout )) # (\Div1|auto_generated|divider|divider|StageOut[145]~92_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~34  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[145]~92_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_7~33_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[145]~95_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h0000000000001D3F;
defparam \Div1|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|op_7~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[146]~79_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~30  ))
// \Div1|auto_generated|divider|divider|op_8~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|op_7~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[146]~79_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~30  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[146]~79_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_7~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & (\Div1|auto_generated|divider|divider|op_7~21_sumout )) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[147]~50_combout ) # (\Div1|auto_generated|divider|divider|StageOut[147]~44_combout )))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~26  ))
// \Div1|auto_generated|divider|divider|op_8~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & (\Div1|auto_generated|divider|divider|op_7~21_sumout )) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[147]~50_combout ) # (\Div1|auto_generated|divider|divider|StageOut[147]~44_combout )))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_7~21_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[147]~44_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[147]~50_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FFFF00004777;
defparam \Div1|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~21_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|op_7~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[148]~63_combout )) ) + ( \Div1|auto_generated|divider|divider|op_8~18  ))
// \Div1|auto_generated|divider|divider|op_8~22  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|op_7~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[148]~63_combout )) ) + ( \Div1|auto_generated|divider|divider|op_8~18  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[148]~63_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~25_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000FC3000000000;
defparam \Div1|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\Div1|auto_generated|divider|divider|op_7~17_sumout )))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[149]~39_combout )) # (\Div1|auto_generated|divider|divider|StageOut[149]~32_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~22  ))
// \Div1|auto_generated|divider|divider|op_8~14  = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\Div1|auto_generated|divider|divider|op_7~17_sumout )))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[149]~39_combout )) # (\Div1|auto_generated|divider|divider|StageOut[149]~32_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[149]~32_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_7~17_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[149]~39_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|op_7~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[150]~29_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~14  ))
// \Div1|auto_generated|divider|divider|op_8~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|op_7~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[150]~29_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~14  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[150]~29_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\Div1|auto_generated|divider|divider|op_7~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[151]~15_combout )) # (\Div1|auto_generated|divider|divider|StageOut[151]~8_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[151]~8_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[151]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div1|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[162]~30 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[162]~30_combout  = ( \Div1|auto_generated|divider|divider|StageOut[150]~29_combout  & ( \Div1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|StageOut[150]~29_combout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[162]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[162]~30 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[162]~30 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[162]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[161]~40 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[161]~40_combout  = ( \Div1|auto_generated|divider|divider|op_7~17_sumout  & ( ((!\Div1|auto_generated|divider|divider|op_7~1_sumout ) # (\Div1|auto_generated|divider|divider|StageOut[149]~39_combout )) # 
// (\Div1|auto_generated|divider|divider|StageOut[149]~32_combout ) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~17_sumout  & ( (\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[149]~39_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[149]~32_combout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[149]~32_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[149]~39_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[161]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[161]~40 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[161]~40 .lut_mask = 64'h13131313DFDFDFDF;
defparam \Div1|auto_generated|divider|divider|StageOut[161]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[160]~56 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[160]~56_combout  = ( !\Div1|auto_generated|divider|divider|op_7~1_sumout  & ( \Div1|auto_generated|divider|divider|op_7~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_7~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[160]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[160]~56 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[160]~56 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[160]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[160]~64 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[160]~64_combout  = ( \Div1|auto_generated|divider|divider|StageOut[148]~63_combout  & ( \Div1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|StageOut[148]~63_combout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[160]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[160]~64 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[160]~64 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[160]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[159]~51 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[159]~51_combout  = ( \Div1|auto_generated|divider|divider|op_7~21_sumout  & ( ((!\Div1|auto_generated|divider|divider|op_7~1_sumout ) # (\Div1|auto_generated|divider|divider|StageOut[147]~44_combout )) # 
// (\Div1|auto_generated|divider|divider|StageOut[147]~50_combout ) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~21_sumout  & ( (\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[147]~44_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[147]~50_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[147]~50_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[147]~44_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[159]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[159]~51 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[159]~51 .lut_mask = 64'h030F030FF3FFF3FF;
defparam \Div1|auto_generated|divider|divider|StageOut[159]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[158]~74 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[158]~74_combout  = ( !\Div1|auto_generated|divider|divider|op_7~1_sumout  & ( \Div1|auto_generated|divider|divider|op_7~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_7~29_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[158]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[158]~74 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[158]~74 .lut_mask = 64'h00FF00FF00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[158]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[158]~80 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[158]~80_combout  = ( \Div1|auto_generated|divider|divider|StageOut[146]~79_combout  & ( \Div1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|StageOut[146]~79_combout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[158]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[158]~80 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[158]~80 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[158]~80 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[157]~96 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[157]~96_combout  = ( \Div1|auto_generated|divider|divider|op_7~33_sumout  & ( (!\Div1|auto_generated|divider|divider|op_7~1_sumout ) # ((\Div1|auto_generated|divider|divider|StageOut[145]~92_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[145]~95_combout )) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~33_sumout  & ( (\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[145]~92_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[145]~95_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[145]~95_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[145]~92_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[157]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[157]~96 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[157]~96 .lut_mask = 64'h03330333CFFFCFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[157]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[156]~101 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[156]~101_combout  = ( !\Div1|auto_generated|divider|divider|op_7~1_sumout  & ( \Div1|auto_generated|divider|divider|op_7~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_7~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[156]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[156]~101 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[156]~101 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[156]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[156]~104 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[156]~104_combout  = ( \Div1|auto_generated|divider|divider|op_7~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[144]~103_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[144]~103_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[156]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[156]~104 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[156]~104 .lut_mask = 64'h0000000000FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[156]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[155]~111 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[155]~111_combout  = ( \Div1|auto_generated|divider|divider|op_7~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[143]~110_combout  ) ) # ( !\Div1|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \Div1|auto_generated|divider|divider|op_7~41_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[143]~110_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_7~41_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[155]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[155]~111 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[155]~111 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[155]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[154]~116 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[154]~116_combout  = ( \Div1|auto_generated|divider|divider|op_7~1_sumout  & ( \Mult10~325  ) ) # ( !\Div1|auto_generated|divider|divider|op_7~1_sumout  & ( \Div1|auto_generated|divider|divider|op_7~45_sumout  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult10~325 ),
	.datad(!\Div1|auto_generated|divider|divider|op_7~45_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[154]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[154]~116 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[154]~116 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[154]~116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~50 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_9~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~50 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_9~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~45 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~45_sumout  = SUM(( \Mult10~323  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~50_cout  ))
// \Div1|auto_generated|divider|divider|op_9~46  = CARRY(( \Mult10~323  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~50_cout  ))

	.dataa(!\Mult10~323 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~45_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~46 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~45 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~45 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_9~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~41 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~41_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~45_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & (\Mult10~324 )) ) + ( 
// VCC ) + ( \Div1|auto_generated|divider|divider|op_9~46  ))
// \Div1|auto_generated|divider|divider|op_9~42  = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~45_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & (\Mult10~324 )) ) + ( VCC ) 
// + ( \Div1|auto_generated|divider|divider|op_9~46  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Mult10~324 ),
	.datad(!\Div1|auto_generated|divider|divider|op_8~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~41_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~42 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~41 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~41 .lut_mask = 64'h00000000000003CF;
defparam \Div1|auto_generated|divider|divider|op_9~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~37 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~37_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~41_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[154]~116_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~42  ))
// \Div1|auto_generated|divider|divider|op_9~38  = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~41_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[154]~116_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~42  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[154]~116_combout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_8~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~37_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~38 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~37 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~37 .lut_mask = 64'h00000000000005F5;
defparam \Div1|auto_generated|divider|divider|op_9~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~33_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~37_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[155]~111_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~38  ))
// \Div1|auto_generated|divider|divider|op_9~34  = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~37_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[155]~111_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~38  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[155]~111_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_8~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~33_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~34 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_9~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~29_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (((\Div1|auto_generated|divider|divider|op_8~33_sumout )))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[156]~104_combout )) # (\Div1|auto_generated|divider|divider|StageOut[156]~101_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~34  ))
// \Div1|auto_generated|divider|divider|op_9~30  = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (((\Div1|auto_generated|divider|divider|op_8~33_sumout )))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[156]~104_combout )) # (\Div1|auto_generated|divider|divider|StageOut[156]~101_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~34  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[156]~101_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_8~33_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[156]~104_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~29 .lut_mask = 64'h0000000000001D3F;
defparam \Div1|auto_generated|divider|divider|op_9~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[157]~96_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~30  ))
// \Div1|auto_generated|divider|divider|op_9~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[157]~96_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~30  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[157]~96_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_8~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~21_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (((\Div1|auto_generated|divider|divider|op_8~25_sumout )))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[158]~80_combout )) # (\Div1|auto_generated|divider|divider|StageOut[158]~74_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~26  ))
// \Div1|auto_generated|divider|divider|op_9~22  = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (((\Div1|auto_generated|divider|divider|op_8~25_sumout )))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[158]~80_combout )) # (\Div1|auto_generated|divider|divider|StageOut[158]~74_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[158]~74_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_8~25_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[158]~80_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[159]~51_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~22  ))
// \Div1|auto_generated|divider|divider|op_9~14  = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[159]~51_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~22  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[159]~51_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_8~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (\Div1|auto_generated|divider|divider|op_8~21_sumout )) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[160]~64_combout ) # (\Div1|auto_generated|divider|divider|StageOut[160]~56_combout )))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~14  ))
// \Div1|auto_generated|divider|divider|op_9~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (\Div1|auto_generated|divider|divider|op_8~21_sumout )) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[160]~64_combout ) # (\Div1|auto_generated|divider|divider|StageOut[160]~56_combout )))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_8~21_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[160]~56_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[160]~64_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000FFFF00004777;
defparam \Div1|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~9_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[161]~40_combout )) ) + ( \Div1|auto_generated|divider|divider|op_9~18  ))
// \Div1|auto_generated|divider|divider|op_9~10  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[161]~40_combout )) ) + ( \Div1|auto_generated|divider|divider|op_9~18  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[161]~40_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div1|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (((\Div1|auto_generated|divider|divider|op_8~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[162]~30_combout )) # (\Div1|auto_generated|divider|divider|StageOut[162]~22_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[162]~22_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[162]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_9~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div1|auto_generated|divider|divider|op_9~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[173]~31 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[173]~31_combout  = ( \Div1|auto_generated|divider|divider|op_8~13_sumout  & ( !\Div1|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[173]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[173]~31 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[173]~31 .lut_mask = 64'h00000000FF00FF00;
defparam \Div1|auto_generated|divider|divider|StageOut[173]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[173]~41 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[173]~41_combout  = ( \Div1|auto_generated|divider|divider|StageOut[161]~40_combout  & ( \Div1|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|StageOut[161]~40_combout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[173]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[173]~41 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[173]~41 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[173]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[172]~65 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[172]~65_combout  = ( \Div1|auto_generated|divider|divider|op_8~21_sumout  & ( ((!\Div1|auto_generated|divider|divider|op_8~1_sumout ) # (\Div1|auto_generated|divider|divider|StageOut[160]~56_combout )) # 
// (\Div1|auto_generated|divider|divider|StageOut[160]~64_combout ) ) ) # ( !\Div1|auto_generated|divider|divider|op_8~21_sumout  & ( (\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[160]~56_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[160]~64_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[160]~64_combout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[160]~56_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[172]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[172]~65 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[172]~65 .lut_mask = 64'h003F003FFF3FFF3F;
defparam \Div1|auto_generated|divider|divider|StageOut[172]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[171]~43 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[171]~43_combout  = ( !\Div1|auto_generated|divider|divider|op_8~1_sumout  & ( \Div1|auto_generated|divider|divider|op_8~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_8~17_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[171]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[171]~43 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[171]~43 .lut_mask = 64'h00FF00FF00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[171]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[171]~52 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[171]~52_combout  = ( \Div1|auto_generated|divider|divider|op_8~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[159]~51_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[159]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[171]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[171]~52 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[171]~52 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[171]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[170]~81 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[170]~81_combout  = ( \Div1|auto_generated|divider|divider|op_8~25_sumout  & ( ((!\Div1|auto_generated|divider|divider|op_8~1_sumout ) # (\Div1|auto_generated|divider|divider|StageOut[158]~74_combout )) # 
// (\Div1|auto_generated|divider|divider|StageOut[158]~80_combout ) ) ) # ( !\Div1|auto_generated|divider|divider|op_8~25_sumout  & ( (\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[158]~74_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[158]~80_combout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[158]~80_combout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[158]~74_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[170]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[170]~81 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[170]~81 .lut_mask = 64'h005F005FFF5FFF5F;
defparam \Div1|auto_generated|divider|divider|StageOut[170]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[169]~91 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[169]~91_combout  = ( !\Div1|auto_generated|divider|divider|op_8~1_sumout  & ( \Div1|auto_generated|divider|divider|op_8~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_8~29_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[169]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[169]~91 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[169]~91 .lut_mask = 64'h00FF00FF00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[169]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[169]~97 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[169]~97_combout  = ( \Div1|auto_generated|divider|divider|StageOut[157]~96_combout  & ( \Div1|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[157]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[169]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[169]~97 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[169]~97 .lut_mask = 64'h0000000033333333;
defparam \Div1|auto_generated|divider|divider|StageOut[169]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[168]~105 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[168]~105_combout  = ( \Div1|auto_generated|divider|divider|op_8~33_sumout  & ( ((!\Div1|auto_generated|divider|divider|op_8~1_sumout ) # (\Div1|auto_generated|divider|divider|StageOut[156]~104_combout )) # 
// (\Div1|auto_generated|divider|divider|StageOut[156]~101_combout ) ) ) # ( !\Div1|auto_generated|divider|divider|op_8~33_sumout  & ( (\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[156]~104_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[156]~101_combout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[156]~101_combout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[156]~104_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[168]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[168]~105 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[168]~105 .lut_mask = 64'h050F050FF5FFF5FF;
defparam \Div1|auto_generated|divider|divider|StageOut[168]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[167]~109 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[167]~109_combout  = ( \Div1|auto_generated|divider|divider|op_8~37_sumout  & ( !\Div1|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[167]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[167]~109 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[167]~109 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div1|auto_generated|divider|divider|StageOut[167]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[167]~112 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[167]~112_combout  = ( \Div1|auto_generated|divider|divider|op_8~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[155]~111_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[155]~111_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[167]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[167]~112 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[167]~112 .lut_mask = 64'h0000000000FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[167]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[166]~117 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[166]~117_combout  = ( \Div1|auto_generated|divider|divider|op_8~41_sumout  & ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout ) # (\Div1|auto_generated|divider|divider|StageOut[154]~116_combout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_8~41_sumout  & ( (\Div1|auto_generated|divider|divider|StageOut[154]~116_combout  & \Div1|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[154]~116_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[166]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[166]~117 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[166]~117 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Div1|auto_generated|divider|divider|StageOut[166]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[165]~121 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[165]~121_combout  = ( \Div1|auto_generated|divider|divider|op_8~1_sumout  & ( \Mult10~324  ) ) # ( !\Div1|auto_generated|divider|divider|op_8~1_sumout  & ( \Div1|auto_generated|divider|divider|op_8~45_sumout  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_8~45_sumout ),
	.datad(!\Mult10~324 ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[165]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[165]~121 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[165]~121 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[165]~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~50 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_10~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~50 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_10~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~45 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~45_sumout  = SUM(( \Mult10~322  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~50_cout  ))
// \Div1|auto_generated|divider|divider|op_10~46  = CARRY(( \Mult10~322  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult10~322 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~45_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_10~46 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~45 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~45 .lut_mask = 64'h00000000000000FF;
defparam \Div1|auto_generated|divider|divider|op_10~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~41 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~41_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~45_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & (\Mult10~323 
// )) ) + ( \Div1|auto_generated|divider|divider|op_10~46  ))
// \Div1|auto_generated|divider|divider|op_10~42  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~45_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & (\Mult10~323 )) ) 
// + ( \Div1|auto_generated|divider|divider|op_10~46  ))

	.dataa(!\Mult10~323 ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~45_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~41_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_10~42 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~41 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~41 .lut_mask = 64'h0000FA0A0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_10~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~37 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~37_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~41_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[165]~121_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~42  ))
// \Div1|auto_generated|divider|divider|op_10~38  = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~41_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[165]~121_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~42  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[165]~121_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_9~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~37_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_10~38 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~37 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~37 .lut_mask = 64'h00000000000003F3;
defparam \Div1|auto_generated|divider|divider|op_10~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~33_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~37_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[166]~117_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~38  ))
// \Div1|auto_generated|divider|divider|op_10~34  = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~37_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[166]~117_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~38  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[166]~117_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_9~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~33_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_10~34 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_10~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~29_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & (\Div1|auto_generated|divider|divider|op_9~33_sumout )) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[167]~112_combout ) # (\Div1|auto_generated|divider|divider|StageOut[167]~109_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~34  ))
// \Div1|auto_generated|divider|divider|op_10~30  = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & (\Div1|auto_generated|divider|divider|op_9~33_sumout )) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[167]~112_combout ) # (\Div1|auto_generated|divider|divider|StageOut[167]~109_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~34  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_9~33_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[167]~109_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[167]~112_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_10~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~29 .lut_mask = 64'h0000000000004777;
defparam \Div1|auto_generated|divider|divider|op_10~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[168]~105_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~30  ))
// \Div1|auto_generated|divider|divider|op_10~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[168]~105_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~30  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[168]~105_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_9~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_10~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_10~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~21_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & (((\Div1|auto_generated|divider|divider|op_9~25_sumout )))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[169]~97_combout )) # (\Div1|auto_generated|divider|divider|StageOut[169]~91_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~26  ))
// \Div1|auto_generated|divider|divider|op_10~22  = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & (((\Div1|auto_generated|divider|divider|op_9~25_sumout )))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[169]~97_combout )) # (\Div1|auto_generated|divider|divider|StageOut[169]~91_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[169]~91_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_9~25_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[169]~97_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_10~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~21 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div1|auto_generated|divider|divider|op_10~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[170]~81_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~22  ))
// \Div1|auto_generated|divider|divider|op_10~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[170]~81_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~22  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[170]~81_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_9~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_10~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_10~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & (((\Div1|auto_generated|divider|divider|op_9~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[171]~52_combout )) # (\Div1|auto_generated|divider|divider|StageOut[171]~43_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~18  ))
// \Div1|auto_generated|divider|divider|op_10~14  = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & (((\Div1|auto_generated|divider|divider|op_9~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[171]~52_combout )) # (\Div1|auto_generated|divider|divider|StageOut[171]~43_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[171]~43_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_9~13_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[171]~52_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_10~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~13 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_10~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[172]~65_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~14  ))
// \Div1|auto_generated|divider|divider|op_10~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[172]~65_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~14  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[172]~65_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_9~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~6_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & (((\Div1|auto_generated|divider|divider|op_9~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[173]~41_combout )) # (\Div1|auto_generated|divider|divider|StageOut[173]~31_combout ))) ) + ( \Div1|auto_generated|divider|divider|op_10~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[173]~31_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_9~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[173]~41_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_10~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~6 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Div1|auto_generated|divider|divider|op_10~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[184]~55 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[184]~55_combout  = ( \Div1|auto_generated|divider|divider|op_9~17_sumout  & ( !\Div1|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[184]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[184]~55 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[184]~55 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div1|auto_generated|divider|divider|StageOut[184]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[184]~66 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[184]~66_combout  = ( \Div1|auto_generated|divider|divider|op_9~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[172]~65_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[172]~65_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[184]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[184]~66 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[184]~66 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[184]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[183]~53 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[183]~53_combout  = ( \Div1|auto_generated|divider|divider|op_9~13_sumout  & ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout ) # ((\Div1|auto_generated|divider|divider|StageOut[171]~52_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[171]~43_combout )) ) ) # ( !\Div1|auto_generated|divider|divider|op_9~13_sumout  & ( (\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[171]~52_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[171]~43_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[171]~43_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[171]~52_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[183]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[183]~53 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[183]~53 .lut_mask = 64'h03330333CFFFCFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[183]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[182]~73 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[182]~73_combout  = ( \Div1|auto_generated|divider|divider|op_9~21_sumout  & ( !\Div1|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[182]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[182]~73 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[182]~73 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div1|auto_generated|divider|divider|StageOut[182]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[182]~82 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[182]~82_combout  = ( \Div1|auto_generated|divider|divider|op_9~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[170]~81_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[170]~81_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[182]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[182]~82 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[182]~82 .lut_mask = 64'h0000000000FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[182]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[181]~98 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[181]~98_combout  = ( \Div1|auto_generated|divider|divider|op_9~1_sumout  & ( (\Div1|auto_generated|divider|divider|StageOut[169]~97_combout ) # (\Div1|auto_generated|divider|divider|StageOut[169]~91_combout ) 
// ) ) # ( !\Div1|auto_generated|divider|divider|op_9~1_sumout  & ( \Div1|auto_generated|divider|divider|op_9~25_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[169]~91_combout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[169]~97_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_9~25_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[181]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[181]~98 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[181]~98 .lut_mask = 64'h00FF00FF5F5F5F5F;
defparam \Div1|auto_generated|divider|divider|StageOut[181]~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[180]~100 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[180]~100_combout  = ( !\Div1|auto_generated|divider|divider|op_9~1_sumout  & ( \Div1|auto_generated|divider|divider|op_9~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_9~29_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[180]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[180]~100 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[180]~100 .lut_mask = 64'h00FF00FF00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[180]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[180]~106 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[180]~106_combout  = ( \Div1|auto_generated|divider|divider|StageOut[168]~105_combout  & ( \Div1|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|StageOut[168]~105_combout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[180]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[180]~106 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[180]~106 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[180]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[179]~113 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[179]~113_combout  = ( \Div1|auto_generated|divider|divider|op_9~33_sumout  & ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout ) # ((\Div1|auto_generated|divider|divider|StageOut[167]~109_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[167]~112_combout )) ) ) # ( !\Div1|auto_generated|divider|divider|op_9~33_sumout  & ( (\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[167]~109_combout ) 
// # (\Div1|auto_generated|divider|divider|StageOut[167]~112_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[167]~112_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[167]~109_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[179]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[179]~113 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[179]~113 .lut_mask = 64'h03330333CFFFCFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[179]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[178]~115 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[178]~115_combout  = ( !\Div1|auto_generated|divider|divider|op_9~1_sumout  & ( \Div1|auto_generated|divider|divider|op_9~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_9~37_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[178]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[178]~115 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[178]~115 .lut_mask = 64'h00FF00FF00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[178]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[178]~118 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[178]~118_combout  = ( \Div1|auto_generated|divider|divider|op_9~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[166]~117_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[166]~117_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[178]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[178]~118 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[178]~118 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[178]~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[177]~122 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[177]~122_combout  = ( \Div1|auto_generated|divider|divider|op_9~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[165]~121_combout  ) ) # ( !\Div1|auto_generated|divider|divider|op_9~1_sumout  & ( 
// \Div1|auto_generated|divider|divider|op_9~41_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[165]~121_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_9~41_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[177]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[177]~122 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[177]~122 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[177]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[176]~124 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[176]~124_combout  = ( \Div1|auto_generated|divider|divider|op_9~1_sumout  & ( \Mult10~323  ) ) # ( !\Div1|auto_generated|divider|divider|op_9~1_sumout  & ( \Div1|auto_generated|divider|divider|op_9~45_sumout  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_9~45_sumout ),
	.datad(!\Mult10~323 ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[176]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[176]~124 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[176]~124 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[176]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~50 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_11~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~50 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_11~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~45 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~45_sumout  = SUM(( \Mult10~321  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~50_cout  ))
// \Div1|auto_generated|divider|divider|op_11~46  = CARRY(( \Mult10~321  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult10~321 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~45_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_11~46 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~45 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~45 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|op_11~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~41 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~41_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~45_sumout ))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Mult10~322 )) ) + ( \Div1|auto_generated|divider|divider|op_11~46  ))
// \Div1|auto_generated|divider|divider|op_11~42  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~45_sumout ))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & (\Mult10~322 
// )) ) + ( \Div1|auto_generated|divider|divider|op_11~46  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Mult10~322 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_10~45_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~41_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_11~42 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~41 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~41 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div1|auto_generated|divider|divider|op_11~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~37 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~37_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~41_sumout ))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[176]~124_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~42  ))
// \Div1|auto_generated|divider|divider|op_11~38  = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~41_sumout ))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[176]~124_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~42  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[176]~124_combout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_10~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~37_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_11~38 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~37 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~37 .lut_mask = 64'h00000000000005F5;
defparam \Div1|auto_generated|divider|divider|op_11~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~33_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~37_sumout ))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[177]~122_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~38  ))
// \Div1|auto_generated|divider|divider|op_11~34  = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~37_sumout ))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[177]~122_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~38  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[177]~122_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_10~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~33_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_11~34 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_11~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~29_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & (((\Div1|auto_generated|divider|divider|op_10~33_sumout )))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[178]~118_combout )) # (\Div1|auto_generated|divider|divider|StageOut[178]~115_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~34  ))
// \Div1|auto_generated|divider|divider|op_11~30  = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & (((\Div1|auto_generated|divider|divider|op_10~33_sumout )))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[178]~118_combout )) # (\Div1|auto_generated|divider|divider|StageOut[178]~115_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~34  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[178]~115_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_10~33_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[178]~118_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_11~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~29 .lut_mask = 64'h0000000000001D3F;
defparam \Div1|auto_generated|divider|divider|op_11~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[179]~113_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~30  ))
// \Div1|auto_generated|divider|divider|op_11~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[179]~113_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~30  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[179]~113_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_10~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_11~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_11~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~21_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & (((\Div1|auto_generated|divider|divider|op_10~25_sumout )))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[180]~106_combout )) # (\Div1|auto_generated|divider|divider|StageOut[180]~100_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~26  ))
// \Div1|auto_generated|divider|divider|op_11~22  = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & (((\Div1|auto_generated|divider|divider|op_10~25_sumout )))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[180]~106_combout )) # (\Div1|auto_generated|divider|divider|StageOut[180]~100_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[180]~100_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_10~25_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[180]~106_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_11~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~21 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[181]~98_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~22  ))
// \Div1|auto_generated|divider|divider|op_11~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[181]~98_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~22  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[181]~98_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_10~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_11~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & (\Div1|auto_generated|divider|divider|op_10~17_sumout )) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[182]~82_combout ) # (\Div1|auto_generated|divider|divider|StageOut[182]~73_combout )))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~18  ))
// \Div1|auto_generated|divider|divider|op_11~14  = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & (\Div1|auto_generated|divider|divider|op_10~17_sumout )) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[182]~82_combout ) # (\Div1|auto_generated|divider|divider|StageOut[182]~73_combout )))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_10~17_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[182]~73_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[182]~82_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_11~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~13 .lut_mask = 64'h0000FFFF00004777;
defparam \Div1|auto_generated|divider|divider|op_11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[183]~53_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~14  ))
// \Div1|auto_generated|divider|divider|op_11~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[183]~53_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~14  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[183]~53_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_10~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_11~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~6_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & (\Div1|auto_generated|divider|divider|op_10~9_sumout )) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[184]~66_combout ) # (\Div1|auto_generated|divider|divider|StageOut[184]~55_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_11~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_10~9_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[184]~55_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[184]~66_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_11~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~6 .lut_mask = 64'h0000B8880000FFFF;
defparam \Div1|auto_generated|divider|divider|op_11~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[195]~42 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[195]~42_combout  = ( \Div1|auto_generated|divider|divider|op_10~13_sumout  & ( !\Div1|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_10~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[195]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[195]~42 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[195]~42 .lut_mask = 64'h00000000FF00FF00;
defparam \Div1|auto_generated|divider|divider|StageOut[195]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[195]~54 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[195]~54_combout  = ( \Div1|auto_generated|divider|divider|StageOut[183]~53_combout  & ( \Div1|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[183]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[195]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[195]~54 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[195]~54 .lut_mask = 64'h0000000000FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[195]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[194]~83 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[194]~83_combout  = ( \Div1|auto_generated|divider|divider|op_10~17_sumout  & ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout ) # ((\Div1|auto_generated|divider|divider|StageOut[182]~73_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[182]~82_combout )) ) ) # ( !\Div1|auto_generated|divider|divider|op_10~17_sumout  & ( (\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[182]~73_combout ) 
// # (\Div1|auto_generated|divider|divider|StageOut[182]~82_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[182]~82_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[182]~73_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_10~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[194]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[194]~83 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[194]~83 .lut_mask = 64'h03330333CFFFCFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[194]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[193]~90 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[193]~90_combout  = (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & \Div1|auto_generated|divider|divider|op_10~21_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_10~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[193]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[193]~90 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[193]~90 .lut_mask = 64'h00F000F000F000F0;
defparam \Div1|auto_generated|divider|divider|StageOut[193]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[193]~99 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[193]~99_combout  = ( \Div1|auto_generated|divider|divider|StageOut[181]~98_combout  & ( \Div1|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[181]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[193]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[193]~99 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[193]~99 .lut_mask = 64'h0000000000FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[193]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[192]~107 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[192]~107_combout  = ( \Div1|auto_generated|divider|divider|StageOut[180]~100_combout  & ( (\Div1|auto_generated|divider|divider|op_10~25_sumout ) # (\Div1|auto_generated|divider|divider|op_10~1_sumout ) ) ) # 
// ( !\Div1|auto_generated|divider|divider|StageOut[180]~100_combout  & ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & (\Div1|auto_generated|divider|divider|op_10~25_sumout )) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & 
// ((\Div1|auto_generated|divider|divider|StageOut[180]~106_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_10~25_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[180]~106_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[180]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[192]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[192]~107 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[192]~107 .lut_mask = 64'h0C3F0C3F3F3F3F3F;
defparam \Div1|auto_generated|divider|divider|StageOut[192]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[191]~108 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[191]~108_combout  = ( \Div1|auto_generated|divider|divider|op_10~29_sumout  & ( !\Div1|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_10~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[191]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[191]~108 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[191]~108 .lut_mask = 64'h00000000FF00FF00;
defparam \Div1|auto_generated|divider|divider|StageOut[191]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[191]~114 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[191]~114_combout  = ( \Div1|auto_generated|divider|divider|StageOut[179]~113_combout  & ( \Div1|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[179]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[191]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[191]~114 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[191]~114 .lut_mask = 64'h0000000000FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[191]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[190]~119 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[190]~119_combout  = ( \Div1|auto_generated|divider|divider|op_10~1_sumout  & ( \Div1|auto_generated|divider|divider|op_10~33_sumout  & ( (\Div1|auto_generated|divider|divider|StageOut[178]~118_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[178]~115_combout ) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_10~1_sumout  & ( \Div1|auto_generated|divider|divider|op_10~33_sumout  ) ) # ( \Div1|auto_generated|divider|divider|op_10~1_sumout  & ( 
// !\Div1|auto_generated|divider|divider|op_10~33_sumout  & ( (\Div1|auto_generated|divider|divider|StageOut[178]~118_combout ) # (\Div1|auto_generated|divider|divider|StageOut[178]~115_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[178]~115_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[178]~118_combout ),
	.datae(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_10~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[190]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[190]~119 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[190]~119 .lut_mask = 64'h00000FFFFFFF0FFF;
defparam \Div1|auto_generated|divider|divider|StageOut[190]~119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[189]~120 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[189]~120_combout  = ( !\Div1|auto_generated|divider|divider|op_10~1_sumout  & ( \Div1|auto_generated|divider|divider|op_10~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_10~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[189]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[189]~120 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[189]~120 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[189]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[189]~123 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[189]~123_combout  = ( \Div1|auto_generated|divider|divider|StageOut[177]~122_combout  & ( \Div1|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|StageOut[177]~122_combout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[189]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[189]~123 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[189]~123 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[189]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[188]~125 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[188]~125_combout  = ( \Div1|auto_generated|divider|divider|op_10~41_sumout  & ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout ) # (\Div1|auto_generated|divider|divider|StageOut[176]~124_combout ) ) ) # 
// ( !\Div1|auto_generated|divider|divider|op_10~41_sumout  & ( (\Div1|auto_generated|divider|divider|StageOut[176]~124_combout  & \Div1|auto_generated|divider|divider|op_10~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[176]~124_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_10~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[188]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[188]~125 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[188]~125 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Div1|auto_generated|divider|divider|StageOut[188]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[187]~126 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[187]~126_combout  = ( \Div1|auto_generated|divider|divider|op_10~1_sumout  & ( \Mult10~322  ) ) # ( !\Div1|auto_generated|divider|divider|op_10~1_sumout  & ( 
// \Div1|auto_generated|divider|divider|op_10~45_sumout  ) )

	.dataa(!\Mult10~322 ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_10~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[187]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[187]~126 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[187]~126 .lut_mask = 64'h0F0F0F0F55555555;
defparam \Div1|auto_generated|divider|divider|StageOut[187]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~50 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_12~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~50 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_12~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~46 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~46_cout  = CARRY(( \Mult10~mac_resulta  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult10~mac_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_12~46_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~46 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~46 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|op_12~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~42 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~42_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~45_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & (\Mult10~321 )) ) + 
// ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~46_cout  ))

	.dataa(gnd),
	.datab(!\Mult10~321 ),
	.datac(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_11~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_12~42_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~42 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~42 .lut_mask = 64'h00000000000003F3;
defparam \Div1|auto_generated|divider|divider|op_12~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~38 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~38_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~41_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[187]~126_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~42_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[187]~126_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_11~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_12~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~38 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~38 .lut_mask = 64'h00000000000005AF;
defparam \Div1|auto_generated|divider|divider|op_12~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~34 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~34_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~37_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[188]~125_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_12~38_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[188]~125_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_11~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_12~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~34 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~34 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_12~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~30 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~30_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & (((\Div1|auto_generated|divider|divider|op_11~33_sumout )))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[189]~123_combout )) # (\Div1|auto_generated|divider|divider|StageOut[189]~120_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~34_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[189]~120_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_11~33_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[189]~123_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_12~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~30 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~30 .lut_mask = 64'h0000000000001B5F;
defparam \Div1|auto_generated|divider|divider|op_12~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~26_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[190]~119_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_12~30_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[190]~119_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_11~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_12~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~26 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_12~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~22_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & (((\Div1|auto_generated|divider|divider|op_11~25_sumout )))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[191]~114_combout )) # (\Div1|auto_generated|divider|divider|StageOut[191]~108_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_12~26_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[191]~108_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_11~25_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[191]~114_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_12~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~22 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div1|auto_generated|divider|divider|op_12~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~18_cout  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[192]~107_combout )) ) + ( \Div1|auto_generated|divider|divider|op_12~22_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[192]~107_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_11~21_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_12~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~18 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_12~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~14_cout  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & (((\Div1|auto_generated|divider|divider|op_11~17_sumout )))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[193]~99_combout )) # (\Div1|auto_generated|divider|divider|StageOut[193]~90_combout ))) ) + ( \Div1|auto_generated|divider|divider|op_12~18_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[193]~90_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_11~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[193]~99_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_12~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~14 .lut_mask = 64'h0000E4A000000000;
defparam \Div1|auto_generated|divider|divider|op_12~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~10_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[194]~83_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_12~14_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[194]~83_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_11~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_12~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~10 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_12~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & (((\Div1|auto_generated|divider|divider|op_11~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[195]~54_combout )) # (\Div1|auto_generated|divider|divider|StageOut[195]~42_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~10_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[195]~42_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_11~9_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[195]~54_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_12~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div1|auto_generated|divider|divider|op_12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_12~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N30
cyclonev_lcell_comb \Add30~25 (
// Equation(s):
// \Add30~25_sumout  = SUM(( !\Div3|auto_generated|divider|divider|op_12~1_sumout  $ (!\Div2|auto_generated|divider|divider|op_12~1_sumout  $ (\Div1|auto_generated|divider|divider|op_12~1_sumout )) ) + ( !VCC ) + ( !VCC ))
// \Add30~26  = CARRY(( !\Div3|auto_generated|divider|divider|op_12~1_sumout  $ (!\Div2|auto_generated|divider|divider|op_12~1_sumout  $ (\Div1|auto_generated|divider|divider|op_12~1_sumout )) ) + ( !VCC ) + ( !VCC ))
// \Add30~27  = SHARE((!\Div3|auto_generated|divider|divider|op_12~1_sumout  & (\Div2|auto_generated|divider|divider|op_12~1_sumout  & \Div1|auto_generated|divider|divider|op_12~1_sumout )) # (\Div3|auto_generated|divider|divider|op_12~1_sumout  & 
// ((\Div1|auto_generated|divider|divider|op_12~1_sumout ) # (\Div2|auto_generated|divider|divider|op_12~1_sumout ))))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_12~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add30~25_sumout ),
	.cout(\Add30~26 ),
	.shareout(\Add30~27 ));
// synopsys translate_off
defparam \Add30~25 .extended_lut = "off";
defparam \Add30~25 .lut_mask = 64'h0000033F00003CC3;
defparam \Add30~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N33
cyclonev_lcell_comb \Add30~29 (
// Equation(s):
// \Add30~29_sumout  = SUM(( !\Div2|auto_generated|divider|divider|op_11~1_sumout  $ (!\Div1|auto_generated|divider|divider|op_11~1_sumout  $ (\Div3|auto_generated|divider|divider|op_11~1_sumout )) ) + ( \Add30~27  ) + ( \Add30~26  ))
// \Add30~30  = CARRY(( !\Div2|auto_generated|divider|divider|op_11~1_sumout  $ (!\Div1|auto_generated|divider|divider|op_11~1_sumout  $ (\Div3|auto_generated|divider|divider|op_11~1_sumout )) ) + ( \Add30~27  ) + ( \Add30~26  ))
// \Add30~31  = SHARE((!\Div2|auto_generated|divider|divider|op_11~1_sumout  & (\Div1|auto_generated|divider|divider|op_11~1_sumout  & \Div3|auto_generated|divider|divider|op_11~1_sumout )) # (\Div2|auto_generated|divider|divider|op_11~1_sumout  & 
// ((\Div3|auto_generated|divider|divider|op_11~1_sumout ) # (\Div1|auto_generated|divider|divider|op_11~1_sumout ))))

	.dataa(!\Div2|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|op_11~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add30~26 ),
	.sharein(\Add30~27 ),
	.combout(),
	.sumout(\Add30~29_sumout ),
	.cout(\Add30~30 ),
	.shareout(\Add30~31 ));
// synopsys translate_off
defparam \Add30~29 .extended_lut = "off";
defparam \Add30~29 .lut_mask = 64'h0000055F00005AA5;
defparam \Add30~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N36
cyclonev_lcell_comb \Add30~21 (
// Equation(s):
// \Add30~21_sumout  = SUM(( !\Div2|auto_generated|divider|divider|op_10~1_sumout  $ (!\Div3|auto_generated|divider|divider|op_10~1_sumout  $ (\Div1|auto_generated|divider|divider|op_10~1_sumout )) ) + ( \Add30~31  ) + ( \Add30~30  ))
// \Add30~22  = CARRY(( !\Div2|auto_generated|divider|divider|op_10~1_sumout  $ (!\Div3|auto_generated|divider|divider|op_10~1_sumout  $ (\Div1|auto_generated|divider|divider|op_10~1_sumout )) ) + ( \Add30~31  ) + ( \Add30~30  ))
// \Add30~23  = SHARE((!\Div2|auto_generated|divider|divider|op_10~1_sumout  & (\Div3|auto_generated|divider|divider|op_10~1_sumout  & \Div1|auto_generated|divider|divider|op_10~1_sumout )) # (\Div2|auto_generated|divider|divider|op_10~1_sumout  & 
// ((\Div1|auto_generated|divider|divider|op_10~1_sumout ) # (\Div3|auto_generated|divider|divider|op_10~1_sumout ))))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div3|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add30~30 ),
	.sharein(\Add30~31 ),
	.combout(),
	.sumout(\Add30~21_sumout ),
	.cout(\Add30~22 ),
	.shareout(\Add30~23 ));
// synopsys translate_off
defparam \Add30~21 .extended_lut = "off";
defparam \Add30~21 .lut_mask = 64'h0000033F00003CC3;
defparam \Add30~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N39
cyclonev_lcell_comb \Add30~17 (
// Equation(s):
// \Add30~17_sumout  = SUM(( !\Div1|auto_generated|divider|divider|op_9~1_sumout  $ (!\Div2|auto_generated|divider|divider|op_9~1_sumout  $ (\Div3|auto_generated|divider|divider|op_9~1_sumout )) ) + ( \Add30~23  ) + ( \Add30~22  ))
// \Add30~18  = CARRY(( !\Div1|auto_generated|divider|divider|op_9~1_sumout  $ (!\Div2|auto_generated|divider|divider|op_9~1_sumout  $ (\Div3|auto_generated|divider|divider|op_9~1_sumout )) ) + ( \Add30~23  ) + ( \Add30~22  ))
// \Add30~19  = SHARE((!\Div1|auto_generated|divider|divider|op_9~1_sumout  & (\Div2|auto_generated|divider|divider|op_9~1_sumout  & \Div3|auto_generated|divider|divider|op_9~1_sumout )) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// ((\Div3|auto_generated|divider|divider|op_9~1_sumout ) # (\Div2|auto_generated|divider|divider|op_9~1_sumout ))))

	.dataa(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add30~22 ),
	.sharein(\Add30~23 ),
	.combout(),
	.sumout(\Add30~17_sumout ),
	.cout(\Add30~18 ),
	.shareout(\Add30~19 ));
// synopsys translate_off
defparam \Add30~17 .extended_lut = "off";
defparam \Add30~17 .lut_mask = 64'h0000055F00005AA5;
defparam \Add30~17 .shared_arith = "on";
// synopsys translate_on

// Location: DSP_X32_Y37_N0
cyclonev_mac \Mult4~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd}),
	.ay({!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,!\Add0~25_sumout ,\Add0~21_sumout ,\Add0~17_sumout ,\Add0~13_sumout ,\Add0~9_sumout ,\Add0~5_sumout ,\Add0~1_sumout ,!\screen|Vcnt [3],\screen|Vcnt [2],
\screen|Vcnt [1],\screen|Vcnt [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult4~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult4~8 .accumulate_clock = "none";
defparam \Mult4~8 .ax_clock = "none";
defparam \Mult4~8 .ax_width = 7;
defparam \Mult4~8 .ay_scan_in_clock = "none";
defparam \Mult4~8 .ay_scan_in_width = 18;
defparam \Mult4~8 .ay_use_scan_in = "false";
defparam \Mult4~8 .az_clock = "none";
defparam \Mult4~8 .bx_clock = "none";
defparam \Mult4~8 .by_clock = "none";
defparam \Mult4~8 .by_use_scan_in = "false";
defparam \Mult4~8 .bz_clock = "none";
defparam \Mult4~8 .coef_a_0 = 0;
defparam \Mult4~8 .coef_a_1 = 0;
defparam \Mult4~8 .coef_a_2 = 0;
defparam \Mult4~8 .coef_a_3 = 0;
defparam \Mult4~8 .coef_a_4 = 0;
defparam \Mult4~8 .coef_a_5 = 0;
defparam \Mult4~8 .coef_a_6 = 0;
defparam \Mult4~8 .coef_a_7 = 0;
defparam \Mult4~8 .coef_b_0 = 0;
defparam \Mult4~8 .coef_b_1 = 0;
defparam \Mult4~8 .coef_b_2 = 0;
defparam \Mult4~8 .coef_b_3 = 0;
defparam \Mult4~8 .coef_b_4 = 0;
defparam \Mult4~8 .coef_b_5 = 0;
defparam \Mult4~8 .coef_b_6 = 0;
defparam \Mult4~8 .coef_b_7 = 0;
defparam \Mult4~8 .coef_sel_a_clock = "none";
defparam \Mult4~8 .coef_sel_b_clock = "none";
defparam \Mult4~8 .delay_scan_out_ay = "false";
defparam \Mult4~8 .delay_scan_out_by = "false";
defparam \Mult4~8 .enable_double_accum = "false";
defparam \Mult4~8 .load_const_clock = "none";
defparam \Mult4~8 .load_const_value = 0;
defparam \Mult4~8 .mode_sub_location = 0;
defparam \Mult4~8 .negate_clock = "none";
defparam \Mult4~8 .operand_source_max = "input";
defparam \Mult4~8 .operand_source_may = "input";
defparam \Mult4~8 .operand_source_mbx = "input";
defparam \Mult4~8 .operand_source_mby = "input";
defparam \Mult4~8 .operation_mode = "m18x18_full";
defparam \Mult4~8 .output_clock = "none";
defparam \Mult4~8 .preadder_subtract_a = "false";
defparam \Mult4~8 .preadder_subtract_b = "false";
defparam \Mult4~8 .result_a_width = 64;
defparam \Mult4~8 .signed_max = "false";
defparam \Mult4~8 .signed_may = "false";
defparam \Mult4~8 .signed_mbx = "false";
defparam \Mult4~8 .signed_mby = "false";
defparam \Mult4~8 .sub_clock = "none";
defparam \Mult4~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N0
cyclonev_lcell_comb \Add16~5 (
// Equation(s):
// \Add16~5_sumout  = SUM(( \Mult4~10  ) + ( VCC ) + ( !VCC ))
// \Add16~6  = CARRY(( \Mult4~10  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult4~10 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~5_sumout ),
	.cout(\Add16~6 ),
	.shareout());
// synopsys translate_off
defparam \Add16~5 .extended_lut = "off";
defparam \Add16~5 .lut_mask = 64'h00000000000000FF;
defparam \Add16~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N3
cyclonev_lcell_comb \Add16~9 (
// Equation(s):
// \Add16~9_sumout  = SUM(( \Mult4~11  ) + ( GND ) + ( \Add16~6  ))
// \Add16~10  = CARRY(( \Mult4~11  ) + ( GND ) + ( \Add16~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult4~11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~9_sumout ),
	.cout(\Add16~10 ),
	.shareout());
// synopsys translate_off
defparam \Add16~9 .extended_lut = "off";
defparam \Add16~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add16~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N6
cyclonev_lcell_comb \Add16~13 (
// Equation(s):
// \Add16~13_sumout  = SUM(( \Mult4~12  ) + ( GND ) + ( \Add16~10  ))
// \Add16~14  = CARRY(( \Mult4~12  ) + ( GND ) + ( \Add16~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult4~12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~13_sumout ),
	.cout(\Add16~14 ),
	.shareout());
// synopsys translate_off
defparam \Add16~13 .extended_lut = "off";
defparam \Add16~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add16~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N9
cyclonev_lcell_comb \Add16~17 (
// Equation(s):
// \Add16~17_sumout  = SUM(( \Mult4~13  ) + ( VCC ) + ( \Add16~14  ))
// \Add16~18  = CARRY(( \Mult4~13  ) + ( VCC ) + ( \Add16~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~13 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~17_sumout ),
	.cout(\Add16~18 ),
	.shareout());
// synopsys translate_off
defparam \Add16~17 .extended_lut = "off";
defparam \Add16~17 .lut_mask = 64'h0000000000000F0F;
defparam \Add16~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N12
cyclonev_lcell_comb \Add16~21 (
// Equation(s):
// \Add16~21_sumout  = SUM(( \Mult4~14  ) + ( VCC ) + ( \Add16~18  ))
// \Add16~22  = CARRY(( \Mult4~14  ) + ( VCC ) + ( \Add16~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~21_sumout ),
	.cout(\Add16~22 ),
	.shareout());
// synopsys translate_off
defparam \Add16~21 .extended_lut = "off";
defparam \Add16~21 .lut_mask = 64'h0000000000000F0F;
defparam \Add16~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N15
cyclonev_lcell_comb \Add16~25 (
// Equation(s):
// \Add16~25_sumout  = SUM(( \Mult4~15  ) + ( GND ) + ( \Add16~22  ))
// \Add16~26  = CARRY(( \Mult4~15  ) + ( GND ) + ( \Add16~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult4~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~25_sumout ),
	.cout(\Add16~26 ),
	.shareout());
// synopsys translate_off
defparam \Add16~25 .extended_lut = "off";
defparam \Add16~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add16~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N18
cyclonev_lcell_comb \Add16~29 (
// Equation(s):
// \Add16~29_sumout  = SUM(( \Mult4~16  ) + ( GND ) + ( \Add16~26  ))
// \Add16~30  = CARRY(( \Mult4~16  ) + ( GND ) + ( \Add16~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~16 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~29_sumout ),
	.cout(\Add16~30 ),
	.shareout());
// synopsys translate_off
defparam \Add16~29 .extended_lut = "off";
defparam \Add16~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add16~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N21
cyclonev_lcell_comb \Add16~33 (
// Equation(s):
// \Add16~33_sumout  = SUM(( \Mult4~17  ) + ( GND ) + ( \Add16~30  ))
// \Add16~34  = CARRY(( \Mult4~17  ) + ( GND ) + ( \Add16~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~17 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~33_sumout ),
	.cout(\Add16~34 ),
	.shareout());
// synopsys translate_off
defparam \Add16~33 .extended_lut = "off";
defparam \Add16~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add16~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N24
cyclonev_lcell_comb \Add16~37 (
// Equation(s):
// \Add16~37_sumout  = SUM(( \Mult4~18  ) + ( GND ) + ( \Add16~34  ))
// \Add16~38  = CARRY(( \Mult4~18  ) + ( GND ) + ( \Add16~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult4~18 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~37_sumout ),
	.cout(\Add16~38 ),
	.shareout());
// synopsys translate_off
defparam \Add16~37 .extended_lut = "off";
defparam \Add16~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add16~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N27
cyclonev_lcell_comb \Add16~41 (
// Equation(s):
// \Add16~41_sumout  = SUM(( \Mult4~19  ) + ( GND ) + ( \Add16~38  ))
// \Add16~42  = CARRY(( \Mult4~19  ) + ( GND ) + ( \Add16~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult4~19 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~41_sumout ),
	.cout(\Add16~42 ),
	.shareout());
// synopsys translate_off
defparam \Add16~41 .extended_lut = "off";
defparam \Add16~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add16~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N30
cyclonev_lcell_comb \Add16~45 (
// Equation(s):
// \Add16~45_sumout  = SUM(( \Mult4~20  ) + ( GND ) + ( \Add16~42  ))
// \Add16~46  = CARRY(( \Mult4~20  ) + ( GND ) + ( \Add16~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~45_sumout ),
	.cout(\Add16~46 ),
	.shareout());
// synopsys translate_off
defparam \Add16~45 .extended_lut = "off";
defparam \Add16~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add16~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y40_N33
cyclonev_lcell_comb \Add16~1 (
// Equation(s):
// \Add16~1_sumout  = SUM(( \Mult4~21  ) + ( GND ) + ( \Add16~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add16~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add16~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add16~1 .extended_lut = "off";
defparam \Add16~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y40_N0
cyclonev_lcell_comb \Add18~5 (
// Equation(s):
// \Add18~5_sumout  = SUM(( \Mult4~8_resulta  ) + ( \screen|Hcnt [0] ) + ( !VCC ))
// \Add18~6  = CARRY(( \Mult4~8_resulta  ) + ( \screen|Hcnt [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\screen|Hcnt [0]),
	.datac(gnd),
	.datad(!\Mult4~8_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~5_sumout ),
	.cout(\Add18~6 ),
	.shareout());
// synopsys translate_off
defparam \Add18~5 .extended_lut = "off";
defparam \Add18~5 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add18~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y40_N3
cyclonev_lcell_comb \Add18~9 (
// Equation(s):
// \Add18~9_sumout  = SUM(( \screen|Hcnt [1] ) + ( \Mult4~9  ) + ( \Add18~6  ))
// \Add18~10  = CARRY(( \screen|Hcnt [1] ) + ( \Mult4~9  ) + ( \Add18~6  ))

	.dataa(!\screen|Hcnt [1]),
	.datab(gnd),
	.datac(!\Mult4~9 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add18~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~9_sumout ),
	.cout(\Add18~10 ),
	.shareout());
// synopsys translate_off
defparam \Add18~9 .extended_lut = "off";
defparam \Add18~9 .lut_mask = 64'h0000F0F000005555;
defparam \Add18~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y40_N6
cyclonev_lcell_comb \Add18~13 (
// Equation(s):
// \Add18~13_sumout  = SUM(( \Add16~5_sumout  ) + ( \screen|Hcnt [2] ) + ( \Add18~10  ))
// \Add18~14  = CARRY(( \Add16~5_sumout  ) + ( \screen|Hcnt [2] ) + ( \Add18~10  ))

	.dataa(gnd),
	.datab(!\screen|Hcnt [2]),
	.datac(gnd),
	.datad(!\Add16~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add18~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~13_sumout ),
	.cout(\Add18~14 ),
	.shareout());
// synopsys translate_off
defparam \Add18~13 .extended_lut = "off";
defparam \Add18~13 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add18~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y40_N9
cyclonev_lcell_comb \Add18~17 (
// Equation(s):
// \Add18~17_sumout  = SUM(( \Add16~9_sumout  ) + ( \Add1~5_sumout  ) + ( \Add18~14  ))
// \Add18~18  = CARRY(( \Add16~9_sumout  ) + ( \Add1~5_sumout  ) + ( \Add18~14  ))

	.dataa(!\Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add16~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add18~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~17_sumout ),
	.cout(\Add18~18 ),
	.shareout());
// synopsys translate_off
defparam \Add18~17 .extended_lut = "off";
defparam \Add18~17 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add18~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y40_N12
cyclonev_lcell_comb \Add18~21 (
// Equation(s):
// \Add18~21_sumout  = SUM(( \Add16~13_sumout  ) + ( \Add1~9_sumout  ) + ( \Add18~18  ))
// \Add18~22  = CARRY(( \Add16~13_sumout  ) + ( \Add1~9_sumout  ) + ( \Add18~18  ))

	.dataa(gnd),
	.datab(!\Add1~9_sumout ),
	.datac(gnd),
	.datad(!\Add16~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add18~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~21_sumout ),
	.cout(\Add18~22 ),
	.shareout());
// synopsys translate_off
defparam \Add18~21 .extended_lut = "off";
defparam \Add18~21 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add18~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y40_N15
cyclonev_lcell_comb \Add18~25 (
// Equation(s):
// \Add18~25_sumout  = SUM(( \Add16~17_sumout  ) + ( \Add1~13_sumout  ) + ( \Add18~22  ))
// \Add18~26  = CARRY(( \Add16~17_sumout  ) + ( \Add1~13_sumout  ) + ( \Add18~22  ))

	.dataa(!\Add1~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add16~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add18~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~25_sumout ),
	.cout(\Add18~26 ),
	.shareout());
// synopsys translate_off
defparam \Add18~25 .extended_lut = "off";
defparam \Add18~25 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add18~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y40_N18
cyclonev_lcell_comb \Add18~29 (
// Equation(s):
// \Add18~29_sumout  = SUM(( \Add1~17_sumout  ) + ( \Add16~21_sumout  ) + ( \Add18~26  ))
// \Add18~30  = CARRY(( \Add1~17_sumout  ) + ( \Add16~21_sumout  ) + ( \Add18~26  ))

	.dataa(gnd),
	.datab(!\Add16~21_sumout ),
	.datac(gnd),
	.datad(!\Add1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add18~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~29_sumout ),
	.cout(\Add18~30 ),
	.shareout());
// synopsys translate_off
defparam \Add18~29 .extended_lut = "off";
defparam \Add18~29 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add18~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y40_N21
cyclonev_lcell_comb \Add18~33 (
// Equation(s):
// \Add18~33_sumout  = SUM(( \Add16~25_sumout  ) + ( \Add1~21_sumout  ) + ( \Add18~30  ))
// \Add18~34  = CARRY(( \Add16~25_sumout  ) + ( \Add1~21_sumout  ) + ( \Add18~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~21_sumout ),
	.datad(!\Add16~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add18~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~33_sumout ),
	.cout(\Add18~34 ),
	.shareout());
// synopsys translate_off
defparam \Add18~33 .extended_lut = "off";
defparam \Add18~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add18~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y40_N24
cyclonev_lcell_comb \Add18~37 (
// Equation(s):
// \Add18~37_sumout  = SUM(( \Add1~25_sumout  ) + ( \Add16~29_sumout  ) + ( \Add18~34  ))
// \Add18~38  = CARRY(( \Add1~25_sumout  ) + ( \Add16~29_sumout  ) + ( \Add18~34  ))

	.dataa(gnd),
	.datab(!\Add16~29_sumout ),
	.datac(!\Add1~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add18~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~37_sumout ),
	.cout(\Add18~38 ),
	.shareout());
// synopsys translate_off
defparam \Add18~37 .extended_lut = "off";
defparam \Add18~37 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add18~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y40_N27
cyclonev_lcell_comb \Add18~41 (
// Equation(s):
// \Add18~41_sumout  = SUM(( \Add16~33_sumout  ) + ( \Add1~29_sumout  ) + ( \Add18~38  ))
// \Add18~42  = CARRY(( \Add16~33_sumout  ) + ( \Add1~29_sumout  ) + ( \Add18~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~29_sumout ),
	.datad(!\Add16~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add18~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~41_sumout ),
	.cout(\Add18~42 ),
	.shareout());
// synopsys translate_off
defparam \Add18~41 .extended_lut = "off";
defparam \Add18~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add18~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y40_N30
cyclonev_lcell_comb \Add18~45 (
// Equation(s):
// \Add18~45_sumout  = SUM(( !\Add1~1_sumout  ) + ( \Add16~37_sumout  ) + ( \Add18~42  ))
// \Add18~46  = CARRY(( !\Add1~1_sumout  ) + ( \Add16~37_sumout  ) + ( \Add18~42  ))

	.dataa(gnd),
	.datab(!\Add16~37_sumout ),
	.datac(!\Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add18~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~45_sumout ),
	.cout(\Add18~46 ),
	.shareout());
// synopsys translate_off
defparam \Add18~45 .extended_lut = "off";
defparam \Add18~45 .lut_mask = 64'h0000CCCC0000F0F0;
defparam \Add18~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y40_N33
cyclonev_lcell_comb \Add18~49 (
// Equation(s):
// \Add18~49_sumout  = SUM(( \Add16~41_sumout  ) + ( !\Add1~1_sumout  ) + ( \Add18~46  ))
// \Add18~50  = CARRY(( \Add16~41_sumout  ) + ( !\Add1~1_sumout  ) + ( \Add18~46  ))

	.dataa(!\Add1~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add16~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add18~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~49_sumout ),
	.cout(\Add18~50 ),
	.shareout());
// synopsys translate_off
defparam \Add18~49 .extended_lut = "off";
defparam \Add18~49 .lut_mask = 64'h00005555000000FF;
defparam \Add18~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y40_N36
cyclonev_lcell_comb \Add18~53 (
// Equation(s):
// \Add18~53_sumout  = SUM(( \Add16~45_sumout  ) + ( !\Add1~1_sumout  ) + ( \Add18~50  ))
// \Add18~54  = CARRY(( \Add16~45_sumout  ) + ( !\Add1~1_sumout  ) + ( \Add18~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add16~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(\Add18~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~53_sumout ),
	.cout(\Add18~54 ),
	.shareout());
// synopsys translate_off
defparam \Add18~53 .extended_lut = "off";
defparam \Add18~53 .lut_mask = 64'h000000FF00000F0F;
defparam \Add18~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y40_N39
cyclonev_lcell_comb \Add18~1 (
// Equation(s):
// \Add18~1_sumout  = SUM(( \Add16~1_sumout  ) + ( !\Add1~1_sumout  ) + ( \Add18~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add16~1_sumout ),
	.datae(gnd),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(\Add18~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add18~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add18~1 .extended_lut = "off";
defparam \Add18~1 .lut_mask = 64'h000000FF000000FF;
defparam \Add18~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y40_N42
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = ( \Add18~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|address_reg_a[0]~feeder .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \img_rom_8|altsyncram_component|auto_generated|address_reg_a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y40_N44
dffeas \img_rom_8|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\img_rom_8|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom_8|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \img_rom_8|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y57_N32
dffeas \img_rom_8|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\img_rom_8|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \img_rom_8|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y54_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y59_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFA07FFFFFFFFFFFFFFFFFFFFF57FD3FFFFFFFFFFFFFFFFFFF3FFFFF3FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFF7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFE0FFFFFBFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFEFFFF7FFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFF7FFFFFBFFFBFFFFFFFFFFFFFEFFFFFFCFFFBFFFFFFFFFFFFFCFFFFFFEFFFDFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFDDFFFFFFFFFFFFFBFFFFFFF7FBEFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF7FFFFFFFFDFEFFFFFFFFFFFFF7FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFBFFFEFFFFFFFFFFFFEFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFEFFFFFFFBFFFF7FF7FFFFFFFFEFFFFFFFBFFFF7FF7FFFFFFFFEFFFFFFFBFFFF7FF7FFFFFFFFFFFFFFFFBFFFF7FF7FFFFFFFFEFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFDBFEFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFF9CFFFFFFFFFFFFFFFFFFFFFFF3FBEFFFFFFFFFFFFFFFFFFFFF7FFDFFFFFFFFFFFFFFFFFFFFEFFEDFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFBFFFFFBFFF3FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFF5FFFFEFFFFFFFFFFFFFFFFFFFFBFFF9FFFFFFFFFFFFFFFFFFFFE1F3FFFFFFFFFFFFFFFFFFFBFFEE7FFFFBFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF9FFFFFFFFFFFFFFDFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFEFFFFFFFFFFFFFFFF3FFFFFFFDFFFFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFF9FFFFFFFFFFFFFFFFFFAFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FE3FFFFFFFFFFFFFFFFFFF9BFB3FFFFFFFFFFFFFFFFFFFFF8E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y55_N15
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a0~portadataout  ) ) # ( 
// !\img_rom_8|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( !\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h000000FFFF00FFFF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFAFFE7FFFFFFFFFFFFFFFFFFF9FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFEFFFFFFFFFFFFFC1FFFFFFFFFF3FFFFFFFFFFFF407FFFFFFFFFBFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFF000FE3F1FFFFDFFFFFFFFFFFE000FBFFF3FFFEFFFFFFFFFFFC00077FFFCFFFFFFFFFFFFFFFE0000FFFFF7FFFFFFFFFFFFFF8000BFFFFFFFFFFFFFFFFFFFFC0007FFFFFDFFFBFFFFFFFFFF0000FFFFFFFFFF1FFFFFFFFFF8003FFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FF7FE0FFFFFFFFFF8001FFFFFFFFF80FFFFFFFFFF0003FFFFFFFFF00FFFFFFFFFF000BFFFFFFFDE00FFFFFFFFFF0007FFFFFFFD800FFFFFFFFFF00040003FFFE000FFFFFFFFFF00000003FFFE000FFFFFFFFFE00000003FFFF000FFFFFFFFFE00000003FFFF000FFFFFFFFFE00000003FFFF0007FFFFFFFFF00000003FFFF0007FFFFFFFFF00000003FFFF0007FFFFFFFFF00000003FFFF0007FFFFFFFFE00000003FFFF0007FFFFFFFFE00000003FFFF0007FFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFE000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC200FFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFFFFFFFFF8100FFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFF0020FFFFFFFFFFFFFFFFFFFFF0011FFFFFFFFFFFFFFFFFFFFC000BFFFFFFFFFFFFFF3FFFFF80007FFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFE1FFFFC0000FFFFFFFFFFFFFFE0FFFE40001FFFFFFFFFFFFFF400BF200003FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFF40000000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFD0000000007FFFFFFFFFFFFFFF000000005FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFD8000000FFFFFFFFFFFFFFFFFFA000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00FFFFFFFFFFFFFFFFFFFFB0017FFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y57_N21
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (\img_rom_8|altsyncram_component|auto_generated|ram_block1a1~portadataout ) # 
// (\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) # ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( (!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a1~portadataout ) ) )

	.dataa(gnd),
	.datab(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y65_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFB17FFFFFFFFFFFFFFFFFFFFF3803BFFFFFFFFFFFFFFFFFFF400000BFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFC000000000BFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFE80000000007FFFFFFFFFFFFBFC0000000003FFFFFFFFFFFF7F8001F000007FFFFFFFFFFFFFFF009FA00003FFFFFFFFFFFEFFF47FFFC0000FFFFFFFFFFFFFFF8FFFFF0000FFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF7FFFFFC0003FFFFFFFFFFFFFFFFFFFFF000BFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFF7FFDFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FF803DFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFF7FFFFFFFE3FEFFFFFFFFFFFFF7FFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFF7FF7FFFFFFFFEFFFFFFFFFFFF7FF7FFFFFFFFEFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFDFFEFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF7F3FFFFFFFFFFFFFFFFFFFFFF7FFDFFFFFFFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFDFFFBFFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFEFFFFCFFFFFFFFFFFFFFFFFFFFFFFF7FFFEFFFFFFFFFFFFFF7FF9FDFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFCFFFFFFFFFFFFFFFFFF9FFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFBFFFFFFFFFFFFFFFFFFFEFFEBFFFFFFFFFFFFFFFFFFFFFA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y55_N36
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a2~portadataout  ) ) # ( 
// !\img_rom_8|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( !\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE8027FFFFFFFFFFFFFFFFFFFA000007FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFA00000007FFFFFFFFFFFFFFFF000000005FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFE40000000001FFFFFFFFFFFFFC18000000000FFFFFFFFFFFFF8000000000003FFFFFFFFFFFF804001F000007FFFFFFFFFFFF000013F400001FFFFFFFFFFFF0008FFFF80001FFFFFFFFFFFE0004FFFFE0000FFFFFFFFFFFC0003FFFFF00007FFFFFFFFFFC0007FFFFFC0007FFFFFFFFFF8000FFFFFFF000BFFFFFFFFFF8001FFFFFFF0013FFFFFFFFFF8003FFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FF0021FFFFFFFFFF0003FFFFFFF8001FFFFFFFFFF0007FFFFFFFC100FFFFFFFFFF0007FFFFFFFC200FFFFFFFFFF000FFFFFFFFC000FFFFFFFFFF000FFFFFFFFF000FFFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE800FFFFFFFFFFFFFFFFFFFFFE200FFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF8081FFFFFFFFFFFFFFFFFFFFF8021FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFF0FFFFF0000FFFFFFFFFFFFFFC03FFF80000FFFFFFFFFFFFFF8007FD00001FFFFFFFFFFFFFF0000E000003FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFF0000002FFFFFFFFFFFFFFFFFF8000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "007FFFFFFFFFFFFFFFFFFF8802FFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y53_N15
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a3~portadataout  ) ) # ( 
// !\img_rom_8|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y64_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFB17FFFFFFFFFFFFFFFFFFFFF47FC3FFFFFFFFFFFFFFFFFFF1FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF9FFFFFFF7FFFFFFFFFFFFFFFF7FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFF3FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFBFFFFFFFFFFFFFFEFE5FDFFFFDFFFFFFFFFFFFFFFB7FFFBFFFEFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFFFFFFFFFFFFFFFFFFFEFFFBFFFFFFFFFFFFFFFFFFFFEFFF3FFFFFFFFFFFFFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FF7FC1FFFFFFFFFFFFFFFFFFFFF7F81FFFFFFFFFFFFFFFFFFFFFBF00FFFFFFFFFFFFFFFFFFFFFDC00FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFC00FFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFF7F81FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFEFFE3FFFFFFFFFFFFFFFFFFFFEFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFF5FFFFF7FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFDF7FFFBFFFEFFFFFFFFFFFFFFBFF1FCFFFFDFFFFFFFFFFFFFF7FFF1FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFBFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFDFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FF3FFFFFFFFFFFFFFFFFFF87FCBFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y55_N18
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a4~portadataout  ) ) # ( 
// !\img_rom_8|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( !\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFF003F000001FFFFFFFFFFFFFFF8FFFFC0000FFFFFFFFFFFFFFFDFFFFE0000FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFF0011FFFFFFFFFFFFFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FF0001FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFC100FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFD800FFFFFFFFFFFFFFFFFFFFFDC00FFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFBF00FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFF7FC1FFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFEFFFFFEFFFFFFFFFFFFFFFFFFFFBFFFBFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FF7FFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFD17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y39_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y55_N24
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a29~portadataout  ) ) # ( 
// !\img_rom_8|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y68_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFC1FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFC000FFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF3FFFFF00007FFFFFFFFFFFFFF0FFFFE0000FFFFFFFFFFFFFFE03FFFC0000FFFFFFFFFFFFFF800BFC00001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFF80000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFF8000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y66_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y55_N3
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a30~portadataout  ) ) # ( 
// !\img_rom_8|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( !\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFF00FFC00001FFFFFFFFFFFFFFF87FFF80000FFFFFFFFFFFFFFFDFFFFE0000FFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FF0001FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFC000FFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFE0FFFFE0000FFFFFFFFFFFFFFC07FFF80000FFFFFFFFFFFFFF8007F800001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFC000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y55_N30
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a31~portadataout  ) ) # ( 
// !\img_rom_8|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y56_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFF807FFFFFFFFFFFFFFFFFFFFF50013FFFFFFFFFFFFFFFFFFF400000BFFFFFFFFFFFFFFFFFF0000002FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFC000000000007FFFFFFFFFFFF8000000000003FFFFFFFFFFFF8000000000003FFFFFFFFFFFF001001F600003FFFFFFFFFFFF0000DFFFC0000FFFFFFFFFFFE0001FFFFF0000FFFFFFFFFFFE0007FFFFF80007FFFFFFFFFFE0007FFFFF80003FFFFFFFFFF8000FFFFFFE0007FFFFFFFFFFC001FFFFFFE0003FFFFFFFFFF8003FFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FF8021FFFFFFFFFF0003FFFFFFF0041FFFFFFFFFF0007FFFFFFF8000FFFFFFFFFF0007FFFFFFFE201FFFFFFFFFF0007FFFFFFFC400FFFFFFFFFF000FFFFFFFFE800FFFFFFFFFF00000003FFFF0007FFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFF0007FFFFFFFFE00000003FFFF000FFFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFF0007FFFFFFFFF00000003FFFF000FFFFFFFFFF00000003FFFF0007FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFE400FFFFFFFFFFFFFFFFFFFFFC601FFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FFFFFFFFFFFFFFFE200FFFFFFFFFFFFFFFFFFFFF4041FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFE0013FFFFFFFFFFFFFFFFFFFFD000FFFFFFFFFFFFFFF7FFFFFC000BFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFBFFFFC0000FFFFFFFFFFFFFFC0BFFF60001FFFFFFFFFFFFFF401DFF00003FFFFFFFFFFFFFFC001F800007FFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFF40000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFF400000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE8000004FFFFFFFFFFFFFFFFFFB000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "01BFFFFFFFFFFFFFFFFFFFFC07BFFFFFFFFFFFFFFFFFFFFFAEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y57_N18
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom_8|altsyncram_component|auto_generated|ram_block1a32~portadataout ) ) ) # ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a32~portadataout ) ) )

	.dataa(gnd),
	.datab(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h00330033CCFFCCFF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFF917FFFFFFFFFFFFFFFFFFFFF3803BFFFFFFFFFFFFFFFFFFF400000BFFFFFFFFFFFFFFFFFF0000002FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFC000000000BFFFFFFFFFFFFFF40000000001FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFE80000000007FFFFFFFFFFFFFF40000000007FFFFFFFFFFFF7F8001F000007FFFFFFFFFFFF7FC00DF200003FFFFFFFFFFFEFFF47FFFC0000FFFFFFFFFFFEFFF8FFFFF0000FFFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFDFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFBFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FF8021FFFFFFFFFFFFFFFFFFFFF0041FFFFFFFFFF7FF7FFFFFFF8000FFFFFFFFFFFFFFFFFFFFFE201FFFFFFFFFFFFF7FFFFFFFC400FFFFFFFFFFFFFFFFFFFFFE800FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFEFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFEFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFA01FFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFDD00FFFFFFFFFFFFFFFFFFFFF3F81FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFEFFF3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFBFFF3FFFFFFFFFFFFFF9FFFFF7FFFFFFFFFFFFFFFFFE4FFFFFFFFFFFFFFFFFFFFFFFDFBFFF9FFFEFFFFFFFFFFFFFFFFE1FDFFFFDFFFFFFFFFFFFFFBFFEE7FFFFBFFFFFFFFFFFFFEFFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF9FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFAFFFFFFFFFFFFFFFFFF8FFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FE3FFFFFFFFFFFFFFFFFFFCBFABFFFFFFFFFFFFFFFFFFFFFAEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y57_N36
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a9~portadataout  ) ) # ( 
// !\img_rom_8|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h000000FFFF00FFFF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y55_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFA802FFFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF80000000007FFFFFFFFFFFF7FC001F000007FFFFFFFFFFFFFFE01DF000001FFFFFFFFFFFEFFF87FFFC0001FFFFFFFFFFFFFFFDFFFFE0000FFFFFFFFFFFFFFFBFFFFF00007FFFFFFFFFFDFFFFFFFFFC0007FFFFFFFFFFBFFFFFFFFFF000BFFFFFFFFFFBFFFFFFFFFF000FFFFFFFFFFF7FFDFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FF001DFFFFFFFFFF7FFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC1FEFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFC1FEFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF80BFFFFFFFFFFFFFFFFFFFFFF003DFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFC000BFFFFFFFFFFFFFF3FFFFF80007FFFFFFFFFFFFFF9FFFFF80007FFFFFFFFFFFFFF1FFFFC0000FFFFFFFFFFFFFFC0FFFF00001FFFFFFFFFFFFFF4007FA00003FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFFE000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFD0017FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y54_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y57_N33
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a34~portadataout  ) ) # ( 
// !\img_rom_8|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( !\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFB17FFFFFFFFFFFFFFFFFFFFF47FCBFFFFFFFFFFFFFFFFFFF5FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFBFFFFFFFFF3FFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFF7FFFFFFFFFFFF807FFFFFFFFFBFFFFFFFFFFFF803FFE0FFFFFBFFFFFFFFFFFF001FEBFDFFFFDFFFFFFFFFFFF00077FFFFFFFEFFFFFFFFFFFE0002FFFFEFFFFFFFFFFFFFFFC0003FFFFF7FFFFFFFFFFFFFFC0007FFFFFBFFFBFFFFFFFFFFC001FFFFFFEFFF7FFFFFFFFFF8003FFFFFFEFFEFFFFFFFFFFF0001FFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FF7FFFFFFFFFFFFF8007FFFFFFF7FFFFFFFFFFFFF0007FFFFFFFBEFFFFFFFFFFFF0007FFFFFFFDFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFE00000007FFFFFFF7FFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFF7FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFE0FFFFF0000FFFFFFFFFFFFFFC07FFF80000FFFFFFFFFFFFFF8007F900001FFFFFFFFFFFFFF0000E000003FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFF0000002FFFFFFFFFFFFFFFFFF8000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "007FFFFFFFFFFFFFFFFFFF88027FFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y58_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y57_N48
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom_8|altsyncram_component|auto_generated|ram_block1a11~portadataout ) ) ) # ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( (\img_rom_8|altsyncram_component|auto_generated|ram_block1a11~portadataout  & 
// !\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(gnd),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000000FFFFFFFFFFFFFE00000000000FFFFFFFFFFFFF8000000000003FFFFFFFFFFFF0000000000003FFFFFFFFFFFF00100BF000001FFFFFFFFFFFF0000FFFF80000FFFFFFFFFFFE0001FFFFE0000FFFFFFFFFFFC0003FFFFF00007FFFFFFFFFFC0007FFFFF80007FFFFFFFFFFC001FFFFFFE000FFFFFFFFFFF8003FFFFFFF001FFFFFFFFFFF0001FFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FF003FFFFFFFFFFF8007FFFFFFF807FFFFFFFFFFF0007FFFFFFFC1FFFFFFFFFFFF0007FFFFFFFC3FFFFFFFFFFFF000FFFFFFFFC7FFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFF7FFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFF7FFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFF00BFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFBFFFFF80003FFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFE1FFFFE0000FFFFFFFFFFFFFFE0FFFFC0001FFFFFFFFFFFFFFC009FB00003FFFFFFFFFFFFFF8000E000003FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFFF800000005FFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFE8000001FFFFFFFFFFFFFFFFFFE000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00BFFFFFFFFFFFFFFFFFFFB8033FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y57_N57
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (\img_rom_8|altsyncram_component|auto_generated|ram_block1a12~portadataout ) # 
// (\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) # ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a12~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y59_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFDFFFFFFFFFFFFFF3FFFFFFFFFEFFFFFFFFFFFFFE0FFFFFFFFFF7FFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF000FFFFBFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFE0002FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFDFFFFFFFFFF8003FFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFF00000007FFFEFFFFFFFFFFFFE00000007FFFFFFF7FFFFFFFFF00000007FFFFFFF7FFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFF7FFFFFFFFF00000007FFFFFFF7FFFFFFFFF00000007FFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFF80BFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF001DFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFF9FFFFF80007FFFFFFFFFFFFFF1FFFFF0000FFFFFFFFFFFFFFE0BFFF80001FFFFFFFFFFFFFFC007F300003FFFFFFFFFFFFFF8000E000003FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFF8000000000BFFFFFFFFFFFFFFD000000000FFFFFFFFFFFFFFFF800000005FFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFF8000002FFFFFFFFFFFFFFFFFFE000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "007FFFFFFFFFFFFFFFFFFF98037FFFFFFFFFFFFFFFFFFFFFD17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y57_N3
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom_8|altsyncram_component|auto_generated|ram_block1a37~portadataout ) ) ) # ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( (\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a37~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y61_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y55_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFE00000000000FFFFFFFFFFFFF8000000000007FFFFFFFFFFFF8000000000003FFFFFFFFFFFF000007FC00001FFFFFFFFFFFE00007FFF80000FFFFFFFFFFFE0001FFFFE0000FFFFFFFFFFFC0003FFFFF00007FFFFFFFFFFC0007FFFFF80007FFFFFFFFFF8001FFFFFFE0003FFFFFFFFFF8003FFFFFFF0003FFFFFFFFFF8003FFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FF0001FFFFFFFFFF0007FFFFFFF8001FFFFFFFFFF0007FFFFFFFC000FFFFFFFFFF0007FFFFFFFC000FFFFFFFFFF000FFFFFFFFE000FFFFFFFFFF000FFFFFFFFE000FFFFFFFFFF00000007FFFF000FFFFFFFFFF00000007FFFF000FFFFFFFFFE00000007FFFF000FFFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFF00000007FFFF000FFFFFFFFFF00000007FFFF000FFFFFFFFFF00000007FFFF000FFFFFFFFFFFFFFFFFFFFFE800FFFFFFFFFFFFFFFFFFFFFF400FFFFFFFFFFFFFFFFFFFFFDC00FFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFF41FFFFFFFFFFFFFFFFFFFFF7FC1FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFEFFF3FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF7FFFFFFFFFFFFFFFFFFEFFFFEFFFFFFFFFFFFFFFFFFFF3FFFFFFFEFFFFFFFFFFFFFFBFFBF8FFFFDFFFFFFFFFFFFFF7FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFDFFFFFFFFFFFFFFFFFF9FFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFE7FC7FFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y57_N24
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom_8|altsyncram_component|auto_generated|ram_block1a38~portadataout ) ) ) # ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a38~portadataout ) ) )

	.dataa(gnd),
	.datab(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h00330033CCFFCCFF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFE0FFFFE0000FFFFFFFFFFFFFFC07FFF80000FFFFFFFFFFFFFF8007FC00001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFC000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y52_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y57_N45
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (\img_rom_8|altsyncram_component|auto_generated|ram_block1a15~portadataout ) # 
// (\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) # ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a15~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "FFFFFFFFFBF3FFFFFFFFFFFFFFFFFFFFF2802BFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFF8000000000BFFFFFFFFFFFFFF40000000003FFFFFFFFFFFFFF00000000000FFFFFFFFFFFFFE08000000000FFFFFFFFFFFFFC040000000007FFFFFFFFFFFF000001F000007FFFFFFFFFFFF00000FF800001FFFFFFFFFFFF00047FFF80000FFFFFFFFFFFE0001FFFFE0000FFFFFFFFFFFE0003FFFFF00007FFFFFFFFFFC000FFFFFFC0003FFFFFFFFFF8001FFFFFFF000FFFFFFFFFFF8003FFFFFFE0003FFFFFFFFFF0001FFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "FF0001FFFFFFFFFF0007FFFFFFF0041FFFFFFFFFF0007FFFFFFF8000FFFFFFFFFF000FFFFFFFFC001FFFFFFFFFF000FFFFFFFFE400FFFFFFFFFF000FFFFFFFFE800FFFFFFFFFE00000003FFFF0007FFFFFFFFE00000003FFFF0007FFFFFFFFE00000003FFFF000FFFFFFFFFF00000003FFFF000FFFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFE00000003FFFF8007FFFFFFFFF00000003FFFF8007FFFFFFFFF00000003FFFF000FFFFFFFFFE00000003FFFF000FFFFFFFFFE00000003FFFF0007FFFFFFFFF00000003FFFF0007FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFCC00FFFFFFFFFFFFFFFFFFFFFE001FFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFF8100FFFFFFFFFFFFFFFFFFFFF00C1FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFE0013FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFBFFFFE80007FFFFFFFFFFFFFF17FFFF0000FFFFFFFFFFFFFFC0DFFFC0001FFFFFFFFFFFFFFC009F600002FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFD000000000FFFFFFFFFFFFFFFF000000005FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE8000003FFFFFFFFFFFFFFFFFF6000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00BFFFFFFFFFFFFFFFFFFF3001BFFFFFFFFFFFFFFFFFFFFF917FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y57_N6
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (\img_rom_8|altsyncram_component|auto_generated|ram_block1a16~portadataout ) # 
// (\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) # ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a16~portadataout ) ) )

	.dataa(gnd),
	.datab(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y57_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y61_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFFFFFFEEBFFFFFFFFFFFFFFFFFFFFFD0017FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF800000001FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFF40000000003FFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFBFC0000000003FFFFFFFFFFFF7FC0000000003FFFFFFFFFFFFFFF003FE00003FFFFFFFFFFFFFFFC7FFFC0000FFFFFFFFFFFFFFFDFFFFF0000FFFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFDFFF7FFFFF80007FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFBFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "FF803FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFF7FFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEFFEFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF7FFFFFFFFFBFFFFFFFFFFFFFF7FFFFE7FFFFFFFFFFFFFFFFFFE7FFFCFFFFFFFFFFFFFFFFFFFF1FFF7FFFEFFFFFFFFFFFFFF3FF9F5FFFFCFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFDFFFFFFFBFFFFFFFFFFFFFFFFE7FFFFFCFFFFFFFFFFFFFFFFFF5FFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFBFFFFFFFFFFFFFFFFFFF2FFEBFFFFFFFFFFFFFFFFFFFFF9F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y57_N27
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom_8|altsyncram_component|auto_generated|ram_block1a41~portadataout ) ) ) # ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a41~portadataout ) ) )

	.dataa(gnd),
	.datab(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .lut_mask = 64'h00330033CCFFCCFF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFBFFF7FFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFEFFFFFFFFFFFFFE0FFFFFFFFFF7FFFFFFFFFFFF80BFFFFFFFFFBFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF802FF3FBFFFFFFFFFFFFFFFFF00037FFFBFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFF3FFFFFFFFFF8003FFFFFFFFFE1FFFFFFFFFF8003FFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FFFFC1FFFFFFFFFF8007FFFFFFFFF81FFFFFFFFFF800FFFFFFFFFE00FFFFFFFFFF0007FFFFFFFFC00FFFFFFFFFF000FFFFFFFFF800FFFFFFFFFF000FFFFFFFFF000FFFFFFFFFF00000007FFFE000FFFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFE00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFF0007FFFFFFFFF00000007FFFE000FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFC000FFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFF8100FFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF0021FFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFE000BFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFF0FFFFE0000FFFFFFFFFFFFFFE03FFF80000FFFFFFFFFFFFFF8007F400001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFF8000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y57_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y57_N0
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (\img_rom_8|altsyncram_component|auto_generated|ram_block1a18~portadataout ) # 
// (\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) # ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a18~portadataout ) ) )

	.dataa(gnd),
	.datab(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y60_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFFFFFAE7FFFFFFFFFFFFFFFFFFFFF78033FFFFFFFFFFFFFFFFFFF400000BFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFA00000007FFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFC000000000BFFFFFFFFFFFFFF80000000001FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFE08000000000FFFFFFFFFFFFF8080000000007FFFFFFFFFFFF000001F000007FFFFFFFFFFFF803007FE00003FFFFFFFFFFFE00007FFFC0000FFFFFFFFFFFF0000FFFFF0000FFFFFFFFFFFE0007FFFFF80007FFFFFFFFFFE0007FFFFFC0003FFFFFFFFFF8001FFFFFFF000FFFFFFFFFFFC003FFFFFFE001FFFFFFFFFFF0001FFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FF803FFFFFFFFFFF0007FFFFFFF007FFFFFFFFFFF800FFFFFFFF81FFFFFFFFFFFF0007FFFFFFFE3FFFFFFFFFFFF000FFFFFFFFE7FFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y57_N42
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom_8|altsyncram_component|auto_generated|ram_block1a43~portadataout ) ) ) # ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a43~portadataout ) ) )

	.dataa(gnd),
	.datab(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y67_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "FFFFFFFFF9F7FFFFFFFFFFFFFFFFFFFFF17FDBFFFFFFFFFFFFFFFFFFF1FFFFF3FFFFFFFFFFFFFFFFFEFFFFFFEFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF3FFFFFFFFFEFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFBFFFFFFFFFFFF803FFE0FFFFFBFFFFFFFFFFFF803FE9F3FFFFFFFFFFFFFFFFF0007FFFFBFFFEFFFFFFFFFFFF0002FFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFE0007FFFFFBFFFBFFFFFFFFFF8000FFFFFFEFFF7FFFFFFFFFFC001FFFFFFEFFEFFFFFFFFFFF8003FFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "FFFFDFFFFFFFFFFF0003FFFFFFF7FFFFFFFFFFFFF800FFFFFFFFBEFFFFFFFFFFFF0007FFFFFFFFDFFFFFFFFFFFF000FFFFFFFFDFFFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFBFFFFF80007FFFFFFFFFFFFFF1FFFFF00007FFFFFFFFFFFFFE0FFFFE0000FFFFFFFFFFFFFFC07FFF80000FFFFFFFFFFFFFF8007F800001FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000007FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFF80000000000FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFFC000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "007FFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y57_N15
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom_8|altsyncram_component|auto_generated|ram_block1a44~portadataout ) ) ) # ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a44~portadataout ) ) )

	.dataa(gnd),
	.datab(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFFAFFEFFFFFFFFFFFFFFFFFFFFBFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFEFFFFFFFFFFFFFE0FFFFFFFFFF7FFFFFFFFFFFF80FFFFFFFFFFBFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFF803FFBF1FFFFDFFFFFFFFFFFE00077FFFBFFFFFFFFFFFFFFFF0003FFFFEFFFFFFFFFFFFFFFE0007FFFFF7FFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFF7FFFFFFFFFFC003FFFFFFFFFEFFFFFFFFFFF0001FFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "FF7FFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFEFFFFFFFFFFFF0007FFFFFFFDFFFFFFFFFFFFF000FFFFFFFFDFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y57_N9
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom_8|altsyncram_component|auto_generated|ram_block1a45~portadataout ) ) ) # ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a45~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF0000001FFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFDF00000000007FFFFFFFFFFFFFF00000000007FFFFFFFFFFFF7FC0000000003FFFFFFFFFFFF7FC00FF800001FFFFFFFFFFFEFFF8FFFFC0000FFFFFFFFFFFEFFFCFFFFE0000FFFFFFFFFFFFFFFBFFFFF00007FFFFFFFFFFDFFFFFFFFF80007FFFFFFFFFFFFFEFFFFFFE000FFFFFFFFFFFBFFDFFFFFFF000FFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "FF003FFFFFFFFFFFFFFBFFFFFFF807FFFFFFFFFFF7FF7FFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFF7FFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X21_Y57_N54
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\img_rom_8|altsyncram_component|auto_generated|ram_block1a46~portadataout ) ) ) # ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a46~portadataout ) ) )

	.dataa(gnd),
	.datab(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(gnd),
	.datad(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datae(gnd),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .lut_mask = 64'h00330033CCFFCCFF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y53_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y62_N0
cyclonev_ram_block \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\Add18~1_sumout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\Add18~53_sumout ,\Add18~49_sumout ,\Add18~45_sumout ,\Add18~41_sumout ,\Add18~37_sumout ,\Add18~33_sumout ,\Add18~29_sumout ,\Add18~25_sumout ,\Add18~21_sumout ,\Add18~17_sumout ,\Add18~13_sumout ,\Add18~9_sumout ,\Add18~5_sumout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\img_rom_8|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .init_file = "./img.mif";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "rom:img_rom_8|altsyncram:altsyncram_component|altsyncram_edf1:auto_generated|ALTSYNCRAM";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFE0000001FFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFF80000000007FFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFE00000000001FFFFFFFFFFFFFC00000000000FFFFFFFFFFFFF8000000000007FFFFFFFFFFFF8000000000003FFFFFFFFFFFF000007FC00001FFFFFFFFFFFF00007FFF80000FFFFFFFFFFFE0001FFFFE0000FFFFFFFFFFFC0003FFFFF00007FFFFFFFFFFC0007FFFFF80007FFFFFFFFFF8000FFFFFFE000FFFFFFFFFFF8001FFFFFFF001FFFFFFFFFFF8003FFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FF003FFFFFFFFFFF0003FFFFFFF807FFFFFFFFFFF0007FFFFFFFC1FFFFFFFFFFFF0007FFFFFFFC3FFFFFFFFFFFF000FFFFFFFFE7FFFFFFFFFFFF000FFFFFFFFEFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \img_rom_8|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X19_Y57_N12
cyclonev_lcell_comb \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 (
// Equation(s):
// \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  = ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a23~portadataout  ) ) # ( 
// !\img_rom_8|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( !\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) ) # ( 
// \img_rom_8|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( !\img_rom_8|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ( \img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\img_rom_8|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(gnd),
	.datae(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.dataf(!\img_rom_8|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \img_rom_8|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y57_N0
cyclonev_mac \Add28~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ,\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ,\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ,
\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ,\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ,\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ,
\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ,\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout }),
	.ay({vcc,gnd,gnd,vcc,gnd,gnd,vcc,gnd,vcc,vcc}),
	.az(26'b00000000000000000000000000),
	.bx({\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ,\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ,\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ,
\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ,\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ,\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ,
\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ,\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout }),
	.by({vcc,gnd,gnd,vcc,gnd,vcc,gnd,vcc,vcc}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Add28~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Add28~8 .accumulate_clock = "none";
defparam \Add28~8 .ax_clock = "none";
defparam \Add28~8 .ax_width = 8;
defparam \Add28~8 .ay_scan_in_clock = "none";
defparam \Add28~8 .ay_scan_in_width = 10;
defparam \Add28~8 .ay_use_scan_in = "false";
defparam \Add28~8 .az_clock = "none";
defparam \Add28~8 .bx_clock = "none";
defparam \Add28~8 .bx_width = 8;
defparam \Add28~8 .by_clock = "none";
defparam \Add28~8 .by_use_scan_in = "false";
defparam \Add28~8 .by_width = 9;
defparam \Add28~8 .bz_clock = "none";
defparam \Add28~8 .coef_a_0 = 0;
defparam \Add28~8 .coef_a_1 = 0;
defparam \Add28~8 .coef_a_2 = 0;
defparam \Add28~8 .coef_a_3 = 0;
defparam \Add28~8 .coef_a_4 = 0;
defparam \Add28~8 .coef_a_5 = 0;
defparam \Add28~8 .coef_a_6 = 0;
defparam \Add28~8 .coef_a_7 = 0;
defparam \Add28~8 .coef_b_0 = 0;
defparam \Add28~8 .coef_b_1 = 0;
defparam \Add28~8 .coef_b_2 = 0;
defparam \Add28~8 .coef_b_3 = 0;
defparam \Add28~8 .coef_b_4 = 0;
defparam \Add28~8 .coef_b_5 = 0;
defparam \Add28~8 .coef_b_6 = 0;
defparam \Add28~8 .coef_b_7 = 0;
defparam \Add28~8 .coef_sel_a_clock = "none";
defparam \Add28~8 .coef_sel_b_clock = "none";
defparam \Add28~8 .delay_scan_out_ay = "false";
defparam \Add28~8 .delay_scan_out_by = "false";
defparam \Add28~8 .enable_double_accum = "false";
defparam \Add28~8 .load_const_clock = "none";
defparam \Add28~8 .load_const_value = 0;
defparam \Add28~8 .mode_sub_location = 0;
defparam \Add28~8 .negate_clock = "none";
defparam \Add28~8 .operand_source_max = "input";
defparam \Add28~8 .operand_source_may = "input";
defparam \Add28~8 .operand_source_mbx = "input";
defparam \Add28~8 .operand_source_mby = "input";
defparam \Add28~8 .operation_mode = "m18x18_sumof2";
defparam \Add28~8 .output_clock = "none";
defparam \Add28~8 .preadder_subtract_a = "false";
defparam \Add28~8 .preadder_subtract_b = "false";
defparam \Add28~8 .result_a_width = 64;
defparam \Add28~8 .signed_max = "false";
defparam \Add28~8 .signed_may = "false";
defparam \Add28~8 .signed_mbx = "false";
defparam \Add28~8 .signed_mby = "false";
defparam \Add28~8 .sub_clock = "none";
defparam \Add28~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y55_N0
cyclonev_mac \Mult19~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,vcc,gnd,gnd,vcc,gnd}),
	.ay({\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ,\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ,\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ,
\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ,\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ,\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ,
\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ,\img_rom_8|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,\Add28~26 }),
	.by({\Add28~25 ,\Add28~24 ,\Add28~23 ,\Add28~22 ,\Add28~21 ,\Add28~20 ,\Add28~19 ,\Add28~18 ,\Add28~17 ,\Add28~16 ,\Add28~15 ,\Add28~14 ,\Add28~13 ,\Add28~12 ,\Add28~11 ,\Add28~10 ,\Add28~9 ,\Add28~8_resulta }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult19~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult19~mac .accumulate_clock = "none";
defparam \Mult19~mac .ax_clock = "none";
defparam \Mult19~mac .ax_width = 7;
defparam \Mult19~mac .ay_scan_in_clock = "none";
defparam \Mult19~mac .ay_scan_in_width = 8;
defparam \Mult19~mac .ay_use_scan_in = "false";
defparam \Mult19~mac .az_clock = "none";
defparam \Mult19~mac .bx_clock = "none";
defparam \Mult19~mac .bx_width = 2;
defparam \Mult19~mac .by_clock = "none";
defparam \Mult19~mac .by_use_scan_in = "false";
defparam \Mult19~mac .by_width = 18;
defparam \Mult19~mac .bz_clock = "none";
defparam \Mult19~mac .coef_a_0 = 0;
defparam \Mult19~mac .coef_a_1 = 0;
defparam \Mult19~mac .coef_a_2 = 0;
defparam \Mult19~mac .coef_a_3 = 0;
defparam \Mult19~mac .coef_a_4 = 0;
defparam \Mult19~mac .coef_a_5 = 0;
defparam \Mult19~mac .coef_a_6 = 0;
defparam \Mult19~mac .coef_a_7 = 0;
defparam \Mult19~mac .coef_b_0 = 0;
defparam \Mult19~mac .coef_b_1 = 0;
defparam \Mult19~mac .coef_b_2 = 0;
defparam \Mult19~mac .coef_b_3 = 0;
defparam \Mult19~mac .coef_b_4 = 0;
defparam \Mult19~mac .coef_b_5 = 0;
defparam \Mult19~mac .coef_b_6 = 0;
defparam \Mult19~mac .coef_b_7 = 0;
defparam \Mult19~mac .coef_sel_a_clock = "none";
defparam \Mult19~mac .coef_sel_b_clock = "none";
defparam \Mult19~mac .delay_scan_out_ay = "false";
defparam \Mult19~mac .delay_scan_out_by = "false";
defparam \Mult19~mac .enable_double_accum = "false";
defparam \Mult19~mac .load_const_clock = "none";
defparam \Mult19~mac .load_const_value = 0;
defparam \Mult19~mac .mode_sub_location = 0;
defparam \Mult19~mac .negate_clock = "none";
defparam \Mult19~mac .operand_source_max = "input";
defparam \Mult19~mac .operand_source_may = "input";
defparam \Mult19~mac .operand_source_mbx = "input";
defparam \Mult19~mac .operand_source_mby = "input";
defparam \Mult19~mac .operation_mode = "m18x18_plus36";
defparam \Mult19~mac .output_clock = "none";
defparam \Mult19~mac .preadder_subtract_a = "false";
defparam \Mult19~mac .preadder_subtract_b = "false";
defparam \Mult19~mac .result_a_width = 64;
defparam \Mult19~mac .signed_max = "false";
defparam \Mult19~mac .signed_may = "false";
defparam \Mult19~mac .signed_mbx = "false";
defparam \Mult19~mac .signed_mby = "false";
defparam \Mult19~mac .sub_clock = "none";
defparam \Mult19~mac .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y55_N0
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~29 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout  = SUM(( \Mult19~330  ) + ( !VCC ) + ( !VCC ))
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~30  = CARRY(( \Mult19~330  ) + ( !VCC ) + ( !VCC ))
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~31  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult19~330 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ),
	.cout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~30 ),
	.shareout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~31 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~29 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y55_N3
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~33 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout  = SUM(( !\Mult19~331  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~31  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~30  ))
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~34  = CARRY(( !\Mult19~331  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~31  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~30  ))
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~35  = SHARE(\Mult19~331 )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult19~331 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~30 ),
	.sharein(\Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~31 ),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout ),
	.cout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~34 ),
	.shareout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~35 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~33 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~33 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y55_N6
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~25 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout  = SUM(( !\Mult19~332  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~35  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~34  ))
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~26  = CARRY(( !\Mult19~332  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~35  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~34  ))
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~27  = SHARE(\Mult19~332 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult19~332 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~34 ),
	.sharein(\Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~35 ),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ),
	.cout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~26 ),
	.shareout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~27 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~25 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~25 .lut_mask = 64'h000000FF0000FF00;
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y55_N9
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~21 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout  = SUM(( \Mult19~333  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~27  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~26  ))
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~22  = CARRY(( \Mult19~333  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~27  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~26  ))
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult19~333 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~26 ),
	.sharein(\Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~27 ),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout ),
	.cout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~22 ),
	.shareout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~23 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~21 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~21 .lut_mask = 64'h0000000000000F0F;
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y55_N12
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~13 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout  = SUM(( !\Mult19~334  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~23  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~22  ))
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~14  = CARRY(( !\Mult19~334  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~23  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~22  ))
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~15  = SHARE(\Mult19~334 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult19~334 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~22 ),
	.sharein(\Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~23 ),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ),
	.cout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~14 ),
	.shareout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~15 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~13 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~13 .lut_mask = 64'h000000FF0000FF00;
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y55_N15
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~17 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout  = SUM(( \Mult19~335  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~15  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~14  ))
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~18  = CARRY(( \Mult19~335  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~15  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~14  ))
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult19~335 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~14 ),
	.sharein(\Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~15 ),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout ),
	.cout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~18 ),
	.shareout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~19 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~17 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~17 .lut_mask = 64'h00000000000000FF;
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y55_N18
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~5 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout  = SUM(( \Mult19~336  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~19  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~18  ))
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~6  = CARRY(( \Mult19~336  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~19  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~18  ))
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult19~336 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~18 ),
	.sharein(\Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~19 ),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ),
	.cout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~6 ),
	.shareout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~7 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~5 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~5 .lut_mask = 64'h00000000000000FF;
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y55_N21
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~9 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout  = SUM(( \Mult19~337  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~7  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~6  ))
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~10  = CARRY(( \Mult19~337  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~7  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~6  ))
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult19~337 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~6 ),
	.sharein(\Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~7 ),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout ),
	.cout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~10 ),
	.shareout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~9 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~9 .lut_mask = 64'h00000000000000FF;
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y55_N24
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~41 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout  = SUM(( \Mult19~338  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~10  ))
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~42  = CARRY(( \Mult19~338  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~10  ))
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~43  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult19~338 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~10 ),
	.sharein(\Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11 ),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ),
	.cout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~42 ),
	.shareout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~43 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~41 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~41 .lut_mask = 64'h00000000000000FF;
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y55_N27
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|add_sub_9_result_int[9]~37 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout  = SUM(( \Mult19~339  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~43  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~42  ))
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[9]~38  = CARRY(( \Mult19~339  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~43  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~42  ))
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[9]~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult19~339 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~42 ),
	.sharein(\Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~43 ),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout ),
	.cout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[9]~38 ),
	.shareout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[9]~39 ));
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[9]~37 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[9]~37 .lut_mask = 64'h00000000000000FF;
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[9]~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y55_N30
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1 (
// Equation(s):
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  = SUM(( VCC ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[9]~39  ) + ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[9]~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|add_sub_9_result_int[9]~38 ),
	.sharein(\Div4|auto_generated|divider|divider|add_sub_9_result_int[9]~39 ),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y55_N51
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[108]~88 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[108]~88_combout  = ( !\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[9]~37_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[108]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[108]~88 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[108]~88 .lut_mask = 64'h00FF00FF00000000;
defparam \Div4|auto_generated|divider|divider|StageOut[108]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N6
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[108]~89 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[108]~89_combout  = ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult19~339  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult19~339 ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[108]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[108]~89 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[108]~89 .lut_mask = 64'h0000000000FF00FF;
defparam \Div4|auto_generated|divider|divider|StageOut[108]~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y55_N57
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[106]~67 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[106]~67_combout  = ( !\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[106]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[106]~67 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[106]~67 .lut_mask = 64'h00FF00FF00000000;
defparam \Div4|auto_generated|divider|divider|StageOut[106]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N12
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[106]~68 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[106]~68_combout  = ( \Mult19~337  & ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult19~337 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[106]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[106]~68 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[106]~68 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div4|auto_generated|divider|divider|StageOut[106]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N0
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[104]~69 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[104]~69_combout  = ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout  & ( !\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[104]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[104]~69 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[104]~69 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div4|auto_generated|divider|divider|StageOut[104]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N9
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[104]~70 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[104]~70_combout  = ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult19~335  ) )

	.dataa(!\Mult19~335 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[104]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[104]~70 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[104]~70 .lut_mask = 64'h0000000055555555;
defparam \Div4|auto_generated|divider|divider|StageOut[104]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N15
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[102]~71 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[102]~71_combout  = ( !\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[102]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[102]~71 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[102]~71 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div4|auto_generated|divider|divider|StageOut[102]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y55_N39
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[102]~72 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[102]~72_combout  = ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult19~333  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult19~333 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[102]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[102]~72 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[102]~72 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div4|auto_generated|divider|divider|StageOut[102]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y53_N12
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[100]~84 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[100]~84_combout  = ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout  & ( !\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[100]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[100]~84 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[100]~84 .lut_mask = 64'h0000FFFF00000000;
defparam \Div4|auto_generated|divider|divider|StageOut[100]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y55_N45
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[100]~85 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[100]~85_combout  = ( \Mult19~331  & ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mult19~331 ),
	.dataf(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[100]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[100]~85 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[100]~85 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|StageOut[100]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N18
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_3~50 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_3~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_3~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_3~50 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_3~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|op_3~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N21
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_3~41 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_3~41_sumout  = SUM(( \Mult19~329  ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_3~50_cout  ))
// \Div4|auto_generated|divider|divider|op_3~42  = CARRY(( \Mult19~329  ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_3~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult19~329 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_3~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_3~41_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_3~42 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_3~41 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_3~41 .lut_mask = 64'h00000000000000FF;
defparam \Div4|auto_generated|divider|divider|op_3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N24
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_3~29 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_3~29_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ))) # 
// (\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult19~330 )) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_3~42  ))
// \Div4|auto_generated|divider|divider|op_3~30  = CARRY(( (!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ))) # 
// (\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult19~330 )) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_3~42  ))

	.dataa(!\Mult19~330 ),
	.datab(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_3~29_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_3~30 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_3~29 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_3~29 .lut_mask = 64'h0000000000003535;
defparam \Div4|auto_generated|divider|divider|op_3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N27
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_3~33 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_3~33_sumout  = SUM(( (\Div4|auto_generated|divider|divider|StageOut[100]~85_combout ) # (\Div4|auto_generated|divider|divider|StageOut[100]~84_combout ) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_3~30  
// ))
// \Div4|auto_generated|divider|divider|op_3~34  = CARRY(( (\Div4|auto_generated|divider|divider|StageOut[100]~85_combout ) # (\Div4|auto_generated|divider|divider|StageOut[100]~84_combout ) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[100]~84_combout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[100]~85_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_3~33_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_3~34 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_3~33 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_3~33 .lut_mask = 64'h0000000000000FFF;
defparam \Div4|auto_generated|divider|divider|op_3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N30
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_3~25_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ))) # 
// (\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult19~332 )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_3~34  ))
// \Div4|auto_generated|divider|divider|op_3~26  = CARRY(( (!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ))) # 
// (\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult19~332 )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_3~34  ))

	.dataa(!\Mult19~332 ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h0000FFFF000005F5;
defparam \Div4|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N33
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_3~21 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_3~21_sumout  = SUM(( (\Div4|auto_generated|divider|divider|StageOut[102]~72_combout ) # (\Div4|auto_generated|divider|divider|StageOut[102]~71_combout ) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_3~26  
// ))
// \Div4|auto_generated|divider|divider|op_3~22  = CARRY(( (\Div4|auto_generated|divider|divider|StageOut[102]~72_combout ) # (\Div4|auto_generated|divider|divider|StageOut[102]~71_combout ) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[102]~71_combout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[102]~72_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_3~21_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_3~22 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_3~21 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_3~21 .lut_mask = 64'h0000000000000FFF;
defparam \Div4|auto_generated|divider|divider|op_3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N36
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_3~13_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ))) # 
// (\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult19~334 )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_3~22  ))
// \Div4|auto_generated|divider|divider|op_3~14  = CARRY(( (!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ))) # 
// (\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult19~334 )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_3~22  ))

	.dataa(gnd),
	.datab(!\Mult19~334 ),
	.datac(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h0000FFFF000003F3;
defparam \Div4|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N39
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_3~17 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_3~17_sumout  = SUM(( (\Div4|auto_generated|divider|divider|StageOut[104]~70_combout ) # (\Div4|auto_generated|divider|divider|StageOut[104]~69_combout ) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_3~14  
// ))
// \Div4|auto_generated|divider|divider|op_3~18  = CARRY(( (\Div4|auto_generated|divider|divider|StageOut[104]~70_combout ) # (\Div4|auto_generated|divider|divider|StageOut[104]~69_combout ) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_3~14  ))

	.dataa(!\Div4|auto_generated|divider|divider|StageOut[104]~69_combout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[104]~70_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_3~17_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_3~18 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_3~17 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_3~17 .lut_mask = 64'h0000FFFF00005F5F;
defparam \Div4|auto_generated|divider|divider|op_3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N42
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_3~5 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_3~5_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ))) # 
// (\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult19~336 )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_3~18  ))
// \Div4|auto_generated|divider|divider|op_3~6  = CARRY(( (!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ))) # 
// (\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult19~336 )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_3~18  ))

	.dataa(!\Mult19~336 ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_3~5_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_3~6 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_3~5 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_3~5 .lut_mask = 64'h0000FFFF000005F5;
defparam \Div4|auto_generated|divider|divider|op_3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N45
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_3~9_sumout  = SUM(( (\Div4|auto_generated|divider|divider|StageOut[106]~68_combout ) # (\Div4|auto_generated|divider|divider|StageOut[106]~67_combout ) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_3~6  ))
// \Div4|auto_generated|divider|divider|op_3~10  = CARRY(( (\Div4|auto_generated|divider|divider|StageOut[106]~68_combout ) # (\Div4|auto_generated|divider|divider|StageOut[106]~67_combout ) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_3~6  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[106]~67_combout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[106]~68_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h0000FFFF00003F3F;
defparam \Div4|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N48
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_3~45 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_3~45_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ))) # 
// (\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult19~338 )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_3~10  ))
// \Div4|auto_generated|divider|divider|op_3~46  = CARRY(( (!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ))) # 
// (\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Mult19~338 )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_3~10  ))

	.dataa(!\Mult19~338 ),
	.datab(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_3~45_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_3~46 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_3~45 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_3~45 .lut_mask = 64'h0000FFFF00003535;
defparam \Div4|auto_generated|divider|divider|op_3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N51
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_3~38 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_3~38_cout  = CARRY(( (\Div4|auto_generated|divider|divider|StageOut[108]~89_combout ) # (\Div4|auto_generated|divider|divider|StageOut[108]~88_combout ) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_3~46  
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[108]~88_combout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[108]~89_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_3~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_3~38 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_3~38 .lut_mask = 64'h0000000000000FFF;
defparam \Div4|auto_generated|divider|divider|op_3~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N54
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_3~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_3~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div4|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y55_N3
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[107]~86 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[107]~86_combout  = ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout  & ( !\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[107]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[107]~86 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[107]~86 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div4|auto_generated|divider|divider|StageOut[107]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N0
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[107]~87 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[107]~87_combout  = ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult19~338  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult19~338 ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[107]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[107]~87 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[107]~87 .lut_mask = 64'h0000000000FF00FF;
defparam \Div4|auto_generated|divider|divider|StageOut[107]~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y55_N54
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[106]~6 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[106]~6_combout  = (!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & (\Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout )) # 
// (\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ((\Mult19~337 )))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~9_sumout ),
	.datad(!\Mult19~337 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[106]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[106]~6 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[106]~6 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \Div4|auto_generated|divider|divider|StageOut[106]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y55_N48
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[105]~1 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[105]~1_combout  = ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout  & ( !\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[105]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[105]~1 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[105]~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div4|auto_generated|divider|divider|StageOut[105]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N39
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[105]~2 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[105]~2_combout  = (\Mult19~336  & \Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult19~336 ),
	.datad(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[105]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[105]~2 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[105]~2 .lut_mask = 64'h000F000F000F000F;
defparam \Div4|auto_generated|divider|divider|StageOut[105]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y55_N42
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[104]~18 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[104]~18_combout  = ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout  & ( (!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) # (\Mult19~335 ) ) ) # ( 
// !\Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout  & ( (\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \Mult19~335 ) ) )

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(!\Mult19~335 ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[104]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[104]~18 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[104]~18 .lut_mask = 64'h00330033CCFFCCFF;
defparam \Div4|auto_generated|divider|divider|StageOut[104]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y55_N36
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[103]~10 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[103]~10_combout  = ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout  & ( !\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[103]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[103]~10 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[103]~10 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div4|auto_generated|divider|divider|StageOut[103]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N33
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[103]~11 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[103]~11_combout  = ( \Mult19~334  & ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datae(gnd),
	.dataf(!\Mult19~334 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[103]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[103]~11 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[103]~11 .lut_mask = 64'h0000000000FF00FF;
defparam \Div4|auto_generated|divider|divider|StageOut[103]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N9
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[102]~25 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[102]~25_combout  = ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult19~333  ) ) # ( !\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( 
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout  ) )

	.dataa(!\Mult19~333 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~21_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[102]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[102]~25 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[102]~25 .lut_mask = 64'h00FF00FF55555555;
defparam \Div4|auto_generated|divider|divider|StageOut[102]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y55_N45
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[101]~34 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[101]~34_combout  = ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout  & ( !\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[101]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[101]~34 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[101]~34 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div4|auto_generated|divider|divider|StageOut[101]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y56_N3
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[101]~35 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[101]~35_combout  = ( \Mult19~332  & ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mult19~332 ),
	.dataf(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[101]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[101]~35 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[101]~35 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|StageOut[101]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N3
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[100]~59 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[100]~59_combout  = ( \Mult19~331  & ( (\Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout ) # (\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ) ) ) # ( !\Mult19~331  
// & ( (!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & \Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout ) ) )

	.dataa(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~33_sumout ),
	.datae(gnd),
	.dataf(!\Mult19~331 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[100]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[100]~59 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[100]~59 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Div4|auto_generated|divider|divider|StageOut[100]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N15
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[99]~46 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[99]~46_combout  = ( \Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( \Mult19~330  ) ) # ( !\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout  & ( 
// \Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult19~330 ),
	.datad(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[0]~29_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|add_sub_9_result_int[10]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[99]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[99]~46 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[99]~46 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div4|auto_generated|divider|divider|StageOut[99]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N18
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_4~50 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_4~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_4~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_4~50 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_4~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|op_4~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N21
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_4~45 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_4~45_sumout  = SUM(( \Mult19~328  ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_4~50_cout  ))
// \Div4|auto_generated|divider|divider|op_4~46  = CARRY(( \Mult19~328  ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_4~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult19~328 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_4~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_4~45_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_4~46 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_4~45 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_4~45 .lut_mask = 64'h0000000000000F0F;
defparam \Div4|auto_generated|divider|divider|op_4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N24
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_4~41 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_4~41_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_3~1_sumout  & ((\Div4|auto_generated|divider|divider|op_3~41_sumout ))) # (\Div4|auto_generated|divider|divider|op_3~1_sumout  & (\Mult19~329 )) ) + ( 
// VCC ) + ( \Div4|auto_generated|divider|divider|op_4~46  ))
// \Div4|auto_generated|divider|divider|op_4~42  = CARRY(( (!\Div4|auto_generated|divider|divider|op_3~1_sumout  & ((\Div4|auto_generated|divider|divider|op_3~41_sumout ))) # (\Div4|auto_generated|divider|divider|op_3~1_sumout  & (\Mult19~329 )) ) + ( VCC ) 
// + ( \Div4|auto_generated|divider|divider|op_4~46  ))

	.dataa(gnd),
	.datab(!\Mult19~329 ),
	.datac(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|op_3~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_4~41_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_4~42 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_4~41 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_4~41 .lut_mask = 64'h00000000000003F3;
defparam \Div4|auto_generated|divider|divider|op_4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N27
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_4~29 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_4~29_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_3~1_sumout  & ((\Div4|auto_generated|divider|divider|op_3~29_sumout ))) # (\Div4|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[99]~46_combout )) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_4~42  ))
// \Div4|auto_generated|divider|divider|op_4~30  = CARRY(( (!\Div4|auto_generated|divider|divider|op_3~1_sumout  & ((\Div4|auto_generated|divider|divider|op_3~29_sumout ))) # (\Div4|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[99]~46_combout )) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_4~42  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[99]~46_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_4~29_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_4~30 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_4~29 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_4~29 .lut_mask = 64'h00000000000005AF;
defparam \Div4|auto_generated|divider|divider|op_4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N30
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_4~33 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_4~33_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_3~1_sumout  & ((\Div4|auto_generated|divider|divider|op_3~33_sumout ))) # (\Div4|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[100]~59_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_4~30  ))
// \Div4|auto_generated|divider|divider|op_4~34  = CARRY(( (!\Div4|auto_generated|divider|divider|op_3~1_sumout  & ((\Div4|auto_generated|divider|divider|op_3~33_sumout ))) # (\Div4|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[100]~59_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_4~30  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[100]~59_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_3~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_4~33_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_4~34 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_4~33 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_4~33 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div4|auto_generated|divider|divider|op_4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N33
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_4~25 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_4~25_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_3~1_sumout  & (((\Div4|auto_generated|divider|divider|op_3~25_sumout )))) # (\Div4|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[101]~35_combout )) # (\Div4|auto_generated|divider|divider|StageOut[101]~34_combout ))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_4~34  ))
// \Div4|auto_generated|divider|divider|op_4~26  = CARRY(( (!\Div4|auto_generated|divider|divider|op_3~1_sumout  & (((\Div4|auto_generated|divider|divider|op_3~25_sumout )))) # (\Div4|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[101]~35_combout )) # (\Div4|auto_generated|divider|divider|StageOut[101]~34_combout ))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_4~34  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[101]~34_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_3~25_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[101]~35_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_4~25_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_4~26 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_4~25 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_4~25 .lut_mask = 64'h0000000000001B5F;
defparam \Div4|auto_generated|divider|divider|op_4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N36
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_4~21 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_4~21_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_3~1_sumout  & ((\Div4|auto_generated|divider|divider|op_3~21_sumout ))) # (\Div4|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[102]~25_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_4~26  ))
// \Div4|auto_generated|divider|divider|op_4~22  = CARRY(( (!\Div4|auto_generated|divider|divider|op_3~1_sumout  & ((\Div4|auto_generated|divider|divider|op_3~21_sumout ))) # (\Div4|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[102]~25_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_4~26  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[102]~25_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_3~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_4~21_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_4~22 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_4~21 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_4~21 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div4|auto_generated|divider|divider|op_4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N39
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_3~1_sumout  & (((\Div4|auto_generated|divider|divider|op_3~13_sumout )))) # (\Div4|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[103]~11_combout )) # (\Div4|auto_generated|divider|divider|StageOut[103]~10_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_4~22  ))
// \Div4|auto_generated|divider|divider|op_4~14  = CARRY(( (!\Div4|auto_generated|divider|divider|op_3~1_sumout  & (((\Div4|auto_generated|divider|divider|op_3~13_sumout )))) # (\Div4|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[103]~11_combout )) # (\Div4|auto_generated|divider|divider|StageOut[103]~10_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_4~22  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[103]~10_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_3~13_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[103]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div4|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N42
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_4~17_sumout  = SUM(( GND ) + ( (!\Div4|auto_generated|divider|divider|op_3~1_sumout  & ((\Div4|auto_generated|divider|divider|op_3~17_sumout ))) # (\Div4|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[104]~18_combout )) ) + ( \Div4|auto_generated|divider|divider|op_4~14  ))
// \Div4|auto_generated|divider|divider|op_4~18  = CARRY(( GND ) + ( (!\Div4|auto_generated|divider|divider|op_3~1_sumout  & ((\Div4|auto_generated|divider|divider|op_3~17_sumout ))) # (\Div4|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[104]~18_combout )) ) + ( \Div4|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[104]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_3~17_sumout ),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div4|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N45
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_3~1_sumout  & (((\Div4|auto_generated|divider|divider|op_3~5_sumout )))) # (\Div4|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[105]~2_combout )) # (\Div4|auto_generated|divider|divider|StageOut[105]~1_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_4~18  ))
// \Div4|auto_generated|divider|divider|op_4~6  = CARRY(( (!\Div4|auto_generated|divider|divider|op_3~1_sumout  & (((\Div4|auto_generated|divider|divider|op_3~5_sumout )))) # (\Div4|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[105]~2_combout )) # (\Div4|auto_generated|divider|divider|StageOut[105]~1_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[105]~1_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_3~5_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[105]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div4|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N48
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_4~9_sumout  = SUM(( GND ) + ( (!\Div4|auto_generated|divider|divider|op_3~1_sumout  & ((\Div4|auto_generated|divider|divider|op_3~9_sumout ))) # (\Div4|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[106]~6_combout )) ) + ( \Div4|auto_generated|divider|divider|op_4~6  ))
// \Div4|auto_generated|divider|divider|op_4~10  = CARRY(( GND ) + ( (!\Div4|auto_generated|divider|divider|op_3~1_sumout  & ((\Div4|auto_generated|divider|divider|op_3~9_sumout ))) # (\Div4|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[106]~6_combout )) ) + ( \Div4|auto_generated|divider|divider|op_4~6  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[106]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_3~9_sumout ),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div4|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N51
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_4~38 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_4~38_cout  = CARRY(( (!\Div4|auto_generated|divider|divider|op_3~1_sumout  & (((\Div4|auto_generated|divider|divider|op_3~45_sumout )))) # (\Div4|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[107]~87_combout )) # (\Div4|auto_generated|divider|divider|StageOut[107]~86_combout ))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[107]~86_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_3~45_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[107]~87_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_4~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_4~38 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_4~38 .lut_mask = 64'h0000000000001B5F;
defparam \Div4|auto_generated|divider|divider|op_4~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N54
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_4~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_4~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div4|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N42
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[118]~5 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[118]~5_combout  = ( !\Div4|auto_generated|divider|divider|op_3~1_sumout  & ( \Div4|auto_generated|divider|divider|op_3~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[118]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[118]~5 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[118]~5 .lut_mask = 64'h00000000FFFF0000;
defparam \Div4|auto_generated|divider|divider|StageOut[118]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N27
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[118]~7 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[118]~7_combout  = ( \Div4|auto_generated|divider|divider|op_3~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[106]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[106]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[118]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[118]~7 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[118]~7 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|StageOut[118]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N36
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[117]~3 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[117]~3_combout  = ( \Div4|auto_generated|divider|divider|op_3~5_sumout  & ( ((!\Div4|auto_generated|divider|divider|op_3~1_sumout ) # (\Div4|auto_generated|divider|divider|StageOut[105]~1_combout )) # 
// (\Div4|auto_generated|divider|divider|StageOut[105]~2_combout ) ) ) # ( !\Div4|auto_generated|divider|divider|op_3~5_sumout  & ( (\Div4|auto_generated|divider|divider|op_3~1_sumout  & ((\Div4|auto_generated|divider|divider|StageOut[105]~1_combout ) # 
// (\Div4|auto_generated|divider|divider|StageOut[105]~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[105]~2_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[105]~1_combout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[117]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[117]~3 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[117]~3 .lut_mask = 64'h030F030FF3FFF3FF;
defparam \Div4|auto_generated|divider|divider|StageOut[117]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y54_N6
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[116]~17 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[116]~17_combout  = ( \Div4|auto_generated|divider|divider|op_3~17_sumout  & ( !\Div4|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[116]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[116]~17 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[116]~17 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div4|auto_generated|divider|divider|StageOut[116]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N9
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[116]~19 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[116]~19_combout  = ( \Div4|auto_generated|divider|divider|StageOut[104]~18_combout  & ( \Div4|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[104]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[116]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[116]~19 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[116]~19 .lut_mask = 64'h0000000000FF00FF;
defparam \Div4|auto_generated|divider|divider|StageOut[116]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N30
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[115]~12 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[115]~12_combout  = ( \Div4|auto_generated|divider|divider|op_3~13_sumout  & ( ((!\Div4|auto_generated|divider|divider|op_3~1_sumout ) # (\Div4|auto_generated|divider|divider|StageOut[103]~10_combout )) # 
// (\Div4|auto_generated|divider|divider|StageOut[103]~11_combout ) ) ) # ( !\Div4|auto_generated|divider|divider|op_3~13_sumout  & ( (\Div4|auto_generated|divider|divider|op_3~1_sumout  & ((\Div4|auto_generated|divider|divider|StageOut[103]~10_combout ) # 
// (\Div4|auto_generated|divider|divider|StageOut[103]~11_combout ))) ) )

	.dataa(!\Div4|auto_generated|divider|divider|StageOut[103]~11_combout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[103]~10_combout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[115]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[115]~12 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[115]~12 .lut_mask = 64'h050F050FF5FFF5FF;
defparam \Div4|auto_generated|divider|divider|StageOut[115]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N12
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[114]~24 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[114]~24_combout  = ( \Div4|auto_generated|divider|divider|op_3~21_sumout  & ( !\Div4|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[114]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[114]~24 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[114]~24 .lut_mask = 64'h00000000FF00FF00;
defparam \Div4|auto_generated|divider|divider|StageOut[114]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N21
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[114]~26 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[114]~26_combout  = ( \Div4|auto_generated|divider|divider|StageOut[102]~25_combout  & ( \Div4|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[102]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[114]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[114]~26 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[114]~26 .lut_mask = 64'h0000000000FF00FF;
defparam \Div4|auto_generated|divider|divider|StageOut[114]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y56_N0
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[113]~36 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[113]~36_combout  = ( \Div4|auto_generated|divider|divider|op_3~1_sumout  & ( \Div4|auto_generated|divider|divider|op_3~25_sumout  & ( (\Div4|auto_generated|divider|divider|StageOut[101]~35_combout ) # 
// (\Div4|auto_generated|divider|divider|StageOut[101]~34_combout ) ) ) ) # ( !\Div4|auto_generated|divider|divider|op_3~1_sumout  & ( \Div4|auto_generated|divider|divider|op_3~25_sumout  ) ) # ( \Div4|auto_generated|divider|divider|op_3~1_sumout  & ( 
// !\Div4|auto_generated|divider|divider|op_3~25_sumout  & ( (\Div4|auto_generated|divider|divider|StageOut[101]~35_combout ) # (\Div4|auto_generated|divider|divider|StageOut[101]~34_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[101]~34_combout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[101]~35_combout ),
	.datae(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[113]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[113]~36 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[113]~36 .lut_mask = 64'h00000FFFFFFF0FFF;
defparam \Div4|auto_generated|divider|divider|StageOut[113]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N54
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[112]~58 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[112]~58_combout  = ( !\Div4|auto_generated|divider|divider|op_3~1_sumout  & ( \Div4|auto_generated|divider|divider|op_3~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[112]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[112]~58 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[112]~58 .lut_mask = 64'h00000000FFFF0000;
defparam \Div4|auto_generated|divider|divider|StageOut[112]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N15
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[112]~60 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[112]~60_combout  = ( \Div4|auto_generated|divider|divider|StageOut[100]~59_combout  & ( \Div4|auto_generated|divider|divider|op_3~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[100]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[112]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[112]~60 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[112]~60 .lut_mask = 64'h0000000000FF00FF;
defparam \Div4|auto_generated|divider|divider|StageOut[112]~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N30
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[111]~47 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[111]~47_combout  = ( \Div4|auto_generated|divider|divider|StageOut[99]~46_combout  & ( \Div4|auto_generated|divider|divider|op_3~1_sumout  ) ) # ( \Div4|auto_generated|divider|divider|StageOut[99]~46_combout  
// & ( !\Div4|auto_generated|divider|divider|op_3~1_sumout  & ( \Div4|auto_generated|divider|divider|op_3~29_sumout  ) ) ) # ( !\Div4|auto_generated|divider|divider|StageOut[99]~46_combout  & ( !\Div4|auto_generated|divider|divider|op_3~1_sumout  & ( 
// \Div4|auto_generated|divider|divider|op_3~29_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_3~29_sumout ),
	.datae(!\Div4|auto_generated|divider|divider|StageOut[99]~46_combout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[111]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[111]~47 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[111]~47 .lut_mask = 64'h00FF00FF0000FFFF;
defparam \Div4|auto_generated|divider|divider|StageOut[111]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y56_N9
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[110]~76 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[110]~76_combout  = ( \Div4|auto_generated|divider|divider|op_3~1_sumout  & ( \Div4|auto_generated|divider|divider|op_3~41_sumout  & ( \Mult19~329  ) ) ) # ( !\Div4|auto_generated|divider|divider|op_3~1_sumout  
// & ( \Div4|auto_generated|divider|divider|op_3~41_sumout  ) ) # ( \Div4|auto_generated|divider|divider|op_3~1_sumout  & ( !\Div4|auto_generated|divider|divider|op_3~41_sumout  & ( \Mult19~329  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult19~329 ),
	.datae(!\Div4|auto_generated|divider|divider|op_3~1_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[110]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[110]~76 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[110]~76 .lut_mask = 64'h000000FFFFFF00FF;
defparam \Div4|auto_generated|divider|divider|StageOut[110]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y54_N12
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_5~50 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_5~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_5~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_5~50 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_5~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|op_5~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y54_N15
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_5~45 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_5~45_sumout  = SUM(( \Mult19~327  ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_5~50_cout  ))
// \Div4|auto_generated|divider|divider|op_5~46  = CARRY(( \Mult19~327  ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_5~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult19~327 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_5~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_5~45_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_5~46 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_5~45 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_5~45 .lut_mask = 64'h00000000000000FF;
defparam \Div4|auto_generated|divider|divider|op_5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y54_N18
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_5~41 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_5~41_sumout  = SUM(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_4~1_sumout  & ((\Div4|auto_generated|divider|divider|op_4~45_sumout ))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout  & (\Mult19~328 
// )) ) + ( \Div4|auto_generated|divider|divider|op_5~46  ))
// \Div4|auto_generated|divider|divider|op_5~42  = CARRY(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_4~1_sumout  & ((\Div4|auto_generated|divider|divider|op_4~45_sumout ))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout  & (\Mult19~328 )) ) 
// + ( \Div4|auto_generated|divider|divider|op_5~46  ))

	.dataa(!\Mult19~328 ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_4~45_sumout ),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_5~41_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_5~42 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_5~41 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_5~41 .lut_mask = 64'h0000FA0A0000FFFF;
defparam \Div4|auto_generated|divider|divider|op_5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y54_N21
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_5~37 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_5~37_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_4~1_sumout  & ((\Div4|auto_generated|divider|divider|op_4~41_sumout ))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[110]~76_combout )) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_5~42  ))
// \Div4|auto_generated|divider|divider|op_5~38  = CARRY(( (!\Div4|auto_generated|divider|divider|op_4~1_sumout  & ((\Div4|auto_generated|divider|divider|op_4~41_sumout ))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[110]~76_combout )) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_5~42  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[110]~76_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_5~37_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_5~38 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_5~37 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_5~37 .lut_mask = 64'h00000000000003CF;
defparam \Div4|auto_generated|divider|divider|op_5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y54_N24
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_5~29 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_5~29_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_4~1_sumout  & ((\Div4|auto_generated|divider|divider|op_4~29_sumout ))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[111]~47_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_5~38  ))
// \Div4|auto_generated|divider|divider|op_5~30  = CARRY(( (!\Div4|auto_generated|divider|divider|op_4~1_sumout  & ((\Div4|auto_generated|divider|divider|op_4~29_sumout ))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[111]~47_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_5~38  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[111]~47_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_4~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_5~29_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_5~30 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_5~29 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_5~29 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div4|auto_generated|divider|divider|op_5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y54_N27
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_5~33 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_5~33_sumout  = SUM(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_4~1_sumout  & (((\Div4|auto_generated|divider|divider|op_4~33_sumout )))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[112]~60_combout )) # (\Div4|auto_generated|divider|divider|StageOut[112]~58_combout ))) ) + ( \Div4|auto_generated|divider|divider|op_5~30  ))
// \Div4|auto_generated|divider|divider|op_5~34  = CARRY(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_4~1_sumout  & (((\Div4|auto_generated|divider|divider|op_4~33_sumout )))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[112]~60_combout )) # (\Div4|auto_generated|divider|divider|StageOut[112]~58_combout ))) ) + ( \Div4|auto_generated|divider|divider|op_5~30  ))

	.dataa(!\Div4|auto_generated|divider|divider|StageOut[112]~58_combout ),
	.datab(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|op_4~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[112]~60_combout ),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_5~33_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_5~34 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_5~33 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_5~33 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Div4|auto_generated|divider|divider|op_5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y54_N30
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_4~1_sumout  & ((\Div4|auto_generated|divider|divider|op_4~25_sumout ))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[113]~36_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_5~34  ))
// \Div4|auto_generated|divider|divider|op_5~26  = CARRY(( (!\Div4|auto_generated|divider|divider|op_4~1_sumout  & ((\Div4|auto_generated|divider|divider|op_4~25_sumout ))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[113]~36_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_5~34  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[113]~36_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_4~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div4|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y54_N33
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_4~1_sumout  & (((\Div4|auto_generated|divider|divider|op_4~21_sumout )))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[114]~26_combout )) # (\Div4|auto_generated|divider|divider|StageOut[114]~24_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_5~26  ))
// \Div4|auto_generated|divider|divider|op_5~22  = CARRY(( (!\Div4|auto_generated|divider|divider|op_4~1_sumout  & (((\Div4|auto_generated|divider|divider|op_4~21_sumout )))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[114]~26_combout )) # (\Div4|auto_generated|divider|divider|StageOut[114]~24_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\Div4|auto_generated|divider|divider|StageOut[114]~24_combout ),
	.datab(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|op_4~21_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[114]~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div4|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y54_N36
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_4~1_sumout  & ((\Div4|auto_generated|divider|divider|op_4~13_sumout ))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[115]~12_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_5~22  ))
// \Div4|auto_generated|divider|divider|op_5~14  = CARRY(( (!\Div4|auto_generated|divider|divider|op_4~1_sumout  & ((\Div4|auto_generated|divider|divider|op_4~13_sumout ))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[115]~12_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[115]~12_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div4|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y54_N39
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_4~1_sumout  & (((\Div4|auto_generated|divider|divider|op_4~17_sumout )))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[116]~19_combout )) # (\Div4|auto_generated|divider|divider|StageOut[116]~17_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_5~14  ))
// \Div4|auto_generated|divider|divider|op_5~18  = CARRY(( (!\Div4|auto_generated|divider|divider|op_4~1_sumout  & (((\Div4|auto_generated|divider|divider|op_4~17_sumout )))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[116]~19_combout )) # (\Div4|auto_generated|divider|divider|StageOut[116]~17_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[116]~17_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_4~17_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[116]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div4|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y54_N42
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_4~1_sumout  & ((\Div4|auto_generated|divider|divider|op_4~5_sumout ))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[117]~3_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_5~18  ))
// \Div4|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Div4|auto_generated|divider|divider|op_4~1_sumout  & ((\Div4|auto_generated|divider|divider|op_4~5_sumout ))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[117]~3_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[117]~3_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div4|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y54_N45
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (!\Div4|auto_generated|divider|divider|op_4~1_sumout  & (((\Div4|auto_generated|divider|divider|op_4~9_sumout )))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[118]~7_combout )) # (\Div4|auto_generated|divider|divider|StageOut[118]~5_combout ))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[118]~5_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[118]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div4|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y54_N48
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div4|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y54_N54
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[140]~16 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[140]~16_combout  = ( \Div4|auto_generated|divider|divider|op_5~17_sumout  & ( !\Div4|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[140]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[140]~16 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[140]~16 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div4|auto_generated|divider|divider|StageOut[140]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N3
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[129]~0 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[129]~0_combout  = ( \Div4|auto_generated|divider|divider|op_4~5_sumout  & ( !\Div4|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[129]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[129]~0 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[129]~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div4|auto_generated|divider|divider|StageOut[129]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y54_N0
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[129]~4 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[129]~4_combout  = ( \Div4|auto_generated|divider|divider|StageOut[117]~3_combout  & ( \Div4|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[117]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[129]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[129]~4 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[129]~4 .lut_mask = 64'h0000000000FF00FF;
defparam \Div4|auto_generated|divider|divider|StageOut[129]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N54
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[128]~20 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[128]~20_combout  = ( \Div4|auto_generated|divider|divider|op_4~1_sumout  & ( (\Div4|auto_generated|divider|divider|StageOut[116]~17_combout ) # (\Div4|auto_generated|divider|divider|StageOut[116]~19_combout ) 
// ) ) # ( !\Div4|auto_generated|divider|divider|op_4~1_sumout  & ( \Div4|auto_generated|divider|divider|op_4~17_sumout  ) )

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[116]~19_combout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[116]~17_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[128]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[128]~20 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[128]~20 .lut_mask = 64'h00FF00FF3F3F3F3F;
defparam \Div4|auto_generated|divider|divider|StageOut[128]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N12
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[127]~9 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[127]~9_combout  = ( \Div4|auto_generated|divider|divider|op_4~13_sumout  & ( !\Div4|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[127]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[127]~9 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[127]~9 .lut_mask = 64'h00000000FF00FF00;
defparam \Div4|auto_generated|divider|divider|StageOut[127]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N3
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[127]~13 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[127]~13_combout  = ( \Div4|auto_generated|divider|divider|op_4~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[115]~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[115]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[127]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[127]~13 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[127]~13 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|StageOut[127]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N51
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[126]~27 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[126]~27_combout  = ( \Div4|auto_generated|divider|divider|op_4~1_sumout  & ( \Div4|auto_generated|divider|divider|op_4~21_sumout  & ( (\Div4|auto_generated|divider|divider|StageOut[114]~26_combout ) # 
// (\Div4|auto_generated|divider|divider|StageOut[114]~24_combout ) ) ) ) # ( !\Div4|auto_generated|divider|divider|op_4~1_sumout  & ( \Div4|auto_generated|divider|divider|op_4~21_sumout  ) ) # ( \Div4|auto_generated|divider|divider|op_4~1_sumout  & ( 
// !\Div4|auto_generated|divider|divider|op_4~21_sumout  & ( (\Div4|auto_generated|divider|divider|StageOut[114]~26_combout ) # (\Div4|auto_generated|divider|divider|StageOut[114]~24_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[114]~24_combout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[114]~26_combout ),
	.datae(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[126]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[126]~27 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[126]~27 .lut_mask = 64'h00000FFFFFFF0FFF;
defparam \Div4|auto_generated|divider|divider|StageOut[126]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N6
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[125]~33 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[125]~33_combout  = ( \Div4|auto_generated|divider|divider|op_4~25_sumout  & ( !\Div4|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[125]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[125]~33 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[125]~33 .lut_mask = 64'h00000000FF00FF00;
defparam \Div4|auto_generated|divider|divider|StageOut[125]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y56_N45
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[125]~37 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[125]~37_combout  = ( \Div4|auto_generated|divider|divider|StageOut[113]~36_combout  & ( \Div4|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|StageOut[113]~36_combout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[125]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[125]~37 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[125]~37 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|StageOut[125]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y54_N9
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[124]~61 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[124]~61_combout  = ( \Div4|auto_generated|divider|divider|StageOut[112]~58_combout  & ( (\Div4|auto_generated|divider|divider|op_4~1_sumout ) # (\Div4|auto_generated|divider|divider|op_4~33_sumout ) ) ) # ( 
// !\Div4|auto_generated|divider|divider|StageOut[112]~58_combout  & ( (!\Div4|auto_generated|divider|divider|op_4~1_sumout  & ((\Div4|auto_generated|divider|divider|op_4~33_sumout ))) # (\Div4|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[112]~60_combout )) ) )

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[112]~60_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_4~33_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[112]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[124]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[124]~61 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[124]~61 .lut_mask = 64'h0F330F330FFF0FFF;
defparam \Div4|auto_generated|divider|divider|StageOut[124]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N0
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[123]~45 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[123]~45_combout  = ( !\Div4|auto_generated|divider|divider|op_4~1_sumout  & ( \Div4|auto_generated|divider|divider|op_4~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_4~29_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[123]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[123]~45 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[123]~45 .lut_mask = 64'h00FF00FF00000000;
defparam \Div4|auto_generated|divider|divider|StageOut[123]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N39
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[123]~48 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[123]~48_combout  = ( \Div4|auto_generated|divider|divider|op_4~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[111]~47_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[111]~47_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[123]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[123]~48 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[123]~48 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div4|auto_generated|divider|divider|StageOut[123]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y56_N12
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[122]~77 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[122]~77_combout  = ( \Div4|auto_generated|divider|divider|op_4~41_sumout  & ( \Div4|auto_generated|divider|divider|op_4~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[110]~76_combout  ) ) ) # ( 
// !\Div4|auto_generated|divider|divider|op_4~41_sumout  & ( \Div4|auto_generated|divider|divider|op_4~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[110]~76_combout  ) ) ) # ( \Div4|auto_generated|divider|divider|op_4~41_sumout  & ( 
// !\Div4|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[110]~76_combout ),
	.datae(!\Div4|auto_generated|divider|divider|op_4~41_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[122]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[122]~77 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[122]~77 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \Div4|auto_generated|divider|divider|StageOut[122]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y56_N18
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[121]~93 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[121]~93_combout  = ( \Div4|auto_generated|divider|divider|op_4~1_sumout  & ( \Mult19~328  ) ) # ( !\Div4|auto_generated|divider|divider|op_4~1_sumout  & ( \Div4|auto_generated|divider|divider|op_4~45_sumout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult19~328 ),
	.datad(!\Div4|auto_generated|divider|divider|op_4~45_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[121]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[121]~93 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[121]~93 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div4|auto_generated|divider|divider|StageOut[121]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N12
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_6~50 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_6~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_6~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_6~50 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_6~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|op_6~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N15
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_6~45 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_6~45_sumout  = SUM(( \Mult19~326  ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_6~50_cout  ))
// \Div4|auto_generated|divider|divider|op_6~46  = CARRY(( \Mult19~326  ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_6~50_cout  ))

	.dataa(!\Mult19~326 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_6~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_6~45_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_6~46 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_6~45 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_6~45 .lut_mask = 64'h0000000000005555;
defparam \Div4|auto_generated|divider|divider|op_6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N18
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_6~41 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_6~41_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout  & ((\Div4|auto_generated|divider|divider|op_5~45_sumout ))) # (\Div4|auto_generated|divider|divider|op_5~1_sumout  & (\Mult19~327 )) ) + ( 
// VCC ) + ( \Div4|auto_generated|divider|divider|op_6~46  ))
// \Div4|auto_generated|divider|divider|op_6~42  = CARRY(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout  & ((\Div4|auto_generated|divider|divider|op_5~45_sumout ))) # (\Div4|auto_generated|divider|divider|op_5~1_sumout  & (\Mult19~327 )) ) + ( VCC ) 
// + ( \Div4|auto_generated|divider|divider|op_6~46  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mult19~327 ),
	.datad(!\Div4|auto_generated|divider|divider|op_5~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_6~41_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_6~42 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_6~41 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_6~41 .lut_mask = 64'h00000000000003CF;
defparam \Div4|auto_generated|divider|divider|op_6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N21
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_6~37 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_6~37_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout  & ((\Div4|auto_generated|divider|divider|op_5~41_sumout ))) # (\Div4|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[121]~93_combout )) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_6~42  ))
// \Div4|auto_generated|divider|divider|op_6~38  = CARRY(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout  & ((\Div4|auto_generated|divider|divider|op_5~41_sumout ))) # (\Div4|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[121]~93_combout )) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_6~42  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[121]~93_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_5~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_6~37_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_6~38 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_6~37 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_6~37 .lut_mask = 64'h00000000000003CF;
defparam \Div4|auto_generated|divider|divider|op_6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N24
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_6~33 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_6~33_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout  & ((\Div4|auto_generated|divider|divider|op_5~37_sumout ))) # (\Div4|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[122]~77_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_6~38  ))
// \Div4|auto_generated|divider|divider|op_6~34  = CARRY(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout  & ((\Div4|auto_generated|divider|divider|op_5~37_sumout ))) # (\Div4|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[122]~77_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_6~38  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[122]~77_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_5~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_6~33_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_6~34 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_6~33 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_6~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div4|auto_generated|divider|divider|op_6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N27
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_6~25_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout  & (((\Div4|auto_generated|divider|divider|op_5~29_sumout )))) # (\Div4|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[123]~48_combout )) # (\Div4|auto_generated|divider|divider|StageOut[123]~45_combout ))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_6~34  ))
// \Div4|auto_generated|divider|divider|op_6~26  = CARRY(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout  & (((\Div4|auto_generated|divider|divider|op_5~29_sumout )))) # (\Div4|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[123]~48_combout )) # (\Div4|auto_generated|divider|divider|StageOut[123]~45_combout ))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_6~34  ))

	.dataa(!\Div4|auto_generated|divider|divider|StageOut[123]~45_combout ),
	.datab(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|op_5~29_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[123]~48_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000000000001D3F;
defparam \Div4|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N30
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_6~29 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_6~29_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout  & ((\Div4|auto_generated|divider|divider|op_5~33_sumout ))) # (\Div4|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[124]~61_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_6~26  ))
// \Div4|auto_generated|divider|divider|op_6~30  = CARRY(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout  & ((\Div4|auto_generated|divider|divider|op_5~33_sumout ))) # (\Div4|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[124]~61_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_6~26  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[124]~61_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_5~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_6~29_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_6~30 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_6~29 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_6~29 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div4|auto_generated|divider|divider|op_6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N33
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout  & (\Div4|auto_generated|divider|divider|op_5~25_sumout )) # (\Div4|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[125]~37_combout ) # (\Div4|auto_generated|divider|divider|StageOut[125]~33_combout )))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_6~30  ))
// \Div4|auto_generated|divider|divider|op_6~22  = CARRY(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout  & (\Div4|auto_generated|divider|divider|op_5~25_sumout )) # (\Div4|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[125]~37_combout ) # (\Div4|auto_generated|divider|divider|StageOut[125]~33_combout )))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_6~30  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_5~25_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[125]~33_combout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[125]~37_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000FFFF00004777;
defparam \Div4|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N36
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout  & ((\Div4|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div4|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[126]~27_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_6~22  ))
// \Div4|auto_generated|divider|divider|op_6~18  = CARRY(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout  & ((\Div4|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div4|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[126]~27_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[126]~27_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_5~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div4|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N39
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout  & (\Div4|auto_generated|divider|divider|op_5~13_sumout )) # (\Div4|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[127]~13_combout ) # (\Div4|auto_generated|divider|divider|StageOut[127]~9_combout )))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_6~18  ))
// \Div4|auto_generated|divider|divider|op_6~14  = CARRY(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout  & (\Div4|auto_generated|divider|divider|op_5~13_sumout )) # (\Div4|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[127]~13_combout ) # (\Div4|auto_generated|divider|divider|StageOut[127]~9_combout )))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_5~13_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[127]~9_combout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[127]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FFFF00004777;
defparam \Div4|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N42
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_6~9_sumout  = SUM(( GND ) + ( (!\Div4|auto_generated|divider|divider|op_5~1_sumout  & ((\Div4|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div4|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[128]~20_combout )) ) + ( \Div4|auto_generated|divider|divider|op_6~14  ))
// \Div4|auto_generated|divider|divider|op_6~10  = CARRY(( GND ) + ( (!\Div4|auto_generated|divider|divider|op_5~1_sumout  & ((\Div4|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div4|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[128]~20_combout )) ) + ( \Div4|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[128]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div4|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N45
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout  & (((\Div4|auto_generated|divider|divider|op_5~9_sumout )))) # (\Div4|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[129]~4_combout )) # (\Div4|auto_generated|divider|divider|StageOut[129]~0_combout ))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Div4|auto_generated|divider|divider|StageOut[129]~0_combout ),
	.datab(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[129]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div4|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N48
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div4|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N9
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[140]~21 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[140]~21_combout  = ( \Div4|auto_generated|divider|divider|StageOut[128]~20_combout  & ( \Div4|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[128]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[140]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[140]~21 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[140]~21 .lut_mask = 64'h0000000000FF00FF;
defparam \Div4|auto_generated|divider|divider|StageOut[140]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N3
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[139]~14 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[139]~14_combout  = ( \Div4|auto_generated|divider|divider|op_5~13_sumout  & ( ((!\Div4|auto_generated|divider|divider|op_5~1_sumout ) # (\Div4|auto_generated|divider|divider|StageOut[127]~13_combout )) # 
// (\Div4|auto_generated|divider|divider|StageOut[127]~9_combout ) ) ) # ( !\Div4|auto_generated|divider|divider|op_5~13_sumout  & ( (\Div4|auto_generated|divider|divider|op_5~1_sumout  & ((\Div4|auto_generated|divider|divider|StageOut[127]~13_combout ) # 
// (\Div4|auto_generated|divider|divider|StageOut[127]~9_combout ))) ) )

	.dataa(!\Div4|auto_generated|divider|divider|StageOut[127]~9_combout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[127]~13_combout ),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[139]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[139]~14 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[139]~14 .lut_mask = 64'h00770077FF77FF77;
defparam \Div4|auto_generated|divider|divider|StageOut[139]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y54_N57
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[138]~23 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[138]~23_combout  = ( \Div4|auto_generated|divider|divider|op_5~21_sumout  & ( !\Div4|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[138]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[138]~23 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[138]~23 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div4|auto_generated|divider|divider|StageOut[138]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N6
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[138]~28 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[138]~28_combout  = ( \Div4|auto_generated|divider|divider|StageOut[126]~27_combout  & ( \Div4|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[126]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[138]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[138]~28 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[138]~28 .lut_mask = 64'h0000000000FF00FF;
defparam \Div4|auto_generated|divider|divider|StageOut[138]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y54_N3
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[137]~38 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[137]~38_combout  = ( \Div4|auto_generated|divider|divider|op_5~1_sumout  & ( (\Div4|auto_generated|divider|divider|StageOut[125]~33_combout ) # (\Div4|auto_generated|divider|divider|StageOut[125]~37_combout ) 
// ) ) # ( !\Div4|auto_generated|divider|divider|op_5~1_sumout  & ( \Div4|auto_generated|divider|divider|op_5~25_sumout  ) )

	.dataa(!\Div4|auto_generated|divider|divider|StageOut[125]~37_combout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_5~25_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[125]~33_combout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[137]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[137]~38 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[137]~38 .lut_mask = 64'h0F0F0F0F55FF55FF;
defparam \Div4|auto_generated|divider|divider|StageOut[137]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y56_N30
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[136]~57 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[136]~57_combout  = ( \Div4|auto_generated|divider|divider|op_5~33_sumout  & ( !\Div4|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|op_5~33_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[136]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[136]~57 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[136]~57 .lut_mask = 64'h0000FFFF00000000;
defparam \Div4|auto_generated|divider|divider|StageOut[136]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N18
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[136]~62 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[136]~62_combout  = ( \Div4|auto_generated|divider|divider|StageOut[124]~61_combout  & ( \Div4|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[124]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[136]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[136]~62 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[136]~62 .lut_mask = 64'h0000000000FF00FF;
defparam \Div4|auto_generated|divider|divider|StageOut[136]~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N6
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[135]~49 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[135]~49_combout  = ( \Div4|auto_generated|divider|divider|op_5~29_sumout  & ( \Div4|auto_generated|divider|divider|op_5~1_sumout  & ( (\Div4|auto_generated|divider|divider|StageOut[123]~48_combout ) # 
// (\Div4|auto_generated|divider|divider|StageOut[123]~45_combout ) ) ) ) # ( !\Div4|auto_generated|divider|divider|op_5~29_sumout  & ( \Div4|auto_generated|divider|divider|op_5~1_sumout  & ( (\Div4|auto_generated|divider|divider|StageOut[123]~48_combout ) # 
// (\Div4|auto_generated|divider|divider|StageOut[123]~45_combout ) ) ) ) # ( \Div4|auto_generated|divider|divider|op_5~29_sumout  & ( !\Div4|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[123]~45_combout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[123]~48_combout ),
	.datae(!\Div4|auto_generated|divider|divider|op_5~29_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[135]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[135]~49 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[135]~49 .lut_mask = 64'h0000FFFF0FFF0FFF;
defparam \Div4|auto_generated|divider|divider|StageOut[135]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y56_N45
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[134]~75 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[134]~75_combout  = ( \Div4|auto_generated|divider|divider|op_5~37_sumout  & ( !\Div4|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|op_5~37_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[134]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[134]~75 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[134]~75 .lut_mask = 64'h0000FFFF00000000;
defparam \Div4|auto_generated|divider|divider|StageOut[134]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y56_N27
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[134]~78 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[134]~78_combout  = ( \Div4|auto_generated|divider|divider|op_5~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[122]~77_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[122]~77_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[134]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[134]~78 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[134]~78 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div4|auto_generated|divider|divider|StageOut[134]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y56_N21
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[133]~94 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[133]~94_combout  = ( \Div4|auto_generated|divider|divider|op_5~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[121]~93_combout  ) ) # ( !\Div4|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \Div4|auto_generated|divider|divider|op_5~41_sumout  ) )

	.dataa(!\Div4|auto_generated|divider|divider|StageOut[121]~93_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_5~41_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[133]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[133]~94 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[133]~94 .lut_mask = 64'h00FF00FF55555555;
defparam \Div4|auto_generated|divider|divider|StageOut[133]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y56_N57
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[132]~102 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[132]~102_combout  = ( \Div4|auto_generated|divider|divider|op_5~1_sumout  & ( \Mult19~327  ) ) # ( !\Div4|auto_generated|divider|divider|op_5~1_sumout  & ( \Div4|auto_generated|divider|divider|op_5~45_sumout  
// ) )

	.dataa(!\Mult19~327 ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_5~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[132]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[132]~102 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[132]~102 .lut_mask = 64'h0F0F0F0F55555555;
defparam \Div4|auto_generated|divider|divider|StageOut[132]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N18
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_7~50 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_7~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_7~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_7~50 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_7~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|op_7~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N21
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_7~45 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_7~45_sumout  = SUM(( \Mult19~325  ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_7~50_cout  ))
// \Div4|auto_generated|divider|divider|op_7~46  = CARRY(( \Mult19~325  ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_7~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult19~325 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_7~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_7~45_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_7~46 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_7~45 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_7~45 .lut_mask = 64'h0000000000000F0F;
defparam \Div4|auto_generated|divider|divider|op_7~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N24
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_7~41 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_7~41_sumout  = SUM(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_6~1_sumout  & ((\Div4|auto_generated|divider|divider|op_6~45_sumout ))) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & (\Mult19~326 
// )) ) + ( \Div4|auto_generated|divider|divider|op_7~46  ))
// \Div4|auto_generated|divider|divider|op_7~42  = CARRY(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_6~1_sumout  & ((\Div4|auto_generated|divider|divider|op_6~45_sumout ))) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & (\Mult19~326 )) ) 
// + ( \Div4|auto_generated|divider|divider|op_7~46  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Mult19~326 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_6~45_sumout ),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_7~41_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_7~42 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_7~41 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_7~41 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div4|auto_generated|divider|divider|op_7~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N27
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_7~37 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_7~37_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_6~1_sumout  & ((\Div4|auto_generated|divider|divider|op_6~41_sumout ))) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[132]~102_combout )) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_7~42  ))
// \Div4|auto_generated|divider|divider|op_7~38  = CARRY(( (!\Div4|auto_generated|divider|divider|op_6~1_sumout  & ((\Div4|auto_generated|divider|divider|op_6~41_sumout ))) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[132]~102_combout )) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_7~42  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[132]~102_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_6~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_7~37_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_7~38 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_7~37 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_7~37 .lut_mask = 64'h00000000000003CF;
defparam \Div4|auto_generated|divider|divider|op_7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N30
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_7~33 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_7~33_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_6~1_sumout  & ((\Div4|auto_generated|divider|divider|op_6~37_sumout ))) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[133]~94_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_7~38  ))
// \Div4|auto_generated|divider|divider|op_7~34  = CARRY(( (!\Div4|auto_generated|divider|divider|op_6~1_sumout  & ((\Div4|auto_generated|divider|divider|op_6~37_sumout ))) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[133]~94_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_7~38  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[133]~94_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_6~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_7~33_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_7~34 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_7~33 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_7~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div4|auto_generated|divider|divider|op_7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N33
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_7~29_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_6~1_sumout  & (((\Div4|auto_generated|divider|divider|op_6~33_sumout )))) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[134]~78_combout )) # (\Div4|auto_generated|divider|divider|StageOut[134]~75_combout ))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_7~34  ))
// \Div4|auto_generated|divider|divider|op_7~30  = CARRY(( (!\Div4|auto_generated|divider|divider|op_6~1_sumout  & (((\Div4|auto_generated|divider|divider|op_6~33_sumout )))) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[134]~78_combout )) # (\Div4|auto_generated|divider|divider|StageOut[134]~75_combout ))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_7~34  ))

	.dataa(!\Div4|auto_generated|divider|divider|StageOut[134]~75_combout ),
	.datab(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|op_6~33_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[134]~78_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h0000000000001D3F;
defparam \Div4|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N36
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_7~21_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_6~1_sumout  & ((\Div4|auto_generated|divider|divider|op_6~25_sumout ))) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[135]~49_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_7~30  ))
// \Div4|auto_generated|divider|divider|op_7~22  = CARRY(( (!\Div4|auto_generated|divider|divider|op_6~1_sumout  & ((\Div4|auto_generated|divider|divider|op_6~25_sumout ))) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[135]~49_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_7~30  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[135]~49_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_6~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div4|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N39
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_6~1_sumout  & (\Div4|auto_generated|divider|divider|op_6~29_sumout )) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[136]~62_combout ) # (\Div4|auto_generated|divider|divider|StageOut[136]~57_combout )))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_7~22  ))
// \Div4|auto_generated|divider|divider|op_7~26  = CARRY(( (!\Div4|auto_generated|divider|divider|op_6~1_sumout  & (\Div4|auto_generated|divider|divider|op_6~29_sumout )) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[136]~62_combout ) # (\Div4|auto_generated|divider|divider|StageOut[136]~57_combout )))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_6~29_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[136]~57_combout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[136]~62_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FFFF00004777;
defparam \Div4|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N42
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_6~1_sumout  & ((\Div4|auto_generated|divider|divider|op_6~21_sumout ))) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[137]~38_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_7~26  ))
// \Div4|auto_generated|divider|divider|op_7~18  = CARRY(( (!\Div4|auto_generated|divider|divider|op_6~1_sumout  & ((\Div4|auto_generated|divider|divider|op_6~21_sumout ))) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[137]~38_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_7~26  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[137]~38_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div4|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N45
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_6~1_sumout  & (\Div4|auto_generated|divider|divider|op_6~17_sumout )) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[138]~28_combout ) # (\Div4|auto_generated|divider|divider|StageOut[138]~23_combout )))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_7~18  ))
// \Div4|auto_generated|divider|divider|op_7~14  = CARRY(( (!\Div4|auto_generated|divider|divider|op_6~1_sumout  & (\Div4|auto_generated|divider|divider|op_6~17_sumout )) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[138]~28_combout ) # (\Div4|auto_generated|divider|divider|StageOut[138]~23_combout )))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_6~17_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[138]~23_combout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[138]~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FFFF00004777;
defparam \Div4|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N48
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\Div4|auto_generated|divider|divider|op_6~1_sumout  & ((\Div4|auto_generated|divider|divider|op_6~13_sumout ))) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[139]~14_combout )) ) + ( \Div4|auto_generated|divider|divider|op_7~14  ))
// \Div4|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\Div4|auto_generated|divider|divider|op_6~1_sumout  & ((\Div4|auto_generated|divider|divider|op_6~13_sumout ))) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[139]~14_combout )) ) + ( \Div4|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[139]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div4|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N51
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_7~6_cout  = CARRY(( (!\Div4|auto_generated|divider|divider|op_6~1_sumout  & (((\Div4|auto_generated|divider|divider|op_6~9_sumout )))) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[140]~21_combout )) # (\Div4|auto_generated|divider|divider|StageOut[140]~16_combout ))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\Div4|auto_generated|divider|divider|StageOut[140]~16_combout ),
	.datab(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[140]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div4|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N54
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div4|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N12
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[151]~8 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[151]~8_combout  = ( !\Div4|auto_generated|divider|divider|op_6~1_sumout  & ( \Div4|auto_generated|divider|divider|op_6~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[151]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[151]~8 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[151]~8 .lut_mask = 64'h00FF00FF00000000;
defparam \Div4|auto_generated|divider|divider|StageOut[151]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N9
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[151]~15 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[151]~15_combout  = ( \Div4|auto_generated|divider|divider|op_6~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[139]~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[139]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[151]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[151]~15 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[151]~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div4|auto_generated|divider|divider|StageOut[151]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N9
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[150]~29 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[150]~29_combout  = ( \Div4|auto_generated|divider|divider|StageOut[138]~28_combout  & ( (\Div4|auto_generated|divider|divider|op_6~17_sumout ) # (\Div4|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( 
// !\Div4|auto_generated|divider|divider|StageOut[138]~28_combout  & ( (!\Div4|auto_generated|divider|divider|op_6~1_sumout  & ((\Div4|auto_generated|divider|divider|op_6~17_sumout ))) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[138]~23_combout )) ) )

	.dataa(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[138]~23_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[138]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[150]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[150]~29 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[150]~29 .lut_mask = 64'h05AF05AF55FF55FF;
defparam \Div4|auto_generated|divider|divider|StageOut[150]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N0
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[149]~32 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[149]~32_combout  = ( \Div4|auto_generated|divider|divider|op_6~21_sumout  & ( !\Div4|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[149]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[149]~32 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[149]~32 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div4|auto_generated|divider|divider|StageOut[149]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N3
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[149]~39 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[149]~39_combout  = ( \Div4|auto_generated|divider|divider|StageOut[137]~38_combout  & ( \Div4|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[137]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[149]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[149]~39 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[149]~39 .lut_mask = 64'h0000000033333333;
defparam \Div4|auto_generated|divider|divider|StageOut[149]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N0
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[148]~63 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[148]~63_combout  = ( \Div4|auto_generated|divider|divider|op_6~29_sumout  & ( (!\Div4|auto_generated|divider|divider|op_6~1_sumout ) # ((\Div4|auto_generated|divider|divider|StageOut[136]~62_combout ) # 
// (\Div4|auto_generated|divider|divider|StageOut[136]~57_combout )) ) ) # ( !\Div4|auto_generated|divider|divider|op_6~29_sumout  & ( (\Div4|auto_generated|divider|divider|op_6~1_sumout  & ((\Div4|auto_generated|divider|divider|StageOut[136]~62_combout ) # 
// (\Div4|auto_generated|divider|divider|StageOut[136]~57_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[136]~57_combout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[136]~62_combout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_6~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[148]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[148]~63 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[148]~63 .lut_mask = 64'h03330333CFFFCFFF;
defparam \Div4|auto_generated|divider|divider|StageOut[148]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N21
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[147]~44 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[147]~44_combout  = ( \Div4|auto_generated|divider|divider|op_6~25_sumout  & ( !\Div4|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[147]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[147]~44 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[147]~44 .lut_mask = 64'h00000000FF00FF00;
defparam \Div4|auto_generated|divider|divider|StageOut[147]~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N15
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[147]~50 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[147]~50_combout  = ( \Div4|auto_generated|divider|divider|op_6~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[135]~49_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[135]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[147]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[147]~50 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[147]~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|StageOut[147]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N6
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[146]~79 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[146]~79_combout  = ( \Div4|auto_generated|divider|divider|StageOut[134]~75_combout  & ( (\Div4|auto_generated|divider|divider|op_6~33_sumout ) # (\Div4|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( 
// !\Div4|auto_generated|divider|divider|StageOut[134]~75_combout  & ( (!\Div4|auto_generated|divider|divider|op_6~1_sumout  & (\Div4|auto_generated|divider|divider|op_6~33_sumout )) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\Div4|auto_generated|divider|divider|StageOut[134]~78_combout ))) ) )

	.dataa(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_6~33_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[134]~78_combout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[134]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[146]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[146]~79 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[146]~79 .lut_mask = 64'h0A5F0A5F5F5F5F5F;
defparam \Div4|auto_generated|divider|divider|StageOut[146]~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N51
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[145]~92 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[145]~92_combout  = ( !\Div4|auto_generated|divider|divider|op_6~1_sumout  & ( \Div4|auto_generated|divider|divider|op_6~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_6~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[145]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[145]~92 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[145]~92 .lut_mask = 64'h00000000FFFF0000;
defparam \Div4|auto_generated|divider|divider|StageOut[145]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y56_N0
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[145]~95 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[145]~95_combout  = ( \Div4|auto_generated|divider|divider|op_6~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[133]~94_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[133]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[145]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[145]~95 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[145]~95 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|StageOut[145]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y56_N48
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[144]~103 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[144]~103_combout  = ( \Div4|auto_generated|divider|divider|op_6~1_sumout  & ( \Div4|auto_generated|divider|divider|op_6~41_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[132]~102_combout  ) ) ) # ( 
// !\Div4|auto_generated|divider|divider|op_6~1_sumout  & ( \Div4|auto_generated|divider|divider|op_6~41_sumout  ) ) # ( \Div4|auto_generated|divider|divider|op_6~1_sumout  & ( !\Div4|auto_generated|divider|divider|op_6~41_sumout  & ( 
// \Div4|auto_generated|divider|divider|StageOut[132]~102_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[132]~102_combout ),
	.datae(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_6~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[144]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[144]~103 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[144]~103 .lut_mask = 64'h000000FFFFFF00FF;
defparam \Div4|auto_generated|divider|divider|StageOut[144]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N57
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[143]~110 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[143]~110_combout  = ( \Div4|auto_generated|divider|divider|op_6~1_sumout  & ( \Mult19~326  ) ) # ( !\Div4|auto_generated|divider|divider|op_6~1_sumout  & ( \Div4|auto_generated|divider|divider|op_6~45_sumout  
// ) )

	.dataa(!\Mult19~326 ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_6~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[143]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[143]~110 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[143]~110 .lut_mask = 64'h0F0F0F0F55555555;
defparam \Div4|auto_generated|divider|divider|StageOut[143]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N18
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_8~50 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_8~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_8~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_8~50 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_8~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|op_8~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N21
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_8~45 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_8~45_sumout  = SUM(( \Mult19~324  ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_8~50_cout  ))
// \Div4|auto_generated|divider|divider|op_8~46  = CARRY(( \Mult19~324  ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_8~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult19~324 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_8~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_8~45_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_8~46 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_8~45 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_8~45 .lut_mask = 64'h0000000000000F0F;
defparam \Div4|auto_generated|divider|divider|op_8~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N24
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_8~41 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_8~41_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_7~1_sumout  & ((\Div4|auto_generated|divider|divider|op_7~45_sumout ))) # (\Div4|auto_generated|divider|divider|op_7~1_sumout  & (\Mult19~325 )) ) + ( 
// VCC ) + ( \Div4|auto_generated|divider|divider|op_8~46  ))
// \Div4|auto_generated|divider|divider|op_8~42  = CARRY(( (!\Div4|auto_generated|divider|divider|op_7~1_sumout  & ((\Div4|auto_generated|divider|divider|op_7~45_sumout ))) # (\Div4|auto_generated|divider|divider|op_7~1_sumout  & (\Mult19~325 )) ) + ( VCC ) 
// + ( \Div4|auto_generated|divider|divider|op_8~46  ))

	.dataa(!\Mult19~325 ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|op_7~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_8~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_8~41_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_8~42 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_8~41 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_8~41 .lut_mask = 64'h00000000000005F5;
defparam \Div4|auto_generated|divider|divider|op_8~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N27
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_8~37 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_8~37_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_7~1_sumout  & ((\Div4|auto_generated|divider|divider|op_7~41_sumout ))) # (\Div4|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[143]~110_combout )) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_8~42  ))
// \Div4|auto_generated|divider|divider|op_8~38  = CARRY(( (!\Div4|auto_generated|divider|divider|op_7~1_sumout  & ((\Div4|auto_generated|divider|divider|op_7~41_sumout ))) # (\Div4|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[143]~110_combout )) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_8~42  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[143]~110_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_7~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_8~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_8~37_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_8~38 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_8~37 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_8~37 .lut_mask = 64'h00000000000003CF;
defparam \Div4|auto_generated|divider|divider|op_8~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N30
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_8~33 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_8~33_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_7~1_sumout  & ((\Div4|auto_generated|divider|divider|op_7~37_sumout ))) # (\Div4|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[144]~103_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_8~38  ))
// \Div4|auto_generated|divider|divider|op_8~34  = CARRY(( (!\Div4|auto_generated|divider|divider|op_7~1_sumout  & ((\Div4|auto_generated|divider|divider|op_7~37_sumout ))) # (\Div4|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[144]~103_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_8~38  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[144]~103_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_7~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_8~33_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_8~34 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_8~33 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_8~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div4|auto_generated|divider|divider|op_8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N33
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_8~29_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_7~1_sumout  & (((\Div4|auto_generated|divider|divider|op_7~33_sumout )))) # (\Div4|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[145]~95_combout )) # (\Div4|auto_generated|divider|divider|StageOut[145]~92_combout ))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_8~34  ))
// \Div4|auto_generated|divider|divider|op_8~30  = CARRY(( (!\Div4|auto_generated|divider|divider|op_7~1_sumout  & (((\Div4|auto_generated|divider|divider|op_7~33_sumout )))) # (\Div4|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[145]~95_combout )) # (\Div4|auto_generated|divider|divider|StageOut[145]~92_combout ))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_8~34  ))

	.dataa(!\Div4|auto_generated|divider|divider|StageOut[145]~92_combout ),
	.datab(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|op_7~33_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[145]~95_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h0000000000001D3F;
defparam \Div4|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N36
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_8~25_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_7~1_sumout  & ((\Div4|auto_generated|divider|divider|op_7~29_sumout ))) # (\Div4|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[146]~79_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_8~30  ))
// \Div4|auto_generated|divider|divider|op_8~26  = CARRY(( (!\Div4|auto_generated|divider|divider|op_7~1_sumout  & ((\Div4|auto_generated|divider|divider|op_7~29_sumout ))) # (\Div4|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[146]~79_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_8~30  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[146]~79_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_7~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div4|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N39
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_7~1_sumout  & (((\Div4|auto_generated|divider|divider|op_7~21_sumout )))) # (\Div4|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[147]~50_combout )) # (\Div4|auto_generated|divider|divider|StageOut[147]~44_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_8~26  ))
// \Div4|auto_generated|divider|divider|op_8~18  = CARRY(( (!\Div4|auto_generated|divider|divider|op_7~1_sumout  & (((\Div4|auto_generated|divider|divider|op_7~21_sumout )))) # (\Div4|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[147]~50_combout )) # (\Div4|auto_generated|divider|divider|StageOut[147]~44_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_8~26  ))

	.dataa(!\Div4|auto_generated|divider|divider|StageOut[147]~44_combout ),
	.datab(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|op_7~21_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[147]~50_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div4|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N42
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_8~21_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_7~1_sumout  & ((\Div4|auto_generated|divider|divider|op_7~25_sumout ))) # (\Div4|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[148]~63_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_8~18  ))
// \Div4|auto_generated|divider|divider|op_8~22  = CARRY(( (!\Div4|auto_generated|divider|divider|op_7~1_sumout  & ((\Div4|auto_generated|divider|divider|op_7~25_sumout ))) # (\Div4|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[148]~63_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_8~18  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[148]~63_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_7~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div4|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N45
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_7~1_sumout  & (((\Div4|auto_generated|divider|divider|op_7~17_sumout )))) # (\Div4|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[149]~39_combout )) # (\Div4|auto_generated|divider|divider|StageOut[149]~32_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_8~22  ))
// \Div4|auto_generated|divider|divider|op_8~14  = CARRY(( (!\Div4|auto_generated|divider|divider|op_7~1_sumout  & (((\Div4|auto_generated|divider|divider|op_7~17_sumout )))) # (\Div4|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[149]~39_combout )) # (\Div4|auto_generated|divider|divider|StageOut[149]~32_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_8~22  ))

	.dataa(!\Div4|auto_generated|divider|divider|StageOut[149]~32_combout ),
	.datab(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|op_7~17_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[149]~39_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div4|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N48
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_7~1_sumout  & ((\Div4|auto_generated|divider|divider|op_7~13_sumout ))) # (\Div4|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[150]~29_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_8~14  ))
// \Div4|auto_generated|divider|divider|op_8~10  = CARRY(( (!\Div4|auto_generated|divider|divider|op_7~1_sumout  & ((\Div4|auto_generated|divider|divider|op_7~13_sumout ))) # (\Div4|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[150]~29_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[150]~29_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div4|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N51
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_8~6_cout  = CARRY(( (!\Div4|auto_generated|divider|divider|op_7~1_sumout  & (((\Div4|auto_generated|divider|divider|op_7~9_sumout )))) # (\Div4|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[151]~15_combout )) # (\Div4|auto_generated|divider|divider|StageOut[151]~8_combout ))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[151]~8_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[151]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div4|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N54
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div4|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N24
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[162]~22 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[162]~22_combout  = ( \Div4|auto_generated|divider|divider|op_7~13_sumout  & ( !\Div4|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|op_7~13_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[162]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[162]~22 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[162]~22 .lut_mask = 64'h0000FFFF00000000;
defparam \Div4|auto_generated|divider|divider|StageOut[162]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N21
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[162]~30 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[162]~30_combout  = ( \Div4|auto_generated|divider|divider|StageOut[150]~29_combout  & ( \Div4|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|StageOut[150]~29_combout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[162]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[162]~30 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[162]~30 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|StageOut[162]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N0
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[161]~40 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[161]~40_combout  = ( \Div4|auto_generated|divider|divider|op_7~17_sumout  & ( ((!\Div4|auto_generated|divider|divider|op_7~1_sumout ) # (\Div4|auto_generated|divider|divider|StageOut[149]~39_combout )) # 
// (\Div4|auto_generated|divider|divider|StageOut[149]~32_combout ) ) ) # ( !\Div4|auto_generated|divider|divider|op_7~17_sumout  & ( (\Div4|auto_generated|divider|divider|op_7~1_sumout  & ((\Div4|auto_generated|divider|divider|StageOut[149]~39_combout ) # 
// (\Div4|auto_generated|divider|divider|StageOut[149]~32_combout ))) ) )

	.dataa(!\Div4|auto_generated|divider|divider|StageOut[149]~32_combout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[149]~39_combout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[161]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[161]~40 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[161]~40 .lut_mask = 64'h050F050FF5FFF5FF;
defparam \Div4|auto_generated|divider|divider|StageOut[161]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N0
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[160]~56 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[160]~56_combout  = ( \Div4|auto_generated|divider|divider|op_7~25_sumout  & ( !\Div4|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_7~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[160]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[160]~56 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[160]~56 .lut_mask = 64'h00000000FF00FF00;
defparam \Div4|auto_generated|divider|divider|StageOut[160]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N6
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[160]~64 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[160]~64_combout  = ( \Div4|auto_generated|divider|divider|op_7~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[148]~63_combout  ) )

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[148]~63_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[160]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[160]~64 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[160]~64 .lut_mask = 64'h0000000033333333;
defparam \Div4|auto_generated|divider|divider|StageOut[160]~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N45
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[159]~51 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[159]~51_combout  = ( \Div4|auto_generated|divider|divider|op_7~1_sumout  & ( \Div4|auto_generated|divider|divider|op_7~21_sumout  & ( (\Div4|auto_generated|divider|divider|StageOut[147]~44_combout ) # 
// (\Div4|auto_generated|divider|divider|StageOut[147]~50_combout ) ) ) ) # ( !\Div4|auto_generated|divider|divider|op_7~1_sumout  & ( \Div4|auto_generated|divider|divider|op_7~21_sumout  ) ) # ( \Div4|auto_generated|divider|divider|op_7~1_sumout  & ( 
// !\Div4|auto_generated|divider|divider|op_7~21_sumout  & ( (\Div4|auto_generated|divider|divider|StageOut[147]~44_combout ) # (\Div4|auto_generated|divider|divider|StageOut[147]~50_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[147]~50_combout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[147]~44_combout ),
	.datae(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_7~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[159]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[159]~51 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[159]~51 .lut_mask = 64'h00000FFFFFFF0FFF;
defparam \Div4|auto_generated|divider|divider|StageOut[159]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N6
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[158]~74 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[158]~74_combout  = ( \Div4|auto_generated|divider|divider|op_7~29_sumout  & ( !\Div4|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_7~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[158]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[158]~74 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[158]~74 .lut_mask = 64'h00000000FF00FF00;
defparam \Div4|auto_generated|divider|divider|StageOut[158]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N36
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[158]~80 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[158]~80_combout  = ( \Div4|auto_generated|divider|divider|StageOut[146]~79_combout  & ( \Div4|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|StageOut[146]~79_combout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[158]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[158]~80 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[158]~80 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|StageOut[158]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N15
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[157]~96 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[157]~96_combout  = ( \Div4|auto_generated|divider|divider|op_7~33_sumout  & ( ((!\Div4|auto_generated|divider|divider|op_7~1_sumout ) # (\Div4|auto_generated|divider|divider|StageOut[145]~95_combout )) # 
// (\Div4|auto_generated|divider|divider|StageOut[145]~92_combout ) ) ) # ( !\Div4|auto_generated|divider|divider|op_7~33_sumout  & ( (\Div4|auto_generated|divider|divider|op_7~1_sumout  & ((\Div4|auto_generated|divider|divider|StageOut[145]~95_combout ) # 
// (\Div4|auto_generated|divider|divider|StageOut[145]~92_combout ))) ) )

	.dataa(!\Div4|auto_generated|divider|divider|StageOut[145]~92_combout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[145]~95_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_7~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[157]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[157]~96 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[157]~96 .lut_mask = 64'h005F005FFF5FFF5F;
defparam \Div4|auto_generated|divider|divider|StageOut[157]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N12
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[156]~101 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[156]~101_combout  = ( \Div4|auto_generated|divider|divider|op_7~37_sumout  & ( !\Div4|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_7~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[156]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[156]~101 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[156]~101 .lut_mask = 64'h00000000FF00FF00;
defparam \Div4|auto_generated|divider|divider|StageOut[156]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y56_N39
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[156]~104 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[156]~104_combout  = ( \Div4|auto_generated|divider|divider|op_7~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[144]~103_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[144]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[156]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[156]~104 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[156]~104 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|StageOut[156]~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N15
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[155]~111 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[155]~111_combout  = ( \Div4|auto_generated|divider|divider|op_7~41_sumout  & ( \Div4|auto_generated|divider|divider|op_7~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[143]~110_combout  ) ) ) # ( 
// !\Div4|auto_generated|divider|divider|op_7~41_sumout  & ( \Div4|auto_generated|divider|divider|op_7~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[143]~110_combout  ) ) ) # ( \Div4|auto_generated|divider|divider|op_7~41_sumout  & ( 
// !\Div4|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[143]~110_combout ),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|op_7~41_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[155]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[155]~111 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[155]~111 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div4|auto_generated|divider|divider|StageOut[155]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N51
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[154]~116 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[154]~116_combout  = ( \Mult19~325  & ( \Div4|auto_generated|divider|divider|op_7~1_sumout  ) ) # ( \Mult19~325  & ( !\Div4|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \Div4|auto_generated|divider|divider|op_7~45_sumout  ) ) ) # ( !\Mult19~325  & ( !\Div4|auto_generated|divider|divider|op_7~1_sumout  & ( \Div4|auto_generated|divider|divider|op_7~45_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_7~45_sumout ),
	.datad(gnd),
	.datae(!\Mult19~325 ),
	.dataf(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[154]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[154]~116 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[154]~116 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \Div4|auto_generated|divider|divider|StageOut[154]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N18
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_9~50 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_9~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_9~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_9~50 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_9~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|op_9~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N21
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_9~45 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_9~45_sumout  = SUM(( \Mult19~323  ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_9~50_cout  ))
// \Div4|auto_generated|divider|divider|op_9~46  = CARRY(( \Mult19~323  ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_9~50_cout  ))

	.dataa(!\Mult19~323 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_9~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_9~45_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_9~46 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_9~45 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_9~45 .lut_mask = 64'h0000000000005555;
defparam \Div4|auto_generated|divider|divider|op_9~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N24
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_9~41 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_9~41_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout  & ((\Div4|auto_generated|divider|divider|op_8~45_sumout ))) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & (\Mult19~324 )) ) + ( 
// VCC ) + ( \Div4|auto_generated|divider|divider|op_9~46  ))
// \Div4|auto_generated|divider|divider|op_9~42  = CARRY(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout  & ((\Div4|auto_generated|divider|divider|op_8~45_sumout ))) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & (\Mult19~324 )) ) + ( VCC ) 
// + ( \Div4|auto_generated|divider|divider|op_9~46  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Mult19~324 ),
	.datad(!\Div4|auto_generated|divider|divider|op_8~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_9~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_9~41_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_9~42 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_9~41 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_9~41 .lut_mask = 64'h00000000000003CF;
defparam \Div4|auto_generated|divider|divider|op_9~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N27
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_9~37 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_9~37_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout  & ((\Div4|auto_generated|divider|divider|op_8~41_sumout ))) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[154]~116_combout )) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_9~42  ))
// \Div4|auto_generated|divider|divider|op_9~38  = CARRY(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout  & ((\Div4|auto_generated|divider|divider|op_8~41_sumout ))) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[154]~116_combout )) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_9~42  ))

	.dataa(!\Div4|auto_generated|divider|divider|StageOut[154]~116_combout ),
	.datab(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_8~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_9~37_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_9~38 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_9~37 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_9~37 .lut_mask = 64'h00000000000011DD;
defparam \Div4|auto_generated|divider|divider|op_9~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N30
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_9~33 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_9~33_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout  & ((\Div4|auto_generated|divider|divider|op_8~37_sumout ))) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[155]~111_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_9~38  ))
// \Div4|auto_generated|divider|divider|op_9~34  = CARRY(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout  & ((\Div4|auto_generated|divider|divider|op_8~37_sumout ))) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[155]~111_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_9~38  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[155]~111_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_8~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_9~33_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_9~34 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_9~33 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_9~33 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div4|auto_generated|divider|divider|op_9~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N33
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_9~29 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_9~29_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout  & (((\Div4|auto_generated|divider|divider|op_8~33_sumout )))) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[156]~104_combout )) # (\Div4|auto_generated|divider|divider|StageOut[156]~101_combout ))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_9~34  ))
// \Div4|auto_generated|divider|divider|op_9~30  = CARRY(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout  & (((\Div4|auto_generated|divider|divider|op_8~33_sumout )))) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[156]~104_combout )) # (\Div4|auto_generated|divider|divider|StageOut[156]~101_combout ))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_9~34  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[156]~101_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_8~33_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[156]~104_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_9~29_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_9~30 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_9~29 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_9~29 .lut_mask = 64'h0000000000001B5F;
defparam \Div4|auto_generated|divider|divider|op_9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N36
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_9~25 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_9~25_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout  & ((\Div4|auto_generated|divider|divider|op_8~29_sumout ))) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[157]~96_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_9~30  ))
// \Div4|auto_generated|divider|divider|op_9~26  = CARRY(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout  & ((\Div4|auto_generated|divider|divider|op_8~29_sumout ))) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[157]~96_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_9~30  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[157]~96_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_8~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_9~25_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_9~26 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_9~25 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_9~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div4|auto_generated|divider|divider|op_9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N39
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_9~21_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout  & (((\Div4|auto_generated|divider|divider|op_8~25_sumout )))) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[158]~80_combout )) # (\Div4|auto_generated|divider|divider|StageOut[158]~74_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_9~26  ))
// \Div4|auto_generated|divider|divider|op_9~22  = CARRY(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout  & (((\Div4|auto_generated|divider|divider|op_8~25_sumout )))) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[158]~80_combout )) # (\Div4|auto_generated|divider|divider|StageOut[158]~74_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_9~26  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[158]~74_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_8~25_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[158]~80_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div4|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N42
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_9~13_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout  & ((\Div4|auto_generated|divider|divider|op_8~17_sumout ))) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[159]~51_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_9~22  ))
// \Div4|auto_generated|divider|divider|op_9~14  = CARRY(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout  & ((\Div4|auto_generated|divider|divider|op_8~17_sumout ))) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[159]~51_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_9~22  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[159]~51_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_8~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div4|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N45
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_9~17_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout  & (\Div4|auto_generated|divider|divider|op_8~21_sumout )) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[160]~64_combout ) # (\Div4|auto_generated|divider|divider|StageOut[160]~56_combout )))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_9~14  ))
// \Div4|auto_generated|divider|divider|op_9~18  = CARRY(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout  & (\Div4|auto_generated|divider|divider|op_8~21_sumout )) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[160]~64_combout ) # (\Div4|auto_generated|divider|divider|StageOut[160]~56_combout )))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_9~14  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_8~21_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[160]~56_combout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[160]~64_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000FFFF00004777;
defparam \Div4|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N48
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_9~9_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout  & ((\Div4|auto_generated|divider|divider|op_8~13_sumout ))) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[161]~40_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_9~18  ))
// \Div4|auto_generated|divider|divider|op_9~10  = CARRY(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout  & ((\Div4|auto_generated|divider|divider|op_8~13_sumout ))) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[161]~40_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_9~18  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[161]~40_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div4|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N51
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_9~6_cout  = CARRY(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout  & (((\Div4|auto_generated|divider|divider|op_8~9_sumout )))) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[162]~30_combout )) # (\Div4|auto_generated|divider|divider|StageOut[162]~22_combout ))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[162]~22_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[162]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_9~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_9~6 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_9~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div4|auto_generated|divider|divider|op_9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N54
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_9~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_9~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div4|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N12
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[173]~31 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[173]~31_combout  = ( \Div4|auto_generated|divider|divider|op_8~13_sumout  & ( !\Div4|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[173]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[173]~31 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[173]~31 .lut_mask = 64'h00000000FF00FF00;
defparam \Div4|auto_generated|divider|divider|StageOut[173]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N24
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[173]~41 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[173]~41_combout  = ( \Div4|auto_generated|divider|divider|StageOut[161]~40_combout  & ( \Div4|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|StageOut[161]~40_combout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[173]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[173]~41 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[173]~41 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|StageOut[173]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N6
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[172]~65 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[172]~65_combout  = ( \Div4|auto_generated|divider|divider|StageOut[160]~56_combout  & ( (\Div4|auto_generated|divider|divider|op_8~21_sumout ) # (\Div4|auto_generated|divider|divider|op_8~1_sumout ) ) ) # ( 
// !\Div4|auto_generated|divider|divider|StageOut[160]~56_combout  & ( (!\Div4|auto_generated|divider|divider|op_8~1_sumout  & (\Div4|auto_generated|divider|divider|op_8~21_sumout )) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\Div4|auto_generated|divider|divider|StageOut[160]~64_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|op_8~21_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[160]~64_combout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[160]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[172]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[172]~65 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[172]~65 .lut_mask = 64'h0C3F0C3F3F3F3F3F;
defparam \Div4|auto_generated|divider|divider|StageOut[172]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N15
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[171]~43 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[171]~43_combout  = ( \Div4|auto_generated|divider|divider|op_8~17_sumout  & ( !\Div4|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[171]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[171]~43 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[171]~43 .lut_mask = 64'h00000000FF00FF00;
defparam \Div4|auto_generated|divider|divider|StageOut[171]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N36
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[171]~52 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[171]~52_combout  = ( \Div4|auto_generated|divider|divider|op_8~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[159]~51_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[159]~51_combout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[171]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[171]~52 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[171]~52 .lut_mask = 64'h0000000000FF00FF;
defparam \Div4|auto_generated|divider|divider|StageOut[171]~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N3
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[170]~81 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[170]~81_combout  = ( \Div4|auto_generated|divider|divider|op_8~25_sumout  & ( ((!\Div4|auto_generated|divider|divider|op_8~1_sumout ) # (\Div4|auto_generated|divider|divider|StageOut[158]~74_combout )) # 
// (\Div4|auto_generated|divider|divider|StageOut[158]~80_combout ) ) ) # ( !\Div4|auto_generated|divider|divider|op_8~25_sumout  & ( (\Div4|auto_generated|divider|divider|op_8~1_sumout  & ((\Div4|auto_generated|divider|divider|StageOut[158]~74_combout ) # 
// (\Div4|auto_generated|divider|divider|StageOut[158]~80_combout ))) ) )

	.dataa(!\Div4|auto_generated|divider|divider|StageOut[158]~80_combout ),
	.datab(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[158]~74_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_8~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[170]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[170]~81 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[170]~81 .lut_mask = 64'h13131313DFDFDFDF;
defparam \Div4|auto_generated|divider|divider|StageOut[170]~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N15
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[169]~91 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[169]~91_combout  = ( \Div4|auto_generated|divider|divider|op_8~29_sumout  & ( !\Div4|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_8~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[169]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[169]~91 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[169]~91 .lut_mask = 64'h00000000FF00FF00;
defparam \Div4|auto_generated|divider|divider|StageOut[169]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N57
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[169]~97 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[169]~97_combout  = ( \Div4|auto_generated|divider|divider|op_8~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[157]~96_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[157]~96_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[169]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[169]~97 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[169]~97 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div4|auto_generated|divider|divider|StageOut[169]~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N0
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[168]~105 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[168]~105_combout  = ( \Div4|auto_generated|divider|divider|StageOut[156]~104_combout  & ( (\Div4|auto_generated|divider|divider|op_8~33_sumout ) # (\Div4|auto_generated|divider|divider|op_8~1_sumout ) ) ) # ( 
// !\Div4|auto_generated|divider|divider|StageOut[156]~104_combout  & ( (!\Div4|auto_generated|divider|divider|op_8~1_sumout  & ((\Div4|auto_generated|divider|divider|op_8~33_sumout ))) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[156]~101_combout )) ) )

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[156]~101_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_8~33_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[156]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[168]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[168]~105 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[168]~105 .lut_mask = 64'h03CF03CF33FF33FF;
defparam \Div4|auto_generated|divider|divider|StageOut[168]~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N9
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[167]~109 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[167]~109_combout  = ( \Div4|auto_generated|divider|divider|op_8~37_sumout  & ( !\Div4|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_8~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[167]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[167]~109 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[167]~109 .lut_mask = 64'h00000000FF00FF00;
defparam \Div4|auto_generated|divider|divider|StageOut[167]~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y56_N6
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[167]~112 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[167]~112_combout  = ( \Div4|auto_generated|divider|divider|op_8~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[155]~111_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[155]~111_combout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[167]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[167]~112 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[167]~112 .lut_mask = 64'h0000000000FF00FF;
defparam \Div4|auto_generated|divider|divider|StageOut[167]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N6
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[166]~117 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[166]~117_combout  = ( \Div4|auto_generated|divider|divider|op_8~41_sumout  & ( (!\Div4|auto_generated|divider|divider|op_8~1_sumout ) # (\Div4|auto_generated|divider|divider|StageOut[154]~116_combout ) ) ) # ( 
// !\Div4|auto_generated|divider|divider|op_8~41_sumout  & ( (\Div4|auto_generated|divider|divider|StageOut[154]~116_combout  & \Div4|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[154]~116_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_8~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[166]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[166]~117 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[166]~117 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Div4|auto_generated|divider|divider|StageOut[166]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N12
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[165]~121 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[165]~121_combout  = ( \Div4|auto_generated|divider|divider|op_8~45_sumout  & ( \Div4|auto_generated|divider|divider|op_8~1_sumout  & ( \Mult19~324  ) ) ) # ( 
// !\Div4|auto_generated|divider|divider|op_8~45_sumout  & ( \Div4|auto_generated|divider|divider|op_8~1_sumout  & ( \Mult19~324  ) ) ) # ( \Div4|auto_generated|divider|divider|op_8~45_sumout  & ( !\Div4|auto_generated|divider|divider|op_8~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult19~324 ),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|op_8~45_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[165]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[165]~121 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[165]~121 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div4|auto_generated|divider|divider|StageOut[165]~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N18
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_10~50 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_10~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_10~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_10~50 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_10~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|op_10~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N21
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_10~45 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_10~45_sumout  = SUM(( \Mult19~322  ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_10~50_cout  ))
// \Div4|auto_generated|divider|divider|op_10~46  = CARRY(( \Mult19~322  ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_10~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult19~322 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_10~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_10~45_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_10~46 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_10~45 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_10~45 .lut_mask = 64'h00000000000000FF;
defparam \Div4|auto_generated|divider|divider|op_10~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N24
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_10~41 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_10~41_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_9~1_sumout  & ((\Div4|auto_generated|divider|divider|op_9~45_sumout ))) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & (\Mult19~323 )) ) + ( 
// VCC ) + ( \Div4|auto_generated|divider|divider|op_10~46  ))
// \Div4|auto_generated|divider|divider|op_10~42  = CARRY(( (!\Div4|auto_generated|divider|divider|op_9~1_sumout  & ((\Div4|auto_generated|divider|divider|op_9~45_sumout ))) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & (\Mult19~323 )) ) + ( VCC ) 
// + ( \Div4|auto_generated|divider|divider|op_10~46  ))

	.dataa(gnd),
	.datab(!\Mult19~323 ),
	.datac(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|op_9~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_10~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_10~41_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_10~42 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_10~41 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_10~41 .lut_mask = 64'h00000000000003F3;
defparam \Div4|auto_generated|divider|divider|op_10~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N27
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_10~37 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_10~37_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_9~1_sumout  & ((\Div4|auto_generated|divider|divider|op_9~41_sumout ))) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[165]~121_combout )) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_10~42  ))
// \Div4|auto_generated|divider|divider|op_10~38  = CARRY(( (!\Div4|auto_generated|divider|divider|op_9~1_sumout  & ((\Div4|auto_generated|divider|divider|op_9~41_sumout ))) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[165]~121_combout )) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_10~42  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[165]~121_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_9~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_10~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_10~37_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_10~38 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_10~37 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_10~37 .lut_mask = 64'h00000000000005AF;
defparam \Div4|auto_generated|divider|divider|op_10~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N30
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_10~33 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_10~33_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_9~1_sumout  & ((\Div4|auto_generated|divider|divider|op_9~37_sumout ))) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[166]~117_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_10~38  ))
// \Div4|auto_generated|divider|divider|op_10~34  = CARRY(( (!\Div4|auto_generated|divider|divider|op_9~1_sumout  & ((\Div4|auto_generated|divider|divider|op_9~37_sumout ))) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[166]~117_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_10~38  ))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[166]~117_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_9~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_10~33_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_10~34 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_10~33 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_10~33 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div4|auto_generated|divider|divider|op_10~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N33
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_10~29 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_10~29_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_9~1_sumout  & (\Div4|auto_generated|divider|divider|op_9~33_sumout )) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[167]~112_combout ) # (\Div4|auto_generated|divider|divider|StageOut[167]~109_combout )))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_10~34  ))
// \Div4|auto_generated|divider|divider|op_10~30  = CARRY(( (!\Div4|auto_generated|divider|divider|op_9~1_sumout  & (\Div4|auto_generated|divider|divider|op_9~33_sumout )) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[167]~112_combout ) # (\Div4|auto_generated|divider|divider|StageOut[167]~109_combout )))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_10~34  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_9~33_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[167]~109_combout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[167]~112_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_10~29_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_10~30 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_10~29 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_10~29 .lut_mask = 64'h0000000000004777;
defparam \Div4|auto_generated|divider|divider|op_10~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N36
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_10~25 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_10~25_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_9~1_sumout  & ((\Div4|auto_generated|divider|divider|op_9~29_sumout ))) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[168]~105_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_10~30  ))
// \Div4|auto_generated|divider|divider|op_10~26  = CARRY(( (!\Div4|auto_generated|divider|divider|op_9~1_sumout  & ((\Div4|auto_generated|divider|divider|op_9~29_sumout ))) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[168]~105_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_10~30  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[168]~105_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_9~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_10~25_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_10~26 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_10~25 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_10~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div4|auto_generated|divider|divider|op_10~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N39
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_10~21 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_10~21_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_9~1_sumout  & (((\Div4|auto_generated|divider|divider|op_9~25_sumout )))) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[169]~97_combout )) # (\Div4|auto_generated|divider|divider|StageOut[169]~91_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_10~26  ))
// \Div4|auto_generated|divider|divider|op_10~22  = CARRY(( (!\Div4|auto_generated|divider|divider|op_9~1_sumout  & (((\Div4|auto_generated|divider|divider|op_9~25_sumout )))) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[169]~97_combout )) # (\Div4|auto_generated|divider|divider|StageOut[169]~91_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_10~26  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[169]~91_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_9~25_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[169]~97_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_10~21_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_10~22 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_10~21 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_10~21 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div4|auto_generated|divider|divider|op_10~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N42
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_10~17_sumout  = SUM(( GND ) + ( (!\Div4|auto_generated|divider|divider|op_9~1_sumout  & ((\Div4|auto_generated|divider|divider|op_9~21_sumout ))) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[170]~81_combout )) ) + ( \Div4|auto_generated|divider|divider|op_10~22  ))
// \Div4|auto_generated|divider|divider|op_10~18  = CARRY(( GND ) + ( (!\Div4|auto_generated|divider|divider|op_9~1_sumout  & ((\Div4|auto_generated|divider|divider|op_9~21_sumout ))) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[170]~81_combout )) ) + ( \Div4|auto_generated|divider|divider|op_10~22  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[170]~81_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_9~21_sumout ),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_10~17_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_10~18 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_10~17 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_10~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div4|auto_generated|divider|divider|op_10~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N45
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_10~13_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_9~1_sumout  & (((\Div4|auto_generated|divider|divider|op_9~13_sumout )))) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[171]~52_combout )) # (\Div4|auto_generated|divider|divider|StageOut[171]~43_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_10~18  ))
// \Div4|auto_generated|divider|divider|op_10~14  = CARRY(( (!\Div4|auto_generated|divider|divider|op_9~1_sumout  & (((\Div4|auto_generated|divider|divider|op_9~13_sumout )))) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[171]~52_combout )) # (\Div4|auto_generated|divider|divider|StageOut[171]~43_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_10~18  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[171]~43_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_9~13_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[171]~52_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_10~13_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_10~14 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_10~13 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_10~13 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div4|auto_generated|divider|divider|op_10~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N48
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_10~9_sumout  = SUM(( GND ) + ( (!\Div4|auto_generated|divider|divider|op_9~1_sumout  & ((\Div4|auto_generated|divider|divider|op_9~17_sumout ))) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[172]~65_combout )) ) + ( \Div4|auto_generated|divider|divider|op_10~14  ))
// \Div4|auto_generated|divider|divider|op_10~10  = CARRY(( GND ) + ( (!\Div4|auto_generated|divider|divider|op_9~1_sumout  & ((\Div4|auto_generated|divider|divider|op_9~17_sumout ))) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[172]~65_combout )) ) + ( \Div4|auto_generated|divider|divider|op_10~14  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[172]~65_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_9~17_sumout ),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h0000FA5000000000;
defparam \Div4|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N51
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_10~6 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_10~6_cout  = CARRY(( (!\Div4|auto_generated|divider|divider|op_9~1_sumout  & (((\Div4|auto_generated|divider|divider|op_9~9_sumout )))) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[173]~41_combout )) # (\Div4|auto_generated|divider|divider|StageOut[173]~31_combout ))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_10~10  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[173]~31_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_9~9_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[173]~41_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_10~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_10~6 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_10~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div4|auto_generated|divider|divider|op_10~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N54
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_10~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_10~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div4|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N9
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[184]~55 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[184]~55_combout  = (\Div4|auto_generated|divider|divider|op_9~17_sumout  & !\Div4|auto_generated|divider|divider|op_9~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_9~17_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[184]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[184]~55 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[184]~55 .lut_mask = 64'h0F000F000F000F00;
defparam \Div4|auto_generated|divider|divider|StageOut[184]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N51
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[184]~66 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[184]~66_combout  = ( \Div4|auto_generated|divider|divider|op_9~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[172]~65_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[172]~65_combout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[184]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[184]~66 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[184]~66 .lut_mask = 64'h0000000000FF00FF;
defparam \Div4|auto_generated|divider|divider|StageOut[184]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N54
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[183]~53 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[183]~53_combout  = ( \Div4|auto_generated|divider|divider|op_9~13_sumout  & ( (!\Div4|auto_generated|divider|divider|op_9~1_sumout ) # ((\Div4|auto_generated|divider|divider|StageOut[171]~52_combout ) # 
// (\Div4|auto_generated|divider|divider|StageOut[171]~43_combout )) ) ) # ( !\Div4|auto_generated|divider|divider|op_9~13_sumout  & ( (\Div4|auto_generated|divider|divider|op_9~1_sumout  & ((\Div4|auto_generated|divider|divider|StageOut[171]~52_combout ) # 
// (\Div4|auto_generated|divider|divider|StageOut[171]~43_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[171]~43_combout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[171]~52_combout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_9~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[183]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[183]~53 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[183]~53 .lut_mask = 64'h03330333CFFFCFFF;
defparam \Div4|auto_generated|divider|divider|StageOut[183]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N12
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[182]~73 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[182]~73_combout  = ( \Div4|auto_generated|divider|divider|op_9~21_sumout  & ( !\Div4|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_9~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[182]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[182]~73 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[182]~73 .lut_mask = 64'h00000000FF00FF00;
defparam \Div4|auto_generated|divider|divider|StageOut[182]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N57
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[182]~82 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[182]~82_combout  = ( \Div4|auto_generated|divider|divider|StageOut[170]~81_combout  & ( \Div4|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[170]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[182]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[182]~82 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[182]~82 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div4|auto_generated|divider|divider|StageOut[182]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N15
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[181]~98 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[181]~98_combout  = ( \Div4|auto_generated|divider|divider|StageOut[169]~91_combout  & ( (\Div4|auto_generated|divider|divider|op_9~25_sumout ) # (\Div4|auto_generated|divider|divider|op_9~1_sumout ) ) ) # ( 
// !\Div4|auto_generated|divider|divider|StageOut[169]~91_combout  & ( (!\Div4|auto_generated|divider|divider|op_9~1_sumout  & ((\Div4|auto_generated|divider|divider|op_9~25_sumout ))) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[169]~97_combout )) ) )

	.dataa(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[169]~97_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_9~25_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[169]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[181]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[181]~98 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[181]~98 .lut_mask = 64'h05AF05AF55FF55FF;
defparam \Div4|auto_generated|divider|divider|StageOut[181]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N45
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[180]~100 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[180]~100_combout  = ( \Div4|auto_generated|divider|divider|op_9~29_sumout  & ( !\Div4|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_9~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[180]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[180]~100 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[180]~100 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div4|auto_generated|divider|divider|StageOut[180]~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N57
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[180]~106 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[180]~106_combout  = ( \Div4|auto_generated|divider|divider|StageOut[168]~105_combout  & ( \Div4|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|StageOut[168]~105_combout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[180]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[180]~106 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[180]~106 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|StageOut[180]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N42
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[179]~113 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[179]~113_combout  = ( \Div4|auto_generated|divider|divider|StageOut[167]~109_combout  & ( (\Div4|auto_generated|divider|divider|op_9~1_sumout ) # (\Div4|auto_generated|divider|divider|op_9~33_sumout ) ) ) # ( 
// !\Div4|auto_generated|divider|divider|StageOut[167]~109_combout  & ( (!\Div4|auto_generated|divider|divider|op_9~1_sumout  & (\Div4|auto_generated|divider|divider|op_9~33_sumout )) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & 
// ((\Div4|auto_generated|divider|divider|StageOut[167]~112_combout ))) ) )

	.dataa(!\Div4|auto_generated|divider|divider|op_9~33_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[167]~112_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[167]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[179]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[179]~113 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[179]~113 .lut_mask = 64'h4747474777777777;
defparam \Div4|auto_generated|divider|divider|StageOut[179]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N3
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[178]~115 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[178]~115_combout  = ( \Div4|auto_generated|divider|divider|op_9~37_sumout  & ( !\Div4|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_9~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[178]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[178]~115 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[178]~115 .lut_mask = 64'h00000000FF00FF00;
defparam \Div4|auto_generated|divider|divider|StageOut[178]~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N18
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[178]~118 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[178]~118_combout  = ( \Div4|auto_generated|divider|divider|op_9~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[166]~117_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[166]~117_combout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[178]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[178]~118 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[178]~118 .lut_mask = 64'h0000000000FF00FF;
defparam \Div4|auto_generated|divider|divider|StageOut[178]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N9
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[177]~122 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[177]~122_combout  = ( \Div4|auto_generated|divider|divider|op_9~41_sumout  & ( \Div4|auto_generated|divider|divider|op_9~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[165]~121_combout  ) ) ) # ( 
// !\Div4|auto_generated|divider|divider|op_9~41_sumout  & ( \Div4|auto_generated|divider|divider|op_9~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[165]~121_combout  ) ) ) # ( \Div4|auto_generated|divider|divider|op_9~41_sumout  & ( 
// !\Div4|auto_generated|divider|divider|op_9~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[165]~121_combout ),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|op_9~41_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[177]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[177]~122 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[177]~122 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div4|auto_generated|divider|divider|StageOut[177]~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N3
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[176]~124 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[176]~124_combout  = ( \Div4|auto_generated|divider|divider|op_9~1_sumout  & ( \Mult19~323  ) ) # ( !\Div4|auto_generated|divider|divider|op_9~1_sumout  & ( \Div4|auto_generated|divider|divider|op_9~45_sumout  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult19~323 ),
	.datad(!\Div4|auto_generated|divider|divider|op_9~45_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[176]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[176]~124 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[176]~124 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div4|auto_generated|divider|divider|StageOut[176]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N0
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_11~50 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_11~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_11~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_11~50 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_11~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|op_11~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N3
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_11~45 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_11~45_sumout  = SUM(( \Mult19~321  ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_11~50_cout  ))
// \Div4|auto_generated|divider|divider|op_11~46  = CARRY(( \Mult19~321  ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_11~50_cout  ))

	.dataa(!\Mult19~321 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_11~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_11~45_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_11~46 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_11~45 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_11~45 .lut_mask = 64'h0000000000005555;
defparam \Div4|auto_generated|divider|divider|op_11~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N6
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_11~41 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_11~41_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_10~1_sumout  & ((\Div4|auto_generated|divider|divider|op_10~45_sumout ))) # (\Div4|auto_generated|divider|divider|op_10~1_sumout  & (\Mult19~322 )) ) + 
// ( VCC ) + ( \Div4|auto_generated|divider|divider|op_11~46  ))
// \Div4|auto_generated|divider|divider|op_11~42  = CARRY(( (!\Div4|auto_generated|divider|divider|op_10~1_sumout  & ((\Div4|auto_generated|divider|divider|op_10~45_sumout ))) # (\Div4|auto_generated|divider|divider|op_10~1_sumout  & (\Mult19~322 )) ) + ( 
// VCC ) + ( \Div4|auto_generated|divider|divider|op_11~46  ))

	.dataa(gnd),
	.datab(!\Mult19~322 ),
	.datac(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|op_10~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_11~41_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_11~42 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_11~41 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_11~41 .lut_mask = 64'h00000000000003F3;
defparam \Div4|auto_generated|divider|divider|op_11~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N9
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_11~37 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_11~37_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_10~1_sumout  & ((\Div4|auto_generated|divider|divider|op_10~41_sumout ))) # (\Div4|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[176]~124_combout )) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_11~42  ))
// \Div4|auto_generated|divider|divider|op_11~38  = CARRY(( (!\Div4|auto_generated|divider|divider|op_10~1_sumout  & ((\Div4|auto_generated|divider|divider|op_10~41_sumout ))) # (\Div4|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[176]~124_combout )) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_11~42  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[176]~124_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_10~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_11~37_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_11~38 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_11~37 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_11~37 .lut_mask = 64'h00000000000005AF;
defparam \Div4|auto_generated|divider|divider|op_11~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N12
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_11~33 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_11~33_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_10~1_sumout  & ((\Div4|auto_generated|divider|divider|op_10~37_sumout ))) # (\Div4|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[177]~122_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_11~38  ))
// \Div4|auto_generated|divider|divider|op_11~34  = CARRY(( (!\Div4|auto_generated|divider|divider|op_10~1_sumout  & ((\Div4|auto_generated|divider|divider|op_10~37_sumout ))) # (\Div4|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[177]~122_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_11~38  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[177]~122_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_10~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_11~33_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_11~34 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_11~33 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_11~33 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div4|auto_generated|divider|divider|op_11~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N15
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_11~29 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_11~29_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_10~1_sumout  & (((\Div4|auto_generated|divider|divider|op_10~33_sumout )))) # (\Div4|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[178]~118_combout )) # (\Div4|auto_generated|divider|divider|StageOut[178]~115_combout ))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_11~34  ))
// \Div4|auto_generated|divider|divider|op_11~30  = CARRY(( (!\Div4|auto_generated|divider|divider|op_10~1_sumout  & (((\Div4|auto_generated|divider|divider|op_10~33_sumout )))) # (\Div4|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[178]~118_combout )) # (\Div4|auto_generated|divider|divider|StageOut[178]~115_combout ))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_11~34  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[178]~115_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_10~33_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[178]~118_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_11~29_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_11~30 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_11~29 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_11~29 .lut_mask = 64'h0000000000001B5F;
defparam \Div4|auto_generated|divider|divider|op_11~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N18
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_11~25 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_11~25_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_10~1_sumout  & ((\Div4|auto_generated|divider|divider|op_10~29_sumout ))) # (\Div4|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[179]~113_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_11~30  ))
// \Div4|auto_generated|divider|divider|op_11~26  = CARRY(( (!\Div4|auto_generated|divider|divider|op_10~1_sumout  & ((\Div4|auto_generated|divider|divider|op_10~29_sumout ))) # (\Div4|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[179]~113_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_11~30  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[179]~113_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_10~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_11~25_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_11~26 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_11~25 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_11~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div4|auto_generated|divider|divider|op_11~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N21
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_11~21 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_11~21_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_10~1_sumout  & (((\Div4|auto_generated|divider|divider|op_10~25_sumout )))) # (\Div4|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[180]~106_combout )) # (\Div4|auto_generated|divider|divider|StageOut[180]~100_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_11~26  ))
// \Div4|auto_generated|divider|divider|op_11~22  = CARRY(( (!\Div4|auto_generated|divider|divider|op_10~1_sumout  & (((\Div4|auto_generated|divider|divider|op_10~25_sumout )))) # (\Div4|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[180]~106_combout )) # (\Div4|auto_generated|divider|divider|StageOut[180]~100_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_11~26  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[180]~100_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_10~25_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[180]~106_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_11~21_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_11~22 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_11~21 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_11~21 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div4|auto_generated|divider|divider|op_11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N24
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_11~17 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_11~17_sumout  = SUM(( GND ) + ( (!\Div4|auto_generated|divider|divider|op_10~1_sumout  & ((\Div4|auto_generated|divider|divider|op_10~21_sumout ))) # (\Div4|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[181]~98_combout )) ) + ( \Div4|auto_generated|divider|divider|op_11~22  ))
// \Div4|auto_generated|divider|divider|op_11~18  = CARRY(( GND ) + ( (!\Div4|auto_generated|divider|divider|op_10~1_sumout  & ((\Div4|auto_generated|divider|divider|op_10~21_sumout ))) # (\Div4|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[181]~98_combout )) ) + ( \Div4|auto_generated|divider|divider|op_11~22  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[181]~98_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_10~21_sumout ),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_11~17_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_11~18 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_11~17 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_11~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div4|auto_generated|divider|divider|op_11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N27
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_11~13 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_11~13_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_10~1_sumout  & (((\Div4|auto_generated|divider|divider|op_10~17_sumout )))) # (\Div4|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[182]~82_combout )) # (\Div4|auto_generated|divider|divider|StageOut[182]~73_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_11~18  ))
// \Div4|auto_generated|divider|divider|op_11~14  = CARRY(( (!\Div4|auto_generated|divider|divider|op_10~1_sumout  & (((\Div4|auto_generated|divider|divider|op_10~17_sumout )))) # (\Div4|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[182]~82_combout )) # (\Div4|auto_generated|divider|divider|StageOut[182]~73_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_11~18  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[182]~73_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_10~17_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[182]~82_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_11~13_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_11~14 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_11~13 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_11~13 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div4|auto_generated|divider|divider|op_11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N30
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_11~9 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_11~9_sumout  = SUM(( (!\Div4|auto_generated|divider|divider|op_10~1_sumout  & ((\Div4|auto_generated|divider|divider|op_10~13_sumout ))) # (\Div4|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[183]~53_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_11~14  ))
// \Div4|auto_generated|divider|divider|op_11~10  = CARRY(( (!\Div4|auto_generated|divider|divider|op_10~1_sumout  & ((\Div4|auto_generated|divider|divider|op_10~13_sumout ))) # (\Div4|auto_generated|divider|divider|op_10~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[183]~53_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_11~14  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[183]~53_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_10~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_11~9_sumout ),
	.cout(\Div4|auto_generated|divider|divider|op_11~10 ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_11~9 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_11~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div4|auto_generated|divider|divider|op_11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N33
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_11~6 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_11~6_cout  = CARRY(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_10~1_sumout  & (((\Div4|auto_generated|divider|divider|op_10~9_sumout )))) # (\Div4|auto_generated|divider|divider|op_10~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[184]~66_combout )) # (\Div4|auto_generated|divider|divider|StageOut[184]~55_combout ))) ) + ( \Div4|auto_generated|divider|divider|op_11~10  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[184]~55_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_10~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[184]~66_combout ),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_11~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_11~6 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_11~6 .lut_mask = 64'h0000E4A00000FFFF;
defparam \Div4|auto_generated|divider|divider|op_11~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N36
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_11~1 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_11~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_11~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_11~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_11~1 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_11~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div4|auto_generated|divider|divider|op_11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N48
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[195]~42 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[195]~42_combout  = ( !\Div4|auto_generated|divider|divider|op_10~1_sumout  & ( \Div4|auto_generated|divider|divider|op_10~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_10~13_sumout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[195]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[195]~42 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[195]~42 .lut_mask = 64'h00FF00FF00000000;
defparam \Div4|auto_generated|divider|divider|StageOut[195]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N3
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[195]~54 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[195]~54_combout  = ( \Div4|auto_generated|divider|divider|StageOut[183]~53_combout  & ( \Div4|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[183]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[195]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[195]~54 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[195]~54 .lut_mask = 64'h0000000033333333;
defparam \Div4|auto_generated|divider|divider|StageOut[195]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N0
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[194]~83 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[194]~83_combout  = ( \Div4|auto_generated|divider|divider|StageOut[182]~73_combout  & ( (\Div4|auto_generated|divider|divider|op_10~17_sumout ) # (\Div4|auto_generated|divider|divider|op_10~1_sumout ) ) ) # ( 
// !\Div4|auto_generated|divider|divider|StageOut[182]~73_combout  & ( (!\Div4|auto_generated|divider|divider|op_10~1_sumout  & (\Div4|auto_generated|divider|divider|op_10~17_sumout )) # (\Div4|auto_generated|divider|divider|op_10~1_sumout  & 
// ((\Div4|auto_generated|divider|divider|StageOut[182]~82_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|op_10~17_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[182]~82_combout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[182]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[194]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[194]~83 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[194]~83 .lut_mask = 64'h0C3F0C3F3F3F3F3F;
defparam \Div4|auto_generated|divider|divider|StageOut[194]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N51
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[193]~90 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[193]~90_combout  = ( \Div4|auto_generated|divider|divider|op_10~21_sumout  & ( !\Div4|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_10~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[193]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[193]~90 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[193]~90 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div4|auto_generated|divider|divider|StageOut[193]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N27
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[193]~99 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[193]~99_combout  = ( \Div4|auto_generated|divider|divider|StageOut[181]~98_combout  & ( \Div4|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|StageOut[181]~98_combout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[193]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[193]~99 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[193]~99 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|StageOut[193]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N57
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[192]~107 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[192]~107_combout  = ( \Div4|auto_generated|divider|divider|op_10~25_sumout  & ( ((!\Div4|auto_generated|divider|divider|op_10~1_sumout ) # (\Div4|auto_generated|divider|divider|StageOut[180]~106_combout )) # 
// (\Div4|auto_generated|divider|divider|StageOut[180]~100_combout ) ) ) # ( !\Div4|auto_generated|divider|divider|op_10~25_sumout  & ( (\Div4|auto_generated|divider|divider|op_10~1_sumout  & ((\Div4|auto_generated|divider|divider|StageOut[180]~106_combout ) 
// # (\Div4|auto_generated|divider|divider|StageOut[180]~100_combout ))) ) )

	.dataa(!\Div4|auto_generated|divider|divider|StageOut[180]~100_combout ),
	.datab(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[180]~106_combout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_10~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[192]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[192]~107 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[192]~107 .lut_mask = 64'h11331133DDFFDDFF;
defparam \Div4|auto_generated|divider|divider|StageOut[192]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N42
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[191]~108 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[191]~108_combout  = ( \Div4|auto_generated|divider|divider|op_10~29_sumout  & ( !\Div4|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|op_10~29_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[191]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[191]~108 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[191]~108 .lut_mask = 64'h0000FFFF00000000;
defparam \Div4|auto_generated|divider|divider|StageOut[191]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N0
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[191]~114 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[191]~114_combout  = ( \Div4|auto_generated|divider|divider|StageOut[179]~113_combout  & ( \Div4|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|StageOut[179]~113_combout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[191]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[191]~114 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[191]~114 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|StageOut[191]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N54
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[190]~119 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[190]~119_combout  = ( \Div4|auto_generated|divider|divider|op_10~33_sumout  & ( (!\Div4|auto_generated|divider|divider|op_10~1_sumout ) # ((\Div4|auto_generated|divider|divider|StageOut[178]~115_combout ) # 
// (\Div4|auto_generated|divider|divider|StageOut[178]~118_combout )) ) ) # ( !\Div4|auto_generated|divider|divider|op_10~33_sumout  & ( (\Div4|auto_generated|divider|divider|op_10~1_sumout  & ((\Div4|auto_generated|divider|divider|StageOut[178]~115_combout 
// ) # (\Div4|auto_generated|divider|divider|StageOut[178]~118_combout ))) ) )

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[178]~118_combout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[178]~115_combout ),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_10~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[190]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[190]~119 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[190]~119 .lut_mask = 64'h03330333CFFFCFFF;
defparam \Div4|auto_generated|divider|divider|StageOut[190]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N57
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[189]~120 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[189]~120_combout  = ( \Div4|auto_generated|divider|divider|op_10~37_sumout  & ( !\Div4|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|op_10~37_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[189]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[189]~120 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[189]~120 .lut_mask = 64'h0000FFFF00000000;
defparam \Div4|auto_generated|divider|divider|StageOut[189]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N36
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[189]~123 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[189]~123_combout  = ( \Div4|auto_generated|divider|divider|op_10~1_sumout  & ( \Div4|auto_generated|divider|divider|StageOut[177]~122_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|StageOut[177]~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[189]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[189]~123 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[189]~123 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|StageOut[189]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N48
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[188]~125 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[188]~125_combout  = ( \Div4|auto_generated|divider|divider|op_10~41_sumout  & ( (!\Div4|auto_generated|divider|divider|op_10~1_sumout ) # (\Div4|auto_generated|divider|divider|StageOut[176]~124_combout ) ) ) # 
// ( !\Div4|auto_generated|divider|divider|op_10~41_sumout  & ( (\Div4|auto_generated|divider|divider|StageOut[176]~124_combout  & \Div4|auto_generated|divider|divider|op_10~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[176]~124_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_10~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[188]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[188]~125 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[188]~125 .lut_mask = 64'h03030303F3F3F3F3;
defparam \Div4|auto_generated|divider|divider|StageOut[188]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N33
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|StageOut[187]~126 (
// Equation(s):
// \Div4|auto_generated|divider|divider|StageOut[187]~126_combout  = ( \Div4|auto_generated|divider|divider|op_10~45_sumout  & ( \Div4|auto_generated|divider|divider|op_10~1_sumout  & ( \Mult19~322  ) ) ) # ( 
// !\Div4|auto_generated|divider|divider|op_10~45_sumout  & ( \Div4|auto_generated|divider|divider|op_10~1_sumout  & ( \Mult19~322  ) ) ) # ( \Div4|auto_generated|divider|divider|op_10~45_sumout  & ( !\Div4|auto_generated|divider|divider|op_10~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult19~322 ),
	.datad(gnd),
	.datae(!\Div4|auto_generated|divider|divider|op_10~45_sumout ),
	.dataf(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div4|auto_generated|divider|divider|StageOut[187]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|StageOut[187]~126 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|StageOut[187]~126 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div4|auto_generated|divider|divider|StageOut[187]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N6
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_12~50 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_12~50_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_12~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_12~50 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_12~50 .lut_mask = 64'h000000000000FFFF;
defparam \Div4|auto_generated|divider|divider|op_12~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N9
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_12~46 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_12~46_cout  = CARRY(( \Mult19~mac_resulta  ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_12~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult19~mac_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_12~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_12~46_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_12~46 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_12~46 .lut_mask = 64'h00000000000000FF;
defparam \Div4|auto_generated|divider|divider|op_12~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N12
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_12~42 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_12~42_cout  = CARRY(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_11~1_sumout  & ((\Div4|auto_generated|divider|divider|op_11~45_sumout ))) # (\Div4|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Mult19~321 )) ) + ( \Div4|auto_generated|divider|divider|op_12~46_cout  ))

	.dataa(gnd),
	.datab(!\Mult19~321 ),
	.datac(!\Div4|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_11~45_sumout ),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_12~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_12~42_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_12~42 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_12~42 .lut_mask = 64'h0000FC0C0000FFFF;
defparam \Div4|auto_generated|divider|divider|op_12~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N15
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_12~38 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_12~38_cout  = CARRY(( (!\Div4|auto_generated|divider|divider|op_11~1_sumout  & ((\Div4|auto_generated|divider|divider|op_11~41_sumout ))) # (\Div4|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[187]~126_combout )) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_12~42_cout  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[187]~126_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_11~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_12~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_12~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_12~38 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_12~38 .lut_mask = 64'h00000000000005AF;
defparam \Div4|auto_generated|divider|divider|op_12~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N18
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_12~34 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_12~34_cout  = CARRY(( GND ) + ( (!\Div4|auto_generated|divider|divider|op_11~1_sumout  & ((\Div4|auto_generated|divider|divider|op_11~37_sumout ))) # (\Div4|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[188]~125_combout )) ) + ( \Div4|auto_generated|divider|divider|op_12~38_cout  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[188]~125_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_11~37_sumout ),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_12~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_12~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_12~34 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_12~34 .lut_mask = 64'h0000FA5000000000;
defparam \Div4|auto_generated|divider|divider|op_12~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N21
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_12~30 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_12~30_cout  = CARRY(( (!\Div4|auto_generated|divider|divider|op_11~1_sumout  & (((\Div4|auto_generated|divider|divider|op_11~33_sumout )))) # (\Div4|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[189]~123_combout )) # (\Div4|auto_generated|divider|divider|StageOut[189]~120_combout ))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_12~34_cout  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[189]~120_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_11~33_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[189]~123_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_12~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_12~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_12~30 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_12~30 .lut_mask = 64'h0000000000001B5F;
defparam \Div4|auto_generated|divider|divider|op_12~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N24
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_12~26 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_12~26_cout  = CARRY(( GND ) + ( (!\Div4|auto_generated|divider|divider|op_11~1_sumout  & ((\Div4|auto_generated|divider|divider|op_11~29_sumout ))) # (\Div4|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[190]~119_combout )) ) + ( \Div4|auto_generated|divider|divider|op_12~30_cout  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[190]~119_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div4|auto_generated|divider|divider|op_11~29_sumout ),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_12~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_12~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_12~26 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_12~26 .lut_mask = 64'h0000FA5000000000;
defparam \Div4|auto_generated|divider|divider|op_12~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N27
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_12~22 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_12~22_cout  = CARRY(( (!\Div4|auto_generated|divider|divider|op_11~1_sumout  & (((\Div4|auto_generated|divider|divider|op_11~25_sumout )))) # (\Div4|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[191]~114_combout )) # (\Div4|auto_generated|divider|divider|StageOut[191]~108_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_12~26_cout  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[191]~108_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_11~25_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[191]~114_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_12~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_12~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_12~22 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_12~22 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div4|auto_generated|divider|divider|op_12~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N30
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_12~18 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_12~18_cout  = CARRY(( (!\Div4|auto_generated|divider|divider|op_11~1_sumout  & ((\Div4|auto_generated|divider|divider|op_11~21_sumout ))) # (\Div4|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[192]~107_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_12~22_cout  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[192]~107_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_11~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_12~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_12~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_12~18 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_12~18 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div4|auto_generated|divider|divider|op_12~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N33
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_12~14 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_12~14_cout  = CARRY(( (!\Div4|auto_generated|divider|divider|op_11~1_sumout  & (((\Div4|auto_generated|divider|divider|op_11~17_sumout )))) # (\Div4|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[193]~99_combout )) # (\Div4|auto_generated|divider|divider|StageOut[193]~90_combout ))) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_12~18_cout  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[193]~90_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_11~17_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[193]~99_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_12~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_12~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_12~14 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_12~14 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div4|auto_generated|divider|divider|op_12~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N36
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_12~10 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_12~10_cout  = CARRY(( (!\Div4|auto_generated|divider|divider|op_11~1_sumout  & ((\Div4|auto_generated|divider|divider|op_11~13_sumout ))) # (\Div4|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div4|auto_generated|divider|divider|StageOut[194]~83_combout )) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_12~14_cout  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|StageOut[194]~83_combout ),
	.datad(!\Div4|auto_generated|divider|divider|op_11~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_12~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_12~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_12~10 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_12~10 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div4|auto_generated|divider|divider|op_12~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N39
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_12~6 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_12~6_cout  = CARRY(( (!\Div4|auto_generated|divider|divider|op_11~1_sumout  & (((\Div4|auto_generated|divider|divider|op_11~9_sumout )))) # (\Div4|auto_generated|divider|divider|op_11~1_sumout  & 
// (((\Div4|auto_generated|divider|divider|StageOut[195]~54_combout )) # (\Div4|auto_generated|divider|divider|StageOut[195]~42_combout ))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_12~10_cout  ))

	.dataa(!\Div4|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(!\Div4|auto_generated|divider|divider|StageOut[195]~42_combout ),
	.datac(!\Div4|auto_generated|divider|divider|op_11~9_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|StageOut[195]~54_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_12~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div4|auto_generated|divider|divider|op_12~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_12~6 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_12~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div4|auto_generated|divider|divider|op_12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N42
cyclonev_lcell_comb \Div4|auto_generated|divider|divider|op_12~1 (
// Equation(s):
// \Div4|auto_generated|divider|divider|op_12~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_12~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div4|auto_generated|divider|divider|op_12~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div4|auto_generated|divider|divider|op_12~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div4|auto_generated|divider|divider|op_12~1 .extended_lut = "off";
defparam \Div4|auto_generated|divider|divider|op_12~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div4|auto_generated|divider|divider|op_12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N0
cyclonev_lcell_comb \Add31~25 (
// Equation(s):
// \Add31~25_sumout  = SUM(( !\Add30~25_sumout  $ (!\Div4|auto_generated|divider|divider|op_12~1_sumout ) ) + ( !VCC ) + ( !VCC ))
// \Add31~26  = CARRY(( !\Add30~25_sumout  $ (!\Div4|auto_generated|divider|divider|op_12~1_sumout ) ) + ( !VCC ) + ( !VCC ))
// \Add31~27  = SHARE((\Add30~25_sumout  & \Div4|auto_generated|divider|divider|op_12~1_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add30~25_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|op_12~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add31~25_sumout ),
	.cout(\Add31~26 ),
	.shareout(\Add31~27 ));
// synopsys translate_off
defparam \Add31~25 .extended_lut = "off";
defparam \Add31~25 .lut_mask = 64'h0000000F00000FF0;
defparam \Add31~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N3
cyclonev_lcell_comb \Add31~29 (
// Equation(s):
// \Add31~29_sumout  = SUM(( !\Div4|auto_generated|divider|divider|op_11~1_sumout  $ (!\Add30~29_sumout ) ) + ( \Add31~27  ) + ( \Add31~26  ))
// \Add31~30  = CARRY(( !\Div4|auto_generated|divider|divider|op_11~1_sumout  $ (!\Add30~29_sumout ) ) + ( \Add31~27  ) + ( \Add31~26  ))
// \Add31~31  = SHARE((\Div4|auto_generated|divider|divider|op_11~1_sumout  & \Add30~29_sumout ))

	.dataa(!\Div4|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add30~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add31~26 ),
	.sharein(\Add31~27 ),
	.combout(),
	.sumout(\Add31~29_sumout ),
	.cout(\Add31~30 ),
	.shareout(\Add31~31 ));
// synopsys translate_off
defparam \Add31~29 .extended_lut = "off";
defparam \Add31~29 .lut_mask = 64'h00000055000055AA;
defparam \Add31~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N6
cyclonev_lcell_comb \Add31~21 (
// Equation(s):
// \Add31~21_sumout  = SUM(( !\Div0|auto_generated|divider|divider|op_12~1_sumout  $ (!\Add30~21_sumout  $ (\Div4|auto_generated|divider|divider|op_10~1_sumout )) ) + ( \Add31~31  ) + ( \Add31~30  ))
// \Add31~22  = CARRY(( !\Div0|auto_generated|divider|divider|op_12~1_sumout  $ (!\Add30~21_sumout  $ (\Div4|auto_generated|divider|divider|op_10~1_sumout )) ) + ( \Add31~31  ) + ( \Add31~30  ))
// \Add31~23  = SHARE((!\Div0|auto_generated|divider|divider|op_12~1_sumout  & (\Add30~21_sumout  & \Div4|auto_generated|divider|divider|op_10~1_sumout )) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// ((\Div4|auto_generated|divider|divider|op_10~1_sumout ) # (\Add30~21_sumout ))))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\Add30~21_sumout ),
	.datad(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add31~30 ),
	.sharein(\Add31~31 ),
	.combout(),
	.sumout(\Add31~21_sumout ),
	.cout(\Add31~22 ),
	.shareout(\Add31~23 ));
// synopsys translate_off
defparam \Add31~21 .extended_lut = "off";
defparam \Add31~21 .lut_mask = 64'h0000033F00003CC3;
defparam \Add31~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N9
cyclonev_lcell_comb \Add31~17 (
// Equation(s):
// \Add31~17_sumout  = SUM(( !\Add30~17_sumout  $ (!\Div0|auto_generated|divider|divider|op_12~1_sumout  $ (!\Div4|auto_generated|divider|divider|op_9~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_11~1_sumout ))) ) + ( \Add31~23  ) + ( \Add31~22  ))
// \Add31~18  = CARRY(( !\Add30~17_sumout  $ (!\Div0|auto_generated|divider|divider|op_12~1_sumout  $ (!\Div4|auto_generated|divider|divider|op_9~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_11~1_sumout ))) ) + ( \Add31~23  ) + ( \Add31~22  ))
// \Add31~19  = SHARE((!\Add30~17_sumout  & (\Div4|auto_generated|divider|divider|op_9~1_sumout  & (!\Div0|auto_generated|divider|divider|op_12~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_11~1_sumout )))) # (\Add30~17_sumout  & 
// ((!\Div0|auto_generated|divider|divider|op_12~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_11~1_sumout )) # (\Div4|auto_generated|divider|divider|op_9~1_sumout ))))

	.dataa(!\Add30~17_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add31~22 ),
	.sharein(\Add31~23 ),
	.combout(),
	.sumout(\Add31~17_sumout ),
	.cout(\Add31~18 ),
	.shareout(\Add31~19 ));
// synopsys translate_off
defparam \Add31~17 .extended_lut = "off";
defparam \Add31~17 .lut_mask = 64'h0000174D00006996;
defparam \Add31~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N24
cyclonev_lcell_comb \Add33~2 (
// Equation(s):
// \Add33~2_combout  = ( \Div0|auto_generated|divider|divider|op_11~1_sumout  & ( \Div0|auto_generated|divider|divider|op_12~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_10~1_sumout  ) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// ( \Div0|auto_generated|divider|divider|op_12~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_10~1_sumout  ) ) ) # ( \Div0|auto_generated|divider|divider|op_11~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_12~1_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_10~1_sumout  ) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_12~1_sumout  & ( \Div0|auto_generated|divider|divider|op_10~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add33~2 .extended_lut = "off";
defparam \Add33~2 .lut_mask = 64'h0F0FF0F0F0F0F0F0;
defparam \Add33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N42
cyclonev_lcell_comb \Add30~9 (
// Equation(s):
// \Add30~9_sumout  = SUM(( !\Div3|auto_generated|divider|divider|op_8~1_sumout  $ (!\Div2|auto_generated|divider|divider|op_8~1_sumout  $ (\Div1|auto_generated|divider|divider|op_8~1_sumout )) ) + ( \Add30~19  ) + ( \Add30~18  ))
// \Add30~10  = CARRY(( !\Div3|auto_generated|divider|divider|op_8~1_sumout  $ (!\Div2|auto_generated|divider|divider|op_8~1_sumout  $ (\Div1|auto_generated|divider|divider|op_8~1_sumout )) ) + ( \Add30~19  ) + ( \Add30~18  ))
// \Add30~11  = SHARE((!\Div3|auto_generated|divider|divider|op_8~1_sumout  & (\Div2|auto_generated|divider|divider|op_8~1_sumout  & \Div1|auto_generated|divider|divider|op_8~1_sumout )) # (\Div3|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\Div1|auto_generated|divider|divider|op_8~1_sumout ) # (\Div2|auto_generated|divider|divider|op_8~1_sumout ))))

	.dataa(gnd),
	.datab(!\Div3|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add30~18 ),
	.sharein(\Add30~19 ),
	.combout(),
	.sumout(\Add30~9_sumout ),
	.cout(\Add30~10 ),
	.shareout(\Add30~11 ));
// synopsys translate_off
defparam \Add30~9 .extended_lut = "off";
defparam \Add30~9 .lut_mask = 64'h0000033F00003CC3;
defparam \Add30~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N12
cyclonev_lcell_comb \Add31~9 (
// Equation(s):
// \Add31~9_sumout  = SUM(( !\Div4|auto_generated|divider|divider|op_8~1_sumout  $ (!\Add33~2_combout  $ (\Add30~9_sumout )) ) + ( \Add31~19  ) + ( \Add31~18  ))
// \Add31~10  = CARRY(( !\Div4|auto_generated|divider|divider|op_8~1_sumout  $ (!\Add33~2_combout  $ (\Add30~9_sumout )) ) + ( \Add31~19  ) + ( \Add31~18  ))
// \Add31~11  = SHARE((!\Div4|auto_generated|divider|divider|op_8~1_sumout  & (\Add33~2_combout  & \Add30~9_sumout )) # (\Div4|auto_generated|divider|divider|op_8~1_sumout  & ((\Add30~9_sumout ) # (\Add33~2_combout ))))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Add33~2_combout ),
	.datad(!\Add30~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add31~18 ),
	.sharein(\Add31~19 ),
	.combout(),
	.sumout(\Add31~9_sumout ),
	.cout(\Add31~10 ),
	.shareout(\Add31~11 ));
// synopsys translate_off
defparam \Add31~9 .extended_lut = "off";
defparam \Add31~9 .lut_mask = 64'h0000033F00003CC3;
defparam \Add31~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N54
cyclonev_lcell_comb \LessThan5~0 (
// Equation(s):
// \LessThan5~0_combout  = ( \Add31~29_sumout  & ( !\Add31~21_sumout  & ( !\Add31~25_sumout  ) ) ) # ( !\Add31~29_sumout  & ( !\Add31~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add31~25_sumout ),
	.datad(gnd),
	.datae(!\Add31~29_sumout ),
	.dataf(!\Add31~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~0 .extended_lut = "off";
defparam \LessThan5~0 .lut_mask = 64'hFFFFF0F000000000;
defparam \LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N45
cyclonev_lcell_comb \Add30~13 (
// Equation(s):
// \Add30~13_sumout  = SUM(( !\Div1|auto_generated|divider|divider|op_7~1_sumout  $ (!\Div2|auto_generated|divider|divider|op_7~1_sumout  $ (\Div3|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \Add30~11  ) + ( \Add30~10  ))
// \Add30~14  = CARRY(( !\Div1|auto_generated|divider|divider|op_7~1_sumout  $ (!\Div2|auto_generated|divider|divider|op_7~1_sumout  $ (\Div3|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \Add30~11  ) + ( \Add30~10  ))
// \Add30~15  = SHARE((!\Div1|auto_generated|divider|divider|op_7~1_sumout  & (\Div2|auto_generated|divider|divider|op_7~1_sumout  & \Div3|auto_generated|divider|divider|op_7~1_sumout )) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\Div3|auto_generated|divider|divider|op_7~1_sumout ) # (\Div2|auto_generated|divider|divider|op_7~1_sumout ))))

	.dataa(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add30~10 ),
	.sharein(\Add30~11 ),
	.combout(),
	.sumout(\Add30~13_sumout ),
	.cout(\Add30~14 ),
	.shareout(\Add30~15 ));
// synopsys translate_off
defparam \Add30~13 .extended_lut = "off";
defparam \Add30~13 .lut_mask = 64'h0000055F00005AA5;
defparam \Add30~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N12
cyclonev_lcell_comb \Add33~3 (
// Equation(s):
// \Add33~3_combout  = ( \Div0|auto_generated|divider|divider|op_11~1_sumout  & ( \Div0|auto_generated|divider|divider|op_12~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_9~1_sumout  ) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// ( \Div0|auto_generated|divider|divider|op_12~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_9~1_sumout  ) ) ) # ( \Div0|auto_generated|divider|divider|op_11~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_12~1_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_9~1_sumout  ) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_12~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_10~1_sumout  $ 
// (!\Div0|auto_generated|divider|divider|op_9~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add33~3 .extended_lut = "off";
defparam \Add33~3 .lut_mask = 64'h33CCFF00FF00FF00;
defparam \Add33~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N15
cyclonev_lcell_comb \Add31~13 (
// Equation(s):
// \Add31~13_sumout  = SUM(( !\Add30~13_sumout  $ (!\Div4|auto_generated|divider|divider|op_7~1_sumout  $ (\Add33~3_combout )) ) + ( \Add31~11  ) + ( \Add31~10  ))
// \Add31~14  = CARRY(( !\Add30~13_sumout  $ (!\Div4|auto_generated|divider|divider|op_7~1_sumout  $ (\Add33~3_combout )) ) + ( \Add31~11  ) + ( \Add31~10  ))
// \Add31~15  = SHARE((!\Add30~13_sumout  & (\Div4|auto_generated|divider|divider|op_7~1_sumout  & \Add33~3_combout )) # (\Add30~13_sumout  & ((\Add33~3_combout ) # (\Div4|auto_generated|divider|divider|op_7~1_sumout ))))

	.dataa(!\Add30~13_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\Add33~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add31~10 ),
	.sharein(\Add31~11 ),
	.combout(),
	.sumout(\Add31~13_sumout ),
	.cout(\Add31~14 ),
	.shareout(\Add31~15 ));
// synopsys translate_off
defparam \Add31~13 .extended_lut = "off";
defparam \Add31~13 .lut_mask = 64'h0000055F00005AA5;
defparam \Add31~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N48
cyclonev_lcell_comb \Add30~1 (
// Equation(s):
// \Add30~1_sumout  = SUM(( !\Div2|auto_generated|divider|divider|op_6~1_sumout  $ (!\Div1|auto_generated|divider|divider|op_6~1_sumout  $ (\Div3|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \Add30~15  ) + ( \Add30~14  ))
// \Add30~2  = CARRY(( !\Div2|auto_generated|divider|divider|op_6~1_sumout  $ (!\Div1|auto_generated|divider|divider|op_6~1_sumout  $ (\Div3|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \Add30~15  ) + ( \Add30~14  ))
// \Add30~3  = SHARE((!\Div2|auto_generated|divider|divider|op_6~1_sumout  & (\Div1|auto_generated|divider|divider|op_6~1_sumout  & \Div3|auto_generated|divider|divider|op_6~1_sumout )) # (\Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\Div3|auto_generated|divider|divider|op_6~1_sumout ) # (\Div1|auto_generated|divider|divider|op_6~1_sumout ))))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add30~14 ),
	.sharein(\Add30~15 ),
	.combout(),
	.sumout(\Add30~1_sumout ),
	.cout(\Add30~2 ),
	.shareout(\Add30~3 ));
// synopsys translate_off
defparam \Add30~1 .extended_lut = "off";
defparam \Add30~1 .lut_mask = 64'h0000033F00003CC3;
defparam \Add30~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N51
cyclonev_lcell_comb \Add30~5 (
// Equation(s):
// \Add30~5_sumout  = SUM(( !\Div1|auto_generated|divider|divider|op_5~1_sumout  $ (!\Div2|auto_generated|divider|divider|op_5~1_sumout  $ (\Div3|auto_generated|divider|divider|op_5~1_sumout )) ) + ( \Add30~3  ) + ( \Add30~2  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Div3|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add30~2 ),
	.sharein(\Add30~3 ),
	.combout(),
	.sumout(\Add30~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add30~5 .extended_lut = "off";
defparam \Add30~5 .lut_mask = 64'h0000000000005AA5;
defparam \Add30~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N24
cyclonev_lcell_comb \Add33~1 (
// Equation(s):
// \Add33~1_combout  = ( \Div0|auto_generated|divider|divider|op_11~1_sumout  & ( \Div0|auto_generated|divider|divider|op_12~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  ) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// ( \Div0|auto_generated|divider|divider|op_12~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  ) ) ) # ( \Div0|auto_generated|divider|divider|op_11~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_12~1_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_7~1_sumout  ) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_12~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  $ 
// (((!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & !\Div0|auto_generated|divider|divider|op_10~1_sumout )))) ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add33~1 .extended_lut = "off";
defparam \Add33~1 .lut_mask = 64'h6CCCCCCCCCCCCCCC;
defparam \Add33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N0
cyclonev_lcell_comb \Add33~0 (
// Equation(s):
// \Add33~0_combout  = ( \Div0|auto_generated|divider|divider|op_12~1_sumout  & ( \Div0|auto_generated|divider|divider|op_11~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  ) ) ) # ( !\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// ( \Div0|auto_generated|divider|divider|op_11~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  ) ) ) # ( \Div0|auto_generated|divider|divider|op_12~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_11~1_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_8~1_sumout  ) ) ) # ( !\Div0|auto_generated|divider|divider|op_12~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_11~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  $ 
// (((!\Div0|auto_generated|divider|divider|op_10~1_sumout  & !\Div0|auto_generated|divider|divider|op_9~1_sumout ))) ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add33~0 .extended_lut = "off";
defparam \Add33~0 .lut_mask = 64'h5AAAAAAAAAAAAAAA;
defparam \Add33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N18
cyclonev_lcell_comb \Add31~1 (
// Equation(s):
// \Add31~1_sumout  = SUM(( !\Div4|auto_generated|divider|divider|op_6~1_sumout  $ (!\Add33~0_combout  $ (\Add30~1_sumout )) ) + ( \Add31~15  ) + ( \Add31~14  ))
// \Add31~2  = CARRY(( !\Div4|auto_generated|divider|divider|op_6~1_sumout  $ (!\Add33~0_combout  $ (\Add30~1_sumout )) ) + ( \Add31~15  ) + ( \Add31~14  ))
// \Add31~3  = SHARE((!\Div4|auto_generated|divider|divider|op_6~1_sumout  & (\Add33~0_combout  & \Add30~1_sumout )) # (\Div4|auto_generated|divider|divider|op_6~1_sumout  & ((\Add30~1_sumout ) # (\Add33~0_combout ))))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Add33~0_combout ),
	.datad(!\Add30~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add31~14 ),
	.sharein(\Add31~15 ),
	.combout(),
	.sumout(\Add31~1_sumout ),
	.cout(\Add31~2 ),
	.shareout(\Add31~3 ));
// synopsys translate_off
defparam \Add31~1 .extended_lut = "off";
defparam \Add31~1 .lut_mask = 64'h0000033F00003CC3;
defparam \Add31~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N21
cyclonev_lcell_comb \Add31~5 (
// Equation(s):
// \Add31~5_sumout  = SUM(( !\Add30~5_sumout  $ (!\Div4|auto_generated|divider|divider|op_5~1_sumout  $ (\Add33~1_combout )) ) + ( \Add31~3  ) + ( \Add31~2  ))

	.dataa(!\Add30~5_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Add33~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add31~2 ),
	.sharein(\Add31~3 ),
	.combout(),
	.sumout(\Add31~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add31~5 .extended_lut = "off";
defparam \Add31~5 .lut_mask = 64'h0000000000005AA5;
defparam \Add31~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N30
cyclonev_lcell_comb \LessThan5~1 (
// Equation(s):
// \LessThan5~1_combout  = ( !\Add31~5_sumout  & ( !\Add31~1_sumout  & ( (!\Add31~9_sumout ) # ((!\Add31~13_sumout ) # ((!\Add31~17_sumout  & \LessThan5~0_combout ))) ) ) )

	.dataa(!\Add31~17_sumout ),
	.datab(!\Add31~9_sumout ),
	.datac(!\LessThan5~0_combout ),
	.datad(!\Add31~13_sumout ),
	.datae(!\Add31~5_sumout ),
	.dataf(!\Add31~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~1 .extended_lut = "off";
defparam \LessThan5~1 .lut_mask = 64'hFFCE000000000000;
defparam \LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N0
cyclonev_lcell_comb \Add35~34 (
// Equation(s):
// \Add35~34_cout  = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
// \Add35~35  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add35~34_cout ),
	.shareout(\Add35~35 ));
// synopsys translate_off
defparam \Add35~34 .extended_lut = "off";
defparam \Add35~34 .lut_mask = 64'h0000FFFF00000000;
defparam \Add35~34 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N3
cyclonev_lcell_comb \Add35~25 (
// Equation(s):
// \Add35~25_sumout  = SUM(( !\Div4|auto_generated|divider|divider|op_12~1_sumout  $ (\Div1|auto_generated|divider|divider|op_12~1_sumout ) ) + ( \Add35~35  ) + ( \Add35~34_cout  ))
// \Add35~26  = CARRY(( !\Div4|auto_generated|divider|divider|op_12~1_sumout  $ (\Div1|auto_generated|divider|divider|op_12~1_sumout ) ) + ( \Add35~35  ) + ( \Add35~34_cout  ))
// \Add35~27  = SHARE((\Div1|auto_generated|divider|divider|op_12~1_sumout ) # (\Div4|auto_generated|divider|divider|op_12~1_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_12~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add35~34_cout ),
	.sharein(\Add35~35 ),
	.combout(),
	.sumout(\Add35~25_sumout ),
	.cout(\Add35~26 ),
	.shareout(\Add35~27 ));
// synopsys translate_off
defparam \Add35~25 .extended_lut = "off";
defparam \Add35~25 .lut_mask = 64'h00000FFF0000F00F;
defparam \Add35~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N6
cyclonev_lcell_comb \Add35~29 (
// Equation(s):
// \Add35~29_sumout  = SUM(( !\Div4|auto_generated|divider|divider|op_11~1_sumout  $ (!\Div1|auto_generated|divider|divider|op_11~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_12~1_sumout )) ) + ( \Add35~27  ) + ( \Add35~26  ))
// \Add35~30  = CARRY(( !\Div4|auto_generated|divider|divider|op_11~1_sumout  $ (!\Div1|auto_generated|divider|divider|op_11~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_12~1_sumout )) ) + ( \Add35~27  ) + ( \Add35~26  ))
// \Add35~31  = SHARE((!\Div4|auto_generated|divider|divider|op_11~1_sumout  & (\Div1|auto_generated|divider|divider|op_11~1_sumout  & !\Div0|auto_generated|divider|divider|op_12~1_sumout )) # (\Div4|auto_generated|divider|divider|op_11~1_sumout  & 
// ((!\Div0|auto_generated|divider|divider|op_12~1_sumout ) # (\Div1|auto_generated|divider|divider|op_11~1_sumout ))))

	.dataa(!\Div4|auto_generated|divider|divider|op_11~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add35~26 ),
	.sharein(\Add35~27 ),
	.combout(),
	.sumout(\Add35~29_sumout ),
	.cout(\Add35~30 ),
	.shareout(\Add35~31 ));
// synopsys translate_off
defparam \Add35~29 .extended_lut = "off";
defparam \Add35~29 .lut_mask = 64'h00005F050000A55A;
defparam \Add35~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N9
cyclonev_lcell_comb \Add35~21 (
// Equation(s):
// \Add35~21_sumout  = SUM(( !\Div4|auto_generated|divider|divider|op_10~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_11~1_sumout  $ (!\Div1|auto_generated|divider|divider|op_10~1_sumout )) ) + ( \Add35~31  ) + ( \Add35~30  ))
// \Add35~22  = CARRY(( !\Div4|auto_generated|divider|divider|op_10~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_11~1_sumout  $ (!\Div1|auto_generated|divider|divider|op_10~1_sumout )) ) + ( \Add35~31  ) + ( \Add35~30  ))
// \Add35~23  = SHARE((!\Div4|auto_generated|divider|divider|op_10~1_sumout  & (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & \Div1|auto_generated|divider|divider|op_10~1_sumout )) # (\Div4|auto_generated|divider|divider|op_10~1_sumout  & 
// ((!\Div0|auto_generated|divider|divider|op_11~1_sumout ) # (\Div1|auto_generated|divider|divider|op_10~1_sumout ))))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add35~30 ),
	.sharein(\Add35~31 ),
	.combout(),
	.sumout(\Add35~21_sumout ),
	.cout(\Add35~22 ),
	.shareout(\Add35~23 ));
// synopsys translate_off
defparam \Add35~21 .extended_lut = "off";
defparam \Add35~21 .lut_mask = 64'h000030F30000C33C;
defparam \Add35~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N12
cyclonev_lcell_comb \Add35~17 (
// Equation(s):
// \Add35~17_sumout  = SUM(( !\Div4|auto_generated|divider|divider|op_9~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_10~1_sumout  $ (!\Div1|auto_generated|divider|divider|op_9~1_sumout )) ) + ( \Add35~23  ) + ( \Add35~22  ))
// \Add35~18  = CARRY(( !\Div4|auto_generated|divider|divider|op_9~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_10~1_sumout  $ (!\Div1|auto_generated|divider|divider|op_9~1_sumout )) ) + ( \Add35~23  ) + ( \Add35~22  ))
// \Add35~19  = SHARE((!\Div4|auto_generated|divider|divider|op_9~1_sumout  & (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & \Div1|auto_generated|divider|divider|op_9~1_sumout )) # (\Div4|auto_generated|divider|divider|op_9~1_sumout  & 
// ((!\Div0|auto_generated|divider|divider|op_10~1_sumout ) # (\Div1|auto_generated|divider|divider|op_9~1_sumout ))))

	.dataa(gnd),
	.datab(!\Div4|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add35~22 ),
	.sharein(\Add35~23 ),
	.combout(),
	.sumout(\Add35~17_sumout ),
	.cout(\Add35~18 ),
	.shareout(\Add35~19 ));
// synopsys translate_off
defparam \Add35~17 .extended_lut = "off";
defparam \Add35~17 .lut_mask = 64'h000030F30000C33C;
defparam \Add35~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N15
cyclonev_lcell_comb \Add35~9 (
// Equation(s):
// \Add35~9_sumout  = SUM(( !\Div1|auto_generated|divider|divider|op_8~1_sumout  $ (!\Div4|auto_generated|divider|divider|op_8~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_9~1_sumout )) ) + ( \Add35~19  ) + ( \Add35~18  ))
// \Add35~10  = CARRY(( !\Div1|auto_generated|divider|divider|op_8~1_sumout  $ (!\Div4|auto_generated|divider|divider|op_8~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_9~1_sumout )) ) + ( \Add35~19  ) + ( \Add35~18  ))
// \Add35~11  = SHARE((!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (\Div4|auto_generated|divider|divider|op_8~1_sumout  & !\Div0|auto_generated|divider|divider|op_9~1_sumout )) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// ((!\Div0|auto_generated|divider|divider|op_9~1_sumout ) # (\Div4|auto_generated|divider|divider|op_8~1_sumout ))))

	.dataa(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add35~18 ),
	.sharein(\Add35~19 ),
	.combout(),
	.sumout(\Add35~9_sumout ),
	.cout(\Add35~10 ),
	.shareout(\Add35~11 ));
// synopsys translate_off
defparam \Add35~9 .extended_lut = "off";
defparam \Add35~9 .lut_mask = 64'h00005F050000A55A;
defparam \Add35~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N18
cyclonev_lcell_comb \Add35~13 (
// Equation(s):
// \Add35~13_sumout  = SUM(( !\Div1|auto_generated|divider|divider|op_7~1_sumout  $ (!\Div4|auto_generated|divider|divider|op_7~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_8~1_sumout )) ) + ( \Add35~11  ) + ( \Add35~10  ))
// \Add35~14  = CARRY(( !\Div1|auto_generated|divider|divider|op_7~1_sumout  $ (!\Div4|auto_generated|divider|divider|op_7~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_8~1_sumout )) ) + ( \Add35~11  ) + ( \Add35~10  ))
// \Add35~15  = SHARE((!\Div1|auto_generated|divider|divider|op_7~1_sumout  & (\Div4|auto_generated|divider|divider|op_7~1_sumout  & !\Div0|auto_generated|divider|divider|op_8~1_sumout )) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// ((!\Div0|auto_generated|divider|divider|op_8~1_sumout ) # (\Div4|auto_generated|divider|divider|op_7~1_sumout ))))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div4|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add35~10 ),
	.sharein(\Add35~11 ),
	.combout(),
	.sumout(\Add35~13_sumout ),
	.cout(\Add35~14 ),
	.shareout(\Add35~15 ));
// synopsys translate_off
defparam \Add35~13 .extended_lut = "off";
defparam \Add35~13 .lut_mask = 64'h00003F030000C33C;
defparam \Add35~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N21
cyclonev_lcell_comb \Add35~1 (
// Equation(s):
// \Add35~1_sumout  = SUM(( !\Div1|auto_generated|divider|divider|op_6~1_sumout  $ (!\Div4|auto_generated|divider|divider|op_6~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \Add35~15  ) + ( \Add35~14  ))
// \Add35~2  = CARRY(( !\Div1|auto_generated|divider|divider|op_6~1_sumout  $ (!\Div4|auto_generated|divider|divider|op_6~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \Add35~15  ) + ( \Add35~14  ))
// \Add35~3  = SHARE((!\Div1|auto_generated|divider|divider|op_6~1_sumout  & (\Div4|auto_generated|divider|divider|op_6~1_sumout  & !\Div0|auto_generated|divider|divider|op_7~1_sumout )) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// ((!\Div0|auto_generated|divider|divider|op_7~1_sumout ) # (\Div4|auto_generated|divider|divider|op_6~1_sumout ))))

	.dataa(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div4|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add35~14 ),
	.sharein(\Add35~15 ),
	.combout(),
	.sumout(\Add35~1_sumout ),
	.cout(\Add35~2 ),
	.shareout(\Add35~3 ));
// synopsys translate_off
defparam \Add35~1 .extended_lut = "off";
defparam \Add35~1 .lut_mask = 64'h00005F050000A55A;
defparam \Add35~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N36
cyclonev_lcell_comb \LessThan6~0 (
// Equation(s):
// \LessThan6~0_combout  = ( !\Add35~21_sumout  & ( (!\Add35~25_sumout ) # (!\Add35~29_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add35~25_sumout ),
	.datad(!\Add35~29_sumout ),
	.datae(gnd),
	.dataf(!\Add35~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~0 .extended_lut = "off";
defparam \LessThan6~0 .lut_mask = 64'hFFF0FFF000000000;
defparam \LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N24
cyclonev_lcell_comb \Add35~5 (
// Equation(s):
// \Add35~5_sumout  = SUM(( !\Div0|auto_generated|divider|divider|op_6~1_sumout  $ (!\Div1|auto_generated|divider|divider|op_5~1_sumout  $ (!\Div4|auto_generated|divider|divider|op_5~1_sumout )) ) + ( \Add35~3  ) + ( \Add35~2  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\Div4|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add35~2 ),
	.sharein(\Add35~3 ),
	.combout(),
	.sumout(\Add35~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add35~5 .extended_lut = "off";
defparam \Add35~5 .lut_mask = 64'h0000000000009966;
defparam \Add35~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N54
cyclonev_lcell_comb \LessThan6~1 (
// Equation(s):
// \LessThan6~1_combout  = ( \LessThan6~0_combout  & ( !\Add35~5_sumout  & ( (!\Add35~1_sumout  & ((!\Add35~13_sumout ) # ((!\Add35~17_sumout ) # (!\Add35~9_sumout )))) ) ) ) # ( !\LessThan6~0_combout  & ( !\Add35~5_sumout  & ( (!\Add35~1_sumout  & 
// ((!\Add35~13_sumout ) # (!\Add35~9_sumout ))) ) ) )

	.dataa(!\Add35~13_sumout ),
	.datab(!\Add35~17_sumout ),
	.datac(!\Add35~1_sumout ),
	.datad(!\Add35~9_sumout ),
	.datae(!\LessThan6~0_combout ),
	.dataf(!\Add35~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~1 .extended_lut = "off";
defparam \LessThan6~1 .lut_mask = 64'hF0A0F0E000000000;
defparam \LessThan6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N39
cyclonev_lcell_comb \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = ( \Div0|auto_generated|divider|divider|op_10~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_8~1_sumout  & (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_9~1_sumout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~0 .extended_lut = "off";
defparam \LessThan4~0 .lut_mask = 64'h0000000000010001;
defparam \LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N21
cyclonev_lcell_comb \VGA_R~0 (
// Equation(s):
// \VGA_R~0_combout  = ( \Div0|auto_generated|divider|divider|op_11~1_sumout  & ( \Div0|auto_generated|divider|divider|op_12~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (!\sw1~input_o  & !\LessThan4~0_combout )) ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_11~1_sumout  & ( \Div0|auto_generated|divider|divider|op_12~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & !\sw1~input_o ) ) ) ) # ( \Div0|auto_generated|divider|divider|op_11~1_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_12~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout ) # (\sw1~input_o ) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout ) # (\sw1~input_o ) ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\sw1~input_o ),
	.datac(!\LessThan4~0_combout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~0 .extended_lut = "off";
defparam \VGA_R~0 .lut_mask = 64'hBBBBBBBB88888080;
defparam \VGA_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N48
cyclonev_lcell_comb \VGA_R~3 (
// Equation(s):
// \VGA_R~3_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout  & ( \VGA_R~0_combout  & ( ((!\VGA_R[0]~1_combout  & ((!\LessThan6~1_combout ))) # (\VGA_R[0]~1_combout  & (!\LessThan5~1_combout ))) # 
// (\VGA_R[0]~2_combout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout  & ( \VGA_R~0_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & ((!\LessThan6~1_combout ))) # (\VGA_R[0]~1_combout  & 
// (!\LessThan5~1_combout )))) # (\VGA_R[0]~2_combout  & (\VGA_R[0]~1_combout )) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout  & ( !\VGA_R~0_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// ((!\LessThan6~1_combout ))) # (\VGA_R[0]~1_combout  & (!\LessThan5~1_combout )))) # (\VGA_R[0]~2_combout  & (!\VGA_R[0]~1_combout )) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout  & ( !\VGA_R~0_combout  & ( 
// (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & ((!\LessThan6~1_combout ))) # (\VGA_R[0]~1_combout  & (!\LessThan5~1_combout )))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\VGA_R[0]~1_combout ),
	.datac(!\LessThan5~1_combout ),
	.datad(!\LessThan6~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ),
	.dataf(!\VGA_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~3 .extended_lut = "off";
defparam \VGA_R~3 .lut_mask = 64'hA820EC64B931FD75;
defparam \VGA_R~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N18
cyclonev_lcell_comb \VGA_R~4 (
// Equation(s):
// \VGA_R~4_combout  = ( \VGA_B~16_combout  & ( \VGA_R~3_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((\sw4~input_o  & \LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( \VGA_R~3_combout  ) ) # ( \VGA_B~16_combout  & ( 
// !\VGA_R~3_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((!\sw4~input_o ) # (\LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( !\VGA_R~3_combout  ) )

	.dataa(!\always0~1_combout ),
	.datab(!\sw4~input_o ),
	.datac(!\LessThan7~1_combout ),
	.datad(!\view_state~0_combout ),
	.datae(!\VGA_B~16_combout ),
	.dataf(!\VGA_R~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~4 .extended_lut = "off";
defparam \VGA_R~4 .lut_mask = 64'hFFFFBAEFFFFFFEAB;
defparam \VGA_R~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y54_N19
dffeas \VGA_R[0]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_R~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N42
cyclonev_lcell_comb \VGA_R~5 (
// Equation(s):
// \VGA_R~5_combout  = ( \Div0|auto_generated|divider|divider|op_11~1_sumout  & ( \Div0|auto_generated|divider|divider|op_12~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (!\sw1~input_o  & !\LessThan4~0_combout )) ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_11~1_sumout  & ( \Div0|auto_generated|divider|divider|op_12~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout ) # (\sw1~input_o ) ) ) ) # ( \Div0|auto_generated|divider|divider|op_11~1_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_12~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & !\sw1~input_o ) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_12~1_sumout  & ( 
// (!\Div0|auto_generated|divider|divider|op_5~1_sumout ) # (\sw1~input_o ) ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\sw1~input_o ),
	.datad(!\LessThan4~0_combout ),
	.datae(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~5 .extended_lut = "off";
defparam \VGA_R~5 .lut_mask = 64'hAFAFA0A0AFAFA000;
defparam \VGA_R~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N45
cyclonev_lcell_comb \VGA_R~6 (
// Equation(s):
// \VGA_R~6_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout  & ( \VGA_R~5_combout  & ( ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout )))) # 
// (\VGA_R[0]~2_combout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout  & ( \VGA_R~5_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & 
// ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (\VGA_R[0]~1_combout )) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout  & ( !\VGA_R~5_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (!\VGA_R[0]~1_combout )) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout  & ( !\VGA_R~5_combout  & ( 
// (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\VGA_R[0]~1_combout ),
	.datac(!\LessThan6~1_combout ),
	.datad(!\LessThan5~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ),
	.dataf(!\VGA_R~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~6 .extended_lut = "off";
defparam \VGA_R~6 .lut_mask = 64'hA280E6C4B391F7D5;
defparam \VGA_R~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N57
cyclonev_lcell_comb \VGA_R~7 (
// Equation(s):
// \VGA_R~7_combout  = ( \LessThan7~1_combout  & ( \VGA_R~6_combout  & ( (!\VGA_B~16_combout ) # ((!\always0~1_combout ) # (!\sw4~input_o  $ (\view_state~0_combout ))) ) ) ) # ( !\LessThan7~1_combout  & ( \VGA_R~6_combout  & ( (!\VGA_B~16_combout ) # 
// ((!\always0~1_combout ) # (!\view_state~0_combout )) ) ) ) # ( \LessThan7~1_combout  & ( !\VGA_R~6_combout  & ( (!\VGA_B~16_combout ) # ((!\always0~1_combout ) # (\view_state~0_combout )) ) ) ) # ( !\LessThan7~1_combout  & ( !\VGA_R~6_combout  & ( 
// (!\VGA_B~16_combout ) # ((!\always0~1_combout ) # (!\sw4~input_o  $ (!\view_state~0_combout ))) ) ) )

	.dataa(!\VGA_B~16_combout ),
	.datab(!\always0~1_combout ),
	.datac(!\sw4~input_o ),
	.datad(!\view_state~0_combout ),
	.datae(!\LessThan7~1_combout ),
	.dataf(!\VGA_R~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~7 .extended_lut = "off";
defparam \VGA_R~7 .lut_mask = 64'hEFFEEEFFFFEEFEEF;
defparam \VGA_R~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y54_N58
dffeas \VGA_R[1]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_R~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N33
cyclonev_lcell_comb \VGA_R~8 (
// Equation(s):
// \VGA_R~8_combout  = ( \Div0|auto_generated|divider|divider|op_11~1_sumout  & ( \Div0|auto_generated|divider|divider|op_12~1_sumout  & ( (!\sw1~input_o  & (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (!\LessThan4~0_combout ))) # (\sw1~input_o  & 
// (((!\Div0|auto_generated|divider|divider|op_10~1_sumout )))) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~1_sumout  & ( \Div0|auto_generated|divider|divider|op_12~1_sumout  & ( (!\sw1~input_o  & 
// (!\Div0|auto_generated|divider|divider|op_5~1_sumout )) # (\sw1~input_o  & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout ))) ) ) ) # ( \Div0|auto_generated|divider|divider|op_11~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_12~1_sumout  
// & ( (!\sw1~input_o  & (!\Div0|auto_generated|divider|divider|op_5~1_sumout )) # (\sw1~input_o  & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout ))) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~1_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_12~1_sumout  & ( (!\sw1~input_o  & (!\Div0|auto_generated|divider|divider|op_5~1_sumout )) # (\sw1~input_o  & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout ))) ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\sw1~input_o ),
	.datac(!\LessThan4~0_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~8 .extended_lut = "off";
defparam \VGA_R~8 .lut_mask = 64'hBB88BB88BB88B380;
defparam \VGA_R~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N48
cyclonev_lcell_comb \VGA_R~9 (
// Equation(s):
// \VGA_R~9_combout  = ( \LessThan6~1_combout  & ( \LessThan5~1_combout  & ( (\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & ((\img_rom|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ))) # (\VGA_R[0]~1_combout  & (\VGA_R~8_combout 
// )))) ) ) ) # ( !\LessThan6~1_combout  & ( \LessThan5~1_combout  & ( (!\VGA_R[0]~2_combout  & (!\VGA_R[0]~1_combout )) # (\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & ((\img_rom|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout 
// ))) # (\VGA_R[0]~1_combout  & (\VGA_R~8_combout )))) ) ) ) # ( \LessThan6~1_combout  & ( !\LessThan5~1_combout  & ( (!\VGA_R[0]~2_combout  & (\VGA_R[0]~1_combout )) # (\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// ((\img_rom|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ))) # (\VGA_R[0]~1_combout  & (\VGA_R~8_combout )))) ) ) ) # ( !\LessThan6~1_combout  & ( !\LessThan5~1_combout  & ( (!\VGA_R[0]~2_combout ) # ((!\VGA_R[0]~1_combout  & 
// ((\img_rom|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ))) # (\VGA_R[0]~1_combout  & (\VGA_R~8_combout ))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\VGA_R[0]~1_combout ),
	.datac(!\VGA_R~8_combout ),
	.datad(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.datae(!\LessThan6~1_combout ),
	.dataf(!\LessThan5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~9 .extended_lut = "off";
defparam \VGA_R~9 .lut_mask = 64'hABEF236789CD0145;
defparam \VGA_R~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N24
cyclonev_lcell_comb \VGA_R~10 (
// Equation(s):
// \VGA_R~10_combout  = ( \view_state~0_combout  & ( \VGA_R~9_combout  & ( (!\always0~1_combout ) # ((!\VGA_B~16_combout ) # ((\sw4~input_o  & \LessThan7~1_combout ))) ) ) ) # ( !\view_state~0_combout  & ( \VGA_R~9_combout  & ( (!\sw4~input_o ) # 
// ((!\LessThan7~1_combout ) # ((!\always0~1_combout ) # (!\VGA_B~16_combout ))) ) ) ) # ( \view_state~0_combout  & ( !\VGA_R~9_combout  & ( (!\sw4~input_o ) # (((!\always0~1_combout ) # (!\VGA_B~16_combout )) # (\LessThan7~1_combout )) ) ) ) # ( 
// !\view_state~0_combout  & ( !\VGA_R~9_combout  & ( (!\always0~1_combout ) # ((!\VGA_B~16_combout ) # ((\sw4~input_o  & !\LessThan7~1_combout ))) ) ) )

	.dataa(!\sw4~input_o ),
	.datab(!\LessThan7~1_combout ),
	.datac(!\always0~1_combout ),
	.datad(!\VGA_B~16_combout ),
	.datae(!\view_state~0_combout ),
	.dataf(!\VGA_R~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~10 .extended_lut = "off";
defparam \VGA_R~10 .lut_mask = 64'hFFF4FFFBFFFEFFF1;
defparam \VGA_R~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y54_N25
dffeas \VGA_R[2]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_R~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N51
cyclonev_lcell_comb \VGA_R~11 (
// Equation(s):
// \VGA_R~11_combout  = ( \LessThan4~0_combout  & ( \Div0|auto_generated|divider|divider|op_9~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (!\sw1~input_o  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout ) # 
// (!\Div0|auto_generated|divider|divider|op_12~1_sumout )))) ) ) ) # ( !\LessThan4~0_combout  & ( \Div0|auto_generated|divider|divider|op_9~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & !\sw1~input_o ) ) ) ) # ( \LessThan4~0_combout  
// & ( !\Div0|auto_generated|divider|divider|op_9~1_sumout  & ( ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout ) # (!\Div0|auto_generated|divider|divider|op_12~1_sumout )))) # (\sw1~input_o ) ) 
// ) ) # ( !\LessThan4~0_combout  & ( !\Div0|auto_generated|divider|divider|op_9~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout ) # (\sw1~input_o ) ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datad(!\sw1~input_o ),
	.datae(!\LessThan4~0_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~11 .extended_lut = "off";
defparam \VGA_R~11 .lut_mask = 64'hAAFFA8FFAA00A800;
defparam \VGA_R~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N39
cyclonev_lcell_comb \VGA_R~12 (
// Equation(s):
// \VGA_R~12_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  & ( \VGA_R~11_combout  & ( ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout )))) # 
// (\VGA_R[0]~2_combout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  & ( \VGA_R~11_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & 
// ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((\VGA_R[0]~1_combout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  & ( !\VGA_R~11_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((!\VGA_R[0]~1_combout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  & ( !\VGA_R~11_combout  
// & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\LessThan6~1_combout ),
	.datac(!\LessThan5~1_combout ),
	.datad(!\VGA_R[0]~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.dataf(!\VGA_R~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~12 .extended_lut = "off";
defparam \VGA_R~12 .lut_mask = 64'h88A0DDA088F5DDF5;
defparam \VGA_R~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N9
cyclonev_lcell_comb \VGA_R~13 (
// Equation(s):
// \VGA_R~13_combout  = ( \view_state~0_combout  & ( \VGA_R~12_combout  & ( (!\VGA_B~16_combout ) # ((!\always0~1_combout ) # ((\sw4~input_o  & \LessThan7~1_combout ))) ) ) ) # ( !\view_state~0_combout  & ( \VGA_R~12_combout  & ( (!\sw4~input_o ) # 
// ((!\VGA_B~16_combout ) # ((!\LessThan7~1_combout ) # (!\always0~1_combout ))) ) ) ) # ( \view_state~0_combout  & ( !\VGA_R~12_combout  & ( (!\sw4~input_o ) # ((!\VGA_B~16_combout ) # ((!\always0~1_combout ) # (\LessThan7~1_combout ))) ) ) ) # ( 
// !\view_state~0_combout  & ( !\VGA_R~12_combout  & ( (!\VGA_B~16_combout ) # ((!\always0~1_combout ) # ((\sw4~input_o  & !\LessThan7~1_combout ))) ) ) )

	.dataa(!\sw4~input_o ),
	.datab(!\VGA_B~16_combout ),
	.datac(!\LessThan7~1_combout ),
	.datad(!\always0~1_combout ),
	.datae(!\view_state~0_combout ),
	.dataf(!\VGA_R~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~13 .extended_lut = "off";
defparam \VGA_R~13 .lut_mask = 64'hFFDCFFEFFFFEFFCD;
defparam \VGA_R~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y54_N10
dffeas \VGA_R[3]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_R~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[3]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N48
cyclonev_lcell_comb \VGA_R~14 (
// Equation(s):
// \VGA_R~14_combout  = ( \LessThan4~0_combout  & ( \Div0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (!\sw1~input_o  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout ) # 
// (!\Div0|auto_generated|divider|divider|op_12~1_sumout )))) ) ) ) # ( !\LessThan4~0_combout  & ( \Div0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & !\sw1~input_o ) ) ) ) # ( \LessThan4~0_combout  
// & ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  & ( ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout ) # (!\Div0|auto_generated|divider|divider|op_12~1_sumout )))) # (\sw1~input_o ) ) 
// ) ) # ( !\LessThan4~0_combout  & ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout ) # (\sw1~input_o ) ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\sw1~input_o ),
	.datad(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datae(!\LessThan4~0_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~14 .extended_lut = "off";
defparam \VGA_R~14 .lut_mask = 64'hAFAFAF8FA0A0A080;
defparam \VGA_R~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N9
cyclonev_lcell_comb \VGA_R~15 (
// Equation(s):
// \VGA_R~15_combout  = ( \LessThan6~1_combout  & ( \LessThan5~1_combout  & ( (\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (\img_rom|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout )) # (\VGA_R[0]~1_combout  & 
// ((\VGA_R~14_combout ))))) ) ) ) # ( !\LessThan6~1_combout  & ( \LessThan5~1_combout  & ( (!\VGA_R[0]~2_combout  & (((!\VGA_R[0]~1_combout )))) # (\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// (\img_rom|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout )) # (\VGA_R[0]~1_combout  & ((\VGA_R~14_combout ))))) ) ) ) # ( \LessThan6~1_combout  & ( !\LessThan5~1_combout  & ( (!\VGA_R[0]~2_combout  & (((\VGA_R[0]~1_combout )))) # 
// (\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (\img_rom|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout )) # (\VGA_R[0]~1_combout  & ((\VGA_R~14_combout ))))) ) ) ) # ( !\LessThan6~1_combout  & ( !\LessThan5~1_combout  & ( 
// (!\VGA_R[0]~2_combout ) # ((!\VGA_R[0]~1_combout  & (\img_rom|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout )) # (\VGA_R[0]~1_combout  & ((\VGA_R~14_combout )))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.datac(!\VGA_R[0]~1_combout ),
	.datad(!\VGA_R~14_combout ),
	.datae(!\LessThan6~1_combout ),
	.dataf(!\LessThan5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~15 .extended_lut = "off";
defparam \VGA_R~15 .lut_mask = 64'hBABF1A1FB0B51015;
defparam \VGA_R~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N12
cyclonev_lcell_comb \VGA_R~16 (
// Equation(s):
// \VGA_R~16_combout  = ( \LessThan7~1_combout  & ( \VGA_R~15_combout  & ( (!\VGA_B~16_combout ) # ((!\always0~1_combout ) # (!\view_state~0_combout  $ (\sw4~input_o ))) ) ) ) # ( !\LessThan7~1_combout  & ( \VGA_R~15_combout  & ( (!\VGA_B~16_combout ) # 
// ((!\always0~1_combout ) # (!\view_state~0_combout )) ) ) ) # ( \LessThan7~1_combout  & ( !\VGA_R~15_combout  & ( (!\VGA_B~16_combout ) # ((!\always0~1_combout ) # (\view_state~0_combout )) ) ) ) # ( !\LessThan7~1_combout  & ( !\VGA_R~15_combout  & ( 
// (!\VGA_B~16_combout ) # ((!\always0~1_combout ) # (!\view_state~0_combout  $ (!\sw4~input_o ))) ) ) )

	.dataa(!\VGA_B~16_combout ),
	.datab(!\always0~1_combout ),
	.datac(!\view_state~0_combout ),
	.datad(!\sw4~input_o ),
	.datae(!\LessThan7~1_combout ),
	.dataf(!\VGA_R~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~16 .extended_lut = "off";
defparam \VGA_R~16 .lut_mask = 64'hEFFEEFEFFEFEFEEF;
defparam \VGA_R~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y54_N14
dffeas \VGA_R[4]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_R~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[4]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N24
cyclonev_lcell_comb \VGA_R~17 (
// Equation(s):
// \VGA_R~17_combout  = ( \LessThan4~0_combout  & ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\sw1~input_o  & (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout ) # 
// (!\Div0|auto_generated|divider|divider|op_11~1_sumout )))) ) ) ) # ( !\LessThan4~0_combout  & ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\sw1~input_o  & !\Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) ) # ( \LessThan4~0_combout  
// & ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_12~1_sumout ) # (!\Div0|auto_generated|divider|divider|op_11~1_sumout )))) # (\sw1~input_o ) ) 
// ) ) # ( !\LessThan4~0_combout  & ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout ) # (\sw1~input_o ) ) ) )

	.dataa(!\sw1~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datae(!\LessThan4~0_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~17 .extended_lut = "off";
defparam \VGA_R~17 .lut_mask = 64'hDDDDDDD588888880;
defparam \VGA_R~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N12
cyclonev_lcell_comb \VGA_R~18 (
// Equation(s):
// \VGA_R~18_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( \VGA_R~17_combout  & ( ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout )))) # 
// (\VGA_R[0]~2_combout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( \VGA_R~17_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & 
// ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((\VGA_R[0]~1_combout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( !\VGA_R~17_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((!\VGA_R[0]~1_combout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  & ( !\VGA_R~17_combout  
// & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\LessThan6~1_combout ),
	.datac(!\VGA_R[0]~1_combout ),
	.datad(!\LessThan5~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.dataf(!\VGA_R~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~18 .extended_lut = "off";
defparam \VGA_R~18 .lut_mask = 64'h8A80DAD08F85DFD5;
defparam \VGA_R~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N0
cyclonev_lcell_comb \VGA_R~19 (
// Equation(s):
// \VGA_R~19_combout  = ( \VGA_B~16_combout  & ( \VGA_R~18_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((\LessThan7~1_combout  & \sw4~input_o )))) ) ) ) # ( !\VGA_B~16_combout  & ( \VGA_R~18_combout  ) ) # ( \VGA_B~16_combout  & ( 
// !\VGA_R~18_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((!\sw4~input_o ) # (\LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( !\VGA_R~18_combout  ) )

	.dataa(!\view_state~0_combout ),
	.datab(!\always0~1_combout ),
	.datac(!\LessThan7~1_combout ),
	.datad(!\sw4~input_o ),
	.datae(!\VGA_B~16_combout ),
	.dataf(!\VGA_R~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~19 .extended_lut = "off";
defparam \VGA_R~19 .lut_mask = 64'hFFFFDDEDFFFFEEED;
defparam \VGA_R~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y53_N1
dffeas \VGA_R[5]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_R~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[5]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N27
cyclonev_lcell_comb \VGA_R~20 (
// Equation(s):
// \VGA_R~20_combout  = ( \LessThan4~0_combout  & ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\sw1~input_o  & (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout ) # 
// (!\Div0|auto_generated|divider|divider|op_12~1_sumout )))) ) ) ) # ( !\LessThan4~0_combout  & ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\sw1~input_o  & !\Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) ) # ( \LessThan4~0_combout  
// & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout ) # (!\Div0|auto_generated|divider|divider|op_12~1_sumout )))) # (\sw1~input_o ) ) 
// ) ) # ( !\LessThan4~0_combout  & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout ) # (\sw1~input_o ) ) ) )

	.dataa(!\sw1~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datae(!\LessThan4~0_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~20 .extended_lut = "off";
defparam \VGA_R~20 .lut_mask = 64'hDDDDDDD588888880;
defparam \VGA_R~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N15
cyclonev_lcell_comb \VGA_R~21 (
// Equation(s):
// \VGA_R~21_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  & ( \VGA_R~20_combout  & ( ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout )))) # 
// (\VGA_R[0]~2_combout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  & ( \VGA_R~20_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & 
// ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((\VGA_R[0]~1_combout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  & ( !\VGA_R~20_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((!\VGA_R[0]~1_combout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout  & ( !\VGA_R~20_combout  
// & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\LessThan6~1_combout ),
	.datac(!\LessThan5~1_combout ),
	.datad(!\VGA_R[0]~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w22_n0_mux_dataout~0_combout ),
	.dataf(!\VGA_R~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~21 .extended_lut = "off";
defparam \VGA_R~21 .lut_mask = 64'h88A0DDA088F5DDF5;
defparam \VGA_R~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N57
cyclonev_lcell_comb \VGA_R~22 (
// Equation(s):
// \VGA_R~22_combout  = ( \VGA_B~16_combout  & ( \VGA_R~21_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((\sw4~input_o  & \LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( \VGA_R~21_combout  ) ) # ( \VGA_B~16_combout  & ( 
// !\VGA_R~21_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((!\sw4~input_o ) # (\LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( !\VGA_R~21_combout  ) )

	.dataa(!\view_state~0_combout ),
	.datab(!\always0~1_combout ),
	.datac(!\sw4~input_o ),
	.datad(!\LessThan7~1_combout ),
	.datae(!\VGA_B~16_combout ),
	.dataf(!\VGA_R~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~22 .extended_lut = "off";
defparam \VGA_R~22 .lut_mask = 64'hFFFFDEDDFFFFEEED;
defparam \VGA_R~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y53_N59
dffeas \VGA_R[6]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_R~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[6]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N36
cyclonev_lcell_comb \VGA_R~23 (
// Equation(s):
// \VGA_R~23_combout  = ( \Div0|auto_generated|divider|divider|op_11~1_sumout  & ( \Div0|auto_generated|divider|divider|op_12~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((!\LessThan4~0_combout ) # (\sw1~input_o ))) ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_11~1_sumout  & ( \Div0|auto_generated|divider|divider|op_12~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  ) ) ) # ( \Div0|auto_generated|divider|divider|op_11~1_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_12~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  ) ) ) # ( !\Div0|auto_generated|divider|divider|op_11~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_12~1_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_5~1_sumout  ) ) )

	.dataa(!\sw1~input_o ),
	.datab(gnd),
	.datac(!\LessThan4~0_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~23 .extended_lut = "off";
defparam \VGA_R~23 .lut_mask = 64'hFF00FF00FF00F500;
defparam \VGA_R~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N48
cyclonev_lcell_comb \VGA_R~24 (
// Equation(s):
// \VGA_R~24_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  & ( \VGA_R~23_combout  & ( ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout )))) # 
// (\VGA_R[0]~2_combout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  & ( \VGA_R~23_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & 
// ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((\VGA_R[0]~1_combout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  & ( !\VGA_R~23_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((!\VGA_R[0]~1_combout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout  & ( !\VGA_R~23_combout  
// & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\LessThan6~1_combout ),
	.datac(!\VGA_R[0]~1_combout ),
	.datad(!\LessThan5~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w23_n0_mux_dataout~0_combout ),
	.dataf(!\VGA_R~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~24 .extended_lut = "off";
defparam \VGA_R~24 .lut_mask = 64'h8A80DAD08F85DFD5;
defparam \VGA_R~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N42
cyclonev_lcell_comb \VGA_R~25 (
// Equation(s):
// \VGA_R~25_combout  = ( \VGA_B~16_combout  & ( \VGA_R~24_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((\LessThan7~1_combout  & \sw4~input_o )))) ) ) ) # ( !\VGA_B~16_combout  & ( \VGA_R~24_combout  ) ) # ( \VGA_B~16_combout  & ( 
// !\VGA_R~24_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((!\sw4~input_o ) # (\LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( !\VGA_R~24_combout  ) )

	.dataa(!\view_state~0_combout ),
	.datab(!\always0~1_combout ),
	.datac(!\LessThan7~1_combout ),
	.datad(!\sw4~input_o ),
	.datae(!\VGA_B~16_combout ),
	.dataf(!\VGA_R~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~25 .extended_lut = "off";
defparam \VGA_R~25 .lut_mask = 64'hFFFFDDEDFFFFEEED;
defparam \VGA_R~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y53_N43
dffeas \VGA_R[7]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_R~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_R[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_R[7]~reg0 .is_wysiwyg = "true";
defparam \VGA_R[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N15
cyclonev_lcell_comb \VGA_G~0 (
// Equation(s):
// \VGA_G~0_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout  & ( \VGA_R~0_combout  & ( ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout )))) # 
// (\VGA_R[0]~2_combout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout  & ( \VGA_R~0_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & 
// ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (\VGA_R[0]~1_combout )) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout  & ( !\VGA_R~0_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (!\VGA_R[0]~1_combout )) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout  & ( !\VGA_R~0_combout  & ( 
// (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\VGA_R[0]~1_combout ),
	.datac(!\LessThan6~1_combout ),
	.datad(!\LessThan5~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ),
	.dataf(!\VGA_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~0 .extended_lut = "off";
defparam \VGA_G~0 .lut_mask = 64'hA280E6C4B391F7D5;
defparam \VGA_G~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N21
cyclonev_lcell_comb \VGA_G~1 (
// Equation(s):
// \VGA_G~1_combout  = ( \VGA_B~16_combout  & ( \VGA_G~0_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((\sw4~input_o  & \LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( \VGA_G~0_combout  ) ) # ( \VGA_B~16_combout  & ( 
// !\VGA_G~0_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((!\sw4~input_o ) # (\LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( !\VGA_G~0_combout  ) )

	.dataa(!\always0~1_combout ),
	.datab(!\sw4~input_o ),
	.datac(!\view_state~0_combout ),
	.datad(!\LessThan7~1_combout ),
	.datae(!\VGA_B~16_combout ),
	.dataf(!\VGA_G~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~1 .extended_lut = "off";
defparam \VGA_G~1 .lut_mask = 64'hFFFFBEAFFFFFFAEB;
defparam \VGA_G~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y54_N22
dffeas \VGA_G[0]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_G~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N12
cyclonev_lcell_comb \VGA_G~2 (
// Equation(s):
// \VGA_G~2_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout  & ( \VGA_R~5_combout  & ( ((!\VGA_R[0]~1_combout  & ((!\LessThan6~1_combout ))) # (\VGA_R[0]~1_combout  & (!\LessThan5~1_combout ))) # 
// (\VGA_R[0]~2_combout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout  & ( \VGA_R~5_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & ((!\LessThan6~1_combout ))) # (\VGA_R[0]~1_combout  & 
// (!\LessThan5~1_combout )))) # (\VGA_R[0]~2_combout  & (\VGA_R[0]~1_combout )) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout  & ( !\VGA_R~5_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// ((!\LessThan6~1_combout ))) # (\VGA_R[0]~1_combout  & (!\LessThan5~1_combout )))) # (\VGA_R[0]~2_combout  & (!\VGA_R[0]~1_combout )) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout  & ( !\VGA_R~5_combout  & ( 
// (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & ((!\LessThan6~1_combout ))) # (\VGA_R[0]~1_combout  & (!\LessThan5~1_combout )))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\VGA_R[0]~1_combout ),
	.datac(!\LessThan5~1_combout ),
	.datad(!\LessThan6~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ),
	.dataf(!\VGA_R~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~2 .extended_lut = "off";
defparam \VGA_G~2 .lut_mask = 64'hA820EC64B931FD75;
defparam \VGA_G~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N57
cyclonev_lcell_comb \VGA_G~3 (
// Equation(s):
// \VGA_G~3_combout  = ( \VGA_B~16_combout  & ( \VGA_G~2_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((\sw4~input_o  & \LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( \VGA_G~2_combout  ) ) # ( \VGA_B~16_combout  & ( 
// !\VGA_G~2_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((!\sw4~input_o ) # (\LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( !\VGA_G~2_combout  ) )

	.dataa(!\always0~1_combout ),
	.datab(!\view_state~0_combout ),
	.datac(!\sw4~input_o ),
	.datad(!\LessThan7~1_combout ),
	.datae(!\VGA_B~16_combout ),
	.dataf(!\VGA_G~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~3 .extended_lut = "off";
defparam \VGA_G~3 .lut_mask = 64'hFFFFBEBBFFFFEEEB;
defparam \VGA_G~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y54_N58
dffeas \VGA_G[1]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_G~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N45
cyclonev_lcell_comb \VGA_G~4 (
// Equation(s):
// \VGA_G~4_combout  = ( \LessThan6~1_combout  & ( \LessThan5~1_combout  & ( (\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (\img_rom|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout )) # (\VGA_R[0]~1_combout  & ((\VGA_R~8_combout 
// ))))) ) ) ) # ( !\LessThan6~1_combout  & ( \LessThan5~1_combout  & ( (!\VGA_R[0]~2_combout  & (((!\VGA_R[0]~1_combout )))) # (\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// (\img_rom|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout )) # (\VGA_R[0]~1_combout  & ((\VGA_R~8_combout ))))) ) ) ) # ( \LessThan6~1_combout  & ( !\LessThan5~1_combout  & ( (!\VGA_R[0]~2_combout  & (((\VGA_R[0]~1_combout )))) # 
// (\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (\img_rom|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout )) # (\VGA_R[0]~1_combout  & ((\VGA_R~8_combout ))))) ) ) ) # ( !\LessThan6~1_combout  & ( !\LessThan5~1_combout  & ( 
// (!\VGA_R[0]~2_combout ) # ((!\VGA_R[0]~1_combout  & (\img_rom|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout )) # (\VGA_R[0]~1_combout  & ((\VGA_R~8_combout )))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ),
	.datac(!\VGA_R[0]~1_combout ),
	.datad(!\VGA_R~8_combout ),
	.datae(!\LessThan6~1_combout ),
	.dataf(!\LessThan5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~4 .extended_lut = "off";
defparam \VGA_G~4 .lut_mask = 64'hBABF1A1FB0B51015;
defparam \VGA_G~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N18
cyclonev_lcell_comb \VGA_G~5 (
// Equation(s):
// \VGA_G~5_combout  = ( \view_state~0_combout  & ( \VGA_G~4_combout  & ( (!\always0~1_combout ) # ((!\VGA_B~16_combout ) # ((\sw4~input_o  & \LessThan7~1_combout ))) ) ) ) # ( !\view_state~0_combout  & ( \VGA_G~4_combout  & ( (!\sw4~input_o ) # 
// ((!\LessThan7~1_combout ) # ((!\always0~1_combout ) # (!\VGA_B~16_combout ))) ) ) ) # ( \view_state~0_combout  & ( !\VGA_G~4_combout  & ( (!\sw4~input_o ) # (((!\always0~1_combout ) # (!\VGA_B~16_combout )) # (\LessThan7~1_combout )) ) ) ) # ( 
// !\view_state~0_combout  & ( !\VGA_G~4_combout  & ( (!\always0~1_combout ) # ((!\VGA_B~16_combout ) # ((\sw4~input_o  & !\LessThan7~1_combout ))) ) ) )

	.dataa(!\sw4~input_o ),
	.datab(!\LessThan7~1_combout ),
	.datac(!\always0~1_combout ),
	.datad(!\VGA_B~16_combout ),
	.datae(!\view_state~0_combout ),
	.dataf(!\VGA_G~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~5 .extended_lut = "off";
defparam \VGA_G~5 .lut_mask = 64'hFFF4FFFBFFFEFFF1;
defparam \VGA_G~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y54_N20
dffeas \VGA_G[2]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_G~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N9
cyclonev_lcell_comb \VGA_G~6 (
// Equation(s):
// \VGA_G~6_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout  & ( \VGA_R~11_combout  & ( ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout )))) # 
// (\VGA_R[0]~2_combout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout  & ( \VGA_R~11_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & 
// ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((\VGA_R[0]~1_combout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout  & ( !\VGA_R~11_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((!\VGA_R[0]~1_combout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout  & ( !\VGA_R~11_combout  
// & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\LessThan6~1_combout ),
	.datac(!\VGA_R[0]~1_combout ),
	.datad(!\LessThan5~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ),
	.dataf(!\VGA_R~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~6 .extended_lut = "off";
defparam \VGA_G~6 .lut_mask = 64'h8A80DAD08F85DFD5;
defparam \VGA_G~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N24
cyclonev_lcell_comb \VGA_G~7 (
// Equation(s):
// \VGA_G~7_combout  = ( \VGA_B~16_combout  & ( \VGA_G~6_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((\sw4~input_o  & \LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( \VGA_G~6_combout  ) ) # ( \VGA_B~16_combout  & ( 
// !\VGA_G~6_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((!\sw4~input_o ) # (\LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( !\VGA_G~6_combout  ) )

	.dataa(!\always0~1_combout ),
	.datab(!\sw4~input_o ),
	.datac(!\LessThan7~1_combout ),
	.datad(!\view_state~0_combout ),
	.datae(!\VGA_B~16_combout ),
	.dataf(!\VGA_G~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~7 .extended_lut = "off";
defparam \VGA_G~7 .lut_mask = 64'hFFFFBAEFFFFFFEAB;
defparam \VGA_G~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y54_N25
dffeas \VGA_G[3]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_G~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[3]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N6
cyclonev_lcell_comb \VGA_G~8 (
// Equation(s):
// \VGA_G~8_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout  & ( \VGA_R~14_combout  & ( ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout )))) # 
// (\VGA_R[0]~2_combout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout  & ( \VGA_R~14_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & 
// ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((\VGA_R[0]~1_combout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout  & ( !\VGA_R~14_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((!\VGA_R[0]~1_combout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout  & ( !\VGA_R~14_combout  
// & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\LessThan6~1_combout ),
	.datac(!\LessThan5~1_combout ),
	.datad(!\VGA_R[0]~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ),
	.dataf(!\VGA_R~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~8 .extended_lut = "off";
defparam \VGA_G~8 .lut_mask = 64'h88A0DDA088F5DDF5;
defparam \VGA_G~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N27
cyclonev_lcell_comb \VGA_G~9 (
// Equation(s):
// \VGA_G~9_combout  = ( \VGA_B~16_combout  & ( \VGA_G~8_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((\sw4~input_o  & \LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( \VGA_G~8_combout  ) ) # ( \VGA_B~16_combout  & ( 
// !\VGA_G~8_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((!\sw4~input_o ) # (\LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( !\VGA_G~8_combout  ) )

	.dataa(!\always0~1_combout ),
	.datab(!\sw4~input_o ),
	.datac(!\view_state~0_combout ),
	.datad(!\LessThan7~1_combout ),
	.datae(!\VGA_B~16_combout ),
	.dataf(!\VGA_G~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~9 .extended_lut = "off";
defparam \VGA_G~9 .lut_mask = 64'hFFFFBEAFFFFFFAEB;
defparam \VGA_G~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y54_N29
dffeas \VGA_G[4]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_G~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[4]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N51
cyclonev_lcell_comb \VGA_G~10 (
// Equation(s):
// \VGA_G~10_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout  & ( \VGA_R~17_combout  & ( ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout )))) # 
// (\VGA_R[0]~2_combout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout  & ( \VGA_R~17_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & 
// ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((\VGA_R[0]~1_combout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout  & ( !\VGA_R~17_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((!\VGA_R[0]~1_combout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout  & ( !\VGA_R~17_combout  
// & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\LessThan6~1_combout ),
	.datac(!\LessThan5~1_combout ),
	.datad(!\VGA_R[0]~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ),
	.dataf(!\VGA_R~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~10 .extended_lut = "off";
defparam \VGA_G~10 .lut_mask = 64'h88A0DDA088F5DDF5;
defparam \VGA_G~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N3
cyclonev_lcell_comb \VGA_G~11 (
// Equation(s):
// \VGA_G~11_combout  = ( \VGA_B~16_combout  & ( \VGA_G~10_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((\sw4~input_o  & \LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( \VGA_G~10_combout  ) ) # ( \VGA_B~16_combout  & ( 
// !\VGA_G~10_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((!\sw4~input_o ) # (\LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( !\VGA_G~10_combout  ) )

	.dataa(!\view_state~0_combout ),
	.datab(!\always0~1_combout ),
	.datac(!\sw4~input_o ),
	.datad(!\LessThan7~1_combout ),
	.datae(!\VGA_B~16_combout ),
	.dataf(!\VGA_G~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~11 .extended_lut = "off";
defparam \VGA_G~11 .lut_mask = 64'hFFFFDEDDFFFFEEED;
defparam \VGA_G~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y53_N4
dffeas \VGA_G[5]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_G~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[5]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N30
cyclonev_lcell_comb \VGA_G~12 (
// Equation(s):
// \VGA_G~12_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout  & ( \VGA_R~20_combout  & ( ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout )))) # 
// (\VGA_R[0]~2_combout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout  & ( \VGA_R~20_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & 
// ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((\VGA_R[0]~1_combout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout  & ( !\VGA_R~20_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((!\VGA_R[0]~1_combout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout  & ( !\VGA_R~20_combout  
// & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\LessThan6~1_combout ),
	.datac(!\VGA_R[0]~1_combout ),
	.datad(!\LessThan5~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ),
	.dataf(!\VGA_R~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~12 .extended_lut = "off";
defparam \VGA_G~12 .lut_mask = 64'h8A80DAD08F85DFD5;
defparam \VGA_G~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N18
cyclonev_lcell_comb \VGA_G~13 (
// Equation(s):
// \VGA_G~13_combout  = ( \VGA_B~16_combout  & ( \VGA_G~12_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((\sw4~input_o  & \LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( \VGA_G~12_combout  ) ) # ( \VGA_B~16_combout  & ( 
// !\VGA_G~12_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((!\sw4~input_o ) # (\LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( !\VGA_G~12_combout  ) )

	.dataa(!\view_state~0_combout ),
	.datab(!\sw4~input_o ),
	.datac(!\LessThan7~1_combout ),
	.datad(!\always0~1_combout ),
	.datae(!\VGA_B~16_combout ),
	.dataf(!\VGA_G~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~13 .extended_lut = "off";
defparam \VGA_G~13 .lut_mask = 64'hFFFFFF65FFFFFFA9;
defparam \VGA_G~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y53_N19
dffeas \VGA_G[6]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_G~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[6]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N33
cyclonev_lcell_comb \VGA_G~14 (
// Equation(s):
// \VGA_G~14_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout  & ( \VGA_R~23_combout  & ( ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout )))) # 
// (\VGA_R[0]~2_combout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout  & ( \VGA_R~23_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & 
// ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((\VGA_R[0]~1_combout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout  & ( !\VGA_R~23_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((!\VGA_R[0]~1_combout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout  & ( !\VGA_R~23_combout  
// & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\LessThan6~1_combout ),
	.datac(!\LessThan5~1_combout ),
	.datad(!\VGA_R[0]~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ),
	.dataf(!\VGA_R~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~14 .extended_lut = "off";
defparam \VGA_G~14 .lut_mask = 64'h88A0DDA088F5DDF5;
defparam \VGA_G~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N45
cyclonev_lcell_comb \VGA_G~15 (
// Equation(s):
// \VGA_G~15_combout  = ( \VGA_B~16_combout  & ( \VGA_G~14_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((\sw4~input_o  & \LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( \VGA_G~14_combout  ) ) # ( \VGA_B~16_combout  & ( 
// !\VGA_G~14_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((!\sw4~input_o ) # (\LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( !\VGA_G~14_combout  ) )

	.dataa(!\view_state~0_combout ),
	.datab(!\always0~1_combout ),
	.datac(!\sw4~input_o ),
	.datad(!\LessThan7~1_combout ),
	.datae(!\VGA_B~16_combout ),
	.dataf(!\VGA_G~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~15 .extended_lut = "off";
defparam \VGA_G~15 .lut_mask = 64'hFFFFDEDDFFFFEEED;
defparam \VGA_G~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y53_N46
dffeas \VGA_G[7]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_G~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_G[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_G[7]~reg0 .is_wysiwyg = "true";
defparam \VGA_G[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N42
cyclonev_lcell_comb \VGA_B~0 (
// Equation(s):
// \VGA_B~0_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( \VGA_R~0_combout  & ( ((!\VGA_R[0]~1_combout  & ((!\LessThan6~1_combout ))) # (\VGA_R[0]~1_combout  & (!\LessThan5~1_combout ))) # 
// (\VGA_R[0]~2_combout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( \VGA_R~0_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & ((!\LessThan6~1_combout ))) # (\VGA_R[0]~1_combout  & 
// (!\LessThan5~1_combout )))) # (\VGA_R[0]~2_combout  & (\VGA_R[0]~1_combout )) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( !\VGA_R~0_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// ((!\LessThan6~1_combout ))) # (\VGA_R[0]~1_combout  & (!\LessThan5~1_combout )))) # (\VGA_R[0]~2_combout  & (!\VGA_R[0]~1_combout )) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout  & ( !\VGA_R~0_combout  & ( 
// (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & ((!\LessThan6~1_combout ))) # (\VGA_R[0]~1_combout  & (!\LessThan5~1_combout )))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\VGA_R[0]~1_combout ),
	.datac(!\LessThan5~1_combout ),
	.datad(!\LessThan6~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout ),
	.dataf(!\VGA_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~0 .extended_lut = "off";
defparam \VGA_B~0 .lut_mask = 64'hA820EC64B931FD75;
defparam \VGA_B~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N3
cyclonev_lcell_comb \VGA_B~1 (
// Equation(s):
// \VGA_B~1_combout  = ( \VGA_B~16_combout  & ( \VGA_B~0_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((\sw4~input_o  & \LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( \VGA_B~0_combout  ) ) # ( \VGA_B~16_combout  & ( 
// !\VGA_B~0_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((!\sw4~input_o ) # (\LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( !\VGA_B~0_combout  ) )

	.dataa(!\always0~1_combout ),
	.datab(!\sw4~input_o ),
	.datac(!\view_state~0_combout ),
	.datad(!\LessThan7~1_combout ),
	.datae(!\VGA_B~16_combout ),
	.dataf(!\VGA_B~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~1 .extended_lut = "off";
defparam \VGA_B~1 .lut_mask = 64'hFFFFBEAFFFFFFAEB;
defparam \VGA_B~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y54_N4
dffeas \VGA_B[0]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_B~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[0]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N51
cyclonev_lcell_comb \VGA_B~2 (
// Equation(s):
// \VGA_B~2_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( \VGA_R~5_combout  & ( ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout )))) # 
// (\VGA_R[0]~2_combout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( \VGA_R~5_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & 
// ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (\VGA_R[0]~1_combout )) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( !\VGA_R~5_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (!\VGA_R[0]~1_combout )) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout  & ( !\VGA_R~5_combout  & ( 
// (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\VGA_R[0]~1_combout ),
	.datac(!\LessThan6~1_combout ),
	.datad(!\LessThan5~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout ),
	.dataf(!\VGA_R~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~2 .extended_lut = "off";
defparam \VGA_B~2 .lut_mask = 64'hA280E6C4B391F7D5;
defparam \VGA_B~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N54
cyclonev_lcell_comb \VGA_B~3 (
// Equation(s):
// \VGA_B~3_combout  = ( \VGA_B~16_combout  & ( \VGA_B~2_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((\LessThan7~1_combout  & \sw4~input_o )))) ) ) ) # ( !\VGA_B~16_combout  & ( \VGA_B~2_combout  ) ) # ( \VGA_B~16_combout  & ( 
// !\VGA_B~2_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((!\sw4~input_o ) # (\LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( !\VGA_B~2_combout  ) )

	.dataa(!\always0~1_combout ),
	.datab(!\view_state~0_combout ),
	.datac(!\LessThan7~1_combout ),
	.datad(!\sw4~input_o ),
	.datae(!\VGA_B~16_combout ),
	.dataf(!\VGA_B~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~3 .extended_lut = "off";
defparam \VGA_B~3 .lut_mask = 64'hFFFFBBEBFFFFEEEB;
defparam \VGA_B~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y54_N55
dffeas \VGA_B[1]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_B~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[1]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N36
cyclonev_lcell_comb \VGA_B~4 (
// Equation(s):
// \VGA_B~4_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( \VGA_R~8_combout  & ( ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout )))) # 
// (\VGA_R[0]~2_combout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( \VGA_R~8_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & 
// ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((\VGA_R[0]~1_combout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( !\VGA_R~8_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((!\VGA_R[0]~1_combout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout  & ( !\VGA_R~8_combout  & 
// ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\LessThan6~1_combout ),
	.datac(!\VGA_R[0]~1_combout ),
	.datad(!\LessThan5~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout ),
	.dataf(!\VGA_R~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~4 .extended_lut = "off";
defparam \VGA_B~4 .lut_mask = 64'h8A80DAD08F85DFD5;
defparam \VGA_B~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N30
cyclonev_lcell_comb \VGA_B~5 (
// Equation(s):
// \VGA_B~5_combout  = ( \VGA_B~16_combout  & ( \VGA_B~4_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((\sw4~input_o  & \LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( \VGA_B~4_combout  ) ) # ( \VGA_B~16_combout  & ( 
// !\VGA_B~4_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((!\sw4~input_o ) # (\LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( !\VGA_B~4_combout  ) )

	.dataa(!\always0~1_combout ),
	.datab(!\sw4~input_o ),
	.datac(!\LessThan7~1_combout ),
	.datad(!\view_state~0_combout ),
	.datae(!\VGA_B~16_combout ),
	.dataf(!\VGA_B~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~5 .extended_lut = "off";
defparam \VGA_B~5 .lut_mask = 64'hFFFFBAEFFFFFFEAB;
defparam \VGA_B~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y54_N32
dffeas \VGA_B[2]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_B~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[2]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N39
cyclonev_lcell_comb \VGA_B~6 (
// Equation(s):
// \VGA_B~6_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( \VGA_R~11_combout  & ( ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout )))) # 
// (\VGA_R[0]~2_combout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( \VGA_R~11_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & 
// ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (\VGA_R[0]~1_combout )) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( !\VGA_R~11_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (!\VGA_R[0]~1_combout )) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout  & ( !\VGA_R~11_combout  & ( 
// (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\VGA_R[0]~1_combout ),
	.datac(!\LessThan6~1_combout ),
	.datad(!\LessThan5~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout ),
	.dataf(!\VGA_R~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~6 .extended_lut = "off";
defparam \VGA_B~6 .lut_mask = 64'hA280E6C4B391F7D5;
defparam \VGA_B~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N33
cyclonev_lcell_comb \VGA_B~7 (
// Equation(s):
// \VGA_B~7_combout  = ( \VGA_B~16_combout  & ( \VGA_B~6_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((\sw4~input_o  & \LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( \VGA_B~6_combout  ) ) # ( \VGA_B~16_combout  & ( 
// !\VGA_B~6_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((!\sw4~input_o ) # (\LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( !\VGA_B~6_combout  ) )

	.dataa(!\always0~1_combout ),
	.datab(!\sw4~input_o ),
	.datac(!\view_state~0_combout ),
	.datad(!\LessThan7~1_combout ),
	.datae(!\VGA_B~16_combout ),
	.dataf(!\VGA_B~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~7 .extended_lut = "off";
defparam \VGA_B~7 .lut_mask = 64'hFFFFBEAFFFFFFAEB;
defparam \VGA_B~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y54_N34
dffeas \VGA_B[3]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_B~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[3]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N36
cyclonev_lcell_comb \VGA_B~8 (
// Equation(s):
// \VGA_B~8_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( \VGA_R~14_combout  & ( ((!\VGA_R[0]~1_combout  & ((!\LessThan6~1_combout ))) # (\VGA_R[0]~1_combout  & (!\LessThan5~1_combout ))) # 
// (\VGA_R[0]~2_combout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( \VGA_R~14_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & ((!\LessThan6~1_combout ))) # (\VGA_R[0]~1_combout  & 
// (!\LessThan5~1_combout )))) # (\VGA_R[0]~2_combout  & (\VGA_R[0]~1_combout )) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( !\VGA_R~14_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// ((!\LessThan6~1_combout ))) # (\VGA_R[0]~1_combout  & (!\LessThan5~1_combout )))) # (\VGA_R[0]~2_combout  & (!\VGA_R[0]~1_combout )) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout  & ( !\VGA_R~14_combout  & ( 
// (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & ((!\LessThan6~1_combout ))) # (\VGA_R[0]~1_combout  & (!\LessThan5~1_combout )))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\VGA_R[0]~1_combout ),
	.datac(!\LessThan5~1_combout ),
	.datad(!\LessThan6~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout ),
	.dataf(!\VGA_R~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~8 .extended_lut = "off";
defparam \VGA_B~8 .lut_mask = 64'hA820EC64B931FD75;
defparam \VGA_B~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N0
cyclonev_lcell_comb \VGA_B~9 (
// Equation(s):
// \VGA_B~9_combout  = ( \VGA_B~16_combout  & ( \VGA_B~8_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((\sw4~input_o  & \LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( \VGA_B~8_combout  ) ) # ( \VGA_B~16_combout  & ( 
// !\VGA_B~8_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((!\sw4~input_o ) # (\LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( !\VGA_B~8_combout  ) )

	.dataa(!\always0~1_combout ),
	.datab(!\sw4~input_o ),
	.datac(!\LessThan7~1_combout ),
	.datad(!\view_state~0_combout ),
	.datae(!\VGA_B~16_combout ),
	.dataf(!\VGA_B~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~9 .extended_lut = "off";
defparam \VGA_B~9 .lut_mask = 64'hFFFFBAEFFFFFFEAB;
defparam \VGA_B~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y54_N1
dffeas \VGA_B[4]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_B~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[4]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N6
cyclonev_lcell_comb \VGA_B~10 (
// Equation(s):
// \VGA_B~10_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( \VGA_R~17_combout  & ( ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout )))) # 
// (\VGA_R[0]~2_combout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( \VGA_R~17_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & 
// ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((\VGA_R[0]~1_combout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( !\VGA_R~17_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((!\VGA_R[0]~1_combout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout  & ( !\VGA_R~17_combout  & 
// ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\LessThan6~1_combout ),
	.datac(!\VGA_R[0]~1_combout ),
	.datad(!\LessThan5~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout ),
	.dataf(!\VGA_R~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~10 .extended_lut = "off";
defparam \VGA_B~10 .lut_mask = 64'h8A80DAD08F85DFD5;
defparam \VGA_B~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N54
cyclonev_lcell_comb \VGA_B~11 (
// Equation(s):
// \VGA_B~11_combout  = ( \VGA_B~16_combout  & ( \VGA_B~10_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((\LessThan7~1_combout  & \sw4~input_o )))) ) ) ) # ( !\VGA_B~16_combout  & ( \VGA_B~10_combout  ) ) # ( \VGA_B~16_combout  & ( 
// !\VGA_B~10_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((!\sw4~input_o ) # (\LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( !\VGA_B~10_combout  ) )

	.dataa(!\view_state~0_combout ),
	.datab(!\always0~1_combout ),
	.datac(!\LessThan7~1_combout ),
	.datad(!\sw4~input_o ),
	.datae(!\VGA_B~16_combout ),
	.dataf(!\VGA_B~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~11 .extended_lut = "off";
defparam \VGA_B~11 .lut_mask = 64'hFFFFDDEDFFFFEEED;
defparam \VGA_B~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y53_N55
dffeas \VGA_B[5]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_B~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[5]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N9
cyclonev_lcell_comb \VGA_B~12 (
// Equation(s):
// \VGA_B~12_combout  = ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( \VGA_R~20_combout  & ( ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout )))) # 
// (\VGA_R[0]~2_combout ) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( \VGA_R~20_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & 
// ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((\VGA_R[0]~1_combout )))) ) ) ) # ( \img_rom|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( !\VGA_R~20_combout  & ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & 
// (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) # (\VGA_R[0]~2_combout  & (((!\VGA_R[0]~1_combout )))) ) ) ) # ( !\img_rom|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout  & ( !\VGA_R~20_combout  & 
// ( (!\VGA_R[0]~2_combout  & ((!\VGA_R[0]~1_combout  & (!\LessThan6~1_combout )) # (\VGA_R[0]~1_combout  & ((!\LessThan5~1_combout ))))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\LessThan6~1_combout ),
	.datac(!\LessThan5~1_combout ),
	.datad(!\VGA_R[0]~1_combout ),
	.datae(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout ),
	.dataf(!\VGA_R~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~12 .extended_lut = "off";
defparam \VGA_B~12 .lut_mask = 64'h88A0DDA088F5DDF5;
defparam \VGA_B~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N21
cyclonev_lcell_comb \VGA_B~13 (
// Equation(s):
// \VGA_B~13_combout  = ( \VGA_B~16_combout  & ( \VGA_B~12_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((\sw4~input_o  & \LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( \VGA_B~12_combout  ) ) # ( \VGA_B~16_combout  & ( 
// !\VGA_B~12_combout  & ( (!\always0~1_combout ) # (!\view_state~0_combout  $ (((!\sw4~input_o ) # (\LessThan7~1_combout )))) ) ) ) # ( !\VGA_B~16_combout  & ( !\VGA_B~12_combout  ) )

	.dataa(!\view_state~0_combout ),
	.datab(!\sw4~input_o ),
	.datac(!\always0~1_combout ),
	.datad(!\LessThan7~1_combout ),
	.datae(!\VGA_B~16_combout ),
	.dataf(!\VGA_B~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~13 .extended_lut = "off";
defparam \VGA_B~13 .lut_mask = 64'hFFFFF6F5FFFFFAF9;
defparam \VGA_B~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y53_N22
dffeas \VGA_B[6]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_B~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[6]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N42
cyclonev_lcell_comb \VGA_B~14 (
// Equation(s):
// \VGA_B~14_combout  = ( \VGA_R~23_combout  & ( \LessThan5~1_combout  & ( (!\VGA_R[0]~2_combout  & (((!\LessThan6~1_combout  & !\VGA_R[0]~1_combout )))) # (\VGA_R[0]~2_combout  & (((\VGA_R[0]~1_combout )) # 
// (\img_rom|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ))) ) ) ) # ( !\VGA_R~23_combout  & ( \LessThan5~1_combout  & ( (!\VGA_R[0]~1_combout  & ((!\VGA_R[0]~2_combout  & ((!\LessThan6~1_combout ))) # (\VGA_R[0]~2_combout  & 
// (\img_rom|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout )))) ) ) ) # ( \VGA_R~23_combout  & ( !\LessThan5~1_combout  & ( ((!\VGA_R[0]~2_combout  & ((!\LessThan6~1_combout ))) # (\VGA_R[0]~2_combout  & 
// (\img_rom|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ))) # (\VGA_R[0]~1_combout ) ) ) ) # ( !\VGA_R~23_combout  & ( !\LessThan5~1_combout  & ( (!\VGA_R[0]~2_combout  & (((!\LessThan6~1_combout ) # (\VGA_R[0]~1_combout )))) # 
// (\VGA_R[0]~2_combout  & (\img_rom|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout  & ((!\VGA_R[0]~1_combout )))) ) ) )

	.dataa(!\VGA_R[0]~2_combout ),
	.datab(!\img_rom|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout ),
	.datac(!\LessThan6~1_combout ),
	.datad(!\VGA_R[0]~1_combout ),
	.datae(!\VGA_R~23_combout ),
	.dataf(!\LessThan5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~14 .extended_lut = "off";
defparam \VGA_B~14 .lut_mask = 64'hB1AAB1FFB100B155;
defparam \VGA_B~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N30
cyclonev_lcell_comb \VGA_B~15 (
// Equation(s):
// \VGA_B~15_combout  = ( \LessThan7~1_combout  & ( \VGA_B~14_combout  & ( (!\always0~1_combout ) # ((!\VGA_B~16_combout ) # (!\view_state~0_combout  $ (\sw4~input_o ))) ) ) ) # ( !\LessThan7~1_combout  & ( \VGA_B~14_combout  & ( (!\view_state~0_combout ) # 
// ((!\always0~1_combout ) # (!\VGA_B~16_combout )) ) ) ) # ( \LessThan7~1_combout  & ( !\VGA_B~14_combout  & ( ((!\always0~1_combout ) # (!\VGA_B~16_combout )) # (\view_state~0_combout ) ) ) ) # ( !\LessThan7~1_combout  & ( !\VGA_B~14_combout  & ( 
// (!\always0~1_combout ) # ((!\VGA_B~16_combout ) # (!\view_state~0_combout  $ (!\sw4~input_o ))) ) ) )

	.dataa(!\view_state~0_combout ),
	.datab(!\always0~1_combout ),
	.datac(!\VGA_B~16_combout ),
	.datad(!\sw4~input_o ),
	.datae(!\LessThan7~1_combout ),
	.dataf(!\VGA_B~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~15 .extended_lut = "off";
defparam \VGA_B~15 .lut_mask = 64'hFDFEFDFDFEFEFEFD;
defparam \VGA_B~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y53_N31
dffeas \VGA_B[7]~reg0 (
	.clk(!\clk_trans|clk_25M~CLKENA0_outclk ),
	.d(\VGA_B~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_B[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_B[7]~reg0 .is_wysiwyg = "true";
defparam \VGA_B[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y43_N24
cyclonev_lcell_comb \screen|blank~1 (
// Equation(s):
// \screen|blank~1_combout  = ( !\screen|Hcnt [8] & ( \screen|Hcnt [9] & ( (!\screen|Hcnt [7] & (!\screen|blank~0_combout  & !\screen|Vcnt [9])) ) ) ) # ( \screen|Hcnt [8] & ( !\screen|Hcnt [9] & ( (!\screen|blank~0_combout  & !\screen|Vcnt [9]) ) ) ) # ( 
// !\screen|Hcnt [8] & ( !\screen|Hcnt [9] & ( (!\screen|blank~0_combout  & !\screen|Vcnt [9]) ) ) )

	.dataa(!\screen|Hcnt [7]),
	.datab(!\screen|blank~0_combout ),
	.datac(!\screen|Vcnt [9]),
	.datad(gnd),
	.datae(!\screen|Hcnt [8]),
	.dataf(!\screen|Hcnt [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\screen|blank~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \screen|blank~1 .extended_lut = "off";
defparam \screen|blank~1 .lut_mask = 64'hC0C0C0C080800000;
defparam \screen|blank~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
