plugin -i uhdm
read_uhdm -debug orv64_ptw_core.uhdm
prep -top \orv64_ptw_core
write_verilog
write_verilog yosys.sv
sim -clock a -rstlen 10 -vcd dump.vcd
