<stg><name>VecReader1</name>


<trans_list>

<trans id="48" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="1" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ddr0, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifoA21, void @empty_9, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ddr, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %readRep_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %readRep

]]></Node>
<StgValue><ssdm name="readRep_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %ddr_1 = read i64 @_ssdm_op_Read.ap_fifo.i64P, i64 %ddr

]]></Node>
<StgValue><ssdm name="ddr_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:5 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %readRep, void

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:6 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %readRep, void

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifoA21, void @empty_9, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ddr0, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %icmp_ln4 = icmp_sgt  i32 %readRep_read, i32

]]></Node>
<StgValue><ssdm name="icmp_ln4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:10 %br_ln4 = br i1 %icmp_ln4, void %.exit, void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph.i:1 %trunc_ln4_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %ddr_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln4_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph.i:0 %trunc_ln4 = trunc i32 %readRep_read

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="60">
<![CDATA[
.lr.ph.i:2 %sext_ln4 = sext i60 %trunc_ln4_1

]]></Node>
<StgValue><ssdm name="sext_ln4"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
.lr.ph.i:3 %ddr0_addr = getelementptr i128 %ddr0, i64 %sext_ln4

]]></Node>
<StgValue><ssdm name="ddr0_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph.i:4 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ddr0_addr, i32 %readRep_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph.i:4 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ddr0_addr, i32 %readRep_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph.i:4 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ddr0_addr, i32 %readRep_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph.i:4 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ddr0_addr, i32 %readRep_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="32" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph.i:4 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ddr0_addr, i32 %readRep_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="33" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph.i:4 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ddr0_addr, i32 %readRep_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="34" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
.lr.ph.i:4 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %ddr0_addr, i32 %readRep_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i:5 %br_ln4 = br void %bb.i

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="36" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
bb.i:0 %i = phi i31 %add_ln4, void %bb.split.i, i31, void %.lr.ph.i

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="37" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
bb.i:1 %icmp_ln4_1 = icmp_eq  i31 %i, i31 %trunc_ln4

]]></Node>
<StgValue><ssdm name="icmp_ln4_1"/></StgValue>
</operation>

<operation id="38" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb.i:2 %empty_91 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="39" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
bb.i:3 %add_ln4 = add i31 %i, i31

]]></Node>
<StgValue><ssdm name="add_ln4"/></StgValue>
</operation>

<operation id="40" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb.i:4 %br_ln4 = br i1 %icmp_ln4_1, void %bb.split.i, void %.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="41" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
bb.split.i:2 %ddr0_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %ddr0_addr, i1 %empty

]]></Node>
<StgValue><ssdm name="ddr0_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="42" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb.split.i:0 %specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln4"/></StgValue>
</operation>

<operation id="43" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb.split.i:1 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="44" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
bb.split.i:3 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P, i128 %fifoA21, i128 %ddr0_addr_read

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="45" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
bb.split.i:4 %br_ln0 = br void %bb.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="46" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.exit.loopexit:0 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="47" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
.exit:0 %ret_ln3 = ret

]]></Node>
<StgValue><ssdm name="ret_ln3"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="67" name="ddr0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="ddr0"/></StgValue>
</port>
<port id="68" name="fifoA21" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="fifoA21"/></StgValue>
</port>
<port id="69" name="ddr" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="ddr"/></StgValue>
</port>
<port id="70" name="readRep" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="readRep"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="72" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="13">
</dataflow>
<dataflow id="73" from="ddr0" to="specinterface_ln0" fromId="67" toId="13">
</dataflow>
<dataflow id="75" from="empty" to="specinterface_ln0" fromId="74" toId="13">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="78" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="81" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="83" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="84" from="empty_0" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="86" from="empty_0" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="88" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="89" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="90" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="91" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="13">
</dataflow>
<dataflow id="92" from="empty_0" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="14">
</dataflow>
<dataflow id="95" from="fifoA21" to="specinterface_ln0" fromId="68" toId="14">
</dataflow>
<dataflow id="97" from="empty_9" to="specinterface_ln0" fromId="96" toId="14">
</dataflow>
<dataflow id="98" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="99" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="101" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="102" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="105" from="empty_0" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="106" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="107" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="108" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="109" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="111" from="empty_0" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="15">
</dataflow>
<dataflow id="113" from="ddr" to="specinterface_ln0" fromId="69" toId="15">
</dataflow>
<dataflow id="115" from="ap_fifo_str" to="specinterface_ln0" fromId="114" toId="15">
</dataflow>
<dataflow id="116" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="15">
</dataflow>
<dataflow id="117" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="15">
</dataflow>
<dataflow id="119" from="p_str" to="specinterface_ln0" fromId="118" toId="15">
</dataflow>
<dataflow id="120" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="15">
</dataflow>
<dataflow id="121" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="15">
</dataflow>
<dataflow id="122" from="p_str" to="specinterface_ln0" fromId="118" toId="15">
</dataflow>
<dataflow id="123" from="p_str" to="specinterface_ln0" fromId="118" toId="15">
</dataflow>
<dataflow id="124" from="p_str" to="specinterface_ln0" fromId="118" toId="15">
</dataflow>
<dataflow id="126" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="15">
</dataflow>
<dataflow id="127" from="StgValue_125" to="specinterface_ln0" fromId="125" toId="15">
</dataflow>
<dataflow id="128" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="15">
</dataflow>
<dataflow id="129" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="15">
</dataflow>
<dataflow id="130" from="p_str" to="specinterface_ln0" fromId="118" toId="15">
</dataflow>
<dataflow id="132" from="ScalarProp_str" to="specinterface_ln0" fromId="131" toId="15">
</dataflow>
<dataflow id="134" from="_ssdm_op_Read.ap_auto.i32" to="readRep_read" fromId="133" toId="16">
</dataflow>
<dataflow id="135" from="readRep" to="readRep_read" fromId="70" toId="16">
</dataflow>
<dataflow id="137" from="_ssdm_op_Read.ap_fifo.i64P" to="ddr_1" fromId="136" toId="17">
</dataflow>
<dataflow id="138" from="ddr" to="ddr_1" fromId="69" toId="17">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecShared" to="specshared_ln0" fromId="139" toId="18">
</dataflow>
<dataflow id="141" from="readRep" to="specshared_ln0" fromId="70" toId="18">
</dataflow>
<dataflow id="143" from="StgValue_142" to="specshared_ln0" fromId="142" toId="18">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="144" toId="19">
</dataflow>
<dataflow id="146" from="readRep" to="specstablecontent_ln0" fromId="70" toId="19">
</dataflow>
<dataflow id="147" from="StgValue_142" to="specstablecontent_ln0" fromId="142" toId="19">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="20">
</dataflow>
<dataflow id="149" from="fifoA21" to="specinterface_ln0" fromId="68" toId="20">
</dataflow>
<dataflow id="150" from="empty_9" to="specinterface_ln0" fromId="96" toId="20">
</dataflow>
<dataflow id="151" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="20">
</dataflow>
<dataflow id="152" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="20">
</dataflow>
<dataflow id="153" from="empty_0" to="specinterface_ln0" fromId="79" toId="20">
</dataflow>
<dataflow id="154" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="20">
</dataflow>
<dataflow id="155" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="20">
</dataflow>
<dataflow id="156" from="empty_0" to="specinterface_ln0" fromId="79" toId="20">
</dataflow>
<dataflow id="157" from="empty_0" to="specinterface_ln0" fromId="79" toId="20">
</dataflow>
<dataflow id="158" from="empty_0" to="specinterface_ln0" fromId="79" toId="20">
</dataflow>
<dataflow id="159" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="20">
</dataflow>
<dataflow id="160" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="20">
</dataflow>
<dataflow id="161" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="20">
</dataflow>
<dataflow id="162" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="20">
</dataflow>
<dataflow id="163" from="empty_0" to="specinterface_ln0" fromId="79" toId="20">
</dataflow>
<dataflow id="164" from="empty_0" to="specinterface_ln0" fromId="79" toId="20">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="21">
</dataflow>
<dataflow id="166" from="ddr0" to="specinterface_ln0" fromId="67" toId="21">
</dataflow>
<dataflow id="167" from="empty" to="specinterface_ln0" fromId="74" toId="21">
</dataflow>
<dataflow id="168" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="21">
</dataflow>
<dataflow id="169" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="21">
</dataflow>
<dataflow id="170" from="empty_0" to="specinterface_ln0" fromId="79" toId="21">
</dataflow>
<dataflow id="171" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="21">
</dataflow>
<dataflow id="172" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="21">
</dataflow>
<dataflow id="173" from="empty_0" to="specinterface_ln0" fromId="79" toId="21">
</dataflow>
<dataflow id="174" from="empty_0" to="specinterface_ln0" fromId="79" toId="21">
</dataflow>
<dataflow id="175" from="empty_0" to="specinterface_ln0" fromId="79" toId="21">
</dataflow>
<dataflow id="176" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="21">
</dataflow>
<dataflow id="177" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="21">
</dataflow>
<dataflow id="178" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="21">
</dataflow>
<dataflow id="179" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="21">
</dataflow>
<dataflow id="180" from="empty_0" to="specinterface_ln0" fromId="79" toId="21">
</dataflow>
<dataflow id="181" from="empty_0" to="specinterface_ln0" fromId="79" toId="21">
</dataflow>
<dataflow id="182" from="readRep_read" to="icmp_ln4" fromId="16" toId="22">
</dataflow>
<dataflow id="183" from="StgValue_76" to="icmp_ln4" fromId="76" toId="22">
</dataflow>
<dataflow id="184" from="icmp_ln4" to="br_ln4" fromId="22" toId="23">
</dataflow>
<dataflow id="186" from="_ssdm_op_PartSelect.i60.i64.i32.i32" to="trunc_ln4_1" fromId="185" toId="24">
</dataflow>
<dataflow id="187" from="ddr_1" to="trunc_ln4_1" fromId="17" toId="24">
</dataflow>
<dataflow id="189" from="StgValue_188" to="trunc_ln4_1" fromId="188" toId="24">
</dataflow>
<dataflow id="191" from="StgValue_190" to="trunc_ln4_1" fromId="190" toId="24">
</dataflow>
<dataflow id="192" from="readRep_read" to="trunc_ln4" fromId="16" toId="25">
</dataflow>
<dataflow id="193" from="trunc_ln4_1" to="sext_ln4" fromId="24" toId="26">
</dataflow>
<dataflow id="194" from="ddr0" to="ddr0_addr" fromId="67" toId="27">
</dataflow>
<dataflow id="195" from="sext_ln4" to="ddr0_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="197" from="_ssdm_op_ReadReq.m_axi.p1i128" to="empty" fromId="196" toId="28">
</dataflow>
<dataflow id="198" from="ddr0_addr" to="empty" fromId="27" toId="28">
</dataflow>
<dataflow id="199" from="readRep_read" to="empty" fromId="16" toId="28">
</dataflow>
<dataflow id="200" from="_ssdm_op_ReadReq.m_axi.p1i128" to="empty" fromId="196" toId="29">
</dataflow>
<dataflow id="201" from="ddr0_addr" to="empty" fromId="27" toId="29">
</dataflow>
<dataflow id="202" from="readRep_read" to="empty" fromId="16" toId="29">
</dataflow>
<dataflow id="203" from="_ssdm_op_ReadReq.m_axi.p1i128" to="empty" fromId="196" toId="30">
</dataflow>
<dataflow id="204" from="ddr0_addr" to="empty" fromId="27" toId="30">
</dataflow>
<dataflow id="205" from="readRep_read" to="empty" fromId="16" toId="30">
</dataflow>
<dataflow id="206" from="_ssdm_op_ReadReq.m_axi.p1i128" to="empty" fromId="196" toId="31">
</dataflow>
<dataflow id="207" from="ddr0_addr" to="empty" fromId="27" toId="31">
</dataflow>
<dataflow id="208" from="readRep_read" to="empty" fromId="16" toId="31">
</dataflow>
<dataflow id="209" from="_ssdm_op_ReadReq.m_axi.p1i128" to="empty" fromId="196" toId="32">
</dataflow>
<dataflow id="210" from="ddr0_addr" to="empty" fromId="27" toId="32">
</dataflow>
<dataflow id="211" from="readRep_read" to="empty" fromId="16" toId="32">
</dataflow>
<dataflow id="212" from="_ssdm_op_ReadReq.m_axi.p1i128" to="empty" fromId="196" toId="33">
</dataflow>
<dataflow id="213" from="ddr0_addr" to="empty" fromId="27" toId="33">
</dataflow>
<dataflow id="214" from="readRep_read" to="empty" fromId="16" toId="33">
</dataflow>
<dataflow id="215" from="_ssdm_op_ReadReq.m_axi.p1i128" to="empty" fromId="196" toId="34">
</dataflow>
<dataflow id="216" from="ddr0_addr" to="empty" fromId="27" toId="34">
</dataflow>
<dataflow id="217" from="readRep_read" to="empty" fromId="16" toId="34">
</dataflow>
<dataflow id="218" from="add_ln4" to="i" fromId="39" toId="36">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="219" from="br_ln0" to="i" fromId="45" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="221" from="StgValue_220" to="i" fromId="220" toId="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="222" from="br_ln4" to="i" fromId="35" toId="36">
</dataflow>
<dataflow id="223" from="i" to="icmp_ln4_1" fromId="36" toId="37">
</dataflow>
<dataflow id="224" from="trunc_ln4" to="icmp_ln4_1" fromId="25" toId="37">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecLoopTripCount" to="empty_91" fromId="225" toId="38">
</dataflow>
<dataflow id="228" from="StgValue_227" to="empty_91" fromId="227" toId="38">
</dataflow>
<dataflow id="230" from="StgValue_229" to="empty_91" fromId="229" toId="38">
</dataflow>
<dataflow id="232" from="StgValue_231" to="empty_91" fromId="231" toId="38">
</dataflow>
<dataflow id="233" from="i" to="add_ln4" fromId="36" toId="39">
</dataflow>
<dataflow id="235" from="StgValue_234" to="add_ln4" fromId="234" toId="39">
</dataflow>
<dataflow id="236" from="icmp_ln4_1" to="br_ln4" fromId="37" toId="40">
</dataflow>
<dataflow id="238" from="_ssdm_op_Read.m_axi.p1i128" to="ddr0_addr_read" fromId="237" toId="41">
</dataflow>
<dataflow id="239" from="ddr0_addr" to="ddr0_addr_read" fromId="27" toId="41">
</dataflow>
<dataflow id="241" from="_ssdm_op_SpecPipeline" to="specpipeline_ln4" fromId="240" toId="42">
</dataflow>
<dataflow id="243" from="StgValue_242" to="specpipeline_ln4" fromId="242" toId="42">
</dataflow>
<dataflow id="245" from="StgValue_244" to="specpipeline_ln4" fromId="244" toId="42">
</dataflow>
<dataflow id="246" from="StgValue_76" to="specpipeline_ln4" fromId="76" toId="42">
</dataflow>
<dataflow id="247" from="StgValue_76" to="specpipeline_ln4" fromId="76" toId="42">
</dataflow>
<dataflow id="248" from="empty_0" to="specpipeline_ln4" fromId="79" toId="42">
</dataflow>
<dataflow id="250" from="_ssdm_op_SpecLoopName" to="specloopname_ln4" fromId="249" toId="43">
</dataflow>
<dataflow id="252" from="empty_11" to="specloopname_ln4" fromId="251" toId="43">
</dataflow>
<dataflow id="254" from="_ssdm_op_Write.ap_fifo.volatile.i128P" to="write_ln167" fromId="253" toId="44">
</dataflow>
<dataflow id="255" from="fifoA21" to="write_ln167" fromId="68" toId="44">
</dataflow>
<dataflow id="256" from="ddr0_addr_read" to="write_ln167" fromId="41" toId="44">
</dataflow>
<dataflow id="257" from="icmp_ln4" to="StgValue_1" fromId="22" toId="1">
</dataflow>
<dataflow id="258" from="icmp_ln4_1" to="StgValue_10" fromId="37" toId="10">
</dataflow>
<dataflow id="259" from="icmp_ln4_1" to="StgValue_11" fromId="37" toId="11">
</dataflow>
<dataflow id="260" from="icmp_ln4" to="StgValue_12" fromId="22" toId="12">
</dataflow>
<dataflow id="261" from="icmp_ln4_1" to="StgValue_9" fromId="37" toId="9">
</dataflow>
</dataflows>


</stg>
