Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar 18 16:04:44 2025
| Host         : DESKTOP-3T5D140 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TestBench_timing_summary_routed.rpt -pb TestBench_timing_summary_routed.pb -rpx TestBench_timing_summary_routed.rpx -warn_on_violation
| Design       : TestBench
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Display/Tick/CLK2KHZ_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TB/CTRLuOP/uOP_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TB/CTRLuOP/uOP_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TB/CTRLuOP/uOP_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TB/CTRLuOP/uOP_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TB/CTRLuOP/uOP_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.490        0.000                      0                   48        0.162        0.000                      0                   48        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.490        0.000                      0                   48        0.162        0.000                      0                   48        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 TB/CTRLuOP/uOP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TB/CTRLuOP/uOP_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.952ns (24.318%)  route 2.963ns (75.682%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.606     5.127    TB/CTRLuOP/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  TB/CTRLuOP/uOP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  TB/CTRLuOP/uOP_reg[1]/Q
                         net (fo=31, routed)          0.898     6.481    TB/CTRLuOP/Q[1]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  TB/CTRLuOP/uOP[4]_i_8/O
                         net (fo=1, routed)           0.658     7.263    TB/CTRLuOP/uOP[4]_i_8_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.387 f  TB/CTRLuOP/uOP[4]_i_6/O
                         net (fo=2, routed)           0.282     7.669    TB/CTRLuOP/uOP[4]_i_6_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.793 r  TB/CTRLuOP/uOP[4]_i_4/O
                         net (fo=1, routed)           0.476     8.269    TB/CTRLuOP/uOP[4]_i_4_n_0
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.124     8.393 r  TB/CTRLuOP/uOP[4]_i_1/O
                         net (fo=5, routed)           0.649     9.042    TB/CTRLuOP/uOP[4]_i_1_n_0
    SLICE_X64Y75         FDRE                                         r  TB/CTRLuOP/uOP_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.492    14.833    TB/CTRLuOP/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  TB/CTRLuOP/uOP_reg[0]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X64Y75         FDRE (Setup_fdre_C_R)       -0.524    14.532    TB/CTRLuOP/uOP_reg[0]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 TB/CTRLuOP/uOP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TB/CTRLuOP/uOP_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.952ns (24.318%)  route 2.963ns (75.682%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.606     5.127    TB/CTRLuOP/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  TB/CTRLuOP/uOP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  TB/CTRLuOP/uOP_reg[1]/Q
                         net (fo=31, routed)          0.898     6.481    TB/CTRLuOP/Q[1]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  TB/CTRLuOP/uOP[4]_i_8/O
                         net (fo=1, routed)           0.658     7.263    TB/CTRLuOP/uOP[4]_i_8_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.387 f  TB/CTRLuOP/uOP[4]_i_6/O
                         net (fo=2, routed)           0.282     7.669    TB/CTRLuOP/uOP[4]_i_6_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.793 r  TB/CTRLuOP/uOP[4]_i_4/O
                         net (fo=1, routed)           0.476     8.269    TB/CTRLuOP/uOP[4]_i_4_n_0
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.124     8.393 r  TB/CTRLuOP/uOP[4]_i_1/O
                         net (fo=5, routed)           0.649     9.042    TB/CTRLuOP/uOP[4]_i_1_n_0
    SLICE_X64Y75         FDRE                                         r  TB/CTRLuOP/uOP_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.492    14.833    TB/CTRLuOP/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  TB/CTRLuOP/uOP_reg[2]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X64Y75         FDRE (Setup_fdre_C_R)       -0.524    14.532    TB/CTRLuOP/uOP_reg[2]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 TB/CTRLuOP/uOP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TB/CTRLuOP/uOP_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.952ns (24.318%)  route 2.963ns (75.682%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.606     5.127    TB/CTRLuOP/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  TB/CTRLuOP/uOP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  TB/CTRLuOP/uOP_reg[1]/Q
                         net (fo=31, routed)          0.898     6.481    TB/CTRLuOP/Q[1]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  TB/CTRLuOP/uOP[4]_i_8/O
                         net (fo=1, routed)           0.658     7.263    TB/CTRLuOP/uOP[4]_i_8_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.387 f  TB/CTRLuOP/uOP[4]_i_6/O
                         net (fo=2, routed)           0.282     7.669    TB/CTRLuOP/uOP[4]_i_6_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.793 r  TB/CTRLuOP/uOP[4]_i_4/O
                         net (fo=1, routed)           0.476     8.269    TB/CTRLuOP/uOP[4]_i_4_n_0
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.124     8.393 r  TB/CTRLuOP/uOP[4]_i_1/O
                         net (fo=5, routed)           0.649     9.042    TB/CTRLuOP/uOP[4]_i_1_n_0
    SLICE_X64Y75         FDRE                                         r  TB/CTRLuOP/uOP_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.492    14.833    TB/CTRLuOP/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  TB/CTRLuOP/uOP_reg[3]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X64Y75         FDRE (Setup_fdre_C_R)       -0.524    14.532    TB/CTRLuOP/uOP_reg[3]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 TB/CTRLuOP/uOP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TB/CTRLuOP/uOP_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.952ns (24.318%)  route 2.963ns (75.682%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.606     5.127    TB/CTRLuOP/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  TB/CTRLuOP/uOP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  TB/CTRLuOP/uOP_reg[1]/Q
                         net (fo=31, routed)          0.898     6.481    TB/CTRLuOP/Q[1]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  TB/CTRLuOP/uOP[4]_i_8/O
                         net (fo=1, routed)           0.658     7.263    TB/CTRLuOP/uOP[4]_i_8_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.387 f  TB/CTRLuOP/uOP[4]_i_6/O
                         net (fo=2, routed)           0.282     7.669    TB/CTRLuOP/uOP[4]_i_6_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.793 r  TB/CTRLuOP/uOP[4]_i_4/O
                         net (fo=1, routed)           0.476     8.269    TB/CTRLuOP/uOP[4]_i_4_n_0
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.124     8.393 r  TB/CTRLuOP/uOP[4]_i_1/O
                         net (fo=5, routed)           0.649     9.042    TB/CTRLuOP/uOP[4]_i_1_n_0
    SLICE_X64Y75         FDRE                                         r  TB/CTRLuOP/uOP_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.492    14.833    TB/CTRLuOP/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  TB/CTRLuOP/uOP_reg[4]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X64Y75         FDRE (Setup_fdre_C_R)       -0.524    14.532    TB/CTRLuOP/uOP_reg[4]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 TB/CTRLuOP/uOP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TB/CTRLuOP/uOP_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.014ns (26.528%)  route 2.808ns (73.472%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.606     5.127    TB/CTRLuOP/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  TB/CTRLuOP/uOP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.645 r  TB/CTRLuOP/uOP_reg[0]/Q
                         net (fo=27, routed)          0.855     6.500    TB/CTRLuOP/Q[0]
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.624 r  TB/CTRLuOP/uOP[4]_i_8/O
                         net (fo=1, routed)           0.658     7.282    TB/CTRLuOP/uOP[4]_i_8_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.406 f  TB/CTRLuOP/uOP[4]_i_6/O
                         net (fo=2, routed)           0.282     7.688    TB/CTRLuOP/uOP[4]_i_6_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.812 r  TB/CTRLuOP/uOP[4]_i_4/O
                         net (fo=1, routed)           0.476     8.288    TB/CTRLuOP/uOP[4]_i_4_n_0
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.124     8.412 r  TB/CTRLuOP/uOP[4]_i_1/O
                         net (fo=5, routed)           0.537     8.949    TB/CTRLuOP/uOP[4]_i_1_n_0
    SLICE_X63Y74         FDRE                                         r  TB/CTRLuOP/uOP_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.492    14.833    TB/CTRLuOP/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  TB/CTRLuOP/uOP_reg[1]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X63Y74         FDRE (Setup_fdre_C_R)       -0.429    14.627    TB/CTRLuOP/uOP_reg[1]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 Display/Tick/divisor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/Tick/divisor_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.828ns (22.654%)  route 2.827ns (77.346%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605     5.126    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  Display/Tick/divisor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  Display/Tick/divisor_reg[5]/Q
                         net (fo=2, routed)           0.875     6.457    Display/Tick/divisor_reg[5]
    SLICE_X58Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.581 f  Display/Tick/divisor[0]_i_5/O
                         net (fo=1, routed)           0.477     7.057    Display/Tick/divisor[0]_i_5_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.181 r  Display/Tick/divisor[0]_i_3/O
                         net (fo=2, routed)           0.648     7.830    Display/Tick/divisor[0]_i_3_n_0
    SLICE_X58Y76         LUT3 (Prop_lut3_I0_O)        0.124     7.954 r  Display/Tick/divisor[0]_i_1/O
                         net (fo=16, routed)          0.827     8.781    Display/Tick/clear
    SLICE_X59Y76         FDRE                                         r  Display/Tick/divisor_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.493    14.834    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  Display/Tick/divisor_reg[12]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X59Y76         FDRE (Setup_fdre_C_R)       -0.429    14.628    Display/Tick/divisor_reg[12]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 Display/Tick/divisor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/Tick/divisor_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.828ns (22.654%)  route 2.827ns (77.346%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605     5.126    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  Display/Tick/divisor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  Display/Tick/divisor_reg[5]/Q
                         net (fo=2, routed)           0.875     6.457    Display/Tick/divisor_reg[5]
    SLICE_X58Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.581 f  Display/Tick/divisor[0]_i_5/O
                         net (fo=1, routed)           0.477     7.057    Display/Tick/divisor[0]_i_5_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.181 r  Display/Tick/divisor[0]_i_3/O
                         net (fo=2, routed)           0.648     7.830    Display/Tick/divisor[0]_i_3_n_0
    SLICE_X58Y76         LUT3 (Prop_lut3_I0_O)        0.124     7.954 r  Display/Tick/divisor[0]_i_1/O
                         net (fo=16, routed)          0.827     8.781    Display/Tick/clear
    SLICE_X59Y76         FDRE                                         r  Display/Tick/divisor_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.493    14.834    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  Display/Tick/divisor_reg[13]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X59Y76         FDRE (Setup_fdre_C_R)       -0.429    14.628    Display/Tick/divisor_reg[13]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 Display/Tick/divisor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/Tick/divisor_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.828ns (22.654%)  route 2.827ns (77.346%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605     5.126    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  Display/Tick/divisor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  Display/Tick/divisor_reg[5]/Q
                         net (fo=2, routed)           0.875     6.457    Display/Tick/divisor_reg[5]
    SLICE_X58Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.581 f  Display/Tick/divisor[0]_i_5/O
                         net (fo=1, routed)           0.477     7.057    Display/Tick/divisor[0]_i_5_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.181 r  Display/Tick/divisor[0]_i_3/O
                         net (fo=2, routed)           0.648     7.830    Display/Tick/divisor[0]_i_3_n_0
    SLICE_X58Y76         LUT3 (Prop_lut3_I0_O)        0.124     7.954 r  Display/Tick/divisor[0]_i_1/O
                         net (fo=16, routed)          0.827     8.781    Display/Tick/clear
    SLICE_X59Y76         FDRE                                         r  Display/Tick/divisor_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.493    14.834    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  Display/Tick/divisor_reg[14]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X59Y76         FDRE (Setup_fdre_C_R)       -0.429    14.628    Display/Tick/divisor_reg[14]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 Display/Tick/divisor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/Tick/divisor_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.828ns (22.654%)  route 2.827ns (77.346%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.605     5.126    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  Display/Tick/divisor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  Display/Tick/divisor_reg[5]/Q
                         net (fo=2, routed)           0.875     6.457    Display/Tick/divisor_reg[5]
    SLICE_X58Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.581 f  Display/Tick/divisor[0]_i_5/O
                         net (fo=1, routed)           0.477     7.057    Display/Tick/divisor[0]_i_5_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.181 r  Display/Tick/divisor[0]_i_3/O
                         net (fo=2, routed)           0.648     7.830    Display/Tick/divisor[0]_i_3_n_0
    SLICE_X58Y76         LUT3 (Prop_lut3_I0_O)        0.124     7.954 r  Display/Tick/divisor[0]_i_1/O
                         net (fo=16, routed)          0.827     8.781    Display/Tick/clear
    SLICE_X59Y76         FDRE                                         r  Display/Tick/divisor_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.493    14.834    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  Display/Tick/divisor_reg[15]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X59Y76         FDRE (Setup_fdre_C_R)       -0.429    14.628    Display/Tick/divisor_reg[15]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -8.781    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 TB/CTRLuOP/uOP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TB/CTRLuOP/uOP_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 1.025ns (27.284%)  route 2.732ns (72.716%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.606     5.127    TB/CTRLuOP/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  TB/CTRLuOP/uOP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.645 r  TB/CTRLuOP/uOP_reg[4]/Q
                         net (fo=43, routed)          1.135     6.780    TB/CTRLuOP/uOP[4]
    SLICE_X64Y74         LUT3 (Prop_lut3_I0_O)        0.150     6.930 r  TB/CTRLuOP/uOP[4]_i_7/O
                         net (fo=4, routed)           1.025     7.955    TB/CTRLuOP/uOP[4]_i_7_n_0
    SLICE_X64Y75         LUT5 (Prop_lut5_I0_O)        0.357     8.312 r  TB/CTRLuOP/uOP[2]_i_1/O
                         net (fo=1, routed)           0.572     8.884    TB/CTRLuOP/uOP[2]_i_1_n_0
    SLICE_X64Y75         FDRE                                         r  TB/CTRLuOP/uOP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.492    14.833    TB/CTRLuOP/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  TB/CTRLuOP/uOP_reg[2]/C
                         clock pessimism              0.294    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X64Y75         FDRE (Setup_fdre_C_D)       -0.252    14.840    TB/CTRLuOP/uOP_reg[2]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  5.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Display/Tick/divisor_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/Tick/CLK2KHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.797%)  route 0.080ns (30.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.580     1.463    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  Display/Tick/divisor_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  Display/Tick/divisor_reg[14]/Q
                         net (fo=3, routed)           0.080     1.685    Display/Tick/divisor_reg[14]
    SLICE_X58Y76         LUT4 (Prop_lut4_I1_O)        0.045     1.730 r  Display/Tick/CLK2KHZ_i_1/O
                         net (fo=1, routed)           0.000     1.730    Display/Tick/CLK2KHZ_i_1_n_0
    SLICE_X58Y76         FDRE                                         r  Display/Tick/CLK2KHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.846     1.974    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y76         FDRE                                         r  Display/Tick/CLK2KHZ_reg/C
                         clock pessimism             -0.498     1.476    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.091     1.567    Display/Tick/CLK2KHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Display/Tick/divisor_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/Tick/divisor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.579     1.462    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  Display/Tick/divisor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  Display/Tick/divisor_reg[11]/Q
                         net (fo=2, routed)           0.117     1.720    Display/Tick/divisor_reg[11]
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  Display/Tick/divisor_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    Display/Tick/divisor_reg[8]_i_1_n_4
    SLICE_X59Y75         FDRE                                         r  Display/Tick/divisor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.845     1.973    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  Display/Tick/divisor_reg[11]/C
                         clock pessimism             -0.511     1.462    
    SLICE_X59Y75         FDRE (Hold_fdre_C_D)         0.105     1.567    Display/Tick/divisor_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Display/Tick/divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/Tick/divisor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.580     1.463    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  Display/Tick/divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  Display/Tick/divisor_reg[3]/Q
                         net (fo=2, routed)           0.117     1.721    Display/Tick/divisor_reg[3]
    SLICE_X59Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  Display/Tick/divisor_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.829    Display/Tick/divisor_reg[0]_i_2_n_4
    SLICE_X59Y73         FDRE                                         r  Display/Tick/divisor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.846     1.974    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  Display/Tick/divisor_reg[3]/C
                         clock pessimism             -0.511     1.463    
    SLICE_X59Y73         FDRE (Hold_fdre_C_D)         0.105     1.568    Display/Tick/divisor_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Display/Tick/divisor_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/Tick/divisor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.579     1.462    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  Display/Tick/divisor_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  Display/Tick/divisor_reg[7]/Q
                         net (fo=2, routed)           0.120     1.724    Display/Tick/divisor_reg[7]
    SLICE_X59Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  Display/Tick/divisor_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    Display/Tick/divisor_reg[4]_i_1_n_4
    SLICE_X59Y74         FDRE                                         r  Display/Tick/divisor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.845     1.973    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  Display/Tick/divisor_reg[7]/C
                         clock pessimism             -0.511     1.462    
    SLICE_X59Y74         FDRE (Hold_fdre_C_D)         0.105     1.567    Display/Tick/divisor_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Display/Tick/divisor_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/Tick/divisor_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.579     1.462    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  Display/Tick/divisor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  Display/Tick/divisor_reg[8]/Q
                         net (fo=2, routed)           0.114     1.717    Display/Tick/divisor_reg[8]
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  Display/Tick/divisor_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    Display/Tick/divisor_reg[8]_i_1_n_7
    SLICE_X59Y75         FDRE                                         r  Display/Tick/divisor_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.845     1.973    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  Display/Tick/divisor_reg[8]/C
                         clock pessimism             -0.511     1.462    
    SLICE_X59Y75         FDRE (Hold_fdre_C_D)         0.105     1.567    Display/Tick/divisor_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Display/Tick/divisor_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/Tick/divisor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.579     1.462    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  Display/Tick/divisor_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  Display/Tick/divisor_reg[10]/Q
                         net (fo=2, routed)           0.120     1.724    Display/Tick/divisor_reg[10]
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.835 r  Display/Tick/divisor_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    Display/Tick/divisor_reg[8]_i_1_n_5
    SLICE_X59Y75         FDRE                                         r  Display/Tick/divisor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.845     1.973    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  Display/Tick/divisor_reg[10]/C
                         clock pessimism             -0.511     1.462    
    SLICE_X59Y75         FDRE (Hold_fdre_C_D)         0.105     1.567    Display/Tick/divisor_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Display/Tick/divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/Tick/divisor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.580     1.463    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  Display/Tick/divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  Display/Tick/divisor_reg[2]/Q
                         net (fo=2, routed)           0.120     1.725    Display/Tick/divisor_reg[2]
    SLICE_X59Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.836 r  Display/Tick/divisor_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.836    Display/Tick/divisor_reg[0]_i_2_n_5
    SLICE_X59Y73         FDRE                                         r  Display/Tick/divisor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.846     1.974    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  Display/Tick/divisor_reg[2]/C
                         clock pessimism             -0.511     1.463    
    SLICE_X59Y73         FDRE (Hold_fdre_C_D)         0.105     1.568    Display/Tick/divisor_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Display/Tick/divisor_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/Tick/divisor_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.580     1.463    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  Display/Tick/divisor_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  Display/Tick/divisor_reg[12]/Q
                         net (fo=2, routed)           0.117     1.722    Display/Tick/divisor_reg[12]
    SLICE_X59Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  Display/Tick/divisor_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.837    Display/Tick/divisor_reg[12]_i_1_n_7
    SLICE_X59Y76         FDRE                                         r  Display/Tick/divisor_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.846     1.974    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  Display/Tick/divisor_reg[12]/C
                         clock pessimism             -0.511     1.463    
    SLICE_X59Y76         FDRE (Hold_fdre_C_D)         0.105     1.568    Display/Tick/divisor_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Display/Tick/divisor_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/Tick/divisor_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.579     1.462    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  Display/Tick/divisor_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  Display/Tick/divisor_reg[4]/Q
                         net (fo=2, routed)           0.117     1.721    Display/Tick/divisor_reg[4]
    SLICE_X59Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  Display/Tick/divisor_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.836    Display/Tick/divisor_reg[4]_i_1_n_7
    SLICE_X59Y74         FDRE                                         r  Display/Tick/divisor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.845     1.973    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  Display/Tick/divisor_reg[4]/C
                         clock pessimism             -0.511     1.462    
    SLICE_X59Y74         FDRE (Hold_fdre_C_D)         0.105     1.567    Display/Tick/divisor_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Display/Tick/divisor_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display/Tick/divisor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.579     1.462    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  Display/Tick/divisor_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  Display/Tick/divisor_reg[6]/Q
                         net (fo=2, routed)           0.122     1.725    Display/Tick/divisor_reg[6]
    SLICE_X59Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.836 r  Display/Tick/divisor_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.836    Display/Tick/divisor_reg[4]_i_1_n_5
    SLICE_X59Y74         FDRE                                         r  Display/Tick/divisor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.845     1.973    Display/Tick/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  Display/Tick/divisor_reg[6]/C
                         clock pessimism             -0.511     1.462    
    SLICE_X59Y74         FDRE (Hold_fdre_C_D)         0.105     1.567    Display/Tick/divisor_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y76   Display/Tick/CLK2KHZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y73   Display/Tick/divisor_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y75   Display/Tick/divisor_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y76   Display/Tick/divisor_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y76   Display/Tick/divisor_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y76   Display/Tick/divisor_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y76   Display/Tick/divisor_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y73   Display/Tick/divisor_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y73   Display/Tick/divisor_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y76   Display/Tick/CLK2KHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y73   Display/Tick/divisor_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y75   Display/Tick/divisor_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y76   Display/Tick/divisor_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y76   Display/Tick/divisor_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y76   Display/Tick/divisor_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y76   Display/Tick/divisor_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y73   Display/Tick/divisor_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y73   Display/Tick/divisor_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y73   Display/Tick/divisor_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y75   Display/Tick/divisor_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   Display/Tick/divisor_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   Display/Tick/divisor_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   Display/Tick/divisor_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y74   Display/Tick/divisor_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y75   Display/Tick/divisor_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y75   Display/Tick/divisor_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   TB/CTRLuOP/BTNDBefore_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   TB/CTRLuOP/BTNRBefore_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   TB/CTRLuOP/BTNUBefore_reg/C



