#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Fri Apr 26 09:13:04 2019
# Process ID: 11120
# Current directory: Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3772 Z:\CS-401-1-CompArch\Final_Project\Final_take_two\MP3\MP_1_Compiler\MP_1_Compiler\ListProcessor\ListProcessor.xpr
# Log file: Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/vivado.log
# Journal file: Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor'
INFO: [Project 1-313] Project file moved from 'Z:/CS-401-1-CompArch/FinalProject/MP_1_Compiler/ListProcessor' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.srcs/sim_1/new/list_alu_sim.vhd w ]
add_files -fileset sim_1 Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.srcs/sim_1/new/list_alu_sim.vhd
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.srcs/sim_1/new/alu_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6b51dc4a119481e908ed39b55165c4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestALU_behav xil_defaultlib.TestALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 3 elements ; expected 4 [Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.srcs/sim_1/new/alu_sim.vhd:13]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testalu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestALU_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6b51dc4a119481e908ed39b55165c4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TestALU_behav xil_defaultlib.TestALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 3 elements ; expected 4 [Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.srcs/sim_1/new/alu_sim.vhd:13]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testalu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TestALU_vhdl.prj"
ERROR: [XSIM 43-4316] Can not find file: ../../../../ListProcessor.srcs/sim_1/new/alu_sim.vhd
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.srcs/sim_1/new/alu_sim.vhd w ]
add_files -fileset sim_1 Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.srcs/sim_1/new/alu_sim.vhd
WARNING: [filemgmt 56-12] File 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.srcs/sim_1/new/alu_sim.vhd' cannot be added to the project because it already exists in the project, skipping this file
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ListProc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ListProc_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.srcs/sources_1/new/128bit_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bit128_reg
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.srcs/sources_1/new/alu_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu_block
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.srcs/sources_1/new/ListProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ListProc
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6b51dc4a119481e908ed39b55165c4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ListProc_behav xil_defaultlib.ListProc -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.bit128_reg [bit128_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_block [alu_block_default]
Compiling architecture listproc of entity xil_defaultlib.listproc
Built simulation snapshot ListProc_behav

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim/xsim.dir/ListProc_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim/xsim.dir/ListProc_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 26 09:45:21 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 26 09:45:21 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 856.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ListProc_behav -key {Behavioral:sim_1:Functional:ListProc} -tclbatch {ListProc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ListProc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ListProc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 866.629 ; gain = 10.598
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 893.039 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ListProc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ListProc_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6b51dc4a119481e908ed39b55165c4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ListProc_behav xil_defaultlib.ListProc -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ListProc_behav -key {Behavioral:sim_1:Functional:ListProc} -tclbatch {ListProc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ListProc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ListProc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 893.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ListProc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ListProc_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6b51dc4a119481e908ed39b55165c4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ListProc_behav xil_defaultlib.ListProc -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ListProc_behav -key {Behavioral:sim_1:Functional:ListProc} -tclbatch {ListProc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ListProc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ListProc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 893.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ListProc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ListProc_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6b51dc4a119481e908ed39b55165c4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ListProc_behav xil_defaultlib.ListProc -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ListProc_behav -key {Behavioral:sim_1:Functional:ListProc} -tclbatch {ListProc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ListProc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ListProc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 893.039 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.srcs/sim_1/new/list_proc_sim.vhd w ]
add_files -fileset sim_1 Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.srcs/sim_1/new/list_proc_sim.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ListProc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ListProc_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6b51dc4a119481e908ed39b55165c4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ListProc_behav xil_defaultlib.ListProc -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/CS-401-1-CompArch/Final_Project/Final_take_two/MP3/MP_1_Compiler/MP_1_Compiler/ListProcessor/ListProcessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ListProc_behav -key {Behavioral:sim_1:Functional:ListProc} -tclbatch {ListProc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source ListProc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ListProc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 893.039 ; gain = 0.000
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 10:01:52 2019...
