
mini_crane_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000097cc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d4  08009960  08009960  0000a960  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e34  08009e34  0000b1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009e34  08009e34  0000ae34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e3c  08009e3c  0000b1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e3c  08009e3c  0000ae3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009e40  08009e40  0000ae40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08009e44  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003ec  200001d8  0800a01c  0000b1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005c4  0800a01c  0000b5c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017252  00000000  00000000  0000b208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003278  00000000  00000000  0002245a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001488  00000000  00000000  000256d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001002  00000000  00000000  00026b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029284  00000000  00000000  00027b62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001958e  00000000  00000000  00050de6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f85ee  00000000  00000000  0006a374  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00162962  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000066e8  00000000  00000000  001629a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008a  00000000  00000000  00169090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009944 	.word	0x08009944

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	08009944 	.word	0x08009944

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <parseCommand>:
static bool eventAvailable = false;
static uint8_t eventButtonId;
static ButtonEvent eventType;

// --- Private function ---
static void parseCommand(const char *cmd) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
    // Expect format: BTN{n}_PRESS or BTN{n}_RELEASE
    if (strncmp(cmd, "BTN", 3) != 0) return;
 8000edc:	2203      	movs	r2, #3
 8000ede:	491b      	ldr	r1, [pc, #108]	@ (8000f4c <parseCommand+0x78>)
 8000ee0:	6878      	ldr	r0, [r7, #4]
 8000ee2:	f006 fe7b 	bl	8007bdc <strncmp>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d129      	bne.n	8000f40 <parseCommand+0x6c>

    uint8_t btn = cmd[3] - '0'; // Button index 0-5
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	3303      	adds	r3, #3
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	3b30      	subs	r3, #48	@ 0x30
 8000ef4:	73fb      	strb	r3, [r7, #15]
    if (btn >= ARDUINO_NUM_BUTTONS) return;
 8000ef6:	7bfb      	ldrb	r3, [r7, #15]
 8000ef8:	2b05      	cmp	r3, #5
 8000efa:	d823      	bhi.n	8000f44 <parseCommand+0x70>

    if (strstr(cmd, "_PRESS") != NULL) {
 8000efc:	4914      	ldr	r1, [pc, #80]	@ (8000f50 <parseCommand+0x7c>)
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	f006 fe7e 	bl	8007c00 <strstr>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d009      	beq.n	8000f1e <parseCommand+0x4a>
        eventButtonId = btn;
 8000f0a:	4a12      	ldr	r2, [pc, #72]	@ (8000f54 <parseCommand+0x80>)
 8000f0c:	7bfb      	ldrb	r3, [r7, #15]
 8000f0e:	7013      	strb	r3, [r2, #0]
        eventType = BUTTON_PRESS;
 8000f10:	4b11      	ldr	r3, [pc, #68]	@ (8000f58 <parseCommand+0x84>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	701a      	strb	r2, [r3, #0]
        eventAvailable = true;
 8000f16:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <parseCommand+0x88>)
 8000f18:	2201      	movs	r2, #1
 8000f1a:	701a      	strb	r2, [r3, #0]
 8000f1c:	e013      	b.n	8000f46 <parseCommand+0x72>
    }
    else if (strstr(cmd, "_RELEASE") != NULL) {
 8000f1e:	4910      	ldr	r1, [pc, #64]	@ (8000f60 <parseCommand+0x8c>)
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f006 fe6d 	bl	8007c00 <strstr>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d00c      	beq.n	8000f46 <parseCommand+0x72>
        eventButtonId = btn;
 8000f2c:	4a09      	ldr	r2, [pc, #36]	@ (8000f54 <parseCommand+0x80>)
 8000f2e:	7bfb      	ldrb	r3, [r7, #15]
 8000f30:	7013      	strb	r3, [r2, #0]
        eventType = BUTTON_RELEASE;
 8000f32:	4b09      	ldr	r3, [pc, #36]	@ (8000f58 <parseCommand+0x84>)
 8000f34:	2201      	movs	r2, #1
 8000f36:	701a      	strb	r2, [r3, #0]
        eventAvailable = true;
 8000f38:	4b08      	ldr	r3, [pc, #32]	@ (8000f5c <parseCommand+0x88>)
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	701a      	strb	r2, [r3, #0]
 8000f3e:	e002      	b.n	8000f46 <parseCommand+0x72>
    if (strncmp(cmd, "BTN", 3) != 0) return;
 8000f40:	bf00      	nop
 8000f42:	e000      	b.n	8000f46 <parseCommand+0x72>
    if (btn >= ARDUINO_NUM_BUTTONS) return;
 8000f44:	bf00      	nop
    }
}
 8000f46:	3710      	adds	r7, #16
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	08009960 	.word	0x08009960
 8000f50:	08009964 	.word	0x08009964
 8000f54:	20000230 	.word	0x20000230
 8000f58:	20000231 	.word	0x20000231
 8000f5c:	2000022f 	.word	0x2000022f
 8000f60:	0800996c 	.word	0x0800996c

08000f64 <ArduinoComm_Init>:

// --- Public functions ---

void ArduinoComm_Init(UART_HandleTypeDef *huart) {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
    arduinoUart = huart;
 8000f6c:	4a09      	ldr	r2, [pc, #36]	@ (8000f94 <ArduinoComm_Init+0x30>)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6013      	str	r3, [r2, #0]
    idx = 0;
 8000f72:	4b09      	ldr	r3, [pc, #36]	@ (8000f98 <ArduinoComm_Init+0x34>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	701a      	strb	r2, [r3, #0]
    eventAvailable = false;
 8000f78:	4b08      	ldr	r3, [pc, #32]	@ (8000f9c <ArduinoComm_Init+0x38>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	701a      	strb	r2, [r3, #0]

    // Start UART reception interrupt
    HAL_UART_Receive_IT(arduinoUart, &rxByte, 1);
 8000f7e:	4b05      	ldr	r3, [pc, #20]	@ (8000f94 <ArduinoComm_Init+0x30>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	2201      	movs	r2, #1
 8000f84:	4906      	ldr	r1, [pc, #24]	@ (8000fa0 <ArduinoComm_Init+0x3c>)
 8000f86:	4618      	mov	r0, r3
 8000f88:	f004 fcae 	bl	80058e8 <HAL_UART_Receive_IT>
}
 8000f8c:	bf00      	nop
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	200001f4 	.word	0x200001f4
 8000f98:	2000022e 	.word	0x2000022e
 8000f9c:	2000022f 	.word	0x2000022f
 8000fa0:	200001f8 	.word	0x200001f8

08000fa4 <ArduinoComm_UART_RxCallback>:

void ArduinoComm_UART_RxCallback(UART_HandleTypeDef *huart) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
    if (huart != arduinoUart) return;
 8000fac:	4b18      	ldr	r3, [pc, #96]	@ (8001010 <ArduinoComm_UART_RxCallback+0x6c>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	687a      	ldr	r2, [r7, #4]
 8000fb2:	429a      	cmp	r2, r3
 8000fb4:	d127      	bne.n	8001006 <ArduinoComm_UART_RxCallback+0x62>

    if (rxByte != '\n' && idx < ARDUINO_COMM_BUFFER_SIZE - 1) {
 8000fb6:	4b17      	ldr	r3, [pc, #92]	@ (8001014 <ArduinoComm_UART_RxCallback+0x70>)
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	2b0a      	cmp	r3, #10
 8000fbc:	d00f      	beq.n	8000fde <ArduinoComm_UART_RxCallback+0x3a>
 8000fbe:	4b16      	ldr	r3, [pc, #88]	@ (8001018 <ArduinoComm_UART_RxCallback+0x74>)
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	2b30      	cmp	r3, #48	@ 0x30
 8000fc4:	d80b      	bhi.n	8000fde <ArduinoComm_UART_RxCallback+0x3a>
        rxBuffer[idx++] = rxByte;
 8000fc6:	4b14      	ldr	r3, [pc, #80]	@ (8001018 <ArduinoComm_UART_RxCallback+0x74>)
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	1c5a      	adds	r2, r3, #1
 8000fcc:	b2d1      	uxtb	r1, r2
 8000fce:	4a12      	ldr	r2, [pc, #72]	@ (8001018 <ArduinoComm_UART_RxCallback+0x74>)
 8000fd0:	7011      	strb	r1, [r2, #0]
 8000fd2:	461a      	mov	r2, r3
 8000fd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001014 <ArduinoComm_UART_RxCallback+0x70>)
 8000fd6:	7819      	ldrb	r1, [r3, #0]
 8000fd8:	4b10      	ldr	r3, [pc, #64]	@ (800101c <ArduinoComm_UART_RxCallback+0x78>)
 8000fda:	5499      	strb	r1, [r3, r2]
 8000fdc:	e00b      	b.n	8000ff6 <ArduinoComm_UART_RxCallback+0x52>
    } else {
        rxBuffer[idx] = '\0';  // Null terminate
 8000fde:	4b0e      	ldr	r3, [pc, #56]	@ (8001018 <ArduinoComm_UART_RxCallback+0x74>)
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	4b0d      	ldr	r3, [pc, #52]	@ (800101c <ArduinoComm_UART_RxCallback+0x78>)
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	5499      	strb	r1, [r3, r2]
        parseCommand(rxBuffer);
 8000fea:	480c      	ldr	r0, [pc, #48]	@ (800101c <ArduinoComm_UART_RxCallback+0x78>)
 8000fec:	f7ff ff72 	bl	8000ed4 <parseCommand>
        idx = 0;
 8000ff0:	4b09      	ldr	r3, [pc, #36]	@ (8001018 <ArduinoComm_UART_RxCallback+0x74>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	701a      	strb	r2, [r3, #0]
    }

    // Re-enable UART interrupt
    HAL_UART_Receive_IT(arduinoUart, &rxByte, 1);
 8000ff6:	4b06      	ldr	r3, [pc, #24]	@ (8001010 <ArduinoComm_UART_RxCallback+0x6c>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	4905      	ldr	r1, [pc, #20]	@ (8001014 <ArduinoComm_UART_RxCallback+0x70>)
 8000ffe:	4618      	mov	r0, r3
 8001000:	f004 fc72 	bl	80058e8 <HAL_UART_Receive_IT>
 8001004:	e000      	b.n	8001008 <ArduinoComm_UART_RxCallback+0x64>
    if (huart != arduinoUart) return;
 8001006:	bf00      	nop
}
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	200001f4 	.word	0x200001f4
 8001014:	200001f8 	.word	0x200001f8
 8001018:	2000022e 	.word	0x2000022e
 800101c:	200001fc 	.word	0x200001fc

08001020 <ArduinoComm_GetButtonEvent>:

// Returns true if an event is ready, clears the event once read
bool ArduinoComm_GetButtonEvent(uint8_t *buttonId, ButtonEvent *event) {
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	6039      	str	r1, [r7, #0]
    if (!eventAvailable) return false;
 800102a:	4b0d      	ldr	r3, [pc, #52]	@ (8001060 <ArduinoComm_GetButtonEvent+0x40>)
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	f083 0301 	eor.w	r3, r3, #1
 8001032:	b2db      	uxtb	r3, r3
 8001034:	2b00      	cmp	r3, #0
 8001036:	d001      	beq.n	800103c <ArduinoComm_GetButtonEvent+0x1c>
 8001038:	2300      	movs	r3, #0
 800103a:	e00b      	b.n	8001054 <ArduinoComm_GetButtonEvent+0x34>

    *buttonId = eventButtonId;
 800103c:	4b09      	ldr	r3, [pc, #36]	@ (8001064 <ArduinoComm_GetButtonEvent+0x44>)
 800103e:	781a      	ldrb	r2, [r3, #0]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	701a      	strb	r2, [r3, #0]
    *event = eventType;
 8001044:	4b08      	ldr	r3, [pc, #32]	@ (8001068 <ArduinoComm_GetButtonEvent+0x48>)
 8001046:	781a      	ldrb	r2, [r3, #0]
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	701a      	strb	r2, [r3, #0]
    eventAvailable = false;
 800104c:	4b04      	ldr	r3, [pc, #16]	@ (8001060 <ArduinoComm_GetButtonEvent+0x40>)
 800104e:	2200      	movs	r2, #0
 8001050:	701a      	strb	r2, [r3, #0]
    return true;
 8001052:	2301      	movs	r3, #1
}
 8001054:	4618      	mov	r0, r3
 8001056:	370c      	adds	r7, #12
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr
 8001060:	2000022f 	.word	0x2000022f
 8001064:	20000230 	.word	0x20000230
 8001068:	20000231 	.word	0x20000231

0800106c <CheckCompensationAndNotify>:


void CheckCompensationAndNotify(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b086      	sub	sp, #24
 8001070:	af00      	add	r7, sp, #0
    // If state changed
    if (compensation_in_progress != prev_compensation_state)
 8001072:	4b1b      	ldr	r3, [pc, #108]	@ (80010e0 <CheckCompensationAndNotify+0x74>)
 8001074:	781a      	ldrb	r2, [r3, #0]
 8001076:	4b1b      	ldr	r3, [pc, #108]	@ (80010e4 <CheckCompensationAndNotify+0x78>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	429a      	cmp	r2, r3
 800107c:	d02b      	beq.n	80010d6 <CheckCompensationAndNotify+0x6a>
    {
        if (compensation_in_progress)
 800107e:	4b18      	ldr	r3, [pc, #96]	@ (80010e0 <CheckCompensationAndNotify+0x74>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d013      	beq.n	80010ae <CheckCompensationAndNotify+0x42>
        {
            char msg[] = "BUZZ_ON\n";
 8001086:	4a18      	ldr	r2, [pc, #96]	@ (80010e8 <CheckCompensationAndNotify+0x7c>)
 8001088:	f107 030c 	add.w	r3, r7, #12
 800108c:	ca07      	ldmia	r2, {r0, r1, r2}
 800108e:	c303      	stmia	r3!, {r0, r1}
 8001090:	701a      	strb	r2, [r3, #0]
            HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), 10);
 8001092:	f107 030c 	add.w	r3, r7, #12
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff f8ea 	bl	8000270 <strlen>
 800109c:	4603      	mov	r3, r0
 800109e:	b29a      	uxth	r2, r3
 80010a0:	f107 010c 	add.w	r1, r7, #12
 80010a4:	230a      	movs	r3, #10
 80010a6:	4811      	ldr	r0, [pc, #68]	@ (80010ec <CheckCompensationAndNotify+0x80>)
 80010a8:	f004 fb94 	bl	80057d4 <HAL_UART_Transmit>
 80010ac:	e00f      	b.n	80010ce <CheckCompensationAndNotify+0x62>
        }
        else
        {
            char msg[] = "BUZZ_OFF\n";
 80010ae:	4a10      	ldr	r2, [pc, #64]	@ (80010f0 <CheckCompensationAndNotify+0x84>)
 80010b0:	463b      	mov	r3, r7
 80010b2:	ca07      	ldmia	r2, {r0, r1, r2}
 80010b4:	c303      	stmia	r3!, {r0, r1}
 80010b6:	801a      	strh	r2, [r3, #0]
            HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), 10);
 80010b8:	463b      	mov	r3, r7
 80010ba:	4618      	mov	r0, r3
 80010bc:	f7ff f8d8 	bl	8000270 <strlen>
 80010c0:	4603      	mov	r3, r0
 80010c2:	b29a      	uxth	r2, r3
 80010c4:	4639      	mov	r1, r7
 80010c6:	230a      	movs	r3, #10
 80010c8:	4808      	ldr	r0, [pc, #32]	@ (80010ec <CheckCompensationAndNotify+0x80>)
 80010ca:	f004 fb83 	bl	80057d4 <HAL_UART_Transmit>
        }

        prev_compensation_state = compensation_in_progress;
 80010ce:	4b04      	ldr	r3, [pc, #16]	@ (80010e0 <CheckCompensationAndNotify+0x74>)
 80010d0:	781a      	ldrb	r2, [r3, #0]
 80010d2:	4b04      	ldr	r3, [pc, #16]	@ (80010e4 <CheckCompensationAndNotify+0x78>)
 80010d4:	701a      	strb	r2, [r3, #0]
    }
}
 80010d6:	bf00      	nop
 80010d8:	3718      	adds	r7, #24
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	20000430 	.word	0x20000430
 80010e4:	20000431 	.word	0x20000431
 80010e8:	08009978 	.word	0x08009978
 80010ec:	200003a8 	.word	0x200003a8
 80010f0:	08009984 	.word	0x08009984

080010f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010fa:	f001 f91f 	bl	800233c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010fe:	f000 f853 	bl	80011a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001102:	f000 f9e5 	bl	80014d0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001106:	f000 f983 	bl	8001410 <MX_USART2_UART_Init>
  MX_TIM5_Init();
 800110a:	f000 f933 	bl	8001374 <MX_TIM5_Init>
  MX_USART3_UART_Init();
 800110e:	f000 f9af 	bl	8001470 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8001112:	f000 f8db 	bl	80012cc <MX_TIM2_Init>
  MX_I2C1_Init();
 8001116:	f000 f899 	bl	800124c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  SwingSensor_Init(&hi2c1);
 800111a:	481b      	ldr	r0, [pc, #108]	@ (8001188 <main+0x94>)
 800111c:	f000 ffd8 	bl	80020d0 <SwingSensor_Init>
  HAL_Delay(1000);  // let IMU stabilize
 8001120:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001124:	f001 f986 	bl	8002434 <HAL_Delay>
  SwingSensor_CalibrateZero();
 8001128:	f000 fff2 	bl	8002110 <SwingSensor_CalibrateZero>


  RE_Init(&ropeEncoder, &htim2, 60.0f, 2.5f);   // 60 ticks (30 detents) per revelution, 2-1/2" diameter
 800112c:	eef0 0a04 	vmov.f32	s1, #4	@ 0x40200000  2.5
 8001130:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 800118c <main+0x98>
 8001134:	4916      	ldr	r1, [pc, #88]	@ (8001190 <main+0x9c>)
 8001136:	4817      	ldr	r0, [pc, #92]	@ (8001194 <main+0xa0>)
 8001138:	f000 fd0e 	bl	8001b58 <RE_Init>

  ArduinoComm_Init(&huart3);
 800113c:	4816      	ldr	r0, [pc, #88]	@ (8001198 <main+0xa4>)
 800113e:	f7ff ff11 	bl	8000f64 <ArduinoComm_Init>

  DCMotor_Init();
 8001142:	f000 fb71 	bl	8001828 <DCMotor_Init>
  SlewMotor_Init();
 8001146:	f000 fbeb 	bl	8001920 <SlewMotor_Init>


  int32_t count;
  float dist;
  int32_t lastCount = 0;
 800114a:	2300      	movs	r3, #0
 800114c:	60fb      	str	r3, [r7, #12]
  float   lastDist  = 0.0f;
 800114e:	f04f 0300 	mov.w	r3, #0
 8001152:	60bb      	str	r3, [r7, #8]


  uint32_t last = 0;
 8001154:	2300      	movs	r3, #0
 8001156:	607b      	str	r3, [r7, #4]

  printf("\033[2J\033[H");
 8001158:	4810      	ldr	r0, [pc, #64]	@ (800119c <main+0xa8>)
 800115a:	f006 fbef 	bl	800793c <iprintf>

    /* USER CODE BEGIN 3 */

// ----------- Compensation buzzer and LED ---------------------------
	  // using B1 just as a test/simulation going from STM32 to arduino
	  if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET) {
 800115e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001162:	480f      	ldr	r0, [pc, #60]	@ (80011a0 <main+0xac>)
 8001164:	f001 fcc4 	bl	8002af0 <HAL_GPIO_ReadPin>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d103      	bne.n	8001176 <main+0x82>
		  compensation_in_progress = true;
 800116e:	4b0d      	ldr	r3, [pc, #52]	@ (80011a4 <main+0xb0>)
 8001170:	2201      	movs	r2, #1
 8001172:	701a      	strb	r2, [r3, #0]
 8001174:	e002      	b.n	800117c <main+0x88>
	  }
	  else {
		  compensation_in_progress = false;
 8001176:	4b0b      	ldr	r3, [pc, #44]	@ (80011a4 <main+0xb0>)
 8001178:	2200      	movs	r2, #0
 800117a:	701a      	strb	r2, [r3, #0]
	  }
	  // turn on buzzer and LED on controller if compensation_in_progress is true
	  CheckCompensationAndNotify();
 800117c:	f7ff ff76 	bl	800106c <CheckCompensationAndNotify>
//
//	  HAL_Delay(100);


// ----------------- Arduino button press to motor driving -------------------
	  Arduino_To_Motor_Control();
 8001180:	f000 fa7a 	bl	8001678 <Arduino_To_Motor_Control>
	  if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET) {
 8001184:	e7eb      	b.n	800115e <main+0x6a>
 8001186:	bf00      	nop
 8001188:	20000234 	.word	0x20000234
 800118c:	42700000 	.word	0x42700000
 8001190:	20000288 	.word	0x20000288
 8001194:	20000434 	.word	0x20000434
 8001198:	200003a8 	.word	0x200003a8
 800119c:	08009990 	.word	0x08009990
 80011a0:	48000800 	.word	0x48000800
 80011a4:	20000430 	.word	0x20000430

080011a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b096      	sub	sp, #88	@ 0x58
 80011ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ae:	f107 0314 	add.w	r3, r7, #20
 80011b2:	2244      	movs	r2, #68	@ 0x44
 80011b4:	2100      	movs	r1, #0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f006 fd08 	bl	8007bcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011bc:	463b      	mov	r3, r7
 80011be:	2200      	movs	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
 80011c2:	605a      	str	r2, [r3, #4]
 80011c4:	609a      	str	r2, [r3, #8]
 80011c6:	60da      	str	r2, [r3, #12]
 80011c8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80011ca:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80011ce:	f002 f9a1 	bl	8003514 <HAL_PWREx_ControlVoltageScaling>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80011d8:	f000 fb20 	bl	800181c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011dc:	2302      	movs	r3, #2
 80011de:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011e4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011e6:	2310      	movs	r3, #16
 80011e8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011ea:	2302      	movs	r3, #2
 80011ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011ee:	2302      	movs	r3, #2
 80011f0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80011f2:	2301      	movs	r3, #1
 80011f4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80011f6:	230a      	movs	r3, #10
 80011f8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80011fa:	2307      	movs	r3, #7
 80011fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80011fe:	2302      	movs	r3, #2
 8001200:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001202:	2302      	movs	r3, #2
 8001204:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001206:	f107 0314 	add.w	r3, r7, #20
 800120a:	4618      	mov	r0, r3
 800120c:	f002 f9d8 	bl	80035c0 <HAL_RCC_OscConfig>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001216:	f000 fb01 	bl	800181c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800121a:	230f      	movs	r3, #15
 800121c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800121e:	2303      	movs	r3, #3
 8001220:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001222:	2300      	movs	r3, #0
 8001224:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001226:	2300      	movs	r3, #0
 8001228:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800122a:	2300      	movs	r3, #0
 800122c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800122e:	463b      	mov	r3, r7
 8001230:	2104      	movs	r1, #4
 8001232:	4618      	mov	r0, r3
 8001234:	f002 fda0 	bl	8003d78 <HAL_RCC_ClockConfig>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800123e:	f000 faed 	bl	800181c <Error_Handler>
  }
}
 8001242:	bf00      	nop
 8001244:	3758      	adds	r7, #88	@ 0x58
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
	...

0800124c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001250:	4b1b      	ldr	r3, [pc, #108]	@ (80012c0 <MX_I2C1_Init+0x74>)
 8001252:	4a1c      	ldr	r2, [pc, #112]	@ (80012c4 <MX_I2C1_Init+0x78>)
 8001254:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8001256:	4b1a      	ldr	r3, [pc, #104]	@ (80012c0 <MX_I2C1_Init+0x74>)
 8001258:	4a1b      	ldr	r2, [pc, #108]	@ (80012c8 <MX_I2C1_Init+0x7c>)
 800125a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800125c:	4b18      	ldr	r3, [pc, #96]	@ (80012c0 <MX_I2C1_Init+0x74>)
 800125e:	2200      	movs	r2, #0
 8001260:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001262:	4b17      	ldr	r3, [pc, #92]	@ (80012c0 <MX_I2C1_Init+0x74>)
 8001264:	2201      	movs	r2, #1
 8001266:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001268:	4b15      	ldr	r3, [pc, #84]	@ (80012c0 <MX_I2C1_Init+0x74>)
 800126a:	2200      	movs	r2, #0
 800126c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800126e:	4b14      	ldr	r3, [pc, #80]	@ (80012c0 <MX_I2C1_Init+0x74>)
 8001270:	2200      	movs	r2, #0
 8001272:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001274:	4b12      	ldr	r3, [pc, #72]	@ (80012c0 <MX_I2C1_Init+0x74>)
 8001276:	2200      	movs	r2, #0
 8001278:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800127a:	4b11      	ldr	r3, [pc, #68]	@ (80012c0 <MX_I2C1_Init+0x74>)
 800127c:	2200      	movs	r2, #0
 800127e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001280:	4b0f      	ldr	r3, [pc, #60]	@ (80012c0 <MX_I2C1_Init+0x74>)
 8001282:	2200      	movs	r2, #0
 8001284:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001286:	480e      	ldr	r0, [pc, #56]	@ (80012c0 <MX_I2C1_Init+0x74>)
 8001288:	f001 fc7a 	bl	8002b80 <HAL_I2C_Init>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001292:	f000 fac3 	bl	800181c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001296:	2100      	movs	r1, #0
 8001298:	4809      	ldr	r0, [pc, #36]	@ (80012c0 <MX_I2C1_Init+0x74>)
 800129a:	f002 f895 	bl	80033c8 <HAL_I2CEx_ConfigAnalogFilter>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80012a4:	f000 faba 	bl	800181c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80012a8:	2100      	movs	r1, #0
 80012aa:	4805      	ldr	r0, [pc, #20]	@ (80012c0 <MX_I2C1_Init+0x74>)
 80012ac:	f002 f8d7 	bl	800345e <HAL_I2CEx_ConfigDigitalFilter>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80012b6:	f000 fab1 	bl	800181c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	20000234 	.word	0x20000234
 80012c4:	40005400 	.word	0x40005400
 80012c8:	10d19ce4 	.word	0x10d19ce4

080012cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b08c      	sub	sp, #48	@ 0x30
 80012d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80012d2:	f107 030c 	add.w	r3, r7, #12
 80012d6:	2224      	movs	r2, #36	@ 0x24
 80012d8:	2100      	movs	r1, #0
 80012da:	4618      	mov	r0, r3
 80012dc:	f006 fc76 	bl	8007bcc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012e0:	463b      	mov	r3, r7
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	605a      	str	r2, [r3, #4]
 80012e8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012ea:	4b21      	ldr	r3, [pc, #132]	@ (8001370 <MX_TIM2_Init+0xa4>)
 80012ec:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012f0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80012f2:	4b1f      	ldr	r3, [pc, #124]	@ (8001370 <MX_TIM2_Init+0xa4>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001370 <MX_TIM2_Init+0xa4>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80012fe:	4b1c      	ldr	r3, [pc, #112]	@ (8001370 <MX_TIM2_Init+0xa4>)
 8001300:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001304:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001306:	4b1a      	ldr	r3, [pc, #104]	@ (8001370 <MX_TIM2_Init+0xa4>)
 8001308:	2200      	movs	r2, #0
 800130a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800130c:	4b18      	ldr	r3, [pc, #96]	@ (8001370 <MX_TIM2_Init+0xa4>)
 800130e:	2280      	movs	r2, #128	@ 0x80
 8001310:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001312:	2303      	movs	r3, #3
 8001314:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001316:	2300      	movs	r3, #0
 8001318:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800131a:	2301      	movs	r3, #1
 800131c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800131e:	2300      	movs	r3, #0
 8001320:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001322:	230a      	movs	r3, #10
 8001324:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001326:	2300      	movs	r3, #0
 8001328:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800132a:	2301      	movs	r3, #1
 800132c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800132e:	2300      	movs	r3, #0
 8001330:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8001332:	230a      	movs	r3, #10
 8001334:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001336:	f107 030c 	add.w	r3, r7, #12
 800133a:	4619      	mov	r1, r3
 800133c:	480c      	ldr	r0, [pc, #48]	@ (8001370 <MX_TIM2_Init+0xa4>)
 800133e:	f003 fcc3 	bl	8004cc8 <HAL_TIM_Encoder_Init>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001348:	f000 fa68 	bl	800181c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800134c:	2300      	movs	r3, #0
 800134e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001350:	2300      	movs	r3, #0
 8001352:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001354:	463b      	mov	r3, r7
 8001356:	4619      	mov	r1, r3
 8001358:	4805      	ldr	r0, [pc, #20]	@ (8001370 <MX_TIM2_Init+0xa4>)
 800135a:	f004 f947 	bl	80055ec <HAL_TIMEx_MasterConfigSynchronization>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001364:	f000 fa5a 	bl	800181c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001368:	bf00      	nop
 800136a:	3730      	adds	r7, #48	@ 0x30
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	20000288 	.word	0x20000288

08001374 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b088      	sub	sp, #32
 8001378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800137a:	f107 0310 	add.w	r3, r7, #16
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]
 8001382:	605a      	str	r2, [r3, #4]
 8001384:	609a      	str	r2, [r3, #8]
 8001386:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001388:	1d3b      	adds	r3, r7, #4
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
 800138e:	605a      	str	r2, [r3, #4]
 8001390:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001392:	4b1d      	ldr	r3, [pc, #116]	@ (8001408 <MX_TIM5_Init+0x94>)
 8001394:	4a1d      	ldr	r2, [pc, #116]	@ (800140c <MX_TIM5_Init+0x98>)
 8001396:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 80-1;
 8001398:	4b1b      	ldr	r3, [pc, #108]	@ (8001408 <MX_TIM5_Init+0x94>)
 800139a:	224f      	movs	r2, #79	@ 0x4f
 800139c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800139e:	4b1a      	ldr	r3, [pc, #104]	@ (8001408 <MX_TIM5_Init+0x94>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000-1;
 80013a4:	4b18      	ldr	r3, [pc, #96]	@ (8001408 <MX_TIM5_Init+0x94>)
 80013a6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80013aa:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013ac:	4b16      	ldr	r3, [pc, #88]	@ (8001408 <MX_TIM5_Init+0x94>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013b2:	4b15      	ldr	r3, [pc, #84]	@ (8001408 <MX_TIM5_Init+0x94>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80013b8:	4813      	ldr	r0, [pc, #76]	@ (8001408 <MX_TIM5_Init+0x94>)
 80013ba:	f003 fbbd 	bl	8004b38 <HAL_TIM_Base_Init>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80013c4:	f000 fa2a 	bl	800181c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013cc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80013ce:	f107 0310 	add.w	r3, r7, #16
 80013d2:	4619      	mov	r1, r3
 80013d4:	480c      	ldr	r0, [pc, #48]	@ (8001408 <MX_TIM5_Init+0x94>)
 80013d6:	f003 feb2 	bl	800513e <HAL_TIM_ConfigClockSource>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80013e0:	f000 fa1c 	bl	800181c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013e4:	2300      	movs	r3, #0
 80013e6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013e8:	2300      	movs	r3, #0
 80013ea:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80013ec:	1d3b      	adds	r3, r7, #4
 80013ee:	4619      	mov	r1, r3
 80013f0:	4805      	ldr	r0, [pc, #20]	@ (8001408 <MX_TIM5_Init+0x94>)
 80013f2:	f004 f8fb 	bl	80055ec <HAL_TIMEx_MasterConfigSynchronization>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80013fc:	f000 fa0e 	bl	800181c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001400:	bf00      	nop
 8001402:	3720      	adds	r7, #32
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	200002d4 	.word	0x200002d4
 800140c:	40000c00 	.word	0x40000c00

08001410 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001414:	4b14      	ldr	r3, [pc, #80]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 8001416:	4a15      	ldr	r2, [pc, #84]	@ (800146c <MX_USART2_UART_Init+0x5c>)
 8001418:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800141a:	4b13      	ldr	r3, [pc, #76]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 800141c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001420:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001422:	4b11      	ldr	r3, [pc, #68]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 8001424:	2200      	movs	r2, #0
 8001426:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001428:	4b0f      	ldr	r3, [pc, #60]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 800142a:	2200      	movs	r2, #0
 800142c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800142e:	4b0e      	ldr	r3, [pc, #56]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 8001430:	2200      	movs	r2, #0
 8001432:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001434:	4b0c      	ldr	r3, [pc, #48]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 8001436:	220c      	movs	r2, #12
 8001438:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800143a:	4b0b      	ldr	r3, [pc, #44]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 800143c:	2200      	movs	r2, #0
 800143e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001440:	4b09      	ldr	r3, [pc, #36]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 8001442:	2200      	movs	r2, #0
 8001444:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001446:	4b08      	ldr	r3, [pc, #32]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 8001448:	2200      	movs	r2, #0
 800144a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800144c:	4b06      	ldr	r3, [pc, #24]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 800144e:	2200      	movs	r2, #0
 8001450:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001452:	4805      	ldr	r0, [pc, #20]	@ (8001468 <MX_USART2_UART_Init+0x58>)
 8001454:	f004 f970 	bl	8005738 <HAL_UART_Init>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800145e:	f000 f9dd 	bl	800181c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000320 	.word	0x20000320
 800146c:	40004400 	.word	0x40004400

08001470 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001474:	4b14      	ldr	r3, [pc, #80]	@ (80014c8 <MX_USART3_UART_Init+0x58>)
 8001476:	4a15      	ldr	r2, [pc, #84]	@ (80014cc <MX_USART3_UART_Init+0x5c>)
 8001478:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800147a:	4b13      	ldr	r3, [pc, #76]	@ (80014c8 <MX_USART3_UART_Init+0x58>)
 800147c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001480:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001482:	4b11      	ldr	r3, [pc, #68]	@ (80014c8 <MX_USART3_UART_Init+0x58>)
 8001484:	2200      	movs	r2, #0
 8001486:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001488:	4b0f      	ldr	r3, [pc, #60]	@ (80014c8 <MX_USART3_UART_Init+0x58>)
 800148a:	2200      	movs	r2, #0
 800148c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800148e:	4b0e      	ldr	r3, [pc, #56]	@ (80014c8 <MX_USART3_UART_Init+0x58>)
 8001490:	2200      	movs	r2, #0
 8001492:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001494:	4b0c      	ldr	r3, [pc, #48]	@ (80014c8 <MX_USART3_UART_Init+0x58>)
 8001496:	220c      	movs	r2, #12
 8001498:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800149a:	4b0b      	ldr	r3, [pc, #44]	@ (80014c8 <MX_USART3_UART_Init+0x58>)
 800149c:	2200      	movs	r2, #0
 800149e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80014a0:	4b09      	ldr	r3, [pc, #36]	@ (80014c8 <MX_USART3_UART_Init+0x58>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014a6:	4b08      	ldr	r3, [pc, #32]	@ (80014c8 <MX_USART3_UART_Init+0x58>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014ac:	4b06      	ldr	r3, [pc, #24]	@ (80014c8 <MX_USART3_UART_Init+0x58>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014b2:	4805      	ldr	r0, [pc, #20]	@ (80014c8 <MX_USART3_UART_Init+0x58>)
 80014b4:	f004 f940 	bl	8005738 <HAL_UART_Init>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80014be:	f000 f9ad 	bl	800181c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	200003a8 	.word	0x200003a8
 80014cc:	40004800 	.word	0x40004800

080014d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b08a      	sub	sp, #40	@ 0x28
 80014d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d6:	f107 0314 	add.w	r3, r7, #20
 80014da:	2200      	movs	r2, #0
 80014dc:	601a      	str	r2, [r3, #0]
 80014de:	605a      	str	r2, [r3, #4]
 80014e0:	609a      	str	r2, [r3, #8]
 80014e2:	60da      	str	r2, [r3, #12]
 80014e4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014e6:	4b40      	ldr	r3, [pc, #256]	@ (80015e8 <MX_GPIO_Init+0x118>)
 80014e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ea:	4a3f      	ldr	r2, [pc, #252]	@ (80015e8 <MX_GPIO_Init+0x118>)
 80014ec:	f043 0304 	orr.w	r3, r3, #4
 80014f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014f2:	4b3d      	ldr	r3, [pc, #244]	@ (80015e8 <MX_GPIO_Init+0x118>)
 80014f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f6:	f003 0304 	and.w	r3, r3, #4
 80014fa:	613b      	str	r3, [r7, #16]
 80014fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014fe:	4b3a      	ldr	r3, [pc, #232]	@ (80015e8 <MX_GPIO_Init+0x118>)
 8001500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001502:	4a39      	ldr	r2, [pc, #228]	@ (80015e8 <MX_GPIO_Init+0x118>)
 8001504:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001508:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800150a:	4b37      	ldr	r3, [pc, #220]	@ (80015e8 <MX_GPIO_Init+0x118>)
 800150c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001512:	60fb      	str	r3, [r7, #12]
 8001514:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001516:	4b34      	ldr	r3, [pc, #208]	@ (80015e8 <MX_GPIO_Init+0x118>)
 8001518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800151a:	4a33      	ldr	r2, [pc, #204]	@ (80015e8 <MX_GPIO_Init+0x118>)
 800151c:	f043 0301 	orr.w	r3, r3, #1
 8001520:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001522:	4b31      	ldr	r3, [pc, #196]	@ (80015e8 <MX_GPIO_Init+0x118>)
 8001524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001526:	f003 0301 	and.w	r3, r3, #1
 800152a:	60bb      	str	r3, [r7, #8]
 800152c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800152e:	4b2e      	ldr	r3, [pc, #184]	@ (80015e8 <MX_GPIO_Init+0x118>)
 8001530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001532:	4a2d      	ldr	r2, [pc, #180]	@ (80015e8 <MX_GPIO_Init+0x118>)
 8001534:	f043 0302 	orr.w	r3, r3, #2
 8001538:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800153a:	4b2b      	ldr	r3, [pc, #172]	@ (80015e8 <MX_GPIO_Init+0x118>)
 800153c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800153e:	f003 0302 	and.w	r3, r3, #2
 8001542:	607b      	str	r3, [r7, #4]
 8001544:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Winch_IN1_Pin|Winch_IN2_Pin|Trolley_IN3_Pin
 8001546:	2200      	movs	r2, #0
 8001548:	f44f 51df 	mov.w	r1, #7136	@ 0x1be0
 800154c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001550:	f001 fae6 	bl	8002b20 <HAL_GPIO_WritePin>
                          |Trolley_IN4_Pin|Slew_IN3_Pin|Slew_IN4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Slew_IN1_Pin|Slew_IN2_Pin, GPIO_PIN_RESET);
 8001554:	2200      	movs	r2, #0
 8001556:	2106      	movs	r1, #6
 8001558:	4824      	ldr	r0, [pc, #144]	@ (80015ec <MX_GPIO_Init+0x11c>)
 800155a:	f001 fae1 	bl	8002b20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800155e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001562:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001564:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001568:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156a:	2300      	movs	r3, #0
 800156c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800156e:	f107 0314 	add.w	r3, r7, #20
 8001572:	4619      	mov	r1, r3
 8001574:	481e      	ldr	r0, [pc, #120]	@ (80015f0 <MX_GPIO_Init+0x120>)
 8001576:	f001 f911 	bl	800279c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin Winch_IN1_Pin Winch_IN2_Pin Trolley_IN3_Pin
                           Trolley_IN4_Pin Slew_IN3_Pin Slew_IN4_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|Winch_IN1_Pin|Winch_IN2_Pin|Trolley_IN3_Pin
 800157a:	f44f 53df 	mov.w	r3, #7136	@ 0x1be0
 800157e:	617b      	str	r3, [r7, #20]
                          |Trolley_IN4_Pin|Slew_IN3_Pin|Slew_IN4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001580:	2301      	movs	r3, #1
 8001582:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001584:	2300      	movs	r3, #0
 8001586:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001588:	2300      	movs	r3, #0
 800158a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800158c:	f107 0314 	add.w	r3, r7, #20
 8001590:	4619      	mov	r1, r3
 8001592:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001596:	f001 f901 	bl	800279c <HAL_GPIO_Init>

  /*Configure GPIO pin : RotaryEncoder_SW_Pin */
  GPIO_InitStruct.Pin = RotaryEncoder_SW_Pin;
 800159a:	2301      	movs	r3, #1
 800159c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800159e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80015a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015a4:	2301      	movs	r3, #1
 80015a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RotaryEncoder_SW_GPIO_Port, &GPIO_InitStruct);
 80015a8:	f107 0314 	add.w	r3, r7, #20
 80015ac:	4619      	mov	r1, r3
 80015ae:	480f      	ldr	r0, [pc, #60]	@ (80015ec <MX_GPIO_Init+0x11c>)
 80015b0:	f001 f8f4 	bl	800279c <HAL_GPIO_Init>

  /*Configure GPIO pins : Slew_IN1_Pin Slew_IN2_Pin */
  GPIO_InitStruct.Pin = Slew_IN1_Pin|Slew_IN2_Pin;
 80015b4:	2306      	movs	r3, #6
 80015b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b8:	2301      	movs	r3, #1
 80015ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	2300      	movs	r3, #0
 80015be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c0:	2300      	movs	r3, #0
 80015c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015c4:	f107 0314 	add.w	r3, r7, #20
 80015c8:	4619      	mov	r1, r3
 80015ca:	4808      	ldr	r0, [pc, #32]	@ (80015ec <MX_GPIO_Init+0x11c>)
 80015cc:	f001 f8e6 	bl	800279c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80015d0:	2200      	movs	r2, #0
 80015d2:	2100      	movs	r1, #0
 80015d4:	2006      	movs	r0, #6
 80015d6:	f001 f82c 	bl	8002632 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80015da:	2006      	movs	r0, #6
 80015dc:	f001 f845 	bl	800266a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015e0:	bf00      	nop
 80015e2:	3728      	adds	r7, #40	@ 0x28
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	40021000 	.word	0x40021000
 80015ec:	48000400 	.word	0x48000400
 80015f0:	48000800 	.word	0x48000800

080015f4 <__io_putchar>:

/* USER CODE BEGIN 4 */
// Redirect printf() to USB UART (huart2)
int __io_putchar(int ch) {
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80015fc:	1d39      	adds	r1, r7, #4
 80015fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001602:	2201      	movs	r2, #1
 8001604:	4803      	ldr	r0, [pc, #12]	@ (8001614 <__io_putchar+0x20>)
 8001606:	f004 f8e5 	bl	80057d4 <HAL_UART_Transmit>
    return ch;
 800160a:	687b      	ldr	r3, [r7, #4]
}
 800160c:	4618      	mov	r0, r3
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	20000320 	.word	0x20000320

08001618 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM5) {Stepper_Timer_Callback();}
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a04      	ldr	r2, [pc, #16]	@ (8001638 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d101      	bne.n	800162e <HAL_TIM_PeriodElapsedCallback+0x16>
 800162a:	f000 fa7d 	bl	8001b28 <Stepper_Timer_Callback>
}
 800162e:	bf00      	nop
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	40000c00 	.word	0x40000c00

0800163c <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
    ArduinoComm_UART_RxCallback(huart);
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f7ff fcad 	bl	8000fa4 <ArduinoComm_UART_RxCallback>
}
 800164a:	bf00      	nop
 800164c:	3708      	adds	r7, #8
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
	...

08001654 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == RotaryEncoder_SW_Pin) {
 800165e:	88fb      	ldrh	r3, [r7, #6]
 8001660:	2b01      	cmp	r3, #1
 8001662:	d102      	bne.n	800166a <HAL_GPIO_EXTI_Callback+0x16>
        RE_ButtonPressed(&ropeEncoder); // reset rotary encoder length to 0
 8001664:	4803      	ldr	r0, [pc, #12]	@ (8001674 <HAL_GPIO_EXTI_Callback+0x20>)
 8001666:	f000 fae3 	bl	8001c30 <RE_ButtonPressed>
    }
}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	20000434 	.word	0x20000434

08001678 <Arduino_To_Motor_Control>:

void Arduino_To_Motor_Control(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0
	float dist;

    uint8_t btn;
    ButtonEvent evt;

    if (ArduinoComm_GetButtonEvent(&btn, &evt))
 800167e:	1dba      	adds	r2, r7, #6
 8001680:	1dfb      	adds	r3, r7, #7
 8001682:	4611      	mov	r1, r2
 8001684:	4618      	mov	r0, r3
 8001686:	f7ff fccb 	bl	8001020 <ArduinoComm_GetButtonEvent>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	f000 80a4 	beq.w	80017da <Arduino_To_Motor_Control+0x162>
    {
        if (evt == BUTTON_PRESS)
 8001692:	79bb      	ldrb	r3, [r7, #6]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d16f      	bne.n	8001778 <Arduino_To_Motor_Control+0x100>
        {
            switch (btn)
 8001698:	79fb      	ldrb	r3, [r7, #7]
 800169a:	2b05      	cmp	r3, #5
 800169c:	d866      	bhi.n	800176c <Arduino_To_Motor_Control+0xf4>
 800169e:	a201      	add	r2, pc, #4	@ (adr r2, 80016a4 <Arduino_To_Motor_Control+0x2c>)
 80016a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016a4:	080016bd 	.word	0x080016bd
 80016a8:	080016cb 	.word	0x080016cb
 80016ac:	080016dd 	.word	0x080016dd
 80016b0:	080016eb 	.word	0x080016eb
 80016b4:	080016fd 	.word	0x080016fd
 80016b8:	08001735 	.word	0x08001735
            {
                case 0:
                    TrolleyMotor_Set(FORWARD);
 80016bc:	2001      	movs	r0, #1
 80016be:	f000 f8f3 	bl	80018a8 <TrolleyMotor_Set>
                    printf("Trolley forward\r\n");
 80016c2:	4849      	ldr	r0, [pc, #292]	@ (80017e8 <Arduino_To_Motor_Control+0x170>)
 80016c4:	f006 f9a2 	bl	8007a0c <puts>
                    break;
 80016c8:	e087      	b.n	80017da <Arduino_To_Motor_Control+0x162>

                case 1:
                    SlewMotor_Set(140.0f, COUNTERCLOCKWISE);
 80016ca:	2002      	movs	r0, #2
 80016cc:	ed9f 0a47 	vldr	s0, [pc, #284]	@ 80017ec <Arduino_To_Motor_Control+0x174>
 80016d0:	f000 f984 	bl	80019dc <SlewMotor_Set>
                    printf("Slew CounterClockwise\r\n");
 80016d4:	4846      	ldr	r0, [pc, #280]	@ (80017f0 <Arduino_To_Motor_Control+0x178>)
 80016d6:	f006 f999 	bl	8007a0c <puts>
                    break;
 80016da:	e07e      	b.n	80017da <Arduino_To_Motor_Control+0x162>

                case 2:
                    TrolleyMotor_Set(REVERSE);
 80016dc:	2002      	movs	r0, #2
 80016de:	f000 f8e3 	bl	80018a8 <TrolleyMotor_Set>
                    printf("Trolley backward\r\n");
 80016e2:	4844      	ldr	r0, [pc, #272]	@ (80017f4 <Arduino_To_Motor_Control+0x17c>)
 80016e4:	f006 f992 	bl	8007a0c <puts>
                    break;
 80016e8:	e077      	b.n	80017da <Arduino_To_Motor_Control+0x162>

                case 3:
                    SlewMotor_Set(140.0f, CLOCKWISE);
 80016ea:	2001      	movs	r0, #1
 80016ec:	ed9f 0a3f 	vldr	s0, [pc, #252]	@ 80017ec <Arduino_To_Motor_Control+0x174>
 80016f0:	f000 f974 	bl	80019dc <SlewMotor_Set>
                    printf("Slew Clockwise\r\n");
 80016f4:	4840      	ldr	r0, [pc, #256]	@ (80017f8 <Arduino_To_Motor_Control+0x180>)
 80016f6:	f006 f989 	bl	8007a0c <puts>
                    break;
 80016fa:	e06e      	b.n	80017da <Arduino_To_Motor_Control+0x162>

                case 4:
                	// winch motor pins from L298N Motor driver module arent working, combined it with trolley for demo
//                    WinchMotor_Set(FORWARD);
                	TrolleyMotor_Set(FORWARD);
 80016fc:	2001      	movs	r0, #1
 80016fe:	f000 f8d3 	bl	80018a8 <TrolleyMotor_Set>
                    printf("Winch out | ");
 8001702:	483e      	ldr	r0, [pc, #248]	@ (80017fc <Arduino_To_Motor_Control+0x184>)
 8001704:	f006 f91a 	bl	800793c <iprintf>

                    // display rotary encoder information
					RE_Update(&ropeEncoder);
 8001708:	483d      	ldr	r0, [pc, #244]	@ (8001800 <Arduino_To_Motor_Control+0x188>)
 800170a:	f000 fa55 	bl	8001bb8 <RE_Update>
					count = RE_GetCount(&ropeEncoder);
 800170e:	483c      	ldr	r0, [pc, #240]	@ (8001800 <Arduino_To_Motor_Control+0x188>)
 8001710:	f000 fab5 	bl	8001c7e <RE_GetCount>
 8001714:	60f8      	str	r0, [r7, #12]
					dist = RE_GetDistanceInches(&ropeEncoder);
 8001716:	483a      	ldr	r0, [pc, #232]	@ (8001800 <Arduino_To_Motor_Control+0x188>)
 8001718:	f000 fabd 	bl	8001c96 <RE_GetDistanceInches>
 800171c:	ed87 0a02 	vstr	s0, [r7, #8]
					printf("Count=%ld  Distance=%.3f in\r\n", count, dist);
 8001720:	68b8      	ldr	r0, [r7, #8]
 8001722:	f7fe ff11 	bl	8000548 <__aeabi_f2d>
 8001726:	4602      	mov	r2, r0
 8001728:	460b      	mov	r3, r1
 800172a:	68f9      	ldr	r1, [r7, #12]
 800172c:	4835      	ldr	r0, [pc, #212]	@ (8001804 <Arduino_To_Motor_Control+0x18c>)
 800172e:	f006 f905 	bl	800793c <iprintf>
                    break;
 8001732:	e052      	b.n	80017da <Arduino_To_Motor_Control+0x162>

                case 5:
                	// winch motor pins from L298N Motor driver module arent working, combined it with trolley for demo
//                    WinchMotor_Set(REVERSE);
                	TrolleyMotor_Set(REVERSE);
 8001734:	2002      	movs	r0, #2
 8001736:	f000 f8b7 	bl	80018a8 <TrolleyMotor_Set>
                    printf("Winch in  | ");
 800173a:	4833      	ldr	r0, [pc, #204]	@ (8001808 <Arduino_To_Motor_Control+0x190>)
 800173c:	f006 f8fe 	bl	800793c <iprintf>

                    // display rotary encoder information
					RE_Update(&ropeEncoder);
 8001740:	482f      	ldr	r0, [pc, #188]	@ (8001800 <Arduino_To_Motor_Control+0x188>)
 8001742:	f000 fa39 	bl	8001bb8 <RE_Update>
					count = RE_GetCount(&ropeEncoder);
 8001746:	482e      	ldr	r0, [pc, #184]	@ (8001800 <Arduino_To_Motor_Control+0x188>)
 8001748:	f000 fa99 	bl	8001c7e <RE_GetCount>
 800174c:	60f8      	str	r0, [r7, #12]
					dist = RE_GetDistanceInches(&ropeEncoder);
 800174e:	482c      	ldr	r0, [pc, #176]	@ (8001800 <Arduino_To_Motor_Control+0x188>)
 8001750:	f000 faa1 	bl	8001c96 <RE_GetDistanceInches>
 8001754:	ed87 0a02 	vstr	s0, [r7, #8]
					printf("Count=%ld  Distance=%.3f in\r\n", count, dist);
 8001758:	68b8      	ldr	r0, [r7, #8]
 800175a:	f7fe fef5 	bl	8000548 <__aeabi_f2d>
 800175e:	4602      	mov	r2, r0
 8001760:	460b      	mov	r3, r1
 8001762:	68f9      	ldr	r1, [r7, #12]
 8001764:	4827      	ldr	r0, [pc, #156]	@ (8001804 <Arduino_To_Motor_Control+0x18c>)
 8001766:	f006 f8e9 	bl	800793c <iprintf>
                    break;
 800176a:	e036      	b.n	80017da <Arduino_To_Motor_Control+0x162>

                default:
                    printf("Unknown button %d\r\n", btn);
 800176c:	79fb      	ldrb	r3, [r7, #7]
 800176e:	4619      	mov	r1, r3
 8001770:	4826      	ldr	r0, [pc, #152]	@ (800180c <Arduino_To_Motor_Control+0x194>)
 8001772:	f006 f8e3 	bl	800793c <iprintf>
                    break;
 8001776:	e030      	b.n	80017da <Arduino_To_Motor_Control+0x162>
            }
        }
        else // BUTTON_RELEASE
        {
            switch (btn)
 8001778:	79fb      	ldrb	r3, [r7, #7]
 800177a:	2b05      	cmp	r3, #5
 800177c:	d827      	bhi.n	80017ce <Arduino_To_Motor_Control+0x156>
 800177e:	a201      	add	r2, pc, #4	@ (adr r2, 8001784 <Arduino_To_Motor_Control+0x10c>)
 8001780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001784:	0800179d 	.word	0x0800179d
 8001788:	080017ab 	.word	0x080017ab
 800178c:	0800179d 	.word	0x0800179d
 8001790:	080017ab 	.word	0x080017ab
 8001794:	080017c1 	.word	0x080017c1
 8001798:	080017c1 	.word	0x080017c1
            {
                case 0:
                case 2:
                    TrolleyMotor_Set(STOP);
 800179c:	2000      	movs	r0, #0
 800179e:	f000 f883 	bl	80018a8 <TrolleyMotor_Set>
                    printf("Trolley stop\r\n");
 80017a2:	481b      	ldr	r0, [pc, #108]	@ (8001810 <Arduino_To_Motor_Control+0x198>)
 80017a4:	f006 f932 	bl	8007a0c <puts>
                    break;
 80017a8:	e017      	b.n	80017da <Arduino_To_Motor_Control+0x162>

                case 1:
                case 3:
                    SlewMotor_Set(10.0f, HOLD);
 80017aa:	2000      	movs	r0, #0
 80017ac:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 80017b0:	f000 f914 	bl	80019dc <SlewMotor_Set>
                    SlewMotor_Coast();
 80017b4:	f000 f958 	bl	8001a68 <SlewMotor_Coast>
                    printf("Slew coast\r\n");
 80017b8:	4816      	ldr	r0, [pc, #88]	@ (8001814 <Arduino_To_Motor_Control+0x19c>)
 80017ba:	f006 f927 	bl	8007a0c <puts>
                    break;
 80017be:	e00c      	b.n	80017da <Arduino_To_Motor_Control+0x162>

                case 4:
                case 5:
                	// winch motor pins from L298N Motor driver module arent working, combined it with trolley for demo
//                    WinchMotor_Set(STOP);
                	TrolleyMotor_Set(STOP);
 80017c0:	2000      	movs	r0, #0
 80017c2:	f000 f871 	bl	80018a8 <TrolleyMotor_Set>
                    printf("Winch stop\r\n");
 80017c6:	4814      	ldr	r0, [pc, #80]	@ (8001818 <Arduino_To_Motor_Control+0x1a0>)
 80017c8:	f006 f920 	bl	8007a0c <puts>
                    break;
 80017cc:	e005      	b.n	80017da <Arduino_To_Motor_Control+0x162>

                default:
                    printf("Unknown button %d\r\n", btn);
 80017ce:	79fb      	ldrb	r3, [r7, #7]
 80017d0:	4619      	mov	r1, r3
 80017d2:	480e      	ldr	r0, [pc, #56]	@ (800180c <Arduino_To_Motor_Control+0x194>)
 80017d4:	f006 f8b2 	bl	800793c <iprintf>
                    break;
 80017d8:	bf00      	nop
            }
        }
    }

    HAL_Delay(10);
 80017da:	200a      	movs	r0, #10
 80017dc:	f000 fe2a 	bl	8002434 <HAL_Delay>
}
 80017e0:	bf00      	nop
 80017e2:	3710      	adds	r7, #16
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	08009998 	.word	0x08009998
 80017ec:	430c0000 	.word	0x430c0000
 80017f0:	080099ac 	.word	0x080099ac
 80017f4:	080099c4 	.word	0x080099c4
 80017f8:	080099d8 	.word	0x080099d8
 80017fc:	080099e8 	.word	0x080099e8
 8001800:	20000434 	.word	0x20000434
 8001804:	080099f8 	.word	0x080099f8
 8001808:	08009a18 	.word	0x08009a18
 800180c:	08009a28 	.word	0x08009a28
 8001810:	08009a3c 	.word	0x08009a3c
 8001814:	08009a4c 	.word	0x08009a4c
 8001818:	08009a58 	.word	0x08009a58

0800181c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001820:	b672      	cpsid	i
}
 8001822:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001824:	bf00      	nop
 8001826:	e7fd      	b.n	8001824 <Error_Handler+0x8>

08001828 <DCMotor_Init>:
static void Stepper_SetPins(int idx);

// ==== DC MOTOR API IMPLEMENTATION ====

void DCMotor_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
    WinchMotor_Set(STOP);
 800182c:	2000      	movs	r0, #0
 800182e:	f000 f805 	bl	800183c <WinchMotor_Set>
    TrolleyMotor_Set(STOP);
 8001832:	2000      	movs	r0, #0
 8001834:	f000 f838 	bl	80018a8 <TrolleyMotor_Set>
}
 8001838:	bf00      	nop
 800183a:	bd80      	pop	{r7, pc}

0800183c <WinchMotor_Set>:

void WinchMotor_Set(DCMotorDirection direction)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	4603      	mov	r3, r0
 8001844:	71fb      	strb	r3, [r7, #7]
    switch (direction)
 8001846:	79fb      	ldrb	r3, [r7, #7]
 8001848:	2b01      	cmp	r3, #1
 800184a:	d002      	beq.n	8001852 <WinchMotor_Set+0x16>
 800184c:	2b02      	cmp	r3, #2
 800184e:	d00d      	beq.n	800186c <WinchMotor_Set+0x30>
 8001850:	e019      	b.n	8001886 <WinchMotor_Set+0x4a>
    {
        case FORWARD:
            HAL_GPIO_WritePin(Winch_IN2_GPIO_Port, Winch_IN2_Pin, GPIO_PIN_RESET);
 8001852:	2200      	movs	r2, #0
 8001854:	2180      	movs	r1, #128	@ 0x80
 8001856:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800185a:	f001 f961 	bl	8002b20 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(Winch_IN1_GPIO_Port, Winch_IN1_Pin, GPIO_PIN_SET);
 800185e:	2201      	movs	r2, #1
 8001860:	2140      	movs	r1, #64	@ 0x40
 8001862:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001866:	f001 f95b 	bl	8002b20 <HAL_GPIO_WritePin>
            break;
 800186a:	e019      	b.n	80018a0 <WinchMotor_Set+0x64>

        case REVERSE:
            HAL_GPIO_WritePin(Winch_IN1_GPIO_Port, Winch_IN1_Pin, GPIO_PIN_RESET);
 800186c:	2200      	movs	r2, #0
 800186e:	2140      	movs	r1, #64	@ 0x40
 8001870:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001874:	f001 f954 	bl	8002b20 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(Winch_IN2_GPIO_Port, Winch_IN2_Pin, GPIO_PIN_SET);
 8001878:	2201      	movs	r2, #1
 800187a:	2180      	movs	r1, #128	@ 0x80
 800187c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001880:	f001 f94e 	bl	8002b20 <HAL_GPIO_WritePin>
            break;
 8001884:	e00c      	b.n	80018a0 <WinchMotor_Set+0x64>

        case STOP:
        default:
            HAL_GPIO_WritePin(Winch_IN1_GPIO_Port, Winch_IN1_Pin, GPIO_PIN_RESET);
 8001886:	2200      	movs	r2, #0
 8001888:	2140      	movs	r1, #64	@ 0x40
 800188a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800188e:	f001 f947 	bl	8002b20 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(Winch_IN2_GPIO_Port, Winch_IN2_Pin, GPIO_PIN_RESET);
 8001892:	2200      	movs	r2, #0
 8001894:	2180      	movs	r1, #128	@ 0x80
 8001896:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800189a:	f001 f941 	bl	8002b20 <HAL_GPIO_WritePin>
            break;
 800189e:	bf00      	nop
    }
}
 80018a0:	bf00      	nop
 80018a2:	3708      	adds	r7, #8
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <TrolleyMotor_Set>:

void TrolleyMotor_Set(DCMotorDirection direction)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	4603      	mov	r3, r0
 80018b0:	71fb      	strb	r3, [r7, #7]
    switch (direction)
 80018b2:	79fb      	ldrb	r3, [r7, #7]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d002      	beq.n	80018be <TrolleyMotor_Set+0x16>
 80018b8:	2b02      	cmp	r3, #2
 80018ba:	d00f      	beq.n	80018dc <TrolleyMotor_Set+0x34>
 80018bc:	e01d      	b.n	80018fa <TrolleyMotor_Set+0x52>
    {
        case FORWARD:
            HAL_GPIO_WritePin(Trolley_IN4_GPIO_Port, Trolley_IN4_Pin, GPIO_PIN_RESET);
 80018be:	2200      	movs	r2, #0
 80018c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018c8:	f001 f92a 	bl	8002b20 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(Trolley_IN3_GPIO_Port, Trolley_IN3_Pin, GPIO_PIN_SET);
 80018cc:	2201      	movs	r2, #1
 80018ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018d6:	f001 f923 	bl	8002b20 <HAL_GPIO_WritePin>
            break;
 80018da:	e01d      	b.n	8001918 <TrolleyMotor_Set+0x70>

        case REVERSE:
            HAL_GPIO_WritePin(Trolley_IN3_GPIO_Port, Trolley_IN3_Pin, GPIO_PIN_RESET);
 80018dc:	2200      	movs	r2, #0
 80018de:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018e6:	f001 f91b 	bl	8002b20 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(Trolley_IN4_GPIO_Port, Trolley_IN4_Pin, GPIO_PIN_SET);
 80018ea:	2201      	movs	r2, #1
 80018ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018f4:	f001 f914 	bl	8002b20 <HAL_GPIO_WritePin>
            break;
 80018f8:	e00e      	b.n	8001918 <TrolleyMotor_Set+0x70>

        case STOP:
        default:
            HAL_GPIO_WritePin(Trolley_IN3_GPIO_Port, Trolley_IN3_Pin, GPIO_PIN_RESET);
 80018fa:	2200      	movs	r2, #0
 80018fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001900:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001904:	f001 f90c 	bl	8002b20 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(Trolley_IN4_GPIO_Port, Trolley_IN4_Pin, GPIO_PIN_RESET);
 8001908:	2200      	movs	r2, #0
 800190a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800190e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001912:	f001 f905 	bl	8002b20 <HAL_GPIO_WritePin>
            break;
 8001916:	bf00      	nop
    }
}
 8001918:	bf00      	nop
 800191a:	3708      	adds	r7, #8
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <SlewMotor_Init>:

// ==== STEPPER MOTOR IMPLEMENTATION ====

void SlewMotor_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
    HAL_TIM_Base_Start_IT(&htim5);
 8001924:	480f      	ldr	r0, [pc, #60]	@ (8001964 <SlewMotor_Init+0x44>)
 8001926:	f003 f95f 	bl	8004be8 <HAL_TIM_Base_Start_IT>

    // Reset all coils
    HAL_GPIO_WritePin(Slew_IN1_GPIO_Port, Slew_IN1_Pin, GPIO_PIN_RESET);
 800192a:	2200      	movs	r2, #0
 800192c:	2102      	movs	r1, #2
 800192e:	480e      	ldr	r0, [pc, #56]	@ (8001968 <SlewMotor_Init+0x48>)
 8001930:	f001 f8f6 	bl	8002b20 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Slew_IN2_GPIO_Port, Slew_IN2_Pin, GPIO_PIN_RESET);
 8001934:	2200      	movs	r2, #0
 8001936:	2104      	movs	r1, #4
 8001938:	480b      	ldr	r0, [pc, #44]	@ (8001968 <SlewMotor_Init+0x48>)
 800193a:	f001 f8f1 	bl	8002b20 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Slew_IN3_GPIO_Port, Slew_IN3_Pin, GPIO_PIN_RESET);
 800193e:	2200      	movs	r2, #0
 8001940:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001944:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001948:	f001 f8ea 	bl	8002b20 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Slew_IN4_GPIO_Port, Slew_IN4_Pin, GPIO_PIN_RESET);
 800194c:	2200      	movs	r2, #0
 800194e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001952:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001956:	f001 f8e3 	bl	8002b20 <HAL_GPIO_WritePin>

    SlewMotor_Coast();
 800195a:	f000 f885 	bl	8001a68 <SlewMotor_Coast>
}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	200002d4 	.word	0x200002d4
 8001968:	48000400 	.word	0x48000400

0800196c <Stepper_SetPins>:

static void Stepper_SetPins(int idx)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(Slew_IN1_GPIO_Port, Slew_IN1_Pin, step_seq[idx][0]);
 8001974:	4a17      	ldr	r2, [pc, #92]	@ (80019d4 <Stepper_SetPins+0x68>)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 800197c:	461a      	mov	r2, r3
 800197e:	2102      	movs	r1, #2
 8001980:	4815      	ldr	r0, [pc, #84]	@ (80019d8 <Stepper_SetPins+0x6c>)
 8001982:	f001 f8cd 	bl	8002b20 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Slew_IN2_GPIO_Port, Slew_IN2_Pin, step_seq[idx][1]);
 8001986:	4a13      	ldr	r2, [pc, #76]	@ (80019d4 <Stepper_SetPins+0x68>)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	4413      	add	r3, r2
 800198e:	785b      	ldrb	r3, [r3, #1]
 8001990:	461a      	mov	r2, r3
 8001992:	2104      	movs	r1, #4
 8001994:	4810      	ldr	r0, [pc, #64]	@ (80019d8 <Stepper_SetPins+0x6c>)
 8001996:	f001 f8c3 	bl	8002b20 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Slew_IN3_GPIO_Port, Slew_IN3_Pin, step_seq[idx][2]);
 800199a:	4a0e      	ldr	r2, [pc, #56]	@ (80019d4 <Stepper_SetPins+0x68>)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	4413      	add	r3, r2
 80019a2:	789b      	ldrb	r3, [r3, #2]
 80019a4:	461a      	mov	r2, r3
 80019a6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80019aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019ae:	f001 f8b7 	bl	8002b20 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Slew_IN4_GPIO_Port, Slew_IN4_Pin, step_seq[idx][3]);
 80019b2:	4a08      	ldr	r2, [pc, #32]	@ (80019d4 <Stepper_SetPins+0x68>)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	009b      	lsls	r3, r3, #2
 80019b8:	4413      	add	r3, r2
 80019ba:	78db      	ldrb	r3, [r3, #3]
 80019bc:	461a      	mov	r2, r3
 80019be:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019c6:	f001 f8ab 	bl	8002b20 <HAL_GPIO_WritePin>
}
 80019ca:	bf00      	nop
 80019cc:	3708      	adds	r7, #8
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	08009a64 	.word	0x08009a64
 80019d8:	48000400 	.word	0x48000400

080019dc <SlewMotor_Set>:

void SlewMotor_Set(float rpm, StepperMotorDirection dir)
{
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	ed87 0a01 	vstr	s0, [r7, #4]
 80019e6:	4603      	mov	r3, r0
 80019e8:	70fb      	strb	r3, [r7, #3]
    if (dir == HOLD || rpm <= 0.0f) {
 80019ea:	78fb      	ldrb	r3, [r7, #3]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d006      	beq.n	80019fe <SlewMotor_Set+0x22>
 80019f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80019f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019fc:	d803      	bhi.n	8001a06 <SlewMotor_Set+0x2a>
        step_dir = 0;
 80019fe:	4b16      	ldr	r3, [pc, #88]	@ (8001a58 <SlewMotor_Set+0x7c>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
 8001a04:	e008      	b.n	8001a18 <SlewMotor_Set+0x3c>
    } else {
        step_dir = (dir == CLOCKWISE) ? 1 : -1;
 8001a06:	78fb      	ldrb	r3, [r7, #3]
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d101      	bne.n	8001a10 <SlewMotor_Set+0x34>
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	e001      	b.n	8001a14 <SlewMotor_Set+0x38>
 8001a10:	f04f 33ff 	mov.w	r3, #4294967295
 8001a14:	4a10      	ldr	r2, [pc, #64]	@ (8001a58 <SlewMotor_Set+0x7c>)
 8001a16:	6013      	str	r3, [r2, #0]
    }

    if (rpm > 0.0f) {
 8001a18:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a1c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a24:	dc00      	bgt.n	8001a28 <SlewMotor_Set+0x4c>
        step_interval_ms = (uint32_t)(60000.0f / (rpm * steps_per_rev));
    }
}
 8001a26:	e011      	b.n	8001a4c <SlewMotor_Set+0x70>
        step_interval_ms = (uint32_t)(60000.0f / (rpm * steps_per_rev));
 8001a28:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8001a5c <SlewMotor_Set+0x80>
 8001a2c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a30:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a38:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001a60 <SlewMotor_Set+0x84>
 8001a3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a44:	ee17 2a90 	vmov	r2, s15
 8001a48:	4b06      	ldr	r3, [pc, #24]	@ (8001a64 <SlewMotor_Set+0x88>)
 8001a4a:	601a      	str	r2, [r3, #0]
}
 8001a4c:	bf00      	nop
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr
 8001a58:	20000450 	.word	0x20000450
 8001a5c:	000000c8 	.word	0x000000c8
 8001a60:	476a6000 	.word	0x476a6000
 8001a64:	20000000 	.word	0x20000000

08001a68 <SlewMotor_Coast>:

void SlewMotor_Coast(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
    coast_flag = 1;
 8001a6c:	4b03      	ldr	r3, [pc, #12]	@ (8001a7c <SlewMotor_Coast+0x14>)
 8001a6e:	2201      	movs	r2, #1
 8001a70:	701a      	strb	r2, [r3, #0]
}
 8001a72:	bf00      	nop
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr
 8001a7c:	20000454 	.word	0x20000454

08001a80 <Stepper_Tick>:

void Stepper_Tick(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
    if (step_dir == 0)
 8001a84:	4b24      	ldr	r3, [pc, #144]	@ (8001b18 <Stepper_Tick+0x98>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d122      	bne.n	8001ad2 <Stepper_Tick+0x52>
    {
        if (coast_flag) {
 8001a8c:	4b23      	ldr	r3, [pc, #140]	@ (8001b1c <Stepper_Tick+0x9c>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d018      	beq.n	8001ac6 <Stepper_Tick+0x46>
            HAL_GPIO_WritePin(Slew_IN1_GPIO_Port, Slew_IN1_Pin, GPIO_PIN_RESET);
 8001a94:	2200      	movs	r2, #0
 8001a96:	2102      	movs	r1, #2
 8001a98:	4821      	ldr	r0, [pc, #132]	@ (8001b20 <Stepper_Tick+0xa0>)
 8001a9a:	f001 f841 	bl	8002b20 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(Slew_IN2_GPIO_Port, Slew_IN2_Pin, GPIO_PIN_RESET);
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	2104      	movs	r1, #4
 8001aa2:	481f      	ldr	r0, [pc, #124]	@ (8001b20 <Stepper_Tick+0xa0>)
 8001aa4:	f001 f83c 	bl	8002b20 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(Slew_IN3_GPIO_Port, Slew_IN3_Pin, GPIO_PIN_RESET);
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001aae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ab2:	f001 f835 	bl	8002b20 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(Slew_IN4_GPIO_Port, Slew_IN4_Pin, GPIO_PIN_RESET);
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001abc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ac0:	f001 f82e 	bl	8002b20 <HAL_GPIO_WritePin>
        } else {
            Stepper_SetPins(step_index);
        }
        return;
 8001ac4:	e027      	b.n	8001b16 <Stepper_Tick+0x96>
            Stepper_SetPins(step_index);
 8001ac6:	4b17      	ldr	r3, [pc, #92]	@ (8001b24 <Stepper_Tick+0xa4>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4618      	mov	r0, r3
 8001acc:	f7ff ff4e 	bl	800196c <Stepper_SetPins>
        return;
 8001ad0:	e021      	b.n	8001b16 <Stepper_Tick+0x96>
    }

    // Normal step sequence
    if (step_dir > 0)
 8001ad2:	4b11      	ldr	r3, [pc, #68]	@ (8001b18 <Stepper_Tick+0x98>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	dd0c      	ble.n	8001af4 <Stepper_Tick+0x74>
        step_index = (step_index + 1) % 4;
 8001ada:	4b12      	ldr	r3, [pc, #72]	@ (8001b24 <Stepper_Tick+0xa4>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	3301      	adds	r3, #1
 8001ae0:	425a      	negs	r2, r3
 8001ae2:	f003 0303 	and.w	r3, r3, #3
 8001ae6:	f002 0203 	and.w	r2, r2, #3
 8001aea:	bf58      	it	pl
 8001aec:	4253      	negpl	r3, r2
 8001aee:	4a0d      	ldr	r2, [pc, #52]	@ (8001b24 <Stepper_Tick+0xa4>)
 8001af0:	6013      	str	r3, [r2, #0]
 8001af2:	e00b      	b.n	8001b0c <Stepper_Tick+0x8c>
    else
        step_index = (step_index + 3) % 4;
 8001af4:	4b0b      	ldr	r3, [pc, #44]	@ (8001b24 <Stepper_Tick+0xa4>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	3303      	adds	r3, #3
 8001afa:	425a      	negs	r2, r3
 8001afc:	f003 0303 	and.w	r3, r3, #3
 8001b00:	f002 0203 	and.w	r2, r2, #3
 8001b04:	bf58      	it	pl
 8001b06:	4253      	negpl	r3, r2
 8001b08:	4a06      	ldr	r2, [pc, #24]	@ (8001b24 <Stepper_Tick+0xa4>)
 8001b0a:	6013      	str	r3, [r2, #0]

    Stepper_SetPins(step_index);
 8001b0c:	4b05      	ldr	r3, [pc, #20]	@ (8001b24 <Stepper_Tick+0xa4>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff ff2b 	bl	800196c <Stepper_SetPins>
}
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	20000450 	.word	0x20000450
 8001b1c:	20000454 	.word	0x20000454
 8001b20:	48000400 	.word	0x48000400
 8001b24:	2000044c 	.word	0x2000044c

08001b28 <Stepper_Timer_Callback>:

// ==== TIMER CALLBACK HOOK ====
void Stepper_Timer_Callback(void) {
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
    static uint32_t counter = 0;
    counter++;
 8001b2c:	4b08      	ldr	r3, [pc, #32]	@ (8001b50 <Stepper_Timer_Callback+0x28>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	3301      	adds	r3, #1
 8001b32:	4a07      	ldr	r2, [pc, #28]	@ (8001b50 <Stepper_Timer_Callback+0x28>)
 8001b34:	6013      	str	r3, [r2, #0]

    if (counter >= step_interval_ms)
 8001b36:	4b06      	ldr	r3, [pc, #24]	@ (8001b50 <Stepper_Timer_Callback+0x28>)
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	4b06      	ldr	r3, [pc, #24]	@ (8001b54 <Stepper_Timer_Callback+0x2c>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d304      	bcc.n	8001b4c <Stepper_Timer_Callback+0x24>
    {
        Stepper_Tick();
 8001b42:	f7ff ff9d 	bl	8001a80 <Stepper_Tick>
        counter = 0;
 8001b46:	4b02      	ldr	r3, [pc, #8]	@ (8001b50 <Stepper_Timer_Callback+0x28>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	601a      	str	r2, [r3, #0]
    }
}
 8001b4c:	bf00      	nop
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20000458 	.word	0x20000458
 8001b54:	20000000 	.word	0x20000000

08001b58 <RE_Init>:
// ------------------------------------------------------------
void RE_Init(RotaryEncoder_t *enc,
             TIM_HandleTypeDef *htim,
             float ticks_per_rev,
             float drum_diameter_in)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	ed87 0a01 	vstr	s0, [r7, #4]
 8001b66:	edc7 0a00 	vstr	s1, [r7]
    enc->htim = htim;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	68ba      	ldr	r2, [r7, #8]
 8001b6e:	601a      	str	r2, [r3, #0]
    enc->ticks_per_rev = ticks_per_rev;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	605a      	str	r2, [r3, #4]
    enc->drum_diameter_in = drum_diameter_in;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	683a      	ldr	r2, [r7, #0]
 8001b7a:	609a      	str	r2, [r3, #8]
    enc->count = 0;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2200      	movs	r2, #0
 8001b80:	60da      	str	r2, [r3, #12]
    enc->distance_in = 0;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	f04f 0200 	mov.w	r2, #0
 8001b88:	611a      	str	r2, [r3, #16]
    enc->reset_request = 0;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	751a      	strb	r2, [r3, #20]

    // Start encoder timer
    HAL_TIM_Encoder_Start(enc->htim, TIM_CHANNEL_ALL);
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	213c      	movs	r1, #60	@ 0x3c
 8001b96:	4618      	mov	r0, r3
 8001b98:	f003 f93c 	bl	8004e14 <HAL_TIM_Encoder_Start>
  __ASM volatile ("cpsid i" : : : "memory");
 8001b9c:	b672      	cpsid	i
}
 8001b9e:	bf00      	nop

    // Reset hardware counter
    __disable_irq();
    enc->htim->Instance->CNT = 0;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("cpsie i" : : : "memory");
 8001baa:	b662      	cpsie	i
}
 8001bac:	bf00      	nop
    __enable_irq();
}
 8001bae:	bf00      	nop
 8001bb0:	3710      	adds	r7, #16
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
	...

08001bb8 <RE_Update>:

// ------------------------------------------------------------
// Call periodically from main loop (50200 Hz)
// ------------------------------------------------------------
void RE_Update(RotaryEncoder_t *enc)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
    // Handle reset request from EXTI
    if (enc->reset_request) {
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	7d1b      	ldrb	r3, [r3, #20]
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d005      	beq.n	8001bd6 <RE_Update+0x1e>
        RE_Reset(enc);
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f000 f83d 	bl	8001c4a <RE_Reset>
        enc->reset_request = 0;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	751a      	strb	r2, [r3, #20]
    }

    // Read hardware count
    enc->count = (int32_t)(enc->htim->Instance->CNT);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bde:	461a      	mov	r2, r3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	60da      	str	r2, [r3, #12]

    float revs = enc->count / enc->ticks_per_rev;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	ee07 3a90 	vmov	s15, r3
 8001bec:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	ed93 7a01 	vldr	s14, [r3, #4]
 8001bf6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bfa:	edc7 7a03 	vstr	s15, [r7, #12]
    float circumference = (float)M_PI * enc->drum_diameter_in;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c04:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001c2c <RE_Update+0x74>
 8001c08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c0c:	edc7 7a02 	vstr	s15, [r7, #8]

    enc->distance_in = revs * circumference;
 8001c10:	ed97 7a03 	vldr	s14, [r7, #12]
 8001c14:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	edc3 7a04 	vstr	s15, [r3, #16]
}
 8001c22:	bf00      	nop
 8001c24:	3710      	adds	r7, #16
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40490fdb 	.word	0x40490fdb

08001c30 <RE_ButtonPressed>:

// ------------------------------------------------------------
// External interrupt calls this (does NOT reset immediately)
// ------------------------------------------------------------
void RE_ButtonPressed(RotaryEncoder_t *enc)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
    enc->reset_request = 1;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	751a      	strb	r2, [r3, #20]
}
 8001c3e:	bf00      	nop
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr

08001c4a <RE_Reset>:

// ------------------------------------------------------------
// Reset everything cleanly
// ------------------------------------------------------------
void RE_Reset(RotaryEncoder_t *enc)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b083      	sub	sp, #12
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8001c52:	b672      	cpsid	i
}
 8001c54:	bf00      	nop
    __disable_irq();
    enc->htim->Instance->CNT = 0;   // reset hardware counter
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("cpsie i" : : : "memory");
 8001c60:	b662      	cpsie	i
}
 8001c62:	bf00      	nop
    __enable_irq();

    enc->count = 0;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2200      	movs	r2, #0
 8001c68:	60da      	str	r2, [r3, #12]
    enc->distance_in = 0.0f;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	f04f 0200 	mov.w	r2, #0
 8001c70:	611a      	str	r2, [r3, #16]
}
 8001c72:	bf00      	nop
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr

08001c7e <RE_GetCount>:

// ------------------------------------------------------------
// Accessor functions
// ------------------------------------------------------------
int32_t RE_GetCount(RotaryEncoder_t *enc)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	b083      	sub	sp, #12
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
    return enc->count;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	68db      	ldr	r3, [r3, #12]
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr

08001c96 <RE_GetDistanceInches>:
{
    return enc->count / enc->ticks_per_rev;
}

float RE_GetDistanceInches(RotaryEncoder_t *enc)
{
 8001c96:	b480      	push	{r7}
 8001c98:	b083      	sub	sp, #12
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
    return enc->distance_in;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	691b      	ldr	r3, [r3, #16]
 8001ca2:	ee07 3a90 	vmov	s15, r3
}
 8001ca6:	eeb0 0a67 	vmov.f32	s0, s15
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cba:	4b0f      	ldr	r3, [pc, #60]	@ (8001cf8 <HAL_MspInit+0x44>)
 8001cbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cbe:	4a0e      	ldr	r2, [pc, #56]	@ (8001cf8 <HAL_MspInit+0x44>)
 8001cc0:	f043 0301 	orr.w	r3, r3, #1
 8001cc4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf8 <HAL_MspInit+0x44>)
 8001cc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cca:	f003 0301 	and.w	r3, r3, #1
 8001cce:	607b      	str	r3, [r7, #4]
 8001cd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cd2:	4b09      	ldr	r3, [pc, #36]	@ (8001cf8 <HAL_MspInit+0x44>)
 8001cd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cd6:	4a08      	ldr	r2, [pc, #32]	@ (8001cf8 <HAL_MspInit+0x44>)
 8001cd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cdc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cde:	4b06      	ldr	r3, [pc, #24]	@ (8001cf8 <HAL_MspInit+0x44>)
 8001ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ce2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ce6:	603b      	str	r3, [r7, #0]
 8001ce8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cea:	bf00      	nop
 8001cec:	370c      	adds	r7, #12
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	40021000 	.word	0x40021000

08001cfc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b0ac      	sub	sp, #176	@ 0xb0
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d04:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	605a      	str	r2, [r3, #4]
 8001d0e:	609a      	str	r2, [r3, #8]
 8001d10:	60da      	str	r2, [r3, #12]
 8001d12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d14:	f107 0314 	add.w	r3, r7, #20
 8001d18:	2288      	movs	r2, #136	@ 0x88
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f005 ff55 	bl	8007bcc <memset>
  if(hi2c->Instance==I2C1)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a21      	ldr	r2, [pc, #132]	@ (8001dac <HAL_I2C_MspInit+0xb0>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d13b      	bne.n	8001da4 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001d2c:	2340      	movs	r3, #64	@ 0x40
 8001d2e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001d30:	2300      	movs	r3, #0
 8001d32:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d34:	f107 0314 	add.w	r3, r7, #20
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f002 fa41 	bl	80041c0 <HAL_RCCEx_PeriphCLKConfig>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001d44:	f7ff fd6a 	bl	800181c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d48:	4b19      	ldr	r3, [pc, #100]	@ (8001db0 <HAL_I2C_MspInit+0xb4>)
 8001d4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d4c:	4a18      	ldr	r2, [pc, #96]	@ (8001db0 <HAL_I2C_MspInit+0xb4>)
 8001d4e:	f043 0302 	orr.w	r3, r3, #2
 8001d52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d54:	4b16      	ldr	r3, [pc, #88]	@ (8001db0 <HAL_I2C_MspInit+0xb4>)
 8001d56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d58:	f003 0302 	and.w	r3, r3, #2
 8001d5c:	613b      	str	r3, [r7, #16]
 8001d5e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d60:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d64:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d68:	2312      	movs	r3, #18
 8001d6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d74:	2303      	movs	r3, #3
 8001d76:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d7a:	2304      	movs	r3, #4
 8001d7c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d80:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d84:	4619      	mov	r1, r3
 8001d86:	480b      	ldr	r0, [pc, #44]	@ (8001db4 <HAL_I2C_MspInit+0xb8>)
 8001d88:	f000 fd08 	bl	800279c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d8c:	4b08      	ldr	r3, [pc, #32]	@ (8001db0 <HAL_I2C_MspInit+0xb4>)
 8001d8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d90:	4a07      	ldr	r2, [pc, #28]	@ (8001db0 <HAL_I2C_MspInit+0xb4>)
 8001d92:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001d96:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d98:	4b05      	ldr	r3, [pc, #20]	@ (8001db0 <HAL_I2C_MspInit+0xb4>)
 8001d9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001da0:	60fb      	str	r3, [r7, #12]
 8001da2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001da4:	bf00      	nop
 8001da6:	37b0      	adds	r7, #176	@ 0xb0
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	40005400 	.word	0x40005400
 8001db0:	40021000 	.word	0x40021000
 8001db4:	48000400 	.word	0x48000400

08001db8 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b08a      	sub	sp, #40	@ 0x28
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc0:	f107 0314 	add.w	r3, r7, #20
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	601a      	str	r2, [r3, #0]
 8001dc8:	605a      	str	r2, [r3, #4]
 8001dca:	609a      	str	r2, [r3, #8]
 8001dcc:	60da      	str	r2, [r3, #12]
 8001dce:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001dd8:	d128      	bne.n	8001e2c <HAL_TIM_Encoder_MspInit+0x74>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dda:	4b16      	ldr	r3, [pc, #88]	@ (8001e34 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dde:	4a15      	ldr	r2, [pc, #84]	@ (8001e34 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001de0:	f043 0301 	orr.w	r3, r3, #1
 8001de4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001de6:	4b13      	ldr	r3, [pc, #76]	@ (8001e34 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001de8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	613b      	str	r3, [r7, #16]
 8001df0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df2:	4b10      	ldr	r3, [pc, #64]	@ (8001e34 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001df4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001df6:	4a0f      	ldr	r2, [pc, #60]	@ (8001e34 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001df8:	f043 0301 	orr.w	r3, r3, #1
 8001dfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8001e34 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001e00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e02:	f003 0301 	and.w	r3, r3, #1
 8001e06:	60fb      	str	r3, [r7, #12]
 8001e08:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = RotaryEncoder_CLK_Pin|RotaryEncoder_DT_Pin;
 8001e0a:	2303      	movs	r3, #3
 8001e0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0e:	2302      	movs	r3, #2
 8001e10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e12:	2300      	movs	r3, #0
 8001e14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e16:	2300      	movs	r3, #0
 8001e18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e1e:	f107 0314 	add.w	r3, r7, #20
 8001e22:	4619      	mov	r1, r3
 8001e24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e28:	f000 fcb8 	bl	800279c <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001e2c:	bf00      	nop
 8001e2e:	3728      	adds	r7, #40	@ 0x28
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	40021000 	.word	0x40021000

08001e38 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a0d      	ldr	r2, [pc, #52]	@ (8001e7c <HAL_TIM_Base_MspInit+0x44>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d113      	bne.n	8001e72 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8001e80 <HAL_TIM_Base_MspInit+0x48>)
 8001e4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e4e:	4a0c      	ldr	r2, [pc, #48]	@ (8001e80 <HAL_TIM_Base_MspInit+0x48>)
 8001e50:	f043 0308 	orr.w	r3, r3, #8
 8001e54:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e56:	4b0a      	ldr	r3, [pc, #40]	@ (8001e80 <HAL_TIM_Base_MspInit+0x48>)
 8001e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e5a:	f003 0308 	and.w	r3, r3, #8
 8001e5e:	60fb      	str	r3, [r7, #12]
 8001e60:	68fb      	ldr	r3, [r7, #12]
    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001e62:	2200      	movs	r2, #0
 8001e64:	2100      	movs	r1, #0
 8001e66:	2032      	movs	r0, #50	@ 0x32
 8001e68:	f000 fbe3 	bl	8002632 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001e6c:	2032      	movs	r0, #50	@ 0x32
 8001e6e:	f000 fbfc 	bl	800266a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM5_MspInit 1 */

  }

}
 8001e72:	bf00      	nop
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	40000c00 	.word	0x40000c00
 8001e80:	40021000 	.word	0x40021000

08001e84 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b0ae      	sub	sp, #184	@ 0xb8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e8c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]
 8001e94:	605a      	str	r2, [r3, #4]
 8001e96:	609a      	str	r2, [r3, #8]
 8001e98:	60da      	str	r2, [r3, #12]
 8001e9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e9c:	f107 031c 	add.w	r3, r7, #28
 8001ea0:	2288      	movs	r2, #136	@ 0x88
 8001ea2:	2100      	movs	r1, #0
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f005 fe91 	bl	8007bcc <memset>
  if(huart->Instance==USART2)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a46      	ldr	r2, [pc, #280]	@ (8001fc8 <HAL_UART_MspInit+0x144>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d13c      	bne.n	8001f2e <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001eb4:	2302      	movs	r3, #2
 8001eb6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ebc:	f107 031c 	add.w	r3, r7, #28
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f002 f97d 	bl	80041c0 <HAL_RCCEx_PeriphCLKConfig>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ecc:	f7ff fca6 	bl	800181c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ed0:	4b3e      	ldr	r3, [pc, #248]	@ (8001fcc <HAL_UART_MspInit+0x148>)
 8001ed2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ed4:	4a3d      	ldr	r2, [pc, #244]	@ (8001fcc <HAL_UART_MspInit+0x148>)
 8001ed6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001eda:	6593      	str	r3, [r2, #88]	@ 0x58
 8001edc:	4b3b      	ldr	r3, [pc, #236]	@ (8001fcc <HAL_UART_MspInit+0x148>)
 8001ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ee0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ee4:	61bb      	str	r3, [r7, #24]
 8001ee6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee8:	4b38      	ldr	r3, [pc, #224]	@ (8001fcc <HAL_UART_MspInit+0x148>)
 8001eea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eec:	4a37      	ldr	r2, [pc, #220]	@ (8001fcc <HAL_UART_MspInit+0x148>)
 8001eee:	f043 0301 	orr.w	r3, r3, #1
 8001ef2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ef4:	4b35      	ldr	r3, [pc, #212]	@ (8001fcc <HAL_UART_MspInit+0x148>)
 8001ef6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ef8:	f003 0301 	and.w	r3, r3, #1
 8001efc:	617b      	str	r3, [r7, #20]
 8001efe:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001f00:	230c      	movs	r3, #12
 8001f02:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f06:	2302      	movs	r3, #2
 8001f08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f12:	2303      	movs	r3, #3
 8001f14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f18:	2307      	movs	r3, #7
 8001f1a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f1e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001f22:	4619      	mov	r1, r3
 8001f24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f28:	f000 fc38 	bl	800279c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001f2c:	e048      	b.n	8001fc0 <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART3)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a27      	ldr	r2, [pc, #156]	@ (8001fd0 <HAL_UART_MspInit+0x14c>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d143      	bne.n	8001fc0 <HAL_UART_MspInit+0x13c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001f38:	2304      	movs	r3, #4
 8001f3a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f40:	f107 031c 	add.w	r3, r7, #28
 8001f44:	4618      	mov	r0, r3
 8001f46:	f002 f93b 	bl	80041c0 <HAL_RCCEx_PeriphCLKConfig>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8001f50:	f7ff fc64 	bl	800181c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f54:	4b1d      	ldr	r3, [pc, #116]	@ (8001fcc <HAL_UART_MspInit+0x148>)
 8001f56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f58:	4a1c      	ldr	r2, [pc, #112]	@ (8001fcc <HAL_UART_MspInit+0x148>)
 8001f5a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f60:	4b1a      	ldr	r3, [pc, #104]	@ (8001fcc <HAL_UART_MspInit+0x148>)
 8001f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f64:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f68:	613b      	str	r3, [r7, #16]
 8001f6a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f6c:	4b17      	ldr	r3, [pc, #92]	@ (8001fcc <HAL_UART_MspInit+0x148>)
 8001f6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f70:	4a16      	ldr	r2, [pc, #88]	@ (8001fcc <HAL_UART_MspInit+0x148>)
 8001f72:	f043 0302 	orr.w	r3, r3, #2
 8001f76:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f78:	4b14      	ldr	r3, [pc, #80]	@ (8001fcc <HAL_UART_MspInit+0x148>)
 8001f7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f7c:	f003 0302 	and.w	r3, r3, #2
 8001f80:	60fb      	str	r3, [r7, #12]
 8001f82:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001f84:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001f88:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f92:	2300      	movs	r3, #0
 8001f94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001f9e:	2307      	movs	r3, #7
 8001fa0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fa4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001fa8:	4619      	mov	r1, r3
 8001faa:	480a      	ldr	r0, [pc, #40]	@ (8001fd4 <HAL_UART_MspInit+0x150>)
 8001fac:	f000 fbf6 	bl	800279c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	2100      	movs	r1, #0
 8001fb4:	2027      	movs	r0, #39	@ 0x27
 8001fb6:	f000 fb3c 	bl	8002632 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001fba:	2027      	movs	r0, #39	@ 0x27
 8001fbc:	f000 fb55 	bl	800266a <HAL_NVIC_EnableIRQ>
}
 8001fc0:	bf00      	nop
 8001fc2:	37b8      	adds	r7, #184	@ 0xb8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	40004400 	.word	0x40004400
 8001fcc:	40021000 	.word	0x40021000
 8001fd0:	40004800 	.word	0x40004800
 8001fd4:	48000400 	.word	0x48000400

08001fd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fdc:	bf00      	nop
 8001fde:	e7fd      	b.n	8001fdc <NMI_Handler+0x4>

08001fe0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fe4:	bf00      	nop
 8001fe6:	e7fd      	b.n	8001fe4 <HardFault_Handler+0x4>

08001fe8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fec:	bf00      	nop
 8001fee:	e7fd      	b.n	8001fec <MemManage_Handler+0x4>

08001ff0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ff4:	bf00      	nop
 8001ff6:	e7fd      	b.n	8001ff4 <BusFault_Handler+0x4>

08001ff8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ffc:	bf00      	nop
 8001ffe:	e7fd      	b.n	8001ffc <UsageFault_Handler+0x4>

08002000 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002004:	bf00      	nop
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr

0800200e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800200e:	b480      	push	{r7}
 8002010:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002012:	bf00      	nop
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002020:	bf00      	nop
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr

0800202a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800202a:	b580      	push	{r7, lr}
 800202c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800202e:	f000 f9e1 	bl	80023f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002032:	bf00      	nop
 8002034:	bd80      	pop	{r7, pc}

08002036 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002036:	b580      	push	{r7, lr}
 8002038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RotaryEncoder_SW_Pin);
 800203a:	2001      	movs	r0, #1
 800203c:	f000 fd88 	bl	8002b50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002040:	bf00      	nop
 8002042:	bd80      	pop	{r7, pc}

08002044 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002048:	4802      	ldr	r0, [pc, #8]	@ (8002054 <USART3_IRQHandler+0x10>)
 800204a:	f003 fc99 	bl	8005980 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800204e:	bf00      	nop
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	200003a8 	.word	0x200003a8

08002058 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800205c:	4802      	ldr	r0, [pc, #8]	@ (8002068 <TIM5_IRQHandler+0x10>)
 800205e:	f002 ff67 	bl	8004f30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002062:	bf00      	nop
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	200002d4 	.word	0x200002d4

0800206c <IMU_ReadPitch>:

// -----------------------
// Low-level IMU read
// -----------------------
static float IMU_ReadPitch(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af04      	add	r7, sp, #16
    uint8_t buf[2];

    if (HAL_I2C_Mem_Read(IMU_I2C, BNO055_ADDR, REG_EULER_PITCH_L,
 8002072:	4b15      	ldr	r3, [pc, #84]	@ (80020c8 <IMU_ReadPitch+0x5c>)
 8002074:	6818      	ldr	r0, [r3, #0]
 8002076:	230a      	movs	r3, #10
 8002078:	9302      	str	r3, [sp, #8]
 800207a:	2302      	movs	r3, #2
 800207c:	9301      	str	r3, [sp, #4]
 800207e:	1d3b      	adds	r3, r7, #4
 8002080:	9300      	str	r3, [sp, #0]
 8002082:	2301      	movs	r3, #1
 8002084:	221e      	movs	r2, #30
 8002086:	2150      	movs	r1, #80	@ 0x50
 8002088:	f000 fe16 	bl	8002cb8 <HAL_I2C_Mem_Read>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d003      	beq.n	800209a <IMU_ReadPitch+0x2e>
                         I2C_MEMADD_SIZE_8BIT, buf, 2, 10) != HAL_OK)
    {
        return SwingSensor.raw_angle;  // return last known if error
 8002092:	4b0e      	ldr	r3, [pc, #56]	@ (80020cc <IMU_ReadPitch+0x60>)
 8002094:	edd3 7a01 	vldr	s15, [r3, #4]
 8002098:	e011      	b.n	80020be <IMU_ReadPitch+0x52>
    }

    int16_t raw = (int16_t)((buf[1] << 8) | buf[0]);
 800209a:	797b      	ldrb	r3, [r7, #5]
 800209c:	b21b      	sxth	r3, r3
 800209e:	021b      	lsls	r3, r3, #8
 80020a0:	b21a      	sxth	r2, r3
 80020a2:	793b      	ldrb	r3, [r7, #4]
 80020a4:	b21b      	sxth	r3, r3
 80020a6:	4313      	orrs	r3, r2
 80020a8:	80fb      	strh	r3, [r7, #6]
    return (float)raw / 16.0f;  // convert to degrees
 80020aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020ae:	ee07 3a90 	vmov	s15, r3
 80020b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020b6:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80020ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
}
 80020be:	eeb0 0a67 	vmov.f32	s0, s15
 80020c2:	3708      	adds	r7, #8
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	2000046c 	.word	0x2000046c
 80020cc:	2000045c 	.word	0x2000045c

080020d0 <SwingSensor_Init>:

// -----------------------
// API IMPLEMENTATION
// -----------------------
void SwingSensor_Init(I2C_HandleTypeDef *hi2c)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
    IMU_I2C = hi2c;
 80020d8:	4a0b      	ldr	r2, [pc, #44]	@ (8002108 <SwingSensor_Init+0x38>)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6013      	str	r3, [r2, #0]
    SwingSensor.angle = 0.0f;
 80020de:	4b0b      	ldr	r3, [pc, #44]	@ (800210c <SwingSensor_Init+0x3c>)
 80020e0:	f04f 0200 	mov.w	r2, #0
 80020e4:	601a      	str	r2, [r3, #0]
    SwingSensor.raw_angle = 0.0f;
 80020e6:	4b09      	ldr	r3, [pc, #36]	@ (800210c <SwingSensor_Init+0x3c>)
 80020e8:	f04f 0200 	mov.w	r2, #0
 80020ec:	605a      	str	r2, [r3, #4]
    SwingSensor.angle_offset = 0.0f;
 80020ee:	4b07      	ldr	r3, [pc, #28]	@ (800210c <SwingSensor_Init+0x3c>)
 80020f0:	f04f 0200 	mov.w	r2, #0
 80020f4:	609a      	str	r2, [r3, #8]
    SwingSensor.offset_valid = false;
 80020f6:	4b05      	ldr	r3, [pc, #20]	@ (800210c <SwingSensor_Init+0x3c>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	731a      	strb	r2, [r3, #12]
}
 80020fc:	bf00      	nop
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr
 8002108:	2000046c 	.word	0x2000046c
 800210c:	2000045c 	.word	0x2000045c

08002110 <SwingSensor_CalibrateZero>:

void SwingSensor_CalibrateZero(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
    SwingSensor.raw_angle = IMU_ReadPitch();
 8002114:	f7ff ffaa 	bl	800206c <IMU_ReadPitch>
 8002118:	eef0 7a40 	vmov.f32	s15, s0
 800211c:	4b05      	ldr	r3, [pc, #20]	@ (8002134 <SwingSensor_CalibrateZero+0x24>)
 800211e:	edc3 7a01 	vstr	s15, [r3, #4]
    SwingSensor.angle_offset = SwingSensor.raw_angle;
 8002122:	4b04      	ldr	r3, [pc, #16]	@ (8002134 <SwingSensor_CalibrateZero+0x24>)
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	4a03      	ldr	r2, [pc, #12]	@ (8002134 <SwingSensor_CalibrateZero+0x24>)
 8002128:	6093      	str	r3, [r2, #8]
    SwingSensor.offset_valid = true;
 800212a:	4b02      	ldr	r3, [pc, #8]	@ (8002134 <SwingSensor_CalibrateZero+0x24>)
 800212c:	2201      	movs	r2, #1
 800212e:	731a      	strb	r2, [r3, #12]
}
 8002130:	bf00      	nop
 8002132:	bd80      	pop	{r7, pc}
 8002134:	2000045c 	.word	0x2000045c

08002138 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  return 1;
 800213c:	2301      	movs	r3, #1
}
 800213e:	4618      	mov	r0, r3
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr

08002148 <_kill>:

int _kill(int pid, int sig)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
 8002150:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002152:	f005 fdb5 	bl	8007cc0 <__errno>
 8002156:	4603      	mov	r3, r0
 8002158:	2216      	movs	r2, #22
 800215a:	601a      	str	r2, [r3, #0]
  return -1;
 800215c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002160:	4618      	mov	r0, r3
 8002162:	3708      	adds	r7, #8
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}

08002168 <_exit>:

void _exit (int status)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002170:	f04f 31ff 	mov.w	r1, #4294967295
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f7ff ffe7 	bl	8002148 <_kill>
  while (1) {}    /* Make sure we hang here */
 800217a:	bf00      	nop
 800217c:	e7fd      	b.n	800217a <_exit+0x12>

0800217e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b086      	sub	sp, #24
 8002182:	af00      	add	r7, sp, #0
 8002184:	60f8      	str	r0, [r7, #12]
 8002186:	60b9      	str	r1, [r7, #8]
 8002188:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800218a:	2300      	movs	r3, #0
 800218c:	617b      	str	r3, [r7, #20]
 800218e:	e00a      	b.n	80021a6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002190:	f3af 8000 	nop.w
 8002194:	4601      	mov	r1, r0
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	1c5a      	adds	r2, r3, #1
 800219a:	60ba      	str	r2, [r7, #8]
 800219c:	b2ca      	uxtb	r2, r1
 800219e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	3301      	adds	r3, #1
 80021a4:	617b      	str	r3, [r7, #20]
 80021a6:	697a      	ldr	r2, [r7, #20]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	429a      	cmp	r2, r3
 80021ac:	dbf0      	blt.n	8002190 <_read+0x12>
  }

  return len;
 80021ae:	687b      	ldr	r3, [r7, #4]
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3718      	adds	r7, #24
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b086      	sub	sp, #24
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021c4:	2300      	movs	r3, #0
 80021c6:	617b      	str	r3, [r7, #20]
 80021c8:	e009      	b.n	80021de <_write+0x26>
  {
    __io_putchar(*ptr++);
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	1c5a      	adds	r2, r3, #1
 80021ce:	60ba      	str	r2, [r7, #8]
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7ff fa0e 	bl	80015f4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	3301      	adds	r3, #1
 80021dc:	617b      	str	r3, [r7, #20]
 80021de:	697a      	ldr	r2, [r7, #20]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	429a      	cmp	r2, r3
 80021e4:	dbf1      	blt.n	80021ca <_write+0x12>
  }
  return len;
 80021e6:	687b      	ldr	r3, [r7, #4]
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3718      	adds	r7, #24
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <_close>:

int _close(int file)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80021f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	370c      	adds	r7, #12
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr

08002208 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002218:	605a      	str	r2, [r3, #4]
  return 0;
 800221a:	2300      	movs	r3, #0
}
 800221c:	4618      	mov	r0, r3
 800221e:	370c      	adds	r7, #12
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr

08002228 <_isatty>:

int _isatty(int file)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002230:	2301      	movs	r3, #1
}
 8002232:	4618      	mov	r0, r3
 8002234:	370c      	adds	r7, #12
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr

0800223e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800223e:	b480      	push	{r7}
 8002240:	b085      	sub	sp, #20
 8002242:	af00      	add	r7, sp, #0
 8002244:	60f8      	str	r0, [r7, #12]
 8002246:	60b9      	str	r1, [r7, #8]
 8002248:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800224a:	2300      	movs	r3, #0
}
 800224c:	4618      	mov	r0, r3
 800224e:	3714      	adds	r7, #20
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b086      	sub	sp, #24
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002260:	4a14      	ldr	r2, [pc, #80]	@ (80022b4 <_sbrk+0x5c>)
 8002262:	4b15      	ldr	r3, [pc, #84]	@ (80022b8 <_sbrk+0x60>)
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800226c:	4b13      	ldr	r3, [pc, #76]	@ (80022bc <_sbrk+0x64>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d102      	bne.n	800227a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002274:	4b11      	ldr	r3, [pc, #68]	@ (80022bc <_sbrk+0x64>)
 8002276:	4a12      	ldr	r2, [pc, #72]	@ (80022c0 <_sbrk+0x68>)
 8002278:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800227a:	4b10      	ldr	r3, [pc, #64]	@ (80022bc <_sbrk+0x64>)
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4413      	add	r3, r2
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	429a      	cmp	r2, r3
 8002286:	d207      	bcs.n	8002298 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002288:	f005 fd1a 	bl	8007cc0 <__errno>
 800228c:	4603      	mov	r3, r0
 800228e:	220c      	movs	r2, #12
 8002290:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002292:	f04f 33ff 	mov.w	r3, #4294967295
 8002296:	e009      	b.n	80022ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002298:	4b08      	ldr	r3, [pc, #32]	@ (80022bc <_sbrk+0x64>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800229e:	4b07      	ldr	r3, [pc, #28]	@ (80022bc <_sbrk+0x64>)
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4413      	add	r3, r2
 80022a6:	4a05      	ldr	r2, [pc, #20]	@ (80022bc <_sbrk+0x64>)
 80022a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022aa:	68fb      	ldr	r3, [r7, #12]
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3718      	adds	r7, #24
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	20018000 	.word	0x20018000
 80022b8:	00000400 	.word	0x00000400
 80022bc:	20000470 	.word	0x20000470
 80022c0:	200005c8 	.word	0x200005c8

080022c4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80022c8:	4b06      	ldr	r3, [pc, #24]	@ (80022e4 <SystemInit+0x20>)
 80022ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022ce:	4a05      	ldr	r2, [pc, #20]	@ (80022e4 <SystemInit+0x20>)
 80022d0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80022d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80022d8:	bf00      	nop
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	e000ed00 	.word	0xe000ed00

080022e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80022e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002320 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80022ec:	f7ff ffea 	bl	80022c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022f0:	480c      	ldr	r0, [pc, #48]	@ (8002324 <LoopForever+0x6>)
  ldr r1, =_edata
 80022f2:	490d      	ldr	r1, [pc, #52]	@ (8002328 <LoopForever+0xa>)
  ldr r2, =_sidata
 80022f4:	4a0d      	ldr	r2, [pc, #52]	@ (800232c <LoopForever+0xe>)
  movs r3, #0
 80022f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022f8:	e002      	b.n	8002300 <LoopCopyDataInit>

080022fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022fe:	3304      	adds	r3, #4

08002300 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002300:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002302:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002304:	d3f9      	bcc.n	80022fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002306:	4a0a      	ldr	r2, [pc, #40]	@ (8002330 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002308:	4c0a      	ldr	r4, [pc, #40]	@ (8002334 <LoopForever+0x16>)
  movs r3, #0
 800230a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800230c:	e001      	b.n	8002312 <LoopFillZerobss>

0800230e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800230e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002310:	3204      	adds	r2, #4

08002312 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002312:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002314:	d3fb      	bcc.n	800230e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002316:	f005 fcd9 	bl	8007ccc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800231a:	f7fe feeb 	bl	80010f4 <main>

0800231e <LoopForever>:

LoopForever:
    b LoopForever
 800231e:	e7fe      	b.n	800231e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002320:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002324:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002328:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 800232c:	08009e44 	.word	0x08009e44
  ldr r2, =_sbss
 8002330:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002334:	200005c4 	.word	0x200005c4

08002338 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002338:	e7fe      	b.n	8002338 <ADC1_2_IRQHandler>
	...

0800233c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002342:	2300      	movs	r3, #0
 8002344:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002346:	4b0c      	ldr	r3, [pc, #48]	@ (8002378 <HAL_Init+0x3c>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a0b      	ldr	r2, [pc, #44]	@ (8002378 <HAL_Init+0x3c>)
 800234c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002350:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002352:	2003      	movs	r0, #3
 8002354:	f000 f962 	bl	800261c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002358:	2000      	movs	r0, #0
 800235a:	f000 f80f 	bl	800237c <HAL_InitTick>
 800235e:	4603      	mov	r3, r0
 8002360:	2b00      	cmp	r3, #0
 8002362:	d002      	beq.n	800236a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	71fb      	strb	r3, [r7, #7]
 8002368:	e001      	b.n	800236e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800236a:	f7ff fca3 	bl	8001cb4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800236e:	79fb      	ldrb	r3, [r7, #7]
}
 8002370:	4618      	mov	r0, r3
 8002372:	3708      	adds	r7, #8
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	40022000 	.word	0x40022000

0800237c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002384:	2300      	movs	r3, #0
 8002386:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002388:	4b17      	ldr	r3, [pc, #92]	@ (80023e8 <HAL_InitTick+0x6c>)
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d023      	beq.n	80023d8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002390:	4b16      	ldr	r3, [pc, #88]	@ (80023ec <HAL_InitTick+0x70>)
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	4b14      	ldr	r3, [pc, #80]	@ (80023e8 <HAL_InitTick+0x6c>)
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	4619      	mov	r1, r3
 800239a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800239e:	fbb3 f3f1 	udiv	r3, r3, r1
 80023a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023a6:	4618      	mov	r0, r3
 80023a8:	f000 f96d 	bl	8002686 <HAL_SYSTICK_Config>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d10f      	bne.n	80023d2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2b0f      	cmp	r3, #15
 80023b6:	d809      	bhi.n	80023cc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023b8:	2200      	movs	r2, #0
 80023ba:	6879      	ldr	r1, [r7, #4]
 80023bc:	f04f 30ff 	mov.w	r0, #4294967295
 80023c0:	f000 f937 	bl	8002632 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80023c4:	4a0a      	ldr	r2, [pc, #40]	@ (80023f0 <HAL_InitTick+0x74>)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6013      	str	r3, [r2, #0]
 80023ca:	e007      	b.n	80023dc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	73fb      	strb	r3, [r7, #15]
 80023d0:	e004      	b.n	80023dc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	73fb      	strb	r3, [r7, #15]
 80023d6:	e001      	b.n	80023dc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80023dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3710      	adds	r7, #16
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	2000000c 	.word	0x2000000c
 80023ec:	20000004 	.word	0x20000004
 80023f0:	20000008 	.word	0x20000008

080023f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80023f8:	4b06      	ldr	r3, [pc, #24]	@ (8002414 <HAL_IncTick+0x20>)
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	461a      	mov	r2, r3
 80023fe:	4b06      	ldr	r3, [pc, #24]	@ (8002418 <HAL_IncTick+0x24>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4413      	add	r3, r2
 8002404:	4a04      	ldr	r2, [pc, #16]	@ (8002418 <HAL_IncTick+0x24>)
 8002406:	6013      	str	r3, [r2, #0]
}
 8002408:	bf00      	nop
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr
 8002412:	bf00      	nop
 8002414:	2000000c 	.word	0x2000000c
 8002418:	20000474 	.word	0x20000474

0800241c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  return uwTick;
 8002420:	4b03      	ldr	r3, [pc, #12]	@ (8002430 <HAL_GetTick+0x14>)
 8002422:	681b      	ldr	r3, [r3, #0]
}
 8002424:	4618      	mov	r0, r3
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	20000474 	.word	0x20000474

08002434 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800243c:	f7ff ffee 	bl	800241c <HAL_GetTick>
 8002440:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800244c:	d005      	beq.n	800245a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800244e:	4b0a      	ldr	r3, [pc, #40]	@ (8002478 <HAL_Delay+0x44>)
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	461a      	mov	r2, r3
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	4413      	add	r3, r2
 8002458:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800245a:	bf00      	nop
 800245c:	f7ff ffde 	bl	800241c <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	68fa      	ldr	r2, [r7, #12]
 8002468:	429a      	cmp	r2, r3
 800246a:	d8f7      	bhi.n	800245c <HAL_Delay+0x28>
  {
  }
}
 800246c:	bf00      	nop
 800246e:	bf00      	nop
 8002470:	3710      	adds	r7, #16
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	2000000c 	.word	0x2000000c

0800247c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800247c:	b480      	push	{r7}
 800247e:	b085      	sub	sp, #20
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f003 0307 	and.w	r3, r3, #7
 800248a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800248c:	4b0c      	ldr	r3, [pc, #48]	@ (80024c0 <__NVIC_SetPriorityGrouping+0x44>)
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002492:	68ba      	ldr	r2, [r7, #8]
 8002494:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002498:	4013      	ands	r3, r2
 800249a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024ae:	4a04      	ldr	r2, [pc, #16]	@ (80024c0 <__NVIC_SetPriorityGrouping+0x44>)
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	60d3      	str	r3, [r2, #12]
}
 80024b4:	bf00      	nop
 80024b6:	3714      	adds	r7, #20
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr
 80024c0:	e000ed00 	.word	0xe000ed00

080024c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024c8:	4b04      	ldr	r3, [pc, #16]	@ (80024dc <__NVIC_GetPriorityGrouping+0x18>)
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	0a1b      	lsrs	r3, r3, #8
 80024ce:	f003 0307 	and.w	r3, r3, #7
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr
 80024dc:	e000ed00 	.word	0xe000ed00

080024e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	4603      	mov	r3, r0
 80024e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	db0b      	blt.n	800250a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024f2:	79fb      	ldrb	r3, [r7, #7]
 80024f4:	f003 021f 	and.w	r2, r3, #31
 80024f8:	4907      	ldr	r1, [pc, #28]	@ (8002518 <__NVIC_EnableIRQ+0x38>)
 80024fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fe:	095b      	lsrs	r3, r3, #5
 8002500:	2001      	movs	r0, #1
 8002502:	fa00 f202 	lsl.w	r2, r0, r2
 8002506:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800250a:	bf00      	nop
 800250c:	370c      	adds	r7, #12
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	e000e100 	.word	0xe000e100

0800251c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	4603      	mov	r3, r0
 8002524:	6039      	str	r1, [r7, #0]
 8002526:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002528:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800252c:	2b00      	cmp	r3, #0
 800252e:	db0a      	blt.n	8002546 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	b2da      	uxtb	r2, r3
 8002534:	490c      	ldr	r1, [pc, #48]	@ (8002568 <__NVIC_SetPriority+0x4c>)
 8002536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800253a:	0112      	lsls	r2, r2, #4
 800253c:	b2d2      	uxtb	r2, r2
 800253e:	440b      	add	r3, r1
 8002540:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002544:	e00a      	b.n	800255c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	b2da      	uxtb	r2, r3
 800254a:	4908      	ldr	r1, [pc, #32]	@ (800256c <__NVIC_SetPriority+0x50>)
 800254c:	79fb      	ldrb	r3, [r7, #7]
 800254e:	f003 030f 	and.w	r3, r3, #15
 8002552:	3b04      	subs	r3, #4
 8002554:	0112      	lsls	r2, r2, #4
 8002556:	b2d2      	uxtb	r2, r2
 8002558:	440b      	add	r3, r1
 800255a:	761a      	strb	r2, [r3, #24]
}
 800255c:	bf00      	nop
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr
 8002568:	e000e100 	.word	0xe000e100
 800256c:	e000ed00 	.word	0xe000ed00

08002570 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002570:	b480      	push	{r7}
 8002572:	b089      	sub	sp, #36	@ 0x24
 8002574:	af00      	add	r7, sp, #0
 8002576:	60f8      	str	r0, [r7, #12]
 8002578:	60b9      	str	r1, [r7, #8]
 800257a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	f003 0307 	and.w	r3, r3, #7
 8002582:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002584:	69fb      	ldr	r3, [r7, #28]
 8002586:	f1c3 0307 	rsb	r3, r3, #7
 800258a:	2b04      	cmp	r3, #4
 800258c:	bf28      	it	cs
 800258e:	2304      	movcs	r3, #4
 8002590:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002592:	69fb      	ldr	r3, [r7, #28]
 8002594:	3304      	adds	r3, #4
 8002596:	2b06      	cmp	r3, #6
 8002598:	d902      	bls.n	80025a0 <NVIC_EncodePriority+0x30>
 800259a:	69fb      	ldr	r3, [r7, #28]
 800259c:	3b03      	subs	r3, #3
 800259e:	e000      	b.n	80025a2 <NVIC_EncodePriority+0x32>
 80025a0:	2300      	movs	r3, #0
 80025a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025a4:	f04f 32ff 	mov.w	r2, #4294967295
 80025a8:	69bb      	ldr	r3, [r7, #24]
 80025aa:	fa02 f303 	lsl.w	r3, r2, r3
 80025ae:	43da      	mvns	r2, r3
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	401a      	ands	r2, r3
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025b8:	f04f 31ff 	mov.w	r1, #4294967295
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	fa01 f303 	lsl.w	r3, r1, r3
 80025c2:	43d9      	mvns	r1, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025c8:	4313      	orrs	r3, r2
         );
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3724      	adds	r7, #36	@ 0x24
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr
	...

080025d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	3b01      	subs	r3, #1
 80025e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025e8:	d301      	bcc.n	80025ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025ea:	2301      	movs	r3, #1
 80025ec:	e00f      	b.n	800260e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002618 <SysTick_Config+0x40>)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	3b01      	subs	r3, #1
 80025f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025f6:	210f      	movs	r1, #15
 80025f8:	f04f 30ff 	mov.w	r0, #4294967295
 80025fc:	f7ff ff8e 	bl	800251c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002600:	4b05      	ldr	r3, [pc, #20]	@ (8002618 <SysTick_Config+0x40>)
 8002602:	2200      	movs	r2, #0
 8002604:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002606:	4b04      	ldr	r3, [pc, #16]	@ (8002618 <SysTick_Config+0x40>)
 8002608:	2207      	movs	r2, #7
 800260a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800260c:	2300      	movs	r3, #0
}
 800260e:	4618      	mov	r0, r3
 8002610:	3708      	adds	r7, #8
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	e000e010 	.word	0xe000e010

0800261c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002624:	6878      	ldr	r0, [r7, #4]
 8002626:	f7ff ff29 	bl	800247c <__NVIC_SetPriorityGrouping>
}
 800262a:	bf00      	nop
 800262c:	3708      	adds	r7, #8
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}

08002632 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002632:	b580      	push	{r7, lr}
 8002634:	b086      	sub	sp, #24
 8002636:	af00      	add	r7, sp, #0
 8002638:	4603      	mov	r3, r0
 800263a:	60b9      	str	r1, [r7, #8]
 800263c:	607a      	str	r2, [r7, #4]
 800263e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002640:	2300      	movs	r3, #0
 8002642:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002644:	f7ff ff3e 	bl	80024c4 <__NVIC_GetPriorityGrouping>
 8002648:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	68b9      	ldr	r1, [r7, #8]
 800264e:	6978      	ldr	r0, [r7, #20]
 8002650:	f7ff ff8e 	bl	8002570 <NVIC_EncodePriority>
 8002654:	4602      	mov	r2, r0
 8002656:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800265a:	4611      	mov	r1, r2
 800265c:	4618      	mov	r0, r3
 800265e:	f7ff ff5d 	bl	800251c <__NVIC_SetPriority>
}
 8002662:	bf00      	nop
 8002664:	3718      	adds	r7, #24
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}

0800266a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800266a:	b580      	push	{r7, lr}
 800266c:	b082      	sub	sp, #8
 800266e:	af00      	add	r7, sp, #0
 8002670:	4603      	mov	r3, r0
 8002672:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff ff31 	bl	80024e0 <__NVIC_EnableIRQ>
}
 800267e:	bf00      	nop
 8002680:	3708      	adds	r7, #8
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002686:	b580      	push	{r7, lr}
 8002688:	b082      	sub	sp, #8
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f7ff ffa2 	bl	80025d8 <SysTick_Config>
 8002694:	4603      	mov	r3, r0
}
 8002696:	4618      	mov	r0, r3
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800269e:	b480      	push	{r7}
 80026a0:	b085      	sub	sp, #20
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026a6:	2300      	movs	r3, #0
 80026a8:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	d008      	beq.n	80026c8 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2204      	movs	r2, #4
 80026ba:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e022      	b.n	800270e <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f022 020e 	bic.w	r2, r2, #14
 80026d6:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f022 0201 	bic.w	r2, r2, #1
 80026e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ec:	f003 021c 	and.w	r2, r3, #28
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f4:	2101      	movs	r1, #1
 80026f6:	fa01 f202 	lsl.w	r2, r1, r2
 80026fa:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2201      	movs	r2, #1
 8002700:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2200      	movs	r2, #0
 8002708:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800270c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800270e:	4618      	mov	r0, r3
 8002710:	3714      	adds	r7, #20
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr

0800271a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800271a:	b580      	push	{r7, lr}
 800271c:	b084      	sub	sp, #16
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002722:	2300      	movs	r3, #0
 8002724:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b02      	cmp	r3, #2
 8002730:	d005      	beq.n	800273e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2204      	movs	r2, #4
 8002736:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	73fb      	strb	r3, [r7, #15]
 800273c:	e029      	b.n	8002792 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f022 020e 	bic.w	r2, r2, #14
 800274c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f022 0201 	bic.w	r2, r2, #1
 800275c:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002762:	f003 021c 	and.w	r2, r3, #28
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276a:	2101      	movs	r1, #1
 800276c:	fa01 f202 	lsl.w	r2, r1, r2
 8002770:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2201      	movs	r2, #1
 8002776:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002786:	2b00      	cmp	r3, #0
 8002788:	d003      	beq.n	8002792 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	4798      	blx	r3
    }
  }
  return status;
 8002792:	7bfb      	ldrb	r3, [r7, #15]
}
 8002794:	4618      	mov	r0, r3
 8002796:	3710      	adds	r7, #16
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800279c:	b480      	push	{r7}
 800279e:	b087      	sub	sp, #28
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
 80027a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027a6:	2300      	movs	r3, #0
 80027a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027aa:	e17f      	b.n	8002aac <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	2101      	movs	r1, #1
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	fa01 f303 	lsl.w	r3, r1, r3
 80027b8:	4013      	ands	r3, r2
 80027ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	f000 8171 	beq.w	8002aa6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f003 0303 	and.w	r3, r3, #3
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d005      	beq.n	80027dc <HAL_GPIO_Init+0x40>
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f003 0303 	and.w	r3, r3, #3
 80027d8:	2b02      	cmp	r3, #2
 80027da:	d130      	bne.n	800283e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	005b      	lsls	r3, r3, #1
 80027e6:	2203      	movs	r2, #3
 80027e8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ec:	43db      	mvns	r3, r3
 80027ee:	693a      	ldr	r2, [r7, #16]
 80027f0:	4013      	ands	r3, r2
 80027f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	68da      	ldr	r2, [r3, #12]
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	005b      	lsls	r3, r3, #1
 80027fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002800:	693a      	ldr	r2, [r7, #16]
 8002802:	4313      	orrs	r3, r2
 8002804:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	693a      	ldr	r2, [r7, #16]
 800280a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002812:	2201      	movs	r2, #1
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	43db      	mvns	r3, r3
 800281c:	693a      	ldr	r2, [r7, #16]
 800281e:	4013      	ands	r3, r2
 8002820:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	091b      	lsrs	r3, r3, #4
 8002828:	f003 0201 	and.w	r2, r3, #1
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	fa02 f303 	lsl.w	r3, r2, r3
 8002832:	693a      	ldr	r2, [r7, #16]
 8002834:	4313      	orrs	r3, r2
 8002836:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	693a      	ldr	r2, [r7, #16]
 800283c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	f003 0303 	and.w	r3, r3, #3
 8002846:	2b03      	cmp	r3, #3
 8002848:	d118      	bne.n	800287c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800284e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002850:	2201      	movs	r2, #1
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	fa02 f303 	lsl.w	r3, r2, r3
 8002858:	43db      	mvns	r3, r3
 800285a:	693a      	ldr	r2, [r7, #16]
 800285c:	4013      	ands	r3, r2
 800285e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	08db      	lsrs	r3, r3, #3
 8002866:	f003 0201 	and.w	r2, r3, #1
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	fa02 f303 	lsl.w	r3, r2, r3
 8002870:	693a      	ldr	r2, [r7, #16]
 8002872:	4313      	orrs	r3, r2
 8002874:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	693a      	ldr	r2, [r7, #16]
 800287a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f003 0303 	and.w	r3, r3, #3
 8002884:	2b03      	cmp	r3, #3
 8002886:	d017      	beq.n	80028b8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	2203      	movs	r2, #3
 8002894:	fa02 f303 	lsl.w	r3, r2, r3
 8002898:	43db      	mvns	r3, r3
 800289a:	693a      	ldr	r2, [r7, #16]
 800289c:	4013      	ands	r3, r2
 800289e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	689a      	ldr	r2, [r3, #8]
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	005b      	lsls	r3, r3, #1
 80028a8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ac:	693a      	ldr	r2, [r7, #16]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	693a      	ldr	r2, [r7, #16]
 80028b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f003 0303 	and.w	r3, r3, #3
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d123      	bne.n	800290c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	08da      	lsrs	r2, r3, #3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	3208      	adds	r2, #8
 80028cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	f003 0307 	and.w	r3, r3, #7
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	220f      	movs	r2, #15
 80028dc:	fa02 f303 	lsl.w	r3, r2, r3
 80028e0:	43db      	mvns	r3, r3
 80028e2:	693a      	ldr	r2, [r7, #16]
 80028e4:	4013      	ands	r3, r2
 80028e6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	691a      	ldr	r2, [r3, #16]
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	f003 0307 	and.w	r3, r3, #7
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	fa02 f303 	lsl.w	r3, r2, r3
 80028f8:	693a      	ldr	r2, [r7, #16]
 80028fa:	4313      	orrs	r3, r2
 80028fc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	08da      	lsrs	r2, r3, #3
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	3208      	adds	r2, #8
 8002906:	6939      	ldr	r1, [r7, #16]
 8002908:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	005b      	lsls	r3, r3, #1
 8002916:	2203      	movs	r2, #3
 8002918:	fa02 f303 	lsl.w	r3, r2, r3
 800291c:	43db      	mvns	r3, r3
 800291e:	693a      	ldr	r2, [r7, #16]
 8002920:	4013      	ands	r3, r2
 8002922:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f003 0203 	and.w	r2, r3, #3
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	005b      	lsls	r3, r3, #1
 8002930:	fa02 f303 	lsl.w	r3, r2, r3
 8002934:	693a      	ldr	r2, [r7, #16]
 8002936:	4313      	orrs	r3, r2
 8002938:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002948:	2b00      	cmp	r3, #0
 800294a:	f000 80ac 	beq.w	8002aa6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800294e:	4b5f      	ldr	r3, [pc, #380]	@ (8002acc <HAL_GPIO_Init+0x330>)
 8002950:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002952:	4a5e      	ldr	r2, [pc, #376]	@ (8002acc <HAL_GPIO_Init+0x330>)
 8002954:	f043 0301 	orr.w	r3, r3, #1
 8002958:	6613      	str	r3, [r2, #96]	@ 0x60
 800295a:	4b5c      	ldr	r3, [pc, #368]	@ (8002acc <HAL_GPIO_Init+0x330>)
 800295c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800295e:	f003 0301 	and.w	r3, r3, #1
 8002962:	60bb      	str	r3, [r7, #8]
 8002964:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002966:	4a5a      	ldr	r2, [pc, #360]	@ (8002ad0 <HAL_GPIO_Init+0x334>)
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	089b      	lsrs	r3, r3, #2
 800296c:	3302      	adds	r3, #2
 800296e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002972:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	f003 0303 	and.w	r3, r3, #3
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	220f      	movs	r2, #15
 800297e:	fa02 f303 	lsl.w	r3, r2, r3
 8002982:	43db      	mvns	r3, r3
 8002984:	693a      	ldr	r2, [r7, #16]
 8002986:	4013      	ands	r3, r2
 8002988:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002990:	d025      	beq.n	80029de <HAL_GPIO_Init+0x242>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	4a4f      	ldr	r2, [pc, #316]	@ (8002ad4 <HAL_GPIO_Init+0x338>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d01f      	beq.n	80029da <HAL_GPIO_Init+0x23e>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4a4e      	ldr	r2, [pc, #312]	@ (8002ad8 <HAL_GPIO_Init+0x33c>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d019      	beq.n	80029d6 <HAL_GPIO_Init+0x23a>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a4d      	ldr	r2, [pc, #308]	@ (8002adc <HAL_GPIO_Init+0x340>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d013      	beq.n	80029d2 <HAL_GPIO_Init+0x236>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4a4c      	ldr	r2, [pc, #304]	@ (8002ae0 <HAL_GPIO_Init+0x344>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d00d      	beq.n	80029ce <HAL_GPIO_Init+0x232>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4a4b      	ldr	r2, [pc, #300]	@ (8002ae4 <HAL_GPIO_Init+0x348>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d007      	beq.n	80029ca <HAL_GPIO_Init+0x22e>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a4a      	ldr	r2, [pc, #296]	@ (8002ae8 <HAL_GPIO_Init+0x34c>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d101      	bne.n	80029c6 <HAL_GPIO_Init+0x22a>
 80029c2:	2306      	movs	r3, #6
 80029c4:	e00c      	b.n	80029e0 <HAL_GPIO_Init+0x244>
 80029c6:	2307      	movs	r3, #7
 80029c8:	e00a      	b.n	80029e0 <HAL_GPIO_Init+0x244>
 80029ca:	2305      	movs	r3, #5
 80029cc:	e008      	b.n	80029e0 <HAL_GPIO_Init+0x244>
 80029ce:	2304      	movs	r3, #4
 80029d0:	e006      	b.n	80029e0 <HAL_GPIO_Init+0x244>
 80029d2:	2303      	movs	r3, #3
 80029d4:	e004      	b.n	80029e0 <HAL_GPIO_Init+0x244>
 80029d6:	2302      	movs	r3, #2
 80029d8:	e002      	b.n	80029e0 <HAL_GPIO_Init+0x244>
 80029da:	2301      	movs	r3, #1
 80029dc:	e000      	b.n	80029e0 <HAL_GPIO_Init+0x244>
 80029de:	2300      	movs	r3, #0
 80029e0:	697a      	ldr	r2, [r7, #20]
 80029e2:	f002 0203 	and.w	r2, r2, #3
 80029e6:	0092      	lsls	r2, r2, #2
 80029e8:	4093      	lsls	r3, r2
 80029ea:	693a      	ldr	r2, [r7, #16]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80029f0:	4937      	ldr	r1, [pc, #220]	@ (8002ad0 <HAL_GPIO_Init+0x334>)
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	089b      	lsrs	r3, r3, #2
 80029f6:	3302      	adds	r3, #2
 80029f8:	693a      	ldr	r2, [r7, #16]
 80029fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80029fe:	4b3b      	ldr	r3, [pc, #236]	@ (8002aec <HAL_GPIO_Init+0x350>)
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	43db      	mvns	r3, r3
 8002a08:	693a      	ldr	r2, [r7, #16]
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d003      	beq.n	8002a22 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002a1a:	693a      	ldr	r2, [r7, #16]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002a22:	4a32      	ldr	r2, [pc, #200]	@ (8002aec <HAL_GPIO_Init+0x350>)
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002a28:	4b30      	ldr	r3, [pc, #192]	@ (8002aec <HAL_GPIO_Init+0x350>)
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	43db      	mvns	r3, r3
 8002a32:	693a      	ldr	r2, [r7, #16]
 8002a34:	4013      	ands	r3, r2
 8002a36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d003      	beq.n	8002a4c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002a44:	693a      	ldr	r2, [r7, #16]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002a4c:	4a27      	ldr	r2, [pc, #156]	@ (8002aec <HAL_GPIO_Init+0x350>)
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002a52:	4b26      	ldr	r3, [pc, #152]	@ (8002aec <HAL_GPIO_Init+0x350>)
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	43db      	mvns	r3, r3
 8002a5c:	693a      	ldr	r2, [r7, #16]
 8002a5e:	4013      	ands	r3, r2
 8002a60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d003      	beq.n	8002a76 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002a6e:	693a      	ldr	r2, [r7, #16]
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	4313      	orrs	r3, r2
 8002a74:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002a76:	4a1d      	ldr	r2, [pc, #116]	@ (8002aec <HAL_GPIO_Init+0x350>)
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002a7c:	4b1b      	ldr	r3, [pc, #108]	@ (8002aec <HAL_GPIO_Init+0x350>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	43db      	mvns	r3, r3
 8002a86:	693a      	ldr	r2, [r7, #16]
 8002a88:	4013      	ands	r3, r2
 8002a8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d003      	beq.n	8002aa0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002a98:	693a      	ldr	r2, [r7, #16]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002aa0:	4a12      	ldr	r2, [pc, #72]	@ (8002aec <HAL_GPIO_Init+0x350>)
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	f47f ae78 	bne.w	80027ac <HAL_GPIO_Init+0x10>
  }
}
 8002abc:	bf00      	nop
 8002abe:	bf00      	nop
 8002ac0:	371c      	adds	r7, #28
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	40021000 	.word	0x40021000
 8002ad0:	40010000 	.word	0x40010000
 8002ad4:	48000400 	.word	0x48000400
 8002ad8:	48000800 	.word	0x48000800
 8002adc:	48000c00 	.word	0x48000c00
 8002ae0:	48001000 	.word	0x48001000
 8002ae4:	48001400 	.word	0x48001400
 8002ae8:	48001800 	.word	0x48001800
 8002aec:	40010400 	.word	0x40010400

08002af0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b085      	sub	sp, #20
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	460b      	mov	r3, r1
 8002afa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	691a      	ldr	r2, [r3, #16]
 8002b00:	887b      	ldrh	r3, [r7, #2]
 8002b02:	4013      	ands	r3, r2
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d002      	beq.n	8002b0e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	73fb      	strb	r3, [r7, #15]
 8002b0c:	e001      	b.n	8002b12 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002b12:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3714      	adds	r7, #20
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr

08002b20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	460b      	mov	r3, r1
 8002b2a:	807b      	strh	r3, [r7, #2]
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b30:	787b      	ldrb	r3, [r7, #1]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d003      	beq.n	8002b3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b36:	887a      	ldrh	r2, [r7, #2]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b3c:	e002      	b.n	8002b44 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b3e:	887a      	ldrh	r2, [r7, #2]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002b44:	bf00      	nop
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr

08002b50 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	4603      	mov	r3, r0
 8002b58:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002b5a:	4b08      	ldr	r3, [pc, #32]	@ (8002b7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b5c:	695a      	ldr	r2, [r3, #20]
 8002b5e:	88fb      	ldrh	r3, [r7, #6]
 8002b60:	4013      	ands	r3, r2
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d006      	beq.n	8002b74 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002b66:	4a05      	ldr	r2, [pc, #20]	@ (8002b7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b68:	88fb      	ldrh	r3, [r7, #6]
 8002b6a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002b6c:	88fb      	ldrh	r3, [r7, #6]
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7fe fd70 	bl	8001654 <HAL_GPIO_EXTI_Callback>
  }
}
 8002b74:	bf00      	nop
 8002b76:	3708      	adds	r7, #8
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	40010400 	.word	0x40010400

08002b80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b082      	sub	sp, #8
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d101      	bne.n	8002b92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e08d      	b.n	8002cae <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d106      	bne.n	8002bac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f7ff f8a8 	bl	8001cfc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2224      	movs	r2, #36	@ 0x24
 8002bb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f022 0201 	bic.w	r2, r2, #1
 8002bc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	685a      	ldr	r2, [r3, #4]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002bd0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	689a      	ldr	r2, [r3, #8]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002be0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d107      	bne.n	8002bfa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	689a      	ldr	r2, [r3, #8]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002bf6:	609a      	str	r2, [r3, #8]
 8002bf8:	e006      	b.n	8002c08 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	689a      	ldr	r2, [r3, #8]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002c06:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	2b02      	cmp	r3, #2
 8002c0e:	d108      	bne.n	8002c22 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	685a      	ldr	r2, [r3, #4]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c1e:	605a      	str	r2, [r3, #4]
 8002c20:	e007      	b.n	8002c32 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	685a      	ldr	r2, [r3, #4]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c30:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	6812      	ldr	r2, [r2, #0]
 8002c3c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002c40:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c44:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	68da      	ldr	r2, [r3, #12]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c54:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	691a      	ldr	r2, [r3, #16]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	695b      	ldr	r3, [r3, #20]
 8002c5e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	699b      	ldr	r3, [r3, #24]
 8002c66:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	69d9      	ldr	r1, [r3, #28]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a1a      	ldr	r2, [r3, #32]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f042 0201 	orr.w	r2, r2, #1
 8002c8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2220      	movs	r2, #32
 8002c9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
	...

08002cb8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b088      	sub	sp, #32
 8002cbc:	af02      	add	r7, sp, #8
 8002cbe:	60f8      	str	r0, [r7, #12]
 8002cc0:	4608      	mov	r0, r1
 8002cc2:	4611      	mov	r1, r2
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	817b      	strh	r3, [r7, #10]
 8002cca:	460b      	mov	r3, r1
 8002ccc:	813b      	strh	r3, [r7, #8]
 8002cce:	4613      	mov	r3, r2
 8002cd0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	2b20      	cmp	r3, #32
 8002cdc:	f040 80fd 	bne.w	8002eda <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ce0:	6a3b      	ldr	r3, [r7, #32]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d002      	beq.n	8002cec <HAL_I2C_Mem_Read+0x34>
 8002ce6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d105      	bne.n	8002cf8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002cf2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e0f1      	b.n	8002edc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d101      	bne.n	8002d06 <HAL_I2C_Mem_Read+0x4e>
 8002d02:	2302      	movs	r3, #2
 8002d04:	e0ea      	b.n	8002edc <HAL_I2C_Mem_Read+0x224>
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2201      	movs	r2, #1
 8002d0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002d0e:	f7ff fb85 	bl	800241c <HAL_GetTick>
 8002d12:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	9300      	str	r3, [sp, #0]
 8002d18:	2319      	movs	r3, #25
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002d20:	68f8      	ldr	r0, [r7, #12]
 8002d22:	f000 f95b 	bl	8002fdc <I2C_WaitOnFlagUntilTimeout>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d001      	beq.n	8002d30 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	e0d5      	b.n	8002edc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2222      	movs	r2, #34	@ 0x22
 8002d34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2240      	movs	r2, #64	@ 0x40
 8002d3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2200      	movs	r2, #0
 8002d44:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6a3a      	ldr	r2, [r7, #32]
 8002d4a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002d50:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2200      	movs	r2, #0
 8002d56:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d58:	88f8      	ldrh	r0, [r7, #6]
 8002d5a:	893a      	ldrh	r2, [r7, #8]
 8002d5c:	8979      	ldrh	r1, [r7, #10]
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	9301      	str	r3, [sp, #4]
 8002d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d64:	9300      	str	r3, [sp, #0]
 8002d66:	4603      	mov	r3, r0
 8002d68:	68f8      	ldr	r0, [r7, #12]
 8002d6a:	f000 f8bf 	bl	8002eec <I2C_RequestMemoryRead>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d005      	beq.n	8002d80 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e0ad      	b.n	8002edc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	2bff      	cmp	r3, #255	@ 0xff
 8002d88:	d90e      	bls.n	8002da8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d94:	b2da      	uxtb	r2, r3
 8002d96:	8979      	ldrh	r1, [r7, #10]
 8002d98:	4b52      	ldr	r3, [pc, #328]	@ (8002ee4 <HAL_I2C_Mem_Read+0x22c>)
 8002d9a:	9300      	str	r3, [sp, #0]
 8002d9c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002da0:	68f8      	ldr	r0, [r7, #12]
 8002da2:	f000 fadf 	bl	8003364 <I2C_TransferConfig>
 8002da6:	e00f      	b.n	8002dc8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dac:	b29a      	uxth	r2, r3
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002db6:	b2da      	uxtb	r2, r3
 8002db8:	8979      	ldrh	r1, [r7, #10]
 8002dba:	4b4a      	ldr	r3, [pc, #296]	@ (8002ee4 <HAL_I2C_Mem_Read+0x22c>)
 8002dbc:	9300      	str	r3, [sp, #0]
 8002dbe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002dc2:	68f8      	ldr	r0, [r7, #12]
 8002dc4:	f000 face 	bl	8003364 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	9300      	str	r3, [sp, #0]
 8002dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dce:	2200      	movs	r2, #0
 8002dd0:	2104      	movs	r1, #4
 8002dd2:	68f8      	ldr	r0, [r7, #12]
 8002dd4:	f000 f902 	bl	8002fdc <I2C_WaitOnFlagUntilTimeout>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d001      	beq.n	8002de2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e07c      	b.n	8002edc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dec:	b2d2      	uxtb	r2, r2
 8002dee:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df4:	1c5a      	adds	r2, r3, #1
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dfe:	3b01      	subs	r3, #1
 8002e00:	b29a      	uxth	r2, r3
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	3b01      	subs	r3, #1
 8002e0e:	b29a      	uxth	r2, r3
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d034      	beq.n	8002e88 <HAL_I2C_Mem_Read+0x1d0>
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d130      	bne.n	8002e88 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	9300      	str	r3, [sp, #0]
 8002e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	2180      	movs	r1, #128	@ 0x80
 8002e30:	68f8      	ldr	r0, [r7, #12]
 8002e32:	f000 f8d3 	bl	8002fdc <I2C_WaitOnFlagUntilTimeout>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d001      	beq.n	8002e40 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e04d      	b.n	8002edc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	2bff      	cmp	r3, #255	@ 0xff
 8002e48:	d90e      	bls.n	8002e68 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e54:	b2da      	uxtb	r2, r3
 8002e56:	8979      	ldrh	r1, [r7, #10]
 8002e58:	2300      	movs	r3, #0
 8002e5a:	9300      	str	r3, [sp, #0]
 8002e5c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e60:	68f8      	ldr	r0, [r7, #12]
 8002e62:	f000 fa7f 	bl	8003364 <I2C_TransferConfig>
 8002e66:	e00f      	b.n	8002e88 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e6c:	b29a      	uxth	r2, r3
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e76:	b2da      	uxtb	r2, r3
 8002e78:	8979      	ldrh	r1, [r7, #10]
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	9300      	str	r3, [sp, #0]
 8002e7e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e82:	68f8      	ldr	r0, [r7, #12]
 8002e84:	f000 fa6e 	bl	8003364 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e8c:	b29b      	uxth	r3, r3
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d19a      	bne.n	8002dc8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e92:	697a      	ldr	r2, [r7, #20]
 8002e94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e96:	68f8      	ldr	r0, [r7, #12]
 8002e98:	f000 f940 	bl	800311c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d001      	beq.n	8002ea6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e01a      	b.n	8002edc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	2220      	movs	r2, #32
 8002eac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	6859      	ldr	r1, [r3, #4]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ee8 <HAL_I2C_Mem_Read+0x230>)
 8002eba:	400b      	ands	r3, r1
 8002ebc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2220      	movs	r2, #32
 8002ec2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	e000      	b.n	8002edc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002eda:	2302      	movs	r3, #2
  }
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3718      	adds	r7, #24
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	80002400 	.word	0x80002400
 8002ee8:	fe00e800 	.word	0xfe00e800

08002eec <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b086      	sub	sp, #24
 8002ef0:	af02      	add	r7, sp, #8
 8002ef2:	60f8      	str	r0, [r7, #12]
 8002ef4:	4608      	mov	r0, r1
 8002ef6:	4611      	mov	r1, r2
 8002ef8:	461a      	mov	r2, r3
 8002efa:	4603      	mov	r3, r0
 8002efc:	817b      	strh	r3, [r7, #10]
 8002efe:	460b      	mov	r3, r1
 8002f00:	813b      	strh	r3, [r7, #8]
 8002f02:	4613      	mov	r3, r2
 8002f04:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002f06:	88fb      	ldrh	r3, [r7, #6]
 8002f08:	b2da      	uxtb	r2, r3
 8002f0a:	8979      	ldrh	r1, [r7, #10]
 8002f0c:	4b20      	ldr	r3, [pc, #128]	@ (8002f90 <I2C_RequestMemoryRead+0xa4>)
 8002f0e:	9300      	str	r3, [sp, #0]
 8002f10:	2300      	movs	r3, #0
 8002f12:	68f8      	ldr	r0, [r7, #12]
 8002f14:	f000 fa26 	bl	8003364 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f18:	69fa      	ldr	r2, [r7, #28]
 8002f1a:	69b9      	ldr	r1, [r7, #24]
 8002f1c:	68f8      	ldr	r0, [r7, #12]
 8002f1e:	f000 f8b6 	bl	800308e <I2C_WaitOnTXISFlagUntilTimeout>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d001      	beq.n	8002f2c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e02c      	b.n	8002f86 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002f2c:	88fb      	ldrh	r3, [r7, #6]
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d105      	bne.n	8002f3e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f32:	893b      	ldrh	r3, [r7, #8]
 8002f34:	b2da      	uxtb	r2, r3
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f3c:	e015      	b.n	8002f6a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002f3e:	893b      	ldrh	r3, [r7, #8]
 8002f40:	0a1b      	lsrs	r3, r3, #8
 8002f42:	b29b      	uxth	r3, r3
 8002f44:	b2da      	uxtb	r2, r3
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f4c:	69fa      	ldr	r2, [r7, #28]
 8002f4e:	69b9      	ldr	r1, [r7, #24]
 8002f50:	68f8      	ldr	r0, [r7, #12]
 8002f52:	f000 f89c 	bl	800308e <I2C_WaitOnTXISFlagUntilTimeout>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d001      	beq.n	8002f60 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e012      	b.n	8002f86 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f60:	893b      	ldrh	r3, [r7, #8]
 8002f62:	b2da      	uxtb	r2, r3
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	9300      	str	r3, [sp, #0]
 8002f6e:	69bb      	ldr	r3, [r7, #24]
 8002f70:	2200      	movs	r2, #0
 8002f72:	2140      	movs	r1, #64	@ 0x40
 8002f74:	68f8      	ldr	r0, [r7, #12]
 8002f76:	f000 f831 	bl	8002fdc <I2C_WaitOnFlagUntilTimeout>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d001      	beq.n	8002f84 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	e000      	b.n	8002f86 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3710      	adds	r7, #16
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	80002000 	.word	0x80002000

08002f94 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	699b      	ldr	r3, [r3, #24]
 8002fa2:	f003 0302 	and.w	r3, r3, #2
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	d103      	bne.n	8002fb2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	f003 0301 	and.w	r3, r3, #1
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d007      	beq.n	8002fd0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	699a      	ldr	r2, [r3, #24]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f042 0201 	orr.w	r2, r2, #1
 8002fce:	619a      	str	r2, [r3, #24]
  }
}
 8002fd0:	bf00      	nop
 8002fd2:	370c      	adds	r7, #12
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr

08002fdc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b084      	sub	sp, #16
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	603b      	str	r3, [r7, #0]
 8002fe8:	4613      	mov	r3, r2
 8002fea:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fec:	e03b      	b.n	8003066 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fee:	69ba      	ldr	r2, [r7, #24]
 8002ff0:	6839      	ldr	r1, [r7, #0]
 8002ff2:	68f8      	ldr	r0, [r7, #12]
 8002ff4:	f000 f8d6 	bl	80031a4 <I2C_IsErrorOccurred>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d001      	beq.n	8003002 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e041      	b.n	8003086 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003008:	d02d      	beq.n	8003066 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800300a:	f7ff fa07 	bl	800241c <HAL_GetTick>
 800300e:	4602      	mov	r2, r0
 8003010:	69bb      	ldr	r3, [r7, #24]
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	683a      	ldr	r2, [r7, #0]
 8003016:	429a      	cmp	r2, r3
 8003018:	d302      	bcc.n	8003020 <I2C_WaitOnFlagUntilTimeout+0x44>
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d122      	bne.n	8003066 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	699a      	ldr	r2, [r3, #24]
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	4013      	ands	r3, r2
 800302a:	68ba      	ldr	r2, [r7, #8]
 800302c:	429a      	cmp	r2, r3
 800302e:	bf0c      	ite	eq
 8003030:	2301      	moveq	r3, #1
 8003032:	2300      	movne	r3, #0
 8003034:	b2db      	uxtb	r3, r3
 8003036:	461a      	mov	r2, r3
 8003038:	79fb      	ldrb	r3, [r7, #7]
 800303a:	429a      	cmp	r2, r3
 800303c:	d113      	bne.n	8003066 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003042:	f043 0220 	orr.w	r2, r3, #32
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2220      	movs	r2, #32
 800304e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2200      	movs	r2, #0
 800305e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e00f      	b.n	8003086 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	699a      	ldr	r2, [r3, #24]
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	4013      	ands	r3, r2
 8003070:	68ba      	ldr	r2, [r7, #8]
 8003072:	429a      	cmp	r2, r3
 8003074:	bf0c      	ite	eq
 8003076:	2301      	moveq	r3, #1
 8003078:	2300      	movne	r3, #0
 800307a:	b2db      	uxtb	r3, r3
 800307c:	461a      	mov	r2, r3
 800307e:	79fb      	ldrb	r3, [r7, #7]
 8003080:	429a      	cmp	r2, r3
 8003082:	d0b4      	beq.n	8002fee <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003084:	2300      	movs	r3, #0
}
 8003086:	4618      	mov	r0, r3
 8003088:	3710      	adds	r7, #16
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}

0800308e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800308e:	b580      	push	{r7, lr}
 8003090:	b084      	sub	sp, #16
 8003092:	af00      	add	r7, sp, #0
 8003094:	60f8      	str	r0, [r7, #12]
 8003096:	60b9      	str	r1, [r7, #8]
 8003098:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800309a:	e033      	b.n	8003104 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	68b9      	ldr	r1, [r7, #8]
 80030a0:	68f8      	ldr	r0, [r7, #12]
 80030a2:	f000 f87f 	bl	80031a4 <I2C_IsErrorOccurred>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d001      	beq.n	80030b0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e031      	b.n	8003114 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030b6:	d025      	beq.n	8003104 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030b8:	f7ff f9b0 	bl	800241c <HAL_GetTick>
 80030bc:	4602      	mov	r2, r0
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	1ad3      	subs	r3, r2, r3
 80030c2:	68ba      	ldr	r2, [r7, #8]
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d302      	bcc.n	80030ce <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d11a      	bne.n	8003104 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	699b      	ldr	r3, [r3, #24]
 80030d4:	f003 0302 	and.w	r3, r3, #2
 80030d8:	2b02      	cmp	r3, #2
 80030da:	d013      	beq.n	8003104 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030e0:	f043 0220 	orr.w	r2, r3, #32
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2220      	movs	r2, #32
 80030ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2200      	movs	r2, #0
 80030f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e007      	b.n	8003114 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	699b      	ldr	r3, [r3, #24]
 800310a:	f003 0302 	and.w	r3, r3, #2
 800310e:	2b02      	cmp	r3, #2
 8003110:	d1c4      	bne.n	800309c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003112:	2300      	movs	r3, #0
}
 8003114:	4618      	mov	r0, r3
 8003116:	3710      	adds	r7, #16
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}

0800311c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003128:	e02f      	b.n	800318a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	68b9      	ldr	r1, [r7, #8]
 800312e:	68f8      	ldr	r0, [r7, #12]
 8003130:	f000 f838 	bl	80031a4 <I2C_IsErrorOccurred>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d001      	beq.n	800313e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e02d      	b.n	800319a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800313e:	f7ff f96d 	bl	800241c <HAL_GetTick>
 8003142:	4602      	mov	r2, r0
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	1ad3      	subs	r3, r2, r3
 8003148:	68ba      	ldr	r2, [r7, #8]
 800314a:	429a      	cmp	r2, r3
 800314c:	d302      	bcc.n	8003154 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d11a      	bne.n	800318a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	699b      	ldr	r3, [r3, #24]
 800315a:	f003 0320 	and.w	r3, r3, #32
 800315e:	2b20      	cmp	r3, #32
 8003160:	d013      	beq.n	800318a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003166:	f043 0220 	orr.w	r2, r3, #32
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2220      	movs	r2, #32
 8003172:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2200      	movs	r2, #0
 800317a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e007      	b.n	800319a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	699b      	ldr	r3, [r3, #24]
 8003190:	f003 0320 	and.w	r3, r3, #32
 8003194:	2b20      	cmp	r3, #32
 8003196:	d1c8      	bne.n	800312a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003198:	2300      	movs	r3, #0
}
 800319a:	4618      	mov	r0, r3
 800319c:	3710      	adds	r7, #16
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
	...

080031a4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b08a      	sub	sp, #40	@ 0x28
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	60f8      	str	r0, [r7, #12]
 80031ac:	60b9      	str	r1, [r7, #8]
 80031ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031b0:	2300      	movs	r3, #0
 80031b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	699b      	ldr	r3, [r3, #24]
 80031bc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80031be:	2300      	movs	r3, #0
 80031c0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	f003 0310 	and.w	r3, r3, #16
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d068      	beq.n	80032a2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	2210      	movs	r2, #16
 80031d6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80031d8:	e049      	b.n	800326e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031e0:	d045      	beq.n	800326e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80031e2:	f7ff f91b 	bl	800241c <HAL_GetTick>
 80031e6:	4602      	mov	r2, r0
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	68ba      	ldr	r2, [r7, #8]
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d302      	bcc.n	80031f8 <I2C_IsErrorOccurred+0x54>
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d13a      	bne.n	800326e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003202:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800320a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	699b      	ldr	r3, [r3, #24]
 8003212:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003216:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800321a:	d121      	bne.n	8003260 <I2C_IsErrorOccurred+0xbc>
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003222:	d01d      	beq.n	8003260 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003224:	7cfb      	ldrb	r3, [r7, #19]
 8003226:	2b20      	cmp	r3, #32
 8003228:	d01a      	beq.n	8003260 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	685a      	ldr	r2, [r3, #4]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003238:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800323a:	f7ff f8ef 	bl	800241c <HAL_GetTick>
 800323e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003240:	e00e      	b.n	8003260 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003242:	f7ff f8eb 	bl	800241c <HAL_GetTick>
 8003246:	4602      	mov	r2, r0
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	2b19      	cmp	r3, #25
 800324e:	d907      	bls.n	8003260 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003250:	6a3b      	ldr	r3, [r7, #32]
 8003252:	f043 0320 	orr.w	r3, r3, #32
 8003256:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800325e:	e006      	b.n	800326e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	699b      	ldr	r3, [r3, #24]
 8003266:	f003 0320 	and.w	r3, r3, #32
 800326a:	2b20      	cmp	r3, #32
 800326c:	d1e9      	bne.n	8003242 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	699b      	ldr	r3, [r3, #24]
 8003274:	f003 0320 	and.w	r3, r3, #32
 8003278:	2b20      	cmp	r3, #32
 800327a:	d003      	beq.n	8003284 <I2C_IsErrorOccurred+0xe0>
 800327c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003280:	2b00      	cmp	r3, #0
 8003282:	d0aa      	beq.n	80031da <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003284:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003288:	2b00      	cmp	r3, #0
 800328a:	d103      	bne.n	8003294 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	2220      	movs	r2, #32
 8003292:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003294:	6a3b      	ldr	r3, [r7, #32]
 8003296:	f043 0304 	orr.w	r3, r3, #4
 800329a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	699b      	ldr	r3, [r3, #24]
 80032a8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d00b      	beq.n	80032cc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80032b4:	6a3b      	ldr	r3, [r7, #32]
 80032b6:	f043 0301 	orr.w	r3, r3, #1
 80032ba:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80032c4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80032cc:	69bb      	ldr	r3, [r7, #24]
 80032ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d00b      	beq.n	80032ee <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80032d6:	6a3b      	ldr	r3, [r7, #32]
 80032d8:	f043 0308 	orr.w	r3, r3, #8
 80032dc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80032e6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80032ee:	69bb      	ldr	r3, [r7, #24]
 80032f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d00b      	beq.n	8003310 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80032f8:	6a3b      	ldr	r3, [r7, #32]
 80032fa:	f043 0302 	orr.w	r3, r3, #2
 80032fe:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003308:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003310:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003314:	2b00      	cmp	r3, #0
 8003316:	d01c      	beq.n	8003352 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003318:	68f8      	ldr	r0, [r7, #12]
 800331a:	f7ff fe3b 	bl	8002f94 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	6859      	ldr	r1, [r3, #4]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	4b0d      	ldr	r3, [pc, #52]	@ (8003360 <I2C_IsErrorOccurred+0x1bc>)
 800332a:	400b      	ands	r3, r1
 800332c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003332:	6a3b      	ldr	r3, [r7, #32]
 8003334:	431a      	orrs	r2, r3
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2220      	movs	r2, #32
 800333e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2200      	movs	r2, #0
 8003346:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2200      	movs	r2, #0
 800334e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003352:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003356:	4618      	mov	r0, r3
 8003358:	3728      	adds	r7, #40	@ 0x28
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	fe00e800 	.word	0xfe00e800

08003364 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003364:	b480      	push	{r7}
 8003366:	b087      	sub	sp, #28
 8003368:	af00      	add	r7, sp, #0
 800336a:	60f8      	str	r0, [r7, #12]
 800336c:	607b      	str	r3, [r7, #4]
 800336e:	460b      	mov	r3, r1
 8003370:	817b      	strh	r3, [r7, #10]
 8003372:	4613      	mov	r3, r2
 8003374:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003376:	897b      	ldrh	r3, [r7, #10]
 8003378:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800337c:	7a7b      	ldrb	r3, [r7, #9]
 800337e:	041b      	lsls	r3, r3, #16
 8003380:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003384:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800338a:	6a3b      	ldr	r3, [r7, #32]
 800338c:	4313      	orrs	r3, r2
 800338e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003392:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	685a      	ldr	r2, [r3, #4]
 800339a:	6a3b      	ldr	r3, [r7, #32]
 800339c:	0d5b      	lsrs	r3, r3, #21
 800339e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80033a2:	4b08      	ldr	r3, [pc, #32]	@ (80033c4 <I2C_TransferConfig+0x60>)
 80033a4:	430b      	orrs	r3, r1
 80033a6:	43db      	mvns	r3, r3
 80033a8:	ea02 0103 	and.w	r1, r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	697a      	ldr	r2, [r7, #20]
 80033b2:	430a      	orrs	r2, r1
 80033b4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80033b6:	bf00      	nop
 80033b8:	371c      	adds	r7, #28
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	03ff63ff 	.word	0x03ff63ff

080033c8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	2b20      	cmp	r3, #32
 80033dc:	d138      	bne.n	8003450 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d101      	bne.n	80033ec <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80033e8:	2302      	movs	r3, #2
 80033ea:	e032      	b.n	8003452 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2224      	movs	r2, #36	@ 0x24
 80033f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f022 0201 	bic.w	r2, r2, #1
 800340a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800341a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	6819      	ldr	r1, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	683a      	ldr	r2, [r7, #0]
 8003428:	430a      	orrs	r2, r1
 800342a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f042 0201 	orr.w	r2, r2, #1
 800343a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2220      	movs	r2, #32
 8003440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800344c:	2300      	movs	r3, #0
 800344e:	e000      	b.n	8003452 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003450:	2302      	movs	r3, #2
  }
}
 8003452:	4618      	mov	r0, r3
 8003454:	370c      	adds	r7, #12
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr

0800345e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800345e:	b480      	push	{r7}
 8003460:	b085      	sub	sp, #20
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
 8003466:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800346e:	b2db      	uxtb	r3, r3
 8003470:	2b20      	cmp	r3, #32
 8003472:	d139      	bne.n	80034e8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800347a:	2b01      	cmp	r3, #1
 800347c:	d101      	bne.n	8003482 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800347e:	2302      	movs	r3, #2
 8003480:	e033      	b.n	80034ea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2201      	movs	r2, #1
 8003486:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2224      	movs	r2, #36	@ 0x24
 800348e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f022 0201 	bic.w	r2, r2, #1
 80034a0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80034b0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	021b      	lsls	r3, r3, #8
 80034b6:	68fa      	ldr	r2, [r7, #12]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	68fa      	ldr	r2, [r7, #12]
 80034c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f042 0201 	orr.w	r2, r2, #1
 80034d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2220      	movs	r2, #32
 80034d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80034e4:	2300      	movs	r3, #0
 80034e6:	e000      	b.n	80034ea <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80034e8:	2302      	movs	r3, #2
  }
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3714      	adds	r7, #20
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr
	...

080034f8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80034f8:	b480      	push	{r7}
 80034fa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80034fc:	4b04      	ldr	r3, [pc, #16]	@ (8003510 <HAL_PWREx_GetVoltageRange+0x18>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003504:	4618      	mov	r0, r3
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr
 800350e:	bf00      	nop
 8003510:	40007000 	.word	0x40007000

08003514 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003514:	b480      	push	{r7}
 8003516:	b085      	sub	sp, #20
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003522:	d130      	bne.n	8003586 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003524:	4b23      	ldr	r3, [pc, #140]	@ (80035b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800352c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003530:	d038      	beq.n	80035a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003532:	4b20      	ldr	r3, [pc, #128]	@ (80035b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800353a:	4a1e      	ldr	r2, [pc, #120]	@ (80035b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800353c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003540:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003542:	4b1d      	ldr	r3, [pc, #116]	@ (80035b8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	2232      	movs	r2, #50	@ 0x32
 8003548:	fb02 f303 	mul.w	r3, r2, r3
 800354c:	4a1b      	ldr	r2, [pc, #108]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800354e:	fba2 2303 	umull	r2, r3, r2, r3
 8003552:	0c9b      	lsrs	r3, r3, #18
 8003554:	3301      	adds	r3, #1
 8003556:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003558:	e002      	b.n	8003560 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	3b01      	subs	r3, #1
 800355e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003560:	4b14      	ldr	r3, [pc, #80]	@ (80035b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003562:	695b      	ldr	r3, [r3, #20]
 8003564:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003568:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800356c:	d102      	bne.n	8003574 <HAL_PWREx_ControlVoltageScaling+0x60>
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d1f2      	bne.n	800355a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003574:	4b0f      	ldr	r3, [pc, #60]	@ (80035b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003576:	695b      	ldr	r3, [r3, #20]
 8003578:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800357c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003580:	d110      	bne.n	80035a4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	e00f      	b.n	80035a6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003586:	4b0b      	ldr	r3, [pc, #44]	@ (80035b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800358e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003592:	d007      	beq.n	80035a4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003594:	4b07      	ldr	r3, [pc, #28]	@ (80035b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800359c:	4a05      	ldr	r2, [pc, #20]	@ (80035b4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800359e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035a2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80035a4:	2300      	movs	r3, #0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3714      	adds	r7, #20
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop
 80035b4:	40007000 	.word	0x40007000
 80035b8:	20000004 	.word	0x20000004
 80035bc:	431bde83 	.word	0x431bde83

080035c0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b088      	sub	sp, #32
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d101      	bne.n	80035d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e3ca      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035d2:	4b97      	ldr	r3, [pc, #604]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	f003 030c 	and.w	r3, r3, #12
 80035da:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035dc:	4b94      	ldr	r3, [pc, #592]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	f003 0303 	and.w	r3, r3, #3
 80035e4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0310 	and.w	r3, r3, #16
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f000 80e4 	beq.w	80037bc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d007      	beq.n	800360a <HAL_RCC_OscConfig+0x4a>
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	2b0c      	cmp	r3, #12
 80035fe:	f040 808b 	bne.w	8003718 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	2b01      	cmp	r3, #1
 8003606:	f040 8087 	bne.w	8003718 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800360a:	4b89      	ldr	r3, [pc, #548]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0302 	and.w	r3, r3, #2
 8003612:	2b00      	cmp	r3, #0
 8003614:	d005      	beq.n	8003622 <HAL_RCC_OscConfig+0x62>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	699b      	ldr	r3, [r3, #24]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d101      	bne.n	8003622 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e3a2      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6a1a      	ldr	r2, [r3, #32]
 8003626:	4b82      	ldr	r3, [pc, #520]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0308 	and.w	r3, r3, #8
 800362e:	2b00      	cmp	r3, #0
 8003630:	d004      	beq.n	800363c <HAL_RCC_OscConfig+0x7c>
 8003632:	4b7f      	ldr	r3, [pc, #508]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800363a:	e005      	b.n	8003648 <HAL_RCC_OscConfig+0x88>
 800363c:	4b7c      	ldr	r3, [pc, #496]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 800363e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003642:	091b      	lsrs	r3, r3, #4
 8003644:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003648:	4293      	cmp	r3, r2
 800364a:	d223      	bcs.n	8003694 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6a1b      	ldr	r3, [r3, #32]
 8003650:	4618      	mov	r0, r3
 8003652:	f000 fd55 	bl	8004100 <RCC_SetFlashLatencyFromMSIRange>
 8003656:	4603      	mov	r3, r0
 8003658:	2b00      	cmp	r3, #0
 800365a:	d001      	beq.n	8003660 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e383      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003660:	4b73      	ldr	r3, [pc, #460]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a72      	ldr	r2, [pc, #456]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003666:	f043 0308 	orr.w	r3, r3, #8
 800366a:	6013      	str	r3, [r2, #0]
 800366c:	4b70      	ldr	r3, [pc, #448]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	496d      	ldr	r1, [pc, #436]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 800367a:	4313      	orrs	r3, r2
 800367c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800367e:	4b6c      	ldr	r3, [pc, #432]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	69db      	ldr	r3, [r3, #28]
 800368a:	021b      	lsls	r3, r3, #8
 800368c:	4968      	ldr	r1, [pc, #416]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 800368e:	4313      	orrs	r3, r2
 8003690:	604b      	str	r3, [r1, #4]
 8003692:	e025      	b.n	80036e0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003694:	4b66      	ldr	r3, [pc, #408]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a65      	ldr	r2, [pc, #404]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 800369a:	f043 0308 	orr.w	r3, r3, #8
 800369e:	6013      	str	r3, [r2, #0]
 80036a0:	4b63      	ldr	r3, [pc, #396]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6a1b      	ldr	r3, [r3, #32]
 80036ac:	4960      	ldr	r1, [pc, #384]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80036ae:	4313      	orrs	r3, r2
 80036b0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80036b2:	4b5f      	ldr	r3, [pc, #380]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	69db      	ldr	r3, [r3, #28]
 80036be:	021b      	lsls	r3, r3, #8
 80036c0:	495b      	ldr	r1, [pc, #364]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80036c6:	69bb      	ldr	r3, [r7, #24]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d109      	bne.n	80036e0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6a1b      	ldr	r3, [r3, #32]
 80036d0:	4618      	mov	r0, r3
 80036d2:	f000 fd15 	bl	8004100 <RCC_SetFlashLatencyFromMSIRange>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d001      	beq.n	80036e0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e343      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80036e0:	f000 fc4a 	bl	8003f78 <HAL_RCC_GetSysClockFreq>
 80036e4:	4602      	mov	r2, r0
 80036e6:	4b52      	ldr	r3, [pc, #328]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	091b      	lsrs	r3, r3, #4
 80036ec:	f003 030f 	and.w	r3, r3, #15
 80036f0:	4950      	ldr	r1, [pc, #320]	@ (8003834 <HAL_RCC_OscConfig+0x274>)
 80036f2:	5ccb      	ldrb	r3, [r1, r3]
 80036f4:	f003 031f 	and.w	r3, r3, #31
 80036f8:	fa22 f303 	lsr.w	r3, r2, r3
 80036fc:	4a4e      	ldr	r2, [pc, #312]	@ (8003838 <HAL_RCC_OscConfig+0x278>)
 80036fe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003700:	4b4e      	ldr	r3, [pc, #312]	@ (800383c <HAL_RCC_OscConfig+0x27c>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4618      	mov	r0, r3
 8003706:	f7fe fe39 	bl	800237c <HAL_InitTick>
 800370a:	4603      	mov	r3, r0
 800370c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800370e:	7bfb      	ldrb	r3, [r7, #15]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d052      	beq.n	80037ba <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003714:	7bfb      	ldrb	r3, [r7, #15]
 8003716:	e327      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	699b      	ldr	r3, [r3, #24]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d032      	beq.n	8003786 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003720:	4b43      	ldr	r3, [pc, #268]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a42      	ldr	r2, [pc, #264]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003726:	f043 0301 	orr.w	r3, r3, #1
 800372a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800372c:	f7fe fe76 	bl	800241c <HAL_GetTick>
 8003730:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003732:	e008      	b.n	8003746 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003734:	f7fe fe72 	bl	800241c <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	2b02      	cmp	r3, #2
 8003740:	d901      	bls.n	8003746 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e310      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003746:	4b3a      	ldr	r3, [pc, #232]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 0302 	and.w	r3, r3, #2
 800374e:	2b00      	cmp	r3, #0
 8003750:	d0f0      	beq.n	8003734 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003752:	4b37      	ldr	r3, [pc, #220]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a36      	ldr	r2, [pc, #216]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003758:	f043 0308 	orr.w	r3, r3, #8
 800375c:	6013      	str	r3, [r2, #0]
 800375e:	4b34      	ldr	r3, [pc, #208]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a1b      	ldr	r3, [r3, #32]
 800376a:	4931      	ldr	r1, [pc, #196]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 800376c:	4313      	orrs	r3, r2
 800376e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003770:	4b2f      	ldr	r3, [pc, #188]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	69db      	ldr	r3, [r3, #28]
 800377c:	021b      	lsls	r3, r3, #8
 800377e:	492c      	ldr	r1, [pc, #176]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003780:	4313      	orrs	r3, r2
 8003782:	604b      	str	r3, [r1, #4]
 8003784:	e01a      	b.n	80037bc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003786:	4b2a      	ldr	r3, [pc, #168]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a29      	ldr	r2, [pc, #164]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 800378c:	f023 0301 	bic.w	r3, r3, #1
 8003790:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003792:	f7fe fe43 	bl	800241c <HAL_GetTick>
 8003796:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003798:	e008      	b.n	80037ac <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800379a:	f7fe fe3f 	bl	800241c <HAL_GetTick>
 800379e:	4602      	mov	r2, r0
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d901      	bls.n	80037ac <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80037a8:	2303      	movs	r3, #3
 80037aa:	e2dd      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80037ac:	4b20      	ldr	r3, [pc, #128]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0302 	and.w	r3, r3, #2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d1f0      	bne.n	800379a <HAL_RCC_OscConfig+0x1da>
 80037b8:	e000      	b.n	80037bc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80037ba:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0301 	and.w	r3, r3, #1
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d074      	beq.n	80038b2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80037c8:	69bb      	ldr	r3, [r7, #24]
 80037ca:	2b08      	cmp	r3, #8
 80037cc:	d005      	beq.n	80037da <HAL_RCC_OscConfig+0x21a>
 80037ce:	69bb      	ldr	r3, [r7, #24]
 80037d0:	2b0c      	cmp	r3, #12
 80037d2:	d10e      	bne.n	80037f2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	2b03      	cmp	r3, #3
 80037d8:	d10b      	bne.n	80037f2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037da:	4b15      	ldr	r3, [pc, #84]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d064      	beq.n	80038b0 <HAL_RCC_OscConfig+0x2f0>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d160      	bne.n	80038b0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e2ba      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037fa:	d106      	bne.n	800380a <HAL_RCC_OscConfig+0x24a>
 80037fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a0b      	ldr	r2, [pc, #44]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003802:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003806:	6013      	str	r3, [r2, #0]
 8003808:	e026      	b.n	8003858 <HAL_RCC_OscConfig+0x298>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003812:	d115      	bne.n	8003840 <HAL_RCC_OscConfig+0x280>
 8003814:	4b06      	ldr	r3, [pc, #24]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a05      	ldr	r2, [pc, #20]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 800381a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800381e:	6013      	str	r3, [r2, #0]
 8003820:	4b03      	ldr	r3, [pc, #12]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a02      	ldr	r2, [pc, #8]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003826:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800382a:	6013      	str	r3, [r2, #0]
 800382c:	e014      	b.n	8003858 <HAL_RCC_OscConfig+0x298>
 800382e:	bf00      	nop
 8003830:	40021000 	.word	0x40021000
 8003834:	08009a74 	.word	0x08009a74
 8003838:	20000004 	.word	0x20000004
 800383c:	20000008 	.word	0x20000008
 8003840:	4ba0      	ldr	r3, [pc, #640]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a9f      	ldr	r2, [pc, #636]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 8003846:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800384a:	6013      	str	r3, [r2, #0]
 800384c:	4b9d      	ldr	r3, [pc, #628]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a9c      	ldr	r2, [pc, #624]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 8003852:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003856:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d013      	beq.n	8003888 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003860:	f7fe fddc 	bl	800241c <HAL_GetTick>
 8003864:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003866:	e008      	b.n	800387a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003868:	f7fe fdd8 	bl	800241c <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	2b64      	cmp	r3, #100	@ 0x64
 8003874:	d901      	bls.n	800387a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003876:	2303      	movs	r3, #3
 8003878:	e276      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800387a:	4b92      	ldr	r3, [pc, #584]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d0f0      	beq.n	8003868 <HAL_RCC_OscConfig+0x2a8>
 8003886:	e014      	b.n	80038b2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003888:	f7fe fdc8 	bl	800241c <HAL_GetTick>
 800388c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800388e:	e008      	b.n	80038a2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003890:	f7fe fdc4 	bl	800241c <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	2b64      	cmp	r3, #100	@ 0x64
 800389c:	d901      	bls.n	80038a2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800389e:	2303      	movs	r3, #3
 80038a0:	e262      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038a2:	4b88      	ldr	r3, [pc, #544]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d1f0      	bne.n	8003890 <HAL_RCC_OscConfig+0x2d0>
 80038ae:	e000      	b.n	80038b2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0302 	and.w	r3, r3, #2
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d060      	beq.n	8003980 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80038be:	69bb      	ldr	r3, [r7, #24]
 80038c0:	2b04      	cmp	r3, #4
 80038c2:	d005      	beq.n	80038d0 <HAL_RCC_OscConfig+0x310>
 80038c4:	69bb      	ldr	r3, [r7, #24]
 80038c6:	2b0c      	cmp	r3, #12
 80038c8:	d119      	bne.n	80038fe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d116      	bne.n	80038fe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038d0:	4b7c      	ldr	r3, [pc, #496]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d005      	beq.n	80038e8 <HAL_RCC_OscConfig+0x328>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d101      	bne.n	80038e8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e23f      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038e8:	4b76      	ldr	r3, [pc, #472]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	691b      	ldr	r3, [r3, #16]
 80038f4:	061b      	lsls	r3, r3, #24
 80038f6:	4973      	ldr	r1, [pc, #460]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 80038f8:	4313      	orrs	r3, r2
 80038fa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038fc:	e040      	b.n	8003980 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	68db      	ldr	r3, [r3, #12]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d023      	beq.n	800394e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003906:	4b6f      	ldr	r3, [pc, #444]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a6e      	ldr	r2, [pc, #440]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 800390c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003910:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003912:	f7fe fd83 	bl	800241c <HAL_GetTick>
 8003916:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003918:	e008      	b.n	800392c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800391a:	f7fe fd7f 	bl	800241c <HAL_GetTick>
 800391e:	4602      	mov	r2, r0
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	1ad3      	subs	r3, r2, r3
 8003924:	2b02      	cmp	r3, #2
 8003926:	d901      	bls.n	800392c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003928:	2303      	movs	r3, #3
 800392a:	e21d      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800392c:	4b65      	ldr	r3, [pc, #404]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003934:	2b00      	cmp	r3, #0
 8003936:	d0f0      	beq.n	800391a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003938:	4b62      	ldr	r3, [pc, #392]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	691b      	ldr	r3, [r3, #16]
 8003944:	061b      	lsls	r3, r3, #24
 8003946:	495f      	ldr	r1, [pc, #380]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 8003948:	4313      	orrs	r3, r2
 800394a:	604b      	str	r3, [r1, #4]
 800394c:	e018      	b.n	8003980 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800394e:	4b5d      	ldr	r3, [pc, #372]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a5c      	ldr	r2, [pc, #368]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 8003954:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003958:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800395a:	f7fe fd5f 	bl	800241c <HAL_GetTick>
 800395e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003960:	e008      	b.n	8003974 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003962:	f7fe fd5b 	bl	800241c <HAL_GetTick>
 8003966:	4602      	mov	r2, r0
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	1ad3      	subs	r3, r2, r3
 800396c:	2b02      	cmp	r3, #2
 800396e:	d901      	bls.n	8003974 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003970:	2303      	movs	r3, #3
 8003972:	e1f9      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003974:	4b53      	ldr	r3, [pc, #332]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800397c:	2b00      	cmp	r3, #0
 800397e:	d1f0      	bne.n	8003962 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 0308 	and.w	r3, r3, #8
 8003988:	2b00      	cmp	r3, #0
 800398a:	d03c      	beq.n	8003a06 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	695b      	ldr	r3, [r3, #20]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d01c      	beq.n	80039ce <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003994:	4b4b      	ldr	r3, [pc, #300]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 8003996:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800399a:	4a4a      	ldr	r2, [pc, #296]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 800399c:	f043 0301 	orr.w	r3, r3, #1
 80039a0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039a4:	f7fe fd3a 	bl	800241c <HAL_GetTick>
 80039a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039aa:	e008      	b.n	80039be <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039ac:	f7fe fd36 	bl	800241c <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d901      	bls.n	80039be <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80039ba:	2303      	movs	r3, #3
 80039bc:	e1d4      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039be:	4b41      	ldr	r3, [pc, #260]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 80039c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039c4:	f003 0302 	and.w	r3, r3, #2
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d0ef      	beq.n	80039ac <HAL_RCC_OscConfig+0x3ec>
 80039cc:	e01b      	b.n	8003a06 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039ce:	4b3d      	ldr	r3, [pc, #244]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 80039d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039d4:	4a3b      	ldr	r2, [pc, #236]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 80039d6:	f023 0301 	bic.w	r3, r3, #1
 80039da:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039de:	f7fe fd1d 	bl	800241c <HAL_GetTick>
 80039e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039e4:	e008      	b.n	80039f8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039e6:	f7fe fd19 	bl	800241c <HAL_GetTick>
 80039ea:	4602      	mov	r2, r0
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d901      	bls.n	80039f8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e1b7      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039f8:	4b32      	ldr	r3, [pc, #200]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 80039fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039fe:	f003 0302 	and.w	r3, r3, #2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d1ef      	bne.n	80039e6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0304 	and.w	r3, r3, #4
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	f000 80a6 	beq.w	8003b60 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a14:	2300      	movs	r3, #0
 8003a16:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003a18:	4b2a      	ldr	r3, [pc, #168]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 8003a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d10d      	bne.n	8003a40 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a24:	4b27      	ldr	r3, [pc, #156]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 8003a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a28:	4a26      	ldr	r2, [pc, #152]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 8003a2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a30:	4b24      	ldr	r3, [pc, #144]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 8003a32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a38:	60bb      	str	r3, [r7, #8]
 8003a3a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a40:	4b21      	ldr	r3, [pc, #132]	@ (8003ac8 <HAL_RCC_OscConfig+0x508>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d118      	bne.n	8003a7e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a4c:	4b1e      	ldr	r3, [pc, #120]	@ (8003ac8 <HAL_RCC_OscConfig+0x508>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a1d      	ldr	r2, [pc, #116]	@ (8003ac8 <HAL_RCC_OscConfig+0x508>)
 8003a52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a56:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a58:	f7fe fce0 	bl	800241c <HAL_GetTick>
 8003a5c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a5e:	e008      	b.n	8003a72 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a60:	f7fe fcdc 	bl	800241c <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	2b02      	cmp	r3, #2
 8003a6c:	d901      	bls.n	8003a72 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	e17a      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a72:	4b15      	ldr	r3, [pc, #84]	@ (8003ac8 <HAL_RCC_OscConfig+0x508>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d0f0      	beq.n	8003a60 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d108      	bne.n	8003a98 <HAL_RCC_OscConfig+0x4d8>
 8003a86:	4b0f      	ldr	r3, [pc, #60]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 8003a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a8c:	4a0d      	ldr	r2, [pc, #52]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 8003a8e:	f043 0301 	orr.w	r3, r3, #1
 8003a92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a96:	e029      	b.n	8003aec <HAL_RCC_OscConfig+0x52c>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	2b05      	cmp	r3, #5
 8003a9e:	d115      	bne.n	8003acc <HAL_RCC_OscConfig+0x50c>
 8003aa0:	4b08      	ldr	r3, [pc, #32]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 8003aa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aa6:	4a07      	ldr	r2, [pc, #28]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 8003aa8:	f043 0304 	orr.w	r3, r3, #4
 8003aac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ab0:	4b04      	ldr	r3, [pc, #16]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 8003ab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ab6:	4a03      	ldr	r2, [pc, #12]	@ (8003ac4 <HAL_RCC_OscConfig+0x504>)
 8003ab8:	f043 0301 	orr.w	r3, r3, #1
 8003abc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ac0:	e014      	b.n	8003aec <HAL_RCC_OscConfig+0x52c>
 8003ac2:	bf00      	nop
 8003ac4:	40021000 	.word	0x40021000
 8003ac8:	40007000 	.word	0x40007000
 8003acc:	4b9c      	ldr	r3, [pc, #624]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ad2:	4a9b      	ldr	r2, [pc, #620]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003ad4:	f023 0301 	bic.w	r3, r3, #1
 8003ad8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003adc:	4b98      	ldr	r3, [pc, #608]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ae2:	4a97      	ldr	r2, [pc, #604]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003ae4:	f023 0304 	bic.w	r3, r3, #4
 8003ae8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d016      	beq.n	8003b22 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003af4:	f7fe fc92 	bl	800241c <HAL_GetTick>
 8003af8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003afa:	e00a      	b.n	8003b12 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003afc:	f7fe fc8e 	bl	800241c <HAL_GetTick>
 8003b00:	4602      	mov	r2, r0
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d901      	bls.n	8003b12 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003b0e:	2303      	movs	r3, #3
 8003b10:	e12a      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b12:	4b8b      	ldr	r3, [pc, #556]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003b14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b18:	f003 0302 	and.w	r3, r3, #2
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d0ed      	beq.n	8003afc <HAL_RCC_OscConfig+0x53c>
 8003b20:	e015      	b.n	8003b4e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b22:	f7fe fc7b 	bl	800241c <HAL_GetTick>
 8003b26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b28:	e00a      	b.n	8003b40 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b2a:	f7fe fc77 	bl	800241c <HAL_GetTick>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d901      	bls.n	8003b40 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	e113      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b40:	4b7f      	ldr	r3, [pc, #508]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003b42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d1ed      	bne.n	8003b2a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b4e:	7ffb      	ldrb	r3, [r7, #31]
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d105      	bne.n	8003b60 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b54:	4b7a      	ldr	r3, [pc, #488]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003b56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b58:	4a79      	ldr	r2, [pc, #484]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003b5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b5e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	f000 80fe 	beq.w	8003d66 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b6e:	2b02      	cmp	r3, #2
 8003b70:	f040 80d0 	bne.w	8003d14 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003b74:	4b72      	ldr	r3, [pc, #456]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	f003 0203 	and.w	r2, r3, #3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b84:	429a      	cmp	r2, r3
 8003b86:	d130      	bne.n	8003bea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b92:	3b01      	subs	r3, #1
 8003b94:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d127      	bne.n	8003bea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ba4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d11f      	bne.n	8003bea <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bb0:	687a      	ldr	r2, [r7, #4]
 8003bb2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003bb4:	2a07      	cmp	r2, #7
 8003bb6:	bf14      	ite	ne
 8003bb8:	2201      	movne	r2, #1
 8003bba:	2200      	moveq	r2, #0
 8003bbc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d113      	bne.n	8003bea <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bcc:	085b      	lsrs	r3, r3, #1
 8003bce:	3b01      	subs	r3, #1
 8003bd0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d109      	bne.n	8003bea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be0:	085b      	lsrs	r3, r3, #1
 8003be2:	3b01      	subs	r3, #1
 8003be4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003be6:	429a      	cmp	r2, r3
 8003be8:	d06e      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	2b0c      	cmp	r3, #12
 8003bee:	d069      	beq.n	8003cc4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003bf0:	4b53      	ldr	r3, [pc, #332]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d105      	bne.n	8003c08 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003bfc:	4b50      	ldr	r3, [pc, #320]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d001      	beq.n	8003c0c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e0ad      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003c0c:	4b4c      	ldr	r3, [pc, #304]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a4b      	ldr	r2, [pc, #300]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003c12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c16:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003c18:	f7fe fc00 	bl	800241c <HAL_GetTick>
 8003c1c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c1e:	e008      	b.n	8003c32 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c20:	f7fe fbfc 	bl	800241c <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	2b02      	cmp	r3, #2
 8003c2c:	d901      	bls.n	8003c32 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003c2e:	2303      	movs	r3, #3
 8003c30:	e09a      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c32:	4b43      	ldr	r3, [pc, #268]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d1f0      	bne.n	8003c20 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c3e:	4b40      	ldr	r3, [pc, #256]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003c40:	68da      	ldr	r2, [r3, #12]
 8003c42:	4b40      	ldr	r3, [pc, #256]	@ (8003d44 <HAL_RCC_OscConfig+0x784>)
 8003c44:	4013      	ands	r3, r2
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003c4a:	687a      	ldr	r2, [r7, #4]
 8003c4c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003c4e:	3a01      	subs	r2, #1
 8003c50:	0112      	lsls	r2, r2, #4
 8003c52:	4311      	orrs	r1, r2
 8003c54:	687a      	ldr	r2, [r7, #4]
 8003c56:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003c58:	0212      	lsls	r2, r2, #8
 8003c5a:	4311      	orrs	r1, r2
 8003c5c:	687a      	ldr	r2, [r7, #4]
 8003c5e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003c60:	0852      	lsrs	r2, r2, #1
 8003c62:	3a01      	subs	r2, #1
 8003c64:	0552      	lsls	r2, r2, #21
 8003c66:	4311      	orrs	r1, r2
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003c6c:	0852      	lsrs	r2, r2, #1
 8003c6e:	3a01      	subs	r2, #1
 8003c70:	0652      	lsls	r2, r2, #25
 8003c72:	4311      	orrs	r1, r2
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003c78:	0912      	lsrs	r2, r2, #4
 8003c7a:	0452      	lsls	r2, r2, #17
 8003c7c:	430a      	orrs	r2, r1
 8003c7e:	4930      	ldr	r1, [pc, #192]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003c80:	4313      	orrs	r3, r2
 8003c82:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003c84:	4b2e      	ldr	r3, [pc, #184]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a2d      	ldr	r2, [pc, #180]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003c8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c8e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003c90:	4b2b      	ldr	r3, [pc, #172]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	4a2a      	ldr	r2, [pc, #168]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003c96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c9a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003c9c:	f7fe fbbe 	bl	800241c <HAL_GetTick>
 8003ca0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ca2:	e008      	b.n	8003cb6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ca4:	f7fe fbba 	bl	800241c <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d901      	bls.n	8003cb6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e058      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cb6:	4b22      	ldr	r3, [pc, #136]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d0f0      	beq.n	8003ca4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003cc2:	e050      	b.n	8003d66 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e04f      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cc8:	4b1d      	ldr	r3, [pc, #116]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d148      	bne.n	8003d66 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003cd4:	4b1a      	ldr	r3, [pc, #104]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	4a19      	ldr	r2, [pc, #100]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003cda:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cde:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ce0:	4b17      	ldr	r3, [pc, #92]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	4a16      	ldr	r2, [pc, #88]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003ce6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cea:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003cec:	f7fe fb96 	bl	800241c <HAL_GetTick>
 8003cf0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cf2:	e008      	b.n	8003d06 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cf4:	f7fe fb92 	bl	800241c <HAL_GetTick>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	2b02      	cmp	r3, #2
 8003d00:	d901      	bls.n	8003d06 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e030      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d06:	4b0e      	ldr	r3, [pc, #56]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d0f0      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x734>
 8003d12:	e028      	b.n	8003d66 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d14:	69bb      	ldr	r3, [r7, #24]
 8003d16:	2b0c      	cmp	r3, #12
 8003d18:	d023      	beq.n	8003d62 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d1a:	4b09      	ldr	r3, [pc, #36]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a08      	ldr	r2, [pc, #32]	@ (8003d40 <HAL_RCC_OscConfig+0x780>)
 8003d20:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d26:	f7fe fb79 	bl	800241c <HAL_GetTick>
 8003d2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d2c:	e00c      	b.n	8003d48 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d2e:	f7fe fb75 	bl	800241c <HAL_GetTick>
 8003d32:	4602      	mov	r2, r0
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	1ad3      	subs	r3, r2, r3
 8003d38:	2b02      	cmp	r3, #2
 8003d3a:	d905      	bls.n	8003d48 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003d3c:	2303      	movs	r3, #3
 8003d3e:	e013      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
 8003d40:	40021000 	.word	0x40021000
 8003d44:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d48:	4b09      	ldr	r3, [pc, #36]	@ (8003d70 <HAL_RCC_OscConfig+0x7b0>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d1ec      	bne.n	8003d2e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003d54:	4b06      	ldr	r3, [pc, #24]	@ (8003d70 <HAL_RCC_OscConfig+0x7b0>)
 8003d56:	68da      	ldr	r2, [r3, #12]
 8003d58:	4905      	ldr	r1, [pc, #20]	@ (8003d70 <HAL_RCC_OscConfig+0x7b0>)
 8003d5a:	4b06      	ldr	r3, [pc, #24]	@ (8003d74 <HAL_RCC_OscConfig+0x7b4>)
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	60cb      	str	r3, [r1, #12]
 8003d60:	e001      	b.n	8003d66 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e000      	b.n	8003d68 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003d66:	2300      	movs	r3, #0
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3720      	adds	r7, #32
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	40021000 	.word	0x40021000
 8003d74:	feeefffc 	.word	0xfeeefffc

08003d78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b084      	sub	sp, #16
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d101      	bne.n	8003d8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e0e7      	b.n	8003f5c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d8c:	4b75      	ldr	r3, [pc, #468]	@ (8003f64 <HAL_RCC_ClockConfig+0x1ec>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0307 	and.w	r3, r3, #7
 8003d94:	683a      	ldr	r2, [r7, #0]
 8003d96:	429a      	cmp	r2, r3
 8003d98:	d910      	bls.n	8003dbc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d9a:	4b72      	ldr	r3, [pc, #456]	@ (8003f64 <HAL_RCC_ClockConfig+0x1ec>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f023 0207 	bic.w	r2, r3, #7
 8003da2:	4970      	ldr	r1, [pc, #448]	@ (8003f64 <HAL_RCC_ClockConfig+0x1ec>)
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003daa:	4b6e      	ldr	r3, [pc, #440]	@ (8003f64 <HAL_RCC_ClockConfig+0x1ec>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0307 	and.w	r3, r3, #7
 8003db2:	683a      	ldr	r2, [r7, #0]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d001      	beq.n	8003dbc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e0cf      	b.n	8003f5c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0302 	and.w	r3, r3, #2
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d010      	beq.n	8003dea <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	689a      	ldr	r2, [r3, #8]
 8003dcc:	4b66      	ldr	r3, [pc, #408]	@ (8003f68 <HAL_RCC_ClockConfig+0x1f0>)
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d908      	bls.n	8003dea <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dd8:	4b63      	ldr	r3, [pc, #396]	@ (8003f68 <HAL_RCC_ClockConfig+0x1f0>)
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	4960      	ldr	r1, [pc, #384]	@ (8003f68 <HAL_RCC_ClockConfig+0x1f0>)
 8003de6:	4313      	orrs	r3, r2
 8003de8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0301 	and.w	r3, r3, #1
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d04c      	beq.n	8003e90 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	2b03      	cmp	r3, #3
 8003dfc:	d107      	bne.n	8003e0e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dfe:	4b5a      	ldr	r3, [pc, #360]	@ (8003f68 <HAL_RCC_ClockConfig+0x1f0>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d121      	bne.n	8003e4e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e0a6      	b.n	8003f5c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	2b02      	cmp	r3, #2
 8003e14:	d107      	bne.n	8003e26 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e16:	4b54      	ldr	r3, [pc, #336]	@ (8003f68 <HAL_RCC_ClockConfig+0x1f0>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d115      	bne.n	8003e4e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e09a      	b.n	8003f5c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d107      	bne.n	8003e3e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e2e:	4b4e      	ldr	r3, [pc, #312]	@ (8003f68 <HAL_RCC_ClockConfig+0x1f0>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0302 	and.w	r3, r3, #2
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d109      	bne.n	8003e4e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e08e      	b.n	8003f5c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e3e:	4b4a      	ldr	r3, [pc, #296]	@ (8003f68 <HAL_RCC_ClockConfig+0x1f0>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d101      	bne.n	8003e4e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e086      	b.n	8003f5c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003e4e:	4b46      	ldr	r3, [pc, #280]	@ (8003f68 <HAL_RCC_ClockConfig+0x1f0>)
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	f023 0203 	bic.w	r2, r3, #3
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	4943      	ldr	r1, [pc, #268]	@ (8003f68 <HAL_RCC_ClockConfig+0x1f0>)
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e60:	f7fe fadc 	bl	800241c <HAL_GetTick>
 8003e64:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e66:	e00a      	b.n	8003e7e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e68:	f7fe fad8 	bl	800241c <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d901      	bls.n	8003e7e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e06e      	b.n	8003f5c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e7e:	4b3a      	ldr	r3, [pc, #232]	@ (8003f68 <HAL_RCC_ClockConfig+0x1f0>)
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	f003 020c 	and.w	r2, r3, #12
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	429a      	cmp	r2, r3
 8003e8e:	d1eb      	bne.n	8003e68 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0302 	and.w	r3, r3, #2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d010      	beq.n	8003ebe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	689a      	ldr	r2, [r3, #8]
 8003ea0:	4b31      	ldr	r3, [pc, #196]	@ (8003f68 <HAL_RCC_ClockConfig+0x1f0>)
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d208      	bcs.n	8003ebe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003eac:	4b2e      	ldr	r3, [pc, #184]	@ (8003f68 <HAL_RCC_ClockConfig+0x1f0>)
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	492b      	ldr	r1, [pc, #172]	@ (8003f68 <HAL_RCC_ClockConfig+0x1f0>)
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ebe:	4b29      	ldr	r3, [pc, #164]	@ (8003f64 <HAL_RCC_ClockConfig+0x1ec>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0307 	and.w	r3, r3, #7
 8003ec6:	683a      	ldr	r2, [r7, #0]
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d210      	bcs.n	8003eee <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ecc:	4b25      	ldr	r3, [pc, #148]	@ (8003f64 <HAL_RCC_ClockConfig+0x1ec>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f023 0207 	bic.w	r2, r3, #7
 8003ed4:	4923      	ldr	r1, [pc, #140]	@ (8003f64 <HAL_RCC_ClockConfig+0x1ec>)
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003edc:	4b21      	ldr	r3, [pc, #132]	@ (8003f64 <HAL_RCC_ClockConfig+0x1ec>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 0307 	and.w	r3, r3, #7
 8003ee4:	683a      	ldr	r2, [r7, #0]
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	d001      	beq.n	8003eee <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e036      	b.n	8003f5c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 0304 	and.w	r3, r3, #4
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d008      	beq.n	8003f0c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003efa:	4b1b      	ldr	r3, [pc, #108]	@ (8003f68 <HAL_RCC_ClockConfig+0x1f0>)
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	4918      	ldr	r1, [pc, #96]	@ (8003f68 <HAL_RCC_ClockConfig+0x1f0>)
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 0308 	and.w	r3, r3, #8
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d009      	beq.n	8003f2c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f18:	4b13      	ldr	r3, [pc, #76]	@ (8003f68 <HAL_RCC_ClockConfig+0x1f0>)
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	691b      	ldr	r3, [r3, #16]
 8003f24:	00db      	lsls	r3, r3, #3
 8003f26:	4910      	ldr	r1, [pc, #64]	@ (8003f68 <HAL_RCC_ClockConfig+0x1f0>)
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f2c:	f000 f824 	bl	8003f78 <HAL_RCC_GetSysClockFreq>
 8003f30:	4602      	mov	r2, r0
 8003f32:	4b0d      	ldr	r3, [pc, #52]	@ (8003f68 <HAL_RCC_ClockConfig+0x1f0>)
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	091b      	lsrs	r3, r3, #4
 8003f38:	f003 030f 	and.w	r3, r3, #15
 8003f3c:	490b      	ldr	r1, [pc, #44]	@ (8003f6c <HAL_RCC_ClockConfig+0x1f4>)
 8003f3e:	5ccb      	ldrb	r3, [r1, r3]
 8003f40:	f003 031f 	and.w	r3, r3, #31
 8003f44:	fa22 f303 	lsr.w	r3, r2, r3
 8003f48:	4a09      	ldr	r2, [pc, #36]	@ (8003f70 <HAL_RCC_ClockConfig+0x1f8>)
 8003f4a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003f4c:	4b09      	ldr	r3, [pc, #36]	@ (8003f74 <HAL_RCC_ClockConfig+0x1fc>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4618      	mov	r0, r3
 8003f52:	f7fe fa13 	bl	800237c <HAL_InitTick>
 8003f56:	4603      	mov	r3, r0
 8003f58:	72fb      	strb	r3, [r7, #11]

  return status;
 8003f5a:	7afb      	ldrb	r3, [r7, #11]
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3710      	adds	r7, #16
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}
 8003f64:	40022000 	.word	0x40022000
 8003f68:	40021000 	.word	0x40021000
 8003f6c:	08009a74 	.word	0x08009a74
 8003f70:	20000004 	.word	0x20000004
 8003f74:	20000008 	.word	0x20000008

08003f78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b089      	sub	sp, #36	@ 0x24
 8003f7c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	61fb      	str	r3, [r7, #28]
 8003f82:	2300      	movs	r3, #0
 8003f84:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f86:	4b3e      	ldr	r3, [pc, #248]	@ (8004080 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	f003 030c 	and.w	r3, r3, #12
 8003f8e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f90:	4b3b      	ldr	r3, [pc, #236]	@ (8004080 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	f003 0303 	and.w	r3, r3, #3
 8003f98:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d005      	beq.n	8003fac <HAL_RCC_GetSysClockFreq+0x34>
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	2b0c      	cmp	r3, #12
 8003fa4:	d121      	bne.n	8003fea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d11e      	bne.n	8003fea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003fac:	4b34      	ldr	r3, [pc, #208]	@ (8004080 <HAL_RCC_GetSysClockFreq+0x108>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0308 	and.w	r3, r3, #8
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d107      	bne.n	8003fc8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003fb8:	4b31      	ldr	r3, [pc, #196]	@ (8004080 <HAL_RCC_GetSysClockFreq+0x108>)
 8003fba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fbe:	0a1b      	lsrs	r3, r3, #8
 8003fc0:	f003 030f 	and.w	r3, r3, #15
 8003fc4:	61fb      	str	r3, [r7, #28]
 8003fc6:	e005      	b.n	8003fd4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003fc8:	4b2d      	ldr	r3, [pc, #180]	@ (8004080 <HAL_RCC_GetSysClockFreq+0x108>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	091b      	lsrs	r3, r3, #4
 8003fce:	f003 030f 	and.w	r3, r3, #15
 8003fd2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003fd4:	4a2b      	ldr	r2, [pc, #172]	@ (8004084 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003fd6:	69fb      	ldr	r3, [r7, #28]
 8003fd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fdc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d10d      	bne.n	8004000 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003fe8:	e00a      	b.n	8004000 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	2b04      	cmp	r3, #4
 8003fee:	d102      	bne.n	8003ff6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003ff0:	4b25      	ldr	r3, [pc, #148]	@ (8004088 <HAL_RCC_GetSysClockFreq+0x110>)
 8003ff2:	61bb      	str	r3, [r7, #24]
 8003ff4:	e004      	b.n	8004000 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	2b08      	cmp	r3, #8
 8003ffa:	d101      	bne.n	8004000 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003ffc:	4b23      	ldr	r3, [pc, #140]	@ (800408c <HAL_RCC_GetSysClockFreq+0x114>)
 8003ffe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	2b0c      	cmp	r3, #12
 8004004:	d134      	bne.n	8004070 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004006:	4b1e      	ldr	r3, [pc, #120]	@ (8004080 <HAL_RCC_GetSysClockFreq+0x108>)
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	f003 0303 	and.w	r3, r3, #3
 800400e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	2b02      	cmp	r3, #2
 8004014:	d003      	beq.n	800401e <HAL_RCC_GetSysClockFreq+0xa6>
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	2b03      	cmp	r3, #3
 800401a:	d003      	beq.n	8004024 <HAL_RCC_GetSysClockFreq+0xac>
 800401c:	e005      	b.n	800402a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800401e:	4b1a      	ldr	r3, [pc, #104]	@ (8004088 <HAL_RCC_GetSysClockFreq+0x110>)
 8004020:	617b      	str	r3, [r7, #20]
      break;
 8004022:	e005      	b.n	8004030 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004024:	4b19      	ldr	r3, [pc, #100]	@ (800408c <HAL_RCC_GetSysClockFreq+0x114>)
 8004026:	617b      	str	r3, [r7, #20]
      break;
 8004028:	e002      	b.n	8004030 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800402a:	69fb      	ldr	r3, [r7, #28]
 800402c:	617b      	str	r3, [r7, #20]
      break;
 800402e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004030:	4b13      	ldr	r3, [pc, #76]	@ (8004080 <HAL_RCC_GetSysClockFreq+0x108>)
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	091b      	lsrs	r3, r3, #4
 8004036:	f003 0307 	and.w	r3, r3, #7
 800403a:	3301      	adds	r3, #1
 800403c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800403e:	4b10      	ldr	r3, [pc, #64]	@ (8004080 <HAL_RCC_GetSysClockFreq+0x108>)
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	0a1b      	lsrs	r3, r3, #8
 8004044:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004048:	697a      	ldr	r2, [r7, #20]
 800404a:	fb03 f202 	mul.w	r2, r3, r2
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	fbb2 f3f3 	udiv	r3, r2, r3
 8004054:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004056:	4b0a      	ldr	r3, [pc, #40]	@ (8004080 <HAL_RCC_GetSysClockFreq+0x108>)
 8004058:	68db      	ldr	r3, [r3, #12]
 800405a:	0e5b      	lsrs	r3, r3, #25
 800405c:	f003 0303 	and.w	r3, r3, #3
 8004060:	3301      	adds	r3, #1
 8004062:	005b      	lsls	r3, r3, #1
 8004064:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004066:	697a      	ldr	r2, [r7, #20]
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	fbb2 f3f3 	udiv	r3, r2, r3
 800406e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004070:	69bb      	ldr	r3, [r7, #24]
}
 8004072:	4618      	mov	r0, r3
 8004074:	3724      	adds	r7, #36	@ 0x24
 8004076:	46bd      	mov	sp, r7
 8004078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407c:	4770      	bx	lr
 800407e:	bf00      	nop
 8004080:	40021000 	.word	0x40021000
 8004084:	08009a8c 	.word	0x08009a8c
 8004088:	00f42400 	.word	0x00f42400
 800408c:	007a1200 	.word	0x007a1200

08004090 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004090:	b480      	push	{r7}
 8004092:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004094:	4b03      	ldr	r3, [pc, #12]	@ (80040a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004096:	681b      	ldr	r3, [r3, #0]
}
 8004098:	4618      	mov	r0, r3
 800409a:	46bd      	mov	sp, r7
 800409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a0:	4770      	bx	lr
 80040a2:	bf00      	nop
 80040a4:	20000004 	.word	0x20000004

080040a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80040ac:	f7ff fff0 	bl	8004090 <HAL_RCC_GetHCLKFreq>
 80040b0:	4602      	mov	r2, r0
 80040b2:	4b06      	ldr	r3, [pc, #24]	@ (80040cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	0a1b      	lsrs	r3, r3, #8
 80040b8:	f003 0307 	and.w	r3, r3, #7
 80040bc:	4904      	ldr	r1, [pc, #16]	@ (80040d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80040be:	5ccb      	ldrb	r3, [r1, r3]
 80040c0:	f003 031f 	and.w	r3, r3, #31
 80040c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	40021000 	.word	0x40021000
 80040d0:	08009a84 	.word	0x08009a84

080040d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80040d8:	f7ff ffda 	bl	8004090 <HAL_RCC_GetHCLKFreq>
 80040dc:	4602      	mov	r2, r0
 80040de:	4b06      	ldr	r3, [pc, #24]	@ (80040f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	0adb      	lsrs	r3, r3, #11
 80040e4:	f003 0307 	and.w	r3, r3, #7
 80040e8:	4904      	ldr	r1, [pc, #16]	@ (80040fc <HAL_RCC_GetPCLK2Freq+0x28>)
 80040ea:	5ccb      	ldrb	r3, [r1, r3]
 80040ec:	f003 031f 	and.w	r3, r3, #31
 80040f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	40021000 	.word	0x40021000
 80040fc:	08009a84 	.word	0x08009a84

08004100 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b086      	sub	sp, #24
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004108:	2300      	movs	r3, #0
 800410a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800410c:	4b2a      	ldr	r3, [pc, #168]	@ (80041b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800410e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004110:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004114:	2b00      	cmp	r3, #0
 8004116:	d003      	beq.n	8004120 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004118:	f7ff f9ee 	bl	80034f8 <HAL_PWREx_GetVoltageRange>
 800411c:	6178      	str	r0, [r7, #20]
 800411e:	e014      	b.n	800414a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004120:	4b25      	ldr	r3, [pc, #148]	@ (80041b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004122:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004124:	4a24      	ldr	r2, [pc, #144]	@ (80041b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004126:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800412a:	6593      	str	r3, [r2, #88]	@ 0x58
 800412c:	4b22      	ldr	r3, [pc, #136]	@ (80041b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800412e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004130:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004134:	60fb      	str	r3, [r7, #12]
 8004136:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004138:	f7ff f9de 	bl	80034f8 <HAL_PWREx_GetVoltageRange>
 800413c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800413e:	4b1e      	ldr	r3, [pc, #120]	@ (80041b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004142:	4a1d      	ldr	r2, [pc, #116]	@ (80041b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004144:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004148:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004150:	d10b      	bne.n	800416a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2b80      	cmp	r3, #128	@ 0x80
 8004156:	d919      	bls.n	800418c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2ba0      	cmp	r3, #160	@ 0xa0
 800415c:	d902      	bls.n	8004164 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800415e:	2302      	movs	r3, #2
 8004160:	613b      	str	r3, [r7, #16]
 8004162:	e013      	b.n	800418c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004164:	2301      	movs	r3, #1
 8004166:	613b      	str	r3, [r7, #16]
 8004168:	e010      	b.n	800418c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2b80      	cmp	r3, #128	@ 0x80
 800416e:	d902      	bls.n	8004176 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004170:	2303      	movs	r3, #3
 8004172:	613b      	str	r3, [r7, #16]
 8004174:	e00a      	b.n	800418c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2b80      	cmp	r3, #128	@ 0x80
 800417a:	d102      	bne.n	8004182 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800417c:	2302      	movs	r3, #2
 800417e:	613b      	str	r3, [r7, #16]
 8004180:	e004      	b.n	800418c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2b70      	cmp	r3, #112	@ 0x70
 8004186:	d101      	bne.n	800418c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004188:	2301      	movs	r3, #1
 800418a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800418c:	4b0b      	ldr	r3, [pc, #44]	@ (80041bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f023 0207 	bic.w	r2, r3, #7
 8004194:	4909      	ldr	r1, [pc, #36]	@ (80041bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	4313      	orrs	r3, r2
 800419a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800419c:	4b07      	ldr	r3, [pc, #28]	@ (80041bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0307 	and.w	r3, r3, #7
 80041a4:	693a      	ldr	r2, [r7, #16]
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d001      	beq.n	80041ae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e000      	b.n	80041b0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80041ae:	2300      	movs	r3, #0
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3718      	adds	r7, #24
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	40021000 	.word	0x40021000
 80041bc:	40022000 	.word	0x40022000

080041c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b086      	sub	sp, #24
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80041c8:	2300      	movs	r3, #0
 80041ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80041cc:	2300      	movs	r3, #0
 80041ce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d041      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80041e0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80041e4:	d02a      	beq.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80041e6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80041ea:	d824      	bhi.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80041ec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80041f0:	d008      	beq.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80041f2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80041f6:	d81e      	bhi.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d00a      	beq.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80041fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004200:	d010      	beq.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004202:	e018      	b.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004204:	4b86      	ldr	r3, [pc, #536]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	4a85      	ldr	r2, [pc, #532]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800420a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800420e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004210:	e015      	b.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	3304      	adds	r3, #4
 8004216:	2100      	movs	r1, #0
 8004218:	4618      	mov	r0, r3
 800421a:	f000 fabb 	bl	8004794 <RCCEx_PLLSAI1_Config>
 800421e:	4603      	mov	r3, r0
 8004220:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004222:	e00c      	b.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	3320      	adds	r3, #32
 8004228:	2100      	movs	r1, #0
 800422a:	4618      	mov	r0, r3
 800422c:	f000 fba6 	bl	800497c <RCCEx_PLLSAI2_Config>
 8004230:	4603      	mov	r3, r0
 8004232:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004234:	e003      	b.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	74fb      	strb	r3, [r7, #19]
      break;
 800423a:	e000      	b.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800423c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800423e:	7cfb      	ldrb	r3, [r7, #19]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d10b      	bne.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004244:	4b76      	ldr	r3, [pc, #472]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004246:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800424a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004252:	4973      	ldr	r1, [pc, #460]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004254:	4313      	orrs	r3, r2
 8004256:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800425a:	e001      	b.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800425c:	7cfb      	ldrb	r3, [r7, #19]
 800425e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004268:	2b00      	cmp	r3, #0
 800426a:	d041      	beq.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004270:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004274:	d02a      	beq.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004276:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800427a:	d824      	bhi.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800427c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004280:	d008      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004282:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004286:	d81e      	bhi.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00a      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800428c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004290:	d010      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004292:	e018      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004294:	4b62      	ldr	r3, [pc, #392]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	4a61      	ldr	r2, [pc, #388]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800429a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800429e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80042a0:	e015      	b.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	3304      	adds	r3, #4
 80042a6:	2100      	movs	r1, #0
 80042a8:	4618      	mov	r0, r3
 80042aa:	f000 fa73 	bl	8004794 <RCCEx_PLLSAI1_Config>
 80042ae:	4603      	mov	r3, r0
 80042b0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80042b2:	e00c      	b.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	3320      	adds	r3, #32
 80042b8:	2100      	movs	r1, #0
 80042ba:	4618      	mov	r0, r3
 80042bc:	f000 fb5e 	bl	800497c <RCCEx_PLLSAI2_Config>
 80042c0:	4603      	mov	r3, r0
 80042c2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80042c4:	e003      	b.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	74fb      	strb	r3, [r7, #19]
      break;
 80042ca:	e000      	b.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80042cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80042ce:	7cfb      	ldrb	r3, [r7, #19]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d10b      	bne.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80042d4:	4b52      	ldr	r3, [pc, #328]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042da:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042e2:	494f      	ldr	r1, [pc, #316]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042e4:	4313      	orrs	r3, r2
 80042e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80042ea:	e001      	b.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042ec:	7cfb      	ldrb	r3, [r7, #19]
 80042ee:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	f000 80a0 	beq.w	800443e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042fe:	2300      	movs	r3, #0
 8004300:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004302:	4b47      	ldr	r3, [pc, #284]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004304:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004306:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800430a:	2b00      	cmp	r3, #0
 800430c:	d101      	bne.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800430e:	2301      	movs	r3, #1
 8004310:	e000      	b.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004312:	2300      	movs	r3, #0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d00d      	beq.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004318:	4b41      	ldr	r3, [pc, #260]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800431a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800431c:	4a40      	ldr	r2, [pc, #256]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800431e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004322:	6593      	str	r3, [r2, #88]	@ 0x58
 8004324:	4b3e      	ldr	r3, [pc, #248]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004326:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004328:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800432c:	60bb      	str	r3, [r7, #8]
 800432e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004330:	2301      	movs	r3, #1
 8004332:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004334:	4b3b      	ldr	r3, [pc, #236]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a3a      	ldr	r2, [pc, #232]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800433a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800433e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004340:	f7fe f86c 	bl	800241c <HAL_GetTick>
 8004344:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004346:	e009      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004348:	f7fe f868 	bl	800241c <HAL_GetTick>
 800434c:	4602      	mov	r2, r0
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	2b02      	cmp	r3, #2
 8004354:	d902      	bls.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004356:	2303      	movs	r3, #3
 8004358:	74fb      	strb	r3, [r7, #19]
        break;
 800435a:	e005      	b.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800435c:	4b31      	ldr	r3, [pc, #196]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004364:	2b00      	cmp	r3, #0
 8004366:	d0ef      	beq.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004368:	7cfb      	ldrb	r3, [r7, #19]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d15c      	bne.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800436e:	4b2c      	ldr	r3, [pc, #176]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004370:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004374:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004378:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d01f      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004386:	697a      	ldr	r2, [r7, #20]
 8004388:	429a      	cmp	r2, r3
 800438a:	d019      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800438c:	4b24      	ldr	r3, [pc, #144]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800438e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004392:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004396:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004398:	4b21      	ldr	r3, [pc, #132]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800439a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800439e:	4a20      	ldr	r2, [pc, #128]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80043a8:	4b1d      	ldr	r3, [pc, #116]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043ae:	4a1c      	ldr	r2, [pc, #112]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80043b8:	4a19      	ldr	r2, [pc, #100]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	f003 0301 	and.w	r3, r3, #1
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d016      	beq.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043ca:	f7fe f827 	bl	800241c <HAL_GetTick>
 80043ce:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043d0:	e00b      	b.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043d2:	f7fe f823 	bl	800241c <HAL_GetTick>
 80043d6:	4602      	mov	r2, r0
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	1ad3      	subs	r3, r2, r3
 80043dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d902      	bls.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80043e4:	2303      	movs	r3, #3
 80043e6:	74fb      	strb	r3, [r7, #19]
            break;
 80043e8:	e006      	b.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043f0:	f003 0302 	and.w	r3, r3, #2
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d0ec      	beq.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80043f8:	7cfb      	ldrb	r3, [r7, #19]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d10c      	bne.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043fe:	4b08      	ldr	r3, [pc, #32]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004400:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004404:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800440e:	4904      	ldr	r1, [pc, #16]	@ (8004420 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004410:	4313      	orrs	r3, r2
 8004412:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004416:	e009      	b.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004418:	7cfb      	ldrb	r3, [r7, #19]
 800441a:	74bb      	strb	r3, [r7, #18]
 800441c:	e006      	b.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800441e:	bf00      	nop
 8004420:	40021000 	.word	0x40021000
 8004424:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004428:	7cfb      	ldrb	r3, [r7, #19]
 800442a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800442c:	7c7b      	ldrb	r3, [r7, #17]
 800442e:	2b01      	cmp	r3, #1
 8004430:	d105      	bne.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004432:	4b9e      	ldr	r3, [pc, #632]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004436:	4a9d      	ldr	r2, [pc, #628]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004438:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800443c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0301 	and.w	r3, r3, #1
 8004446:	2b00      	cmp	r3, #0
 8004448:	d00a      	beq.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800444a:	4b98      	ldr	r3, [pc, #608]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800444c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004450:	f023 0203 	bic.w	r2, r3, #3
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004458:	4994      	ldr	r1, [pc, #592]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800445a:	4313      	orrs	r3, r2
 800445c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f003 0302 	and.w	r3, r3, #2
 8004468:	2b00      	cmp	r3, #0
 800446a:	d00a      	beq.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800446c:	4b8f      	ldr	r3, [pc, #572]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800446e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004472:	f023 020c 	bic.w	r2, r3, #12
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800447a:	498c      	ldr	r1, [pc, #560]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800447c:	4313      	orrs	r3, r2
 800447e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f003 0304 	and.w	r3, r3, #4
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00a      	beq.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800448e:	4b87      	ldr	r3, [pc, #540]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004490:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004494:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800449c:	4983      	ldr	r1, [pc, #524]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800449e:	4313      	orrs	r3, r2
 80044a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0308 	and.w	r3, r3, #8
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d00a      	beq.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80044b0:	4b7e      	ldr	r3, [pc, #504]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044b6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044be:	497b      	ldr	r1, [pc, #492]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044c0:	4313      	orrs	r3, r2
 80044c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 0310 	and.w	r3, r3, #16
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d00a      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80044d2:	4b76      	ldr	r3, [pc, #472]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044e0:	4972      	ldr	r1, [pc, #456]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044e2:	4313      	orrs	r3, r2
 80044e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f003 0320 	and.w	r3, r3, #32
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d00a      	beq.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80044f4:	4b6d      	ldr	r3, [pc, #436]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044fa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004502:	496a      	ldr	r1, [pc, #424]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004504:	4313      	orrs	r3, r2
 8004506:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004512:	2b00      	cmp	r3, #0
 8004514:	d00a      	beq.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004516:	4b65      	ldr	r3, [pc, #404]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004518:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800451c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004524:	4961      	ldr	r1, [pc, #388]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004526:	4313      	orrs	r3, r2
 8004528:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004534:	2b00      	cmp	r3, #0
 8004536:	d00a      	beq.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004538:	4b5c      	ldr	r3, [pc, #368]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800453a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800453e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004546:	4959      	ldr	r1, [pc, #356]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004548:	4313      	orrs	r3, r2
 800454a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004556:	2b00      	cmp	r3, #0
 8004558:	d00a      	beq.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800455a:	4b54      	ldr	r3, [pc, #336]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800455c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004560:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004568:	4950      	ldr	r1, [pc, #320]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800456a:	4313      	orrs	r3, r2
 800456c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004578:	2b00      	cmp	r3, #0
 800457a:	d00a      	beq.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800457c:	4b4b      	ldr	r3, [pc, #300]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800457e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004582:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800458a:	4948      	ldr	r1, [pc, #288]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800458c:	4313      	orrs	r3, r2
 800458e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800459a:	2b00      	cmp	r3, #0
 800459c:	d00a      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800459e:	4b43      	ldr	r3, [pc, #268]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045a4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ac:	493f      	ldr	r1, [pc, #252]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045ae:	4313      	orrs	r3, r2
 80045b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d028      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80045c0:	4b3a      	ldr	r3, [pc, #232]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045ce:	4937      	ldr	r1, [pc, #220]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045d0:	4313      	orrs	r3, r2
 80045d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045de:	d106      	bne.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045e0:	4b32      	ldr	r3, [pc, #200]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	4a31      	ldr	r2, [pc, #196]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045ea:	60d3      	str	r3, [r2, #12]
 80045ec:	e011      	b.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045f2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045f6:	d10c      	bne.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	3304      	adds	r3, #4
 80045fc:	2101      	movs	r1, #1
 80045fe:	4618      	mov	r0, r3
 8004600:	f000 f8c8 	bl	8004794 <RCCEx_PLLSAI1_Config>
 8004604:	4603      	mov	r3, r0
 8004606:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004608:	7cfb      	ldrb	r3, [r7, #19]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d001      	beq.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800460e:	7cfb      	ldrb	r3, [r7, #19]
 8004610:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800461a:	2b00      	cmp	r3, #0
 800461c:	d028      	beq.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800461e:	4b23      	ldr	r3, [pc, #140]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004620:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004624:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800462c:	491f      	ldr	r1, [pc, #124]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800462e:	4313      	orrs	r3, r2
 8004630:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004638:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800463c:	d106      	bne.n	800464c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800463e:	4b1b      	ldr	r3, [pc, #108]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	4a1a      	ldr	r2, [pc, #104]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004648:	60d3      	str	r3, [r2, #12]
 800464a:	e011      	b.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004650:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004654:	d10c      	bne.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	3304      	adds	r3, #4
 800465a:	2101      	movs	r1, #1
 800465c:	4618      	mov	r0, r3
 800465e:	f000 f899 	bl	8004794 <RCCEx_PLLSAI1_Config>
 8004662:	4603      	mov	r3, r0
 8004664:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004666:	7cfb      	ldrb	r3, [r7, #19]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d001      	beq.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800466c:	7cfb      	ldrb	r3, [r7, #19]
 800466e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004678:	2b00      	cmp	r3, #0
 800467a:	d02b      	beq.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800467c:	4b0b      	ldr	r3, [pc, #44]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800467e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004682:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800468a:	4908      	ldr	r1, [pc, #32]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800468c:	4313      	orrs	r3, r2
 800468e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004696:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800469a:	d109      	bne.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800469c:	4b03      	ldr	r3, [pc, #12]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	4a02      	ldr	r2, [pc, #8]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046a6:	60d3      	str	r3, [r2, #12]
 80046a8:	e014      	b.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80046aa:	bf00      	nop
 80046ac:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046b4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80046b8:	d10c      	bne.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	3304      	adds	r3, #4
 80046be:	2101      	movs	r1, #1
 80046c0:	4618      	mov	r0, r3
 80046c2:	f000 f867 	bl	8004794 <RCCEx_PLLSAI1_Config>
 80046c6:	4603      	mov	r3, r0
 80046c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80046ca:	7cfb      	ldrb	r3, [r7, #19]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d001      	beq.n	80046d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80046d0:	7cfb      	ldrb	r3, [r7, #19]
 80046d2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d02f      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80046e0:	4b2b      	ldr	r3, [pc, #172]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80046e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046e6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046ee:	4928      	ldr	r1, [pc, #160]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80046f0:	4313      	orrs	r3, r2
 80046f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80046fe:	d10d      	bne.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	3304      	adds	r3, #4
 8004704:	2102      	movs	r1, #2
 8004706:	4618      	mov	r0, r3
 8004708:	f000 f844 	bl	8004794 <RCCEx_PLLSAI1_Config>
 800470c:	4603      	mov	r3, r0
 800470e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004710:	7cfb      	ldrb	r3, [r7, #19]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d014      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004716:	7cfb      	ldrb	r3, [r7, #19]
 8004718:	74bb      	strb	r3, [r7, #18]
 800471a:	e011      	b.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004720:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004724:	d10c      	bne.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	3320      	adds	r3, #32
 800472a:	2102      	movs	r1, #2
 800472c:	4618      	mov	r0, r3
 800472e:	f000 f925 	bl	800497c <RCCEx_PLLSAI2_Config>
 8004732:	4603      	mov	r3, r0
 8004734:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004736:	7cfb      	ldrb	r3, [r7, #19]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d001      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800473c:	7cfb      	ldrb	r3, [r7, #19]
 800473e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004748:	2b00      	cmp	r3, #0
 800474a:	d00a      	beq.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800474c:	4b10      	ldr	r3, [pc, #64]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800474e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004752:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800475a:	490d      	ldr	r1, [pc, #52]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800475c:	4313      	orrs	r3, r2
 800475e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800476a:	2b00      	cmp	r3, #0
 800476c:	d00b      	beq.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800476e:	4b08      	ldr	r3, [pc, #32]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004770:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004774:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800477e:	4904      	ldr	r1, [pc, #16]	@ (8004790 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004780:	4313      	orrs	r3, r2
 8004782:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004786:	7cbb      	ldrb	r3, [r7, #18]
}
 8004788:	4618      	mov	r0, r3
 800478a:	3718      	adds	r7, #24
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}
 8004790:	40021000 	.word	0x40021000

08004794 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800479e:	2300      	movs	r3, #0
 80047a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80047a2:	4b75      	ldr	r3, [pc, #468]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047a4:	68db      	ldr	r3, [r3, #12]
 80047a6:	f003 0303 	and.w	r3, r3, #3
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d018      	beq.n	80047e0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80047ae:	4b72      	ldr	r3, [pc, #456]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047b0:	68db      	ldr	r3, [r3, #12]
 80047b2:	f003 0203 	and.w	r2, r3, #3
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d10d      	bne.n	80047da <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
       ||
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d009      	beq.n	80047da <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80047c6:	4b6c      	ldr	r3, [pc, #432]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	091b      	lsrs	r3, r3, #4
 80047cc:	f003 0307 	and.w	r3, r3, #7
 80047d0:	1c5a      	adds	r2, r3, #1
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	685b      	ldr	r3, [r3, #4]
       ||
 80047d6:	429a      	cmp	r2, r3
 80047d8:	d047      	beq.n	800486a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	73fb      	strb	r3, [r7, #15]
 80047de:	e044      	b.n	800486a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2b03      	cmp	r3, #3
 80047e6:	d018      	beq.n	800481a <RCCEx_PLLSAI1_Config+0x86>
 80047e8:	2b03      	cmp	r3, #3
 80047ea:	d825      	bhi.n	8004838 <RCCEx_PLLSAI1_Config+0xa4>
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d002      	beq.n	80047f6 <RCCEx_PLLSAI1_Config+0x62>
 80047f0:	2b02      	cmp	r3, #2
 80047f2:	d009      	beq.n	8004808 <RCCEx_PLLSAI1_Config+0x74>
 80047f4:	e020      	b.n	8004838 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80047f6:	4b60      	ldr	r3, [pc, #384]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0302 	and.w	r3, r3, #2
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d11d      	bne.n	800483e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004806:	e01a      	b.n	800483e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004808:	4b5b      	ldr	r3, [pc, #364]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004810:	2b00      	cmp	r3, #0
 8004812:	d116      	bne.n	8004842 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004818:	e013      	b.n	8004842 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800481a:	4b57      	ldr	r3, [pc, #348]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d10f      	bne.n	8004846 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004826:	4b54      	ldr	r3, [pc, #336]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d109      	bne.n	8004846 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004836:	e006      	b.n	8004846 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	73fb      	strb	r3, [r7, #15]
      break;
 800483c:	e004      	b.n	8004848 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800483e:	bf00      	nop
 8004840:	e002      	b.n	8004848 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004842:	bf00      	nop
 8004844:	e000      	b.n	8004848 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004846:	bf00      	nop
    }

    if(status == HAL_OK)
 8004848:	7bfb      	ldrb	r3, [r7, #15]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d10d      	bne.n	800486a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800484e:	4b4a      	ldr	r3, [pc, #296]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004850:	68db      	ldr	r3, [r3, #12]
 8004852:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6819      	ldr	r1, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	3b01      	subs	r3, #1
 8004860:	011b      	lsls	r3, r3, #4
 8004862:	430b      	orrs	r3, r1
 8004864:	4944      	ldr	r1, [pc, #272]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004866:	4313      	orrs	r3, r2
 8004868:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800486a:	7bfb      	ldrb	r3, [r7, #15]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d17d      	bne.n	800496c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004870:	4b41      	ldr	r3, [pc, #260]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a40      	ldr	r2, [pc, #256]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004876:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800487a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800487c:	f7fd fdce 	bl	800241c <HAL_GetTick>
 8004880:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004882:	e009      	b.n	8004898 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004884:	f7fd fdca 	bl	800241c <HAL_GetTick>
 8004888:	4602      	mov	r2, r0
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	2b02      	cmp	r3, #2
 8004890:	d902      	bls.n	8004898 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004892:	2303      	movs	r3, #3
 8004894:	73fb      	strb	r3, [r7, #15]
        break;
 8004896:	e005      	b.n	80048a4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004898:	4b37      	ldr	r3, [pc, #220]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d1ef      	bne.n	8004884 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80048a4:	7bfb      	ldrb	r3, [r7, #15]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d160      	bne.n	800496c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d111      	bne.n	80048d4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048b0:	4b31      	ldr	r3, [pc, #196]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048b2:	691b      	ldr	r3, [r3, #16]
 80048b4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80048b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048bc:	687a      	ldr	r2, [r7, #4]
 80048be:	6892      	ldr	r2, [r2, #8]
 80048c0:	0211      	lsls	r1, r2, #8
 80048c2:	687a      	ldr	r2, [r7, #4]
 80048c4:	68d2      	ldr	r2, [r2, #12]
 80048c6:	0912      	lsrs	r2, r2, #4
 80048c8:	0452      	lsls	r2, r2, #17
 80048ca:	430a      	orrs	r2, r1
 80048cc:	492a      	ldr	r1, [pc, #168]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048ce:	4313      	orrs	r3, r2
 80048d0:	610b      	str	r3, [r1, #16]
 80048d2:	e027      	b.n	8004924 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d112      	bne.n	8004900 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048da:	4b27      	ldr	r3, [pc, #156]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048dc:	691b      	ldr	r3, [r3, #16]
 80048de:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80048e2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80048e6:	687a      	ldr	r2, [r7, #4]
 80048e8:	6892      	ldr	r2, [r2, #8]
 80048ea:	0211      	lsls	r1, r2, #8
 80048ec:	687a      	ldr	r2, [r7, #4]
 80048ee:	6912      	ldr	r2, [r2, #16]
 80048f0:	0852      	lsrs	r2, r2, #1
 80048f2:	3a01      	subs	r2, #1
 80048f4:	0552      	lsls	r2, r2, #21
 80048f6:	430a      	orrs	r2, r1
 80048f8:	491f      	ldr	r1, [pc, #124]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048fa:	4313      	orrs	r3, r2
 80048fc:	610b      	str	r3, [r1, #16]
 80048fe:	e011      	b.n	8004924 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004900:	4b1d      	ldr	r3, [pc, #116]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004902:	691b      	ldr	r3, [r3, #16]
 8004904:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004908:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	6892      	ldr	r2, [r2, #8]
 8004910:	0211      	lsls	r1, r2, #8
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	6952      	ldr	r2, [r2, #20]
 8004916:	0852      	lsrs	r2, r2, #1
 8004918:	3a01      	subs	r2, #1
 800491a:	0652      	lsls	r2, r2, #25
 800491c:	430a      	orrs	r2, r1
 800491e:	4916      	ldr	r1, [pc, #88]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004920:	4313      	orrs	r3, r2
 8004922:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004924:	4b14      	ldr	r3, [pc, #80]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a13      	ldr	r2, [pc, #76]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 800492a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800492e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004930:	f7fd fd74 	bl	800241c <HAL_GetTick>
 8004934:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004936:	e009      	b.n	800494c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004938:	f7fd fd70 	bl	800241c <HAL_GetTick>
 800493c:	4602      	mov	r2, r0
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	2b02      	cmp	r3, #2
 8004944:	d902      	bls.n	800494c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004946:	2303      	movs	r3, #3
 8004948:	73fb      	strb	r3, [r7, #15]
          break;
 800494a:	e005      	b.n	8004958 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800494c:	4b0a      	ldr	r3, [pc, #40]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004954:	2b00      	cmp	r3, #0
 8004956:	d0ef      	beq.n	8004938 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004958:	7bfb      	ldrb	r3, [r7, #15]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d106      	bne.n	800496c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800495e:	4b06      	ldr	r3, [pc, #24]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004960:	691a      	ldr	r2, [r3, #16]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	699b      	ldr	r3, [r3, #24]
 8004966:	4904      	ldr	r1, [pc, #16]	@ (8004978 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004968:	4313      	orrs	r3, r2
 800496a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800496c:	7bfb      	ldrb	r3, [r7, #15]
}
 800496e:	4618      	mov	r0, r3
 8004970:	3710      	adds	r7, #16
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}
 8004976:	bf00      	nop
 8004978:	40021000 	.word	0x40021000

0800497c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b084      	sub	sp, #16
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004986:	2300      	movs	r3, #0
 8004988:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800498a:	4b6a      	ldr	r3, [pc, #424]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1b8>)
 800498c:	68db      	ldr	r3, [r3, #12]
 800498e:	f003 0303 	and.w	r3, r3, #3
 8004992:	2b00      	cmp	r3, #0
 8004994:	d018      	beq.n	80049c8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004996:	4b67      	ldr	r3, [pc, #412]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004998:	68db      	ldr	r3, [r3, #12]
 800499a:	f003 0203 	and.w	r2, r3, #3
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	429a      	cmp	r2, r3
 80049a4:	d10d      	bne.n	80049c2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
       ||
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d009      	beq.n	80049c2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80049ae:	4b61      	ldr	r3, [pc, #388]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1b8>)
 80049b0:	68db      	ldr	r3, [r3, #12]
 80049b2:	091b      	lsrs	r3, r3, #4
 80049b4:	f003 0307 	and.w	r3, r3, #7
 80049b8:	1c5a      	adds	r2, r3, #1
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	685b      	ldr	r3, [r3, #4]
       ||
 80049be:	429a      	cmp	r2, r3
 80049c0:	d047      	beq.n	8004a52 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	73fb      	strb	r3, [r7, #15]
 80049c6:	e044      	b.n	8004a52 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	2b03      	cmp	r3, #3
 80049ce:	d018      	beq.n	8004a02 <RCCEx_PLLSAI2_Config+0x86>
 80049d0:	2b03      	cmp	r3, #3
 80049d2:	d825      	bhi.n	8004a20 <RCCEx_PLLSAI2_Config+0xa4>
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	d002      	beq.n	80049de <RCCEx_PLLSAI2_Config+0x62>
 80049d8:	2b02      	cmp	r3, #2
 80049da:	d009      	beq.n	80049f0 <RCCEx_PLLSAI2_Config+0x74>
 80049dc:	e020      	b.n	8004a20 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80049de:	4b55      	ldr	r3, [pc, #340]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1b8>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0302 	and.w	r3, r3, #2
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d11d      	bne.n	8004a26 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049ee:	e01a      	b.n	8004a26 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80049f0:	4b50      	ldr	r3, [pc, #320]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1b8>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d116      	bne.n	8004a2a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a00:	e013      	b.n	8004a2a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004a02:	4b4c      	ldr	r3, [pc, #304]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d10f      	bne.n	8004a2e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004a0e:	4b49      	ldr	r3, [pc, #292]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d109      	bne.n	8004a2e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004a1e:	e006      	b.n	8004a2e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	73fb      	strb	r3, [r7, #15]
      break;
 8004a24:	e004      	b.n	8004a30 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004a26:	bf00      	nop
 8004a28:	e002      	b.n	8004a30 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004a2a:	bf00      	nop
 8004a2c:	e000      	b.n	8004a30 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004a2e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004a30:	7bfb      	ldrb	r3, [r7, #15]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d10d      	bne.n	8004a52 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004a36:	4b3f      	ldr	r3, [pc, #252]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6819      	ldr	r1, [r3, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	3b01      	subs	r3, #1
 8004a48:	011b      	lsls	r3, r3, #4
 8004a4a:	430b      	orrs	r3, r1
 8004a4c:	4939      	ldr	r1, [pc, #228]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004a52:	7bfb      	ldrb	r3, [r7, #15]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d167      	bne.n	8004b28 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004a58:	4b36      	ldr	r3, [pc, #216]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a35      	ldr	r2, [pc, #212]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a64:	f7fd fcda 	bl	800241c <HAL_GetTick>
 8004a68:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004a6a:	e009      	b.n	8004a80 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004a6c:	f7fd fcd6 	bl	800241c <HAL_GetTick>
 8004a70:	4602      	mov	r2, r0
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	1ad3      	subs	r3, r2, r3
 8004a76:	2b02      	cmp	r3, #2
 8004a78:	d902      	bls.n	8004a80 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	73fb      	strb	r3, [r7, #15]
        break;
 8004a7e:	e005      	b.n	8004a8c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004a80:	4b2c      	ldr	r3, [pc, #176]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d1ef      	bne.n	8004a6c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004a8c:	7bfb      	ldrb	r3, [r7, #15]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d14a      	bne.n	8004b28 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d111      	bne.n	8004abc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004a98:	4b26      	ldr	r3, [pc, #152]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a9a:	695b      	ldr	r3, [r3, #20]
 8004a9c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004aa0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004aa4:	687a      	ldr	r2, [r7, #4]
 8004aa6:	6892      	ldr	r2, [r2, #8]
 8004aa8:	0211      	lsls	r1, r2, #8
 8004aaa:	687a      	ldr	r2, [r7, #4]
 8004aac:	68d2      	ldr	r2, [r2, #12]
 8004aae:	0912      	lsrs	r2, r2, #4
 8004ab0:	0452      	lsls	r2, r2, #17
 8004ab2:	430a      	orrs	r2, r1
 8004ab4:	491f      	ldr	r1, [pc, #124]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	614b      	str	r3, [r1, #20]
 8004aba:	e011      	b.n	8004ae0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004abc:	4b1d      	ldr	r3, [pc, #116]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004abe:	695b      	ldr	r3, [r3, #20]
 8004ac0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004ac4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004ac8:	687a      	ldr	r2, [r7, #4]
 8004aca:	6892      	ldr	r2, [r2, #8]
 8004acc:	0211      	lsls	r1, r2, #8
 8004ace:	687a      	ldr	r2, [r7, #4]
 8004ad0:	6912      	ldr	r2, [r2, #16]
 8004ad2:	0852      	lsrs	r2, r2, #1
 8004ad4:	3a01      	subs	r2, #1
 8004ad6:	0652      	lsls	r2, r2, #25
 8004ad8:	430a      	orrs	r2, r1
 8004ada:	4916      	ldr	r1, [pc, #88]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004adc:	4313      	orrs	r3, r2
 8004ade:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004ae0:	4b14      	ldr	r3, [pc, #80]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a13      	ldr	r2, [pc, #76]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ae6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004aea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004aec:	f7fd fc96 	bl	800241c <HAL_GetTick>
 8004af0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004af2:	e009      	b.n	8004b08 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004af4:	f7fd fc92 	bl	800241c <HAL_GetTick>
 8004af8:	4602      	mov	r2, r0
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d902      	bls.n	8004b08 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004b02:	2303      	movs	r3, #3
 8004b04:	73fb      	strb	r3, [r7, #15]
          break;
 8004b06:	e005      	b.n	8004b14 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004b08:	4b0a      	ldr	r3, [pc, #40]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d0ef      	beq.n	8004af4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004b14:	7bfb      	ldrb	r3, [r7, #15]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d106      	bne.n	8004b28 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004b1a:	4b06      	ldr	r3, [pc, #24]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b1c:	695a      	ldr	r2, [r3, #20]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	695b      	ldr	r3, [r3, #20]
 8004b22:	4904      	ldr	r1, [pc, #16]	@ (8004b34 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b24:	4313      	orrs	r3, r2
 8004b26:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3710      	adds	r7, #16
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	40021000 	.word	0x40021000

08004b38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b082      	sub	sp, #8
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d101      	bne.n	8004b4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e049      	b.n	8004bde <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d106      	bne.n	8004b64 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f7fd f96a 	bl	8001e38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2202      	movs	r2, #2
 8004b68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	3304      	adds	r3, #4
 8004b74:	4619      	mov	r1, r3
 8004b76:	4610      	mov	r0, r2
 8004b78:	f000 fbd2 	bl	8005320 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004bdc:	2300      	movs	r3, #0
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	3708      	adds	r7, #8
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}
	...

08004be8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b085      	sub	sp, #20
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d001      	beq.n	8004c00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e04f      	b.n	8004ca0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2202      	movs	r2, #2
 8004c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	68da      	ldr	r2, [r3, #12]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f042 0201 	orr.w	r2, r2, #1
 8004c16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a23      	ldr	r2, [pc, #140]	@ (8004cac <HAL_TIM_Base_Start_IT+0xc4>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d01d      	beq.n	8004c5e <HAL_TIM_Base_Start_IT+0x76>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c2a:	d018      	beq.n	8004c5e <HAL_TIM_Base_Start_IT+0x76>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a1f      	ldr	r2, [pc, #124]	@ (8004cb0 <HAL_TIM_Base_Start_IT+0xc8>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d013      	beq.n	8004c5e <HAL_TIM_Base_Start_IT+0x76>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a1e      	ldr	r2, [pc, #120]	@ (8004cb4 <HAL_TIM_Base_Start_IT+0xcc>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d00e      	beq.n	8004c5e <HAL_TIM_Base_Start_IT+0x76>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a1c      	ldr	r2, [pc, #112]	@ (8004cb8 <HAL_TIM_Base_Start_IT+0xd0>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d009      	beq.n	8004c5e <HAL_TIM_Base_Start_IT+0x76>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a1b      	ldr	r2, [pc, #108]	@ (8004cbc <HAL_TIM_Base_Start_IT+0xd4>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d004      	beq.n	8004c5e <HAL_TIM_Base_Start_IT+0x76>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a19      	ldr	r2, [pc, #100]	@ (8004cc0 <HAL_TIM_Base_Start_IT+0xd8>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d115      	bne.n	8004c8a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	689a      	ldr	r2, [r3, #8]
 8004c64:	4b17      	ldr	r3, [pc, #92]	@ (8004cc4 <HAL_TIM_Base_Start_IT+0xdc>)
 8004c66:	4013      	ands	r3, r2
 8004c68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2b06      	cmp	r3, #6
 8004c6e:	d015      	beq.n	8004c9c <HAL_TIM_Base_Start_IT+0xb4>
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c76:	d011      	beq.n	8004c9c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f042 0201 	orr.w	r2, r2, #1
 8004c86:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c88:	e008      	b.n	8004c9c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f042 0201 	orr.w	r2, r2, #1
 8004c98:	601a      	str	r2, [r3, #0]
 8004c9a:	e000      	b.n	8004c9e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c9c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004c9e:	2300      	movs	r3, #0
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3714      	adds	r7, #20
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr
 8004cac:	40012c00 	.word	0x40012c00
 8004cb0:	40000400 	.word	0x40000400
 8004cb4:	40000800 	.word	0x40000800
 8004cb8:	40000c00 	.word	0x40000c00
 8004cbc:	40013400 	.word	0x40013400
 8004cc0:	40014000 	.word	0x40014000
 8004cc4:	00010007 	.word	0x00010007

08004cc8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b086      	sub	sp, #24
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
 8004cd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d101      	bne.n	8004cdc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	e097      	b.n	8004e0c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ce2:	b2db      	uxtb	r3, r3
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d106      	bne.n	8004cf6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2200      	movs	r2, #0
 8004cec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f7fd f861 	bl	8001db8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2202      	movs	r2, #2
 8004cfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	6812      	ldr	r2, [r2, #0]
 8004d08:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8004d0c:	f023 0307 	bic.w	r3, r3, #7
 8004d10:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	3304      	adds	r3, #4
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	4610      	mov	r0, r2
 8004d1e:	f000 faff 	bl	8005320 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	699b      	ldr	r3, [r3, #24]
 8004d30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	6a1b      	ldr	r3, [r3, #32]
 8004d38:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	697a      	ldr	r2, [r7, #20]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d4a:	f023 0303 	bic.w	r3, r3, #3
 8004d4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	689a      	ldr	r2, [r3, #8]
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	699b      	ldr	r3, [r3, #24]
 8004d58:	021b      	lsls	r3, r3, #8
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	693a      	ldr	r2, [r7, #16]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004d68:	f023 030c 	bic.w	r3, r3, #12
 8004d6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004d6e:	693b      	ldr	r3, [r7, #16]
 8004d70:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d74:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d78:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	68da      	ldr	r2, [r3, #12]
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	69db      	ldr	r3, [r3, #28]
 8004d82:	021b      	lsls	r3, r3, #8
 8004d84:	4313      	orrs	r3, r2
 8004d86:	693a      	ldr	r2, [r7, #16]
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	691b      	ldr	r3, [r3, #16]
 8004d90:	011a      	lsls	r2, r3, #4
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	6a1b      	ldr	r3, [r3, #32]
 8004d96:	031b      	lsls	r3, r3, #12
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	693a      	ldr	r2, [r7, #16]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004da6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004dae:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	685a      	ldr	r2, [r3, #4]
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	695b      	ldr	r3, [r3, #20]
 8004db8:	011b      	lsls	r3, r3, #4
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	68fa      	ldr	r2, [r7, #12]
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	697a      	ldr	r2, [r7, #20]
 8004dc8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	693a      	ldr	r2, [r7, #16]
 8004dd0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	68fa      	ldr	r2, [r7, #12]
 8004dd8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2201      	movs	r2, #1
 8004dde:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2201      	movs	r2, #1
 8004de6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2201      	movs	r2, #1
 8004dee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2201      	movs	r2, #1
 8004df6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2201      	movs	r2, #1
 8004e06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e0a:	2300      	movs	r3, #0
}
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	3718      	adds	r7, #24
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd80      	pop	{r7, pc}

08004e14 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b084      	sub	sp, #16
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004e24:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004e2c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004e34:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004e3c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d110      	bne.n	8004e66 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004e44:	7bfb      	ldrb	r3, [r7, #15]
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d102      	bne.n	8004e50 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004e4a:	7b7b      	ldrb	r3, [r7, #13]
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d001      	beq.n	8004e54 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	e069      	b.n	8004f28 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2202      	movs	r2, #2
 8004e58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2202      	movs	r2, #2
 8004e60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e64:	e031      	b.n	8004eca <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	2b04      	cmp	r3, #4
 8004e6a:	d110      	bne.n	8004e8e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004e6c:	7bbb      	ldrb	r3, [r7, #14]
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	d102      	bne.n	8004e78 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004e72:	7b3b      	ldrb	r3, [r7, #12]
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d001      	beq.n	8004e7c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e055      	b.n	8004f28 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2202      	movs	r2, #2
 8004e80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2202      	movs	r2, #2
 8004e88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e8c:	e01d      	b.n	8004eca <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004e8e:	7bfb      	ldrb	r3, [r7, #15]
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d108      	bne.n	8004ea6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004e94:	7bbb      	ldrb	r3, [r7, #14]
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d105      	bne.n	8004ea6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004e9a:	7b7b      	ldrb	r3, [r7, #13]
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d102      	bne.n	8004ea6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004ea0:	7b3b      	ldrb	r3, [r7, #12]
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d001      	beq.n	8004eaa <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e03e      	b.n	8004f28 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2202      	movs	r2, #2
 8004eae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2202      	movs	r2, #2
 8004eb6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2202      	movs	r2, #2
 8004ebe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2202      	movs	r2, #2
 8004ec6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d003      	beq.n	8004ed8 <HAL_TIM_Encoder_Start+0xc4>
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	2b04      	cmp	r3, #4
 8004ed4:	d008      	beq.n	8004ee8 <HAL_TIM_Encoder_Start+0xd4>
 8004ed6:	e00f      	b.n	8004ef8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	2201      	movs	r2, #1
 8004ede:	2100      	movs	r1, #0
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f000 fb5d 	bl	80055a0 <TIM_CCxChannelCmd>
      break;
 8004ee6:	e016      	b.n	8004f16 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	2201      	movs	r2, #1
 8004eee:	2104      	movs	r1, #4
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f000 fb55 	bl	80055a0 <TIM_CCxChannelCmd>
      break;
 8004ef6:	e00e      	b.n	8004f16 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	2201      	movs	r2, #1
 8004efe:	2100      	movs	r1, #0
 8004f00:	4618      	mov	r0, r3
 8004f02:	f000 fb4d 	bl	80055a0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	2104      	movs	r1, #4
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f000 fb46 	bl	80055a0 <TIM_CCxChannelCmd>
      break;
 8004f14:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f042 0201 	orr.w	r2, r2, #1
 8004f24:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004f26:	2300      	movs	r3, #0
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3710      	adds	r7, #16
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}

08004f30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b084      	sub	sp, #16
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	691b      	ldr	r3, [r3, #16]
 8004f46:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	f003 0302 	and.w	r3, r3, #2
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d020      	beq.n	8004f94 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	f003 0302 	and.w	r3, r3, #2
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d01b      	beq.n	8004f94 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f06f 0202 	mvn.w	r2, #2
 8004f64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2201      	movs	r2, #1
 8004f6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	699b      	ldr	r3, [r3, #24]
 8004f72:	f003 0303 	and.w	r3, r3, #3
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d003      	beq.n	8004f82 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f000 f9b2 	bl	80052e4 <HAL_TIM_IC_CaptureCallback>
 8004f80:	e005      	b.n	8004f8e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 f9a4 	bl	80052d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f88:	6878      	ldr	r0, [r7, #4]
 8004f8a:	f000 f9b5 	bl	80052f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2200      	movs	r2, #0
 8004f92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	f003 0304 	and.w	r3, r3, #4
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d020      	beq.n	8004fe0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f003 0304 	and.w	r3, r3, #4
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d01b      	beq.n	8004fe0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f06f 0204 	mvn.w	r2, #4
 8004fb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2202      	movs	r2, #2
 8004fb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	699b      	ldr	r3, [r3, #24]
 8004fbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d003      	beq.n	8004fce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f000 f98c 	bl	80052e4 <HAL_TIM_IC_CaptureCallback>
 8004fcc:	e005      	b.n	8004fda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f000 f97e 	bl	80052d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f000 f98f 	bl	80052f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	f003 0308 	and.w	r3, r3, #8
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d020      	beq.n	800502c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	f003 0308 	and.w	r3, r3, #8
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d01b      	beq.n	800502c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f06f 0208 	mvn.w	r2, #8
 8004ffc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2204      	movs	r2, #4
 8005002:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	69db      	ldr	r3, [r3, #28]
 800500a:	f003 0303 	and.w	r3, r3, #3
 800500e:	2b00      	cmp	r3, #0
 8005010:	d003      	beq.n	800501a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f000 f966 	bl	80052e4 <HAL_TIM_IC_CaptureCallback>
 8005018:	e005      	b.n	8005026 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 f958 	bl	80052d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f000 f969 	bl	80052f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2200      	movs	r2, #0
 800502a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	f003 0310 	and.w	r3, r3, #16
 8005032:	2b00      	cmp	r3, #0
 8005034:	d020      	beq.n	8005078 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	f003 0310 	and.w	r3, r3, #16
 800503c:	2b00      	cmp	r3, #0
 800503e:	d01b      	beq.n	8005078 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f06f 0210 	mvn.w	r2, #16
 8005048:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2208      	movs	r2, #8
 800504e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	69db      	ldr	r3, [r3, #28]
 8005056:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800505a:	2b00      	cmp	r3, #0
 800505c:	d003      	beq.n	8005066 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	f000 f940 	bl	80052e4 <HAL_TIM_IC_CaptureCallback>
 8005064:	e005      	b.n	8005072 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005066:	6878      	ldr	r0, [r7, #4]
 8005068:	f000 f932 	bl	80052d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f000 f943 	bl	80052f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2200      	movs	r2, #0
 8005076:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	f003 0301 	and.w	r3, r3, #1
 800507e:	2b00      	cmp	r3, #0
 8005080:	d00c      	beq.n	800509c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	f003 0301 	and.w	r3, r3, #1
 8005088:	2b00      	cmp	r3, #0
 800508a:	d007      	beq.n	800509c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f06f 0201 	mvn.w	r2, #1
 8005094:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f7fc fabe 	bl	8001618 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d104      	bne.n	80050b0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d00c      	beq.n	80050ca <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d007      	beq.n	80050ca <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80050c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f000 fb23 	bl	8005710 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d00c      	beq.n	80050ee <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d007      	beq.n	80050ee <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80050e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f000 fb1b 	bl	8005724 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d00c      	beq.n	8005112 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d007      	beq.n	8005112 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800510a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f000 f8fd 	bl	800530c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	f003 0320 	and.w	r3, r3, #32
 8005118:	2b00      	cmp	r3, #0
 800511a:	d00c      	beq.n	8005136 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f003 0320 	and.w	r3, r3, #32
 8005122:	2b00      	cmp	r3, #0
 8005124:	d007      	beq.n	8005136 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f06f 0220 	mvn.w	r2, #32
 800512e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005130:	6878      	ldr	r0, [r7, #4]
 8005132:	f000 fae3 	bl	80056fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005136:	bf00      	nop
 8005138:	3710      	adds	r7, #16
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}

0800513e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800513e:	b580      	push	{r7, lr}
 8005140:	b084      	sub	sp, #16
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
 8005146:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005148:	2300      	movs	r3, #0
 800514a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005152:	2b01      	cmp	r3, #1
 8005154:	d101      	bne.n	800515a <HAL_TIM_ConfigClockSource+0x1c>
 8005156:	2302      	movs	r3, #2
 8005158:	e0b6      	b.n	80052c8 <HAL_TIM_ConfigClockSource+0x18a>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2201      	movs	r2, #1
 800515e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2202      	movs	r2, #2
 8005166:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005178:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800517c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005184:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	68ba      	ldr	r2, [r7, #8]
 800518c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005196:	d03e      	beq.n	8005216 <HAL_TIM_ConfigClockSource+0xd8>
 8005198:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800519c:	f200 8087 	bhi.w	80052ae <HAL_TIM_ConfigClockSource+0x170>
 80051a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051a4:	f000 8086 	beq.w	80052b4 <HAL_TIM_ConfigClockSource+0x176>
 80051a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051ac:	d87f      	bhi.n	80052ae <HAL_TIM_ConfigClockSource+0x170>
 80051ae:	2b70      	cmp	r3, #112	@ 0x70
 80051b0:	d01a      	beq.n	80051e8 <HAL_TIM_ConfigClockSource+0xaa>
 80051b2:	2b70      	cmp	r3, #112	@ 0x70
 80051b4:	d87b      	bhi.n	80052ae <HAL_TIM_ConfigClockSource+0x170>
 80051b6:	2b60      	cmp	r3, #96	@ 0x60
 80051b8:	d050      	beq.n	800525c <HAL_TIM_ConfigClockSource+0x11e>
 80051ba:	2b60      	cmp	r3, #96	@ 0x60
 80051bc:	d877      	bhi.n	80052ae <HAL_TIM_ConfigClockSource+0x170>
 80051be:	2b50      	cmp	r3, #80	@ 0x50
 80051c0:	d03c      	beq.n	800523c <HAL_TIM_ConfigClockSource+0xfe>
 80051c2:	2b50      	cmp	r3, #80	@ 0x50
 80051c4:	d873      	bhi.n	80052ae <HAL_TIM_ConfigClockSource+0x170>
 80051c6:	2b40      	cmp	r3, #64	@ 0x40
 80051c8:	d058      	beq.n	800527c <HAL_TIM_ConfigClockSource+0x13e>
 80051ca:	2b40      	cmp	r3, #64	@ 0x40
 80051cc:	d86f      	bhi.n	80052ae <HAL_TIM_ConfigClockSource+0x170>
 80051ce:	2b30      	cmp	r3, #48	@ 0x30
 80051d0:	d064      	beq.n	800529c <HAL_TIM_ConfigClockSource+0x15e>
 80051d2:	2b30      	cmp	r3, #48	@ 0x30
 80051d4:	d86b      	bhi.n	80052ae <HAL_TIM_ConfigClockSource+0x170>
 80051d6:	2b20      	cmp	r3, #32
 80051d8:	d060      	beq.n	800529c <HAL_TIM_ConfigClockSource+0x15e>
 80051da:	2b20      	cmp	r3, #32
 80051dc:	d867      	bhi.n	80052ae <HAL_TIM_ConfigClockSource+0x170>
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d05c      	beq.n	800529c <HAL_TIM_ConfigClockSource+0x15e>
 80051e2:	2b10      	cmp	r3, #16
 80051e4:	d05a      	beq.n	800529c <HAL_TIM_ConfigClockSource+0x15e>
 80051e6:	e062      	b.n	80052ae <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80051f8:	f000 f9b2 	bl	8005560 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800520a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	68ba      	ldr	r2, [r7, #8]
 8005212:	609a      	str	r2, [r3, #8]
      break;
 8005214:	e04f      	b.n	80052b6 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005226:	f000 f99b 	bl	8005560 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	689a      	ldr	r2, [r3, #8]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005238:	609a      	str	r2, [r3, #8]
      break;
 800523a:	e03c      	b.n	80052b6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005248:	461a      	mov	r2, r3
 800524a:	f000 f90f 	bl	800546c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	2150      	movs	r1, #80	@ 0x50
 8005254:	4618      	mov	r0, r3
 8005256:	f000 f968 	bl	800552a <TIM_ITRx_SetConfig>
      break;
 800525a:	e02c      	b.n	80052b6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005268:	461a      	mov	r2, r3
 800526a:	f000 f92e 	bl	80054ca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	2160      	movs	r1, #96	@ 0x60
 8005274:	4618      	mov	r0, r3
 8005276:	f000 f958 	bl	800552a <TIM_ITRx_SetConfig>
      break;
 800527a:	e01c      	b.n	80052b6 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005288:	461a      	mov	r2, r3
 800528a:	f000 f8ef 	bl	800546c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	2140      	movs	r1, #64	@ 0x40
 8005294:	4618      	mov	r0, r3
 8005296:	f000 f948 	bl	800552a <TIM_ITRx_SetConfig>
      break;
 800529a:	e00c      	b.n	80052b6 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681a      	ldr	r2, [r3, #0]
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4619      	mov	r1, r3
 80052a6:	4610      	mov	r0, r2
 80052a8:	f000 f93f 	bl	800552a <TIM_ITRx_SetConfig>
      break;
 80052ac:	e003      	b.n	80052b6 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	73fb      	strb	r3, [r7, #15]
      break;
 80052b2:	e000      	b.n	80052b6 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80052b4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2201      	movs	r2, #1
 80052ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3710      	adds	r7, #16
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bd80      	pop	{r7, pc}

080052d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b083      	sub	sp, #12
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80052d8:	bf00      	nop
 80052da:	370c      	adds	r7, #12
 80052dc:	46bd      	mov	sp, r7
 80052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e2:	4770      	bx	lr

080052e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b083      	sub	sp, #12
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80052ec:	bf00      	nop
 80052ee:	370c      	adds	r7, #12
 80052f0:	46bd      	mov	sp, r7
 80052f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f6:	4770      	bx	lr

080052f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b083      	sub	sp, #12
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005300:	bf00      	nop
 8005302:	370c      	adds	r7, #12
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr

0800530c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800530c:	b480      	push	{r7}
 800530e:	b083      	sub	sp, #12
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005314:	bf00      	nop
 8005316:	370c      	adds	r7, #12
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005320:	b480      	push	{r7}
 8005322:	b085      	sub	sp, #20
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
 8005328:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4a46      	ldr	r2, [pc, #280]	@ (800544c <TIM_Base_SetConfig+0x12c>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d013      	beq.n	8005360 <TIM_Base_SetConfig+0x40>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800533e:	d00f      	beq.n	8005360 <TIM_Base_SetConfig+0x40>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	4a43      	ldr	r2, [pc, #268]	@ (8005450 <TIM_Base_SetConfig+0x130>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d00b      	beq.n	8005360 <TIM_Base_SetConfig+0x40>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	4a42      	ldr	r2, [pc, #264]	@ (8005454 <TIM_Base_SetConfig+0x134>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d007      	beq.n	8005360 <TIM_Base_SetConfig+0x40>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4a41      	ldr	r2, [pc, #260]	@ (8005458 <TIM_Base_SetConfig+0x138>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d003      	beq.n	8005360 <TIM_Base_SetConfig+0x40>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	4a40      	ldr	r2, [pc, #256]	@ (800545c <TIM_Base_SetConfig+0x13c>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d108      	bne.n	8005372 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005366:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	68fa      	ldr	r2, [r7, #12]
 800536e:	4313      	orrs	r3, r2
 8005370:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a35      	ldr	r2, [pc, #212]	@ (800544c <TIM_Base_SetConfig+0x12c>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d01f      	beq.n	80053ba <TIM_Base_SetConfig+0x9a>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005380:	d01b      	beq.n	80053ba <TIM_Base_SetConfig+0x9a>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a32      	ldr	r2, [pc, #200]	@ (8005450 <TIM_Base_SetConfig+0x130>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d017      	beq.n	80053ba <TIM_Base_SetConfig+0x9a>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a31      	ldr	r2, [pc, #196]	@ (8005454 <TIM_Base_SetConfig+0x134>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d013      	beq.n	80053ba <TIM_Base_SetConfig+0x9a>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a30      	ldr	r2, [pc, #192]	@ (8005458 <TIM_Base_SetConfig+0x138>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d00f      	beq.n	80053ba <TIM_Base_SetConfig+0x9a>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4a2f      	ldr	r2, [pc, #188]	@ (800545c <TIM_Base_SetConfig+0x13c>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d00b      	beq.n	80053ba <TIM_Base_SetConfig+0x9a>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4a2e      	ldr	r2, [pc, #184]	@ (8005460 <TIM_Base_SetConfig+0x140>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d007      	beq.n	80053ba <TIM_Base_SetConfig+0x9a>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	4a2d      	ldr	r2, [pc, #180]	@ (8005464 <TIM_Base_SetConfig+0x144>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d003      	beq.n	80053ba <TIM_Base_SetConfig+0x9a>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	4a2c      	ldr	r2, [pc, #176]	@ (8005468 <TIM_Base_SetConfig+0x148>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d108      	bne.n	80053cc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	68db      	ldr	r3, [r3, #12]
 80053c6:	68fa      	ldr	r2, [r7, #12]
 80053c8:	4313      	orrs	r3, r2
 80053ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	695b      	ldr	r3, [r3, #20]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	68fa      	ldr	r2, [r7, #12]
 80053de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	689a      	ldr	r2, [r3, #8]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	4a16      	ldr	r2, [pc, #88]	@ (800544c <TIM_Base_SetConfig+0x12c>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d00f      	beq.n	8005418 <TIM_Base_SetConfig+0xf8>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	4a18      	ldr	r2, [pc, #96]	@ (800545c <TIM_Base_SetConfig+0x13c>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d00b      	beq.n	8005418 <TIM_Base_SetConfig+0xf8>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	4a17      	ldr	r2, [pc, #92]	@ (8005460 <TIM_Base_SetConfig+0x140>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d007      	beq.n	8005418 <TIM_Base_SetConfig+0xf8>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4a16      	ldr	r2, [pc, #88]	@ (8005464 <TIM_Base_SetConfig+0x144>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d003      	beq.n	8005418 <TIM_Base_SetConfig+0xf8>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	4a15      	ldr	r2, [pc, #84]	@ (8005468 <TIM_Base_SetConfig+0x148>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d103      	bne.n	8005420 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	691a      	ldr	r2, [r3, #16]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	691b      	ldr	r3, [r3, #16]
 800542a:	f003 0301 	and.w	r3, r3, #1
 800542e:	2b01      	cmp	r3, #1
 8005430:	d105      	bne.n	800543e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	691b      	ldr	r3, [r3, #16]
 8005436:	f023 0201 	bic.w	r2, r3, #1
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	611a      	str	r2, [r3, #16]
  }
}
 800543e:	bf00      	nop
 8005440:	3714      	adds	r7, #20
 8005442:	46bd      	mov	sp, r7
 8005444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005448:	4770      	bx	lr
 800544a:	bf00      	nop
 800544c:	40012c00 	.word	0x40012c00
 8005450:	40000400 	.word	0x40000400
 8005454:	40000800 	.word	0x40000800
 8005458:	40000c00 	.word	0x40000c00
 800545c:	40013400 	.word	0x40013400
 8005460:	40014000 	.word	0x40014000
 8005464:	40014400 	.word	0x40014400
 8005468:	40014800 	.word	0x40014800

0800546c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800546c:	b480      	push	{r7}
 800546e:	b087      	sub	sp, #28
 8005470:	af00      	add	r7, sp, #0
 8005472:	60f8      	str	r0, [r7, #12]
 8005474:	60b9      	str	r1, [r7, #8]
 8005476:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6a1b      	ldr	r3, [r3, #32]
 800547c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	6a1b      	ldr	r3, [r3, #32]
 8005482:	f023 0201 	bic.w	r2, r3, #1
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	699b      	ldr	r3, [r3, #24]
 800548e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005496:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	011b      	lsls	r3, r3, #4
 800549c:	693a      	ldr	r2, [r7, #16]
 800549e:	4313      	orrs	r3, r2
 80054a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	f023 030a 	bic.w	r3, r3, #10
 80054a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80054aa:	697a      	ldr	r2, [r7, #20]
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	4313      	orrs	r3, r2
 80054b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	693a      	ldr	r2, [r7, #16]
 80054b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	697a      	ldr	r2, [r7, #20]
 80054bc:	621a      	str	r2, [r3, #32]
}
 80054be:	bf00      	nop
 80054c0:	371c      	adds	r7, #28
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr

080054ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054ca:	b480      	push	{r7}
 80054cc:	b087      	sub	sp, #28
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	60f8      	str	r0, [r7, #12]
 80054d2:	60b9      	str	r1, [r7, #8]
 80054d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	6a1b      	ldr	r3, [r3, #32]
 80054da:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	6a1b      	ldr	r3, [r3, #32]
 80054e0:	f023 0210 	bic.w	r2, r3, #16
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	699b      	ldr	r3, [r3, #24]
 80054ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80054f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	031b      	lsls	r3, r3, #12
 80054fa:	693a      	ldr	r2, [r7, #16]
 80054fc:	4313      	orrs	r3, r2
 80054fe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005506:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	011b      	lsls	r3, r3, #4
 800550c:	697a      	ldr	r2, [r7, #20]
 800550e:	4313      	orrs	r3, r2
 8005510:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	693a      	ldr	r2, [r7, #16]
 8005516:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	697a      	ldr	r2, [r7, #20]
 800551c:	621a      	str	r2, [r3, #32]
}
 800551e:	bf00      	nop
 8005520:	371c      	adds	r7, #28
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr

0800552a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800552a:	b480      	push	{r7}
 800552c:	b085      	sub	sp, #20
 800552e:	af00      	add	r7, sp, #0
 8005530:	6078      	str	r0, [r7, #4]
 8005532:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	689b      	ldr	r3, [r3, #8]
 8005538:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005540:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005542:	683a      	ldr	r2, [r7, #0]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	4313      	orrs	r3, r2
 8005548:	f043 0307 	orr.w	r3, r3, #7
 800554c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	68fa      	ldr	r2, [r7, #12]
 8005552:	609a      	str	r2, [r3, #8]
}
 8005554:	bf00      	nop
 8005556:	3714      	adds	r7, #20
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr

08005560 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005560:	b480      	push	{r7}
 8005562:	b087      	sub	sp, #28
 8005564:	af00      	add	r7, sp, #0
 8005566:	60f8      	str	r0, [r7, #12]
 8005568:	60b9      	str	r1, [r7, #8]
 800556a:	607a      	str	r2, [r7, #4]
 800556c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800557a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	021a      	lsls	r2, r3, #8
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	431a      	orrs	r2, r3
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	4313      	orrs	r3, r2
 8005588:	697a      	ldr	r2, [r7, #20]
 800558a:	4313      	orrs	r3, r2
 800558c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	697a      	ldr	r2, [r7, #20]
 8005592:	609a      	str	r2, [r3, #8]
}
 8005594:	bf00      	nop
 8005596:	371c      	adds	r7, #28
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr

080055a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b087      	sub	sp, #28
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	60f8      	str	r0, [r7, #12]
 80055a8:	60b9      	str	r1, [r7, #8]
 80055aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	f003 031f 	and.w	r3, r3, #31
 80055b2:	2201      	movs	r2, #1
 80055b4:	fa02 f303 	lsl.w	r3, r2, r3
 80055b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6a1a      	ldr	r2, [r3, #32]
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	43db      	mvns	r3, r3
 80055c2:	401a      	ands	r2, r3
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6a1a      	ldr	r2, [r3, #32]
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	f003 031f 	and.w	r3, r3, #31
 80055d2:	6879      	ldr	r1, [r7, #4]
 80055d4:	fa01 f303 	lsl.w	r3, r1, r3
 80055d8:	431a      	orrs	r2, r3
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	621a      	str	r2, [r3, #32]
}
 80055de:	bf00      	nop
 80055e0:	371c      	adds	r7, #28
 80055e2:	46bd      	mov	sp, r7
 80055e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e8:	4770      	bx	lr
	...

080055ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b085      	sub	sp, #20
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
 80055f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d101      	bne.n	8005604 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005600:	2302      	movs	r3, #2
 8005602:	e068      	b.n	80056d6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2202      	movs	r2, #2
 8005610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a2e      	ldr	r2, [pc, #184]	@ (80056e4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d004      	beq.n	8005638 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a2d      	ldr	r2, [pc, #180]	@ (80056e8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d108      	bne.n	800564a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800563e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	68fa      	ldr	r2, [r7, #12]
 8005646:	4313      	orrs	r3, r2
 8005648:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005650:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	68fa      	ldr	r2, [r7, #12]
 8005658:	4313      	orrs	r3, r2
 800565a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	68fa      	ldr	r2, [r7, #12]
 8005662:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a1e      	ldr	r2, [pc, #120]	@ (80056e4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d01d      	beq.n	80056aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005676:	d018      	beq.n	80056aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a1b      	ldr	r2, [pc, #108]	@ (80056ec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d013      	beq.n	80056aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a1a      	ldr	r2, [pc, #104]	@ (80056f0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d00e      	beq.n	80056aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a18      	ldr	r2, [pc, #96]	@ (80056f4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d009      	beq.n	80056aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a13      	ldr	r2, [pc, #76]	@ (80056e8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d004      	beq.n	80056aa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a14      	ldr	r2, [pc, #80]	@ (80056f8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d10c      	bne.n	80056c4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	68ba      	ldr	r2, [r7, #8]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	68ba      	ldr	r2, [r7, #8]
 80056c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80056d4:	2300      	movs	r3, #0
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3714      	adds	r7, #20
 80056da:	46bd      	mov	sp, r7
 80056dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e0:	4770      	bx	lr
 80056e2:	bf00      	nop
 80056e4:	40012c00 	.word	0x40012c00
 80056e8:	40013400 	.word	0x40013400
 80056ec:	40000400 	.word	0x40000400
 80056f0:	40000800 	.word	0x40000800
 80056f4:	40000c00 	.word	0x40000c00
 80056f8:	40014000 	.word	0x40014000

080056fc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b083      	sub	sp, #12
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005704:	bf00      	nop
 8005706:	370c      	adds	r7, #12
 8005708:	46bd      	mov	sp, r7
 800570a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570e:	4770      	bx	lr

08005710 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005710:	b480      	push	{r7}
 8005712:	b083      	sub	sp, #12
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005718:	bf00      	nop
 800571a:	370c      	adds	r7, #12
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr

08005724 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005724:	b480      	push	{r7}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800572c:	bf00      	nop
 800572e:	370c      	adds	r7, #12
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr

08005738 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b082      	sub	sp, #8
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d101      	bne.n	800574a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e040      	b.n	80057cc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800574e:	2b00      	cmp	r3, #0
 8005750:	d106      	bne.n	8005760 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2200      	movs	r2, #0
 8005756:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f7fc fb92 	bl	8001e84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2224      	movs	r2, #36	@ 0x24
 8005764:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f022 0201 	bic.w	r2, r2, #1
 8005774:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800577a:	2b00      	cmp	r3, #0
 800577c:	d002      	beq.n	8005784 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f000 fedc 	bl	800653c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	f000 fc21 	bl	8005fcc <UART_SetConfig>
 800578a:	4603      	mov	r3, r0
 800578c:	2b01      	cmp	r3, #1
 800578e:	d101      	bne.n	8005794 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	e01b      	b.n	80057cc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	685a      	ldr	r2, [r3, #4]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80057a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	689a      	ldr	r2, [r3, #8]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80057b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f042 0201 	orr.w	r2, r2, #1
 80057c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f000 ff5b 	bl	8006680 <UART_CheckIdleState>
 80057ca:	4603      	mov	r3, r0
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3708      	adds	r7, #8
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}

080057d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b08a      	sub	sp, #40	@ 0x28
 80057d8:	af02      	add	r7, sp, #8
 80057da:	60f8      	str	r0, [r7, #12]
 80057dc:	60b9      	str	r1, [r7, #8]
 80057de:	603b      	str	r3, [r7, #0]
 80057e0:	4613      	mov	r3, r2
 80057e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80057e8:	2b20      	cmp	r3, #32
 80057ea:	d177      	bne.n	80058dc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d002      	beq.n	80057f8 <HAL_UART_Transmit+0x24>
 80057f2:	88fb      	ldrh	r3, [r7, #6]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d101      	bne.n	80057fc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	e070      	b.n	80058de <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2200      	movs	r2, #0
 8005800:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2221      	movs	r2, #33	@ 0x21
 8005808:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800580a:	f7fc fe07 	bl	800241c <HAL_GetTick>
 800580e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	88fa      	ldrh	r2, [r7, #6]
 8005814:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	88fa      	ldrh	r2, [r7, #6]
 800581c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005828:	d108      	bne.n	800583c <HAL_UART_Transmit+0x68>
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	691b      	ldr	r3, [r3, #16]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d104      	bne.n	800583c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005832:	2300      	movs	r3, #0
 8005834:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	61bb      	str	r3, [r7, #24]
 800583a:	e003      	b.n	8005844 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005840:	2300      	movs	r3, #0
 8005842:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005844:	e02f      	b.n	80058a6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	9300      	str	r3, [sp, #0]
 800584a:	697b      	ldr	r3, [r7, #20]
 800584c:	2200      	movs	r2, #0
 800584e:	2180      	movs	r1, #128	@ 0x80
 8005850:	68f8      	ldr	r0, [r7, #12]
 8005852:	f000 ffbd 	bl	80067d0 <UART_WaitOnFlagUntilTimeout>
 8005856:	4603      	mov	r3, r0
 8005858:	2b00      	cmp	r3, #0
 800585a:	d004      	beq.n	8005866 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2220      	movs	r2, #32
 8005860:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005862:	2303      	movs	r3, #3
 8005864:	e03b      	b.n	80058de <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005866:	69fb      	ldr	r3, [r7, #28]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d10b      	bne.n	8005884 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800586c:	69bb      	ldr	r3, [r7, #24]
 800586e:	881a      	ldrh	r2, [r3, #0]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005878:	b292      	uxth	r2, r2
 800587a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800587c:	69bb      	ldr	r3, [r7, #24]
 800587e:	3302      	adds	r3, #2
 8005880:	61bb      	str	r3, [r7, #24]
 8005882:	e007      	b.n	8005894 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005884:	69fb      	ldr	r3, [r7, #28]
 8005886:	781a      	ldrb	r2, [r3, #0]
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800588e:	69fb      	ldr	r3, [r7, #28]
 8005890:	3301      	adds	r3, #1
 8005892:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800589a:	b29b      	uxth	r3, r3
 800589c:	3b01      	subs	r3, #1
 800589e:	b29a      	uxth	r2, r3
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d1c9      	bne.n	8005846 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	9300      	str	r3, [sp, #0]
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	2200      	movs	r2, #0
 80058ba:	2140      	movs	r1, #64	@ 0x40
 80058bc:	68f8      	ldr	r0, [r7, #12]
 80058be:	f000 ff87 	bl	80067d0 <UART_WaitOnFlagUntilTimeout>
 80058c2:	4603      	mov	r3, r0
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d004      	beq.n	80058d2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2220      	movs	r2, #32
 80058cc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80058ce:	2303      	movs	r3, #3
 80058d0:	e005      	b.n	80058de <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2220      	movs	r2, #32
 80058d6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80058d8:	2300      	movs	r3, #0
 80058da:	e000      	b.n	80058de <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80058dc:	2302      	movs	r3, #2
  }
}
 80058de:	4618      	mov	r0, r3
 80058e0:	3720      	adds	r7, #32
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}
	...

080058e8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b08a      	sub	sp, #40	@ 0x28
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	60f8      	str	r0, [r7, #12]
 80058f0:	60b9      	str	r1, [r7, #8]
 80058f2:	4613      	mov	r3, r2
 80058f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058fc:	2b20      	cmp	r3, #32
 80058fe:	d137      	bne.n	8005970 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d002      	beq.n	800590c <HAL_UART_Receive_IT+0x24>
 8005906:	88fb      	ldrh	r3, [r7, #6]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d101      	bne.n	8005910 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800590c:	2301      	movs	r3, #1
 800590e:	e030      	b.n	8005972 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a18      	ldr	r2, [pc, #96]	@ (800597c <HAL_UART_Receive_IT+0x94>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d01f      	beq.n	8005960 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800592a:	2b00      	cmp	r3, #0
 800592c:	d018      	beq.n	8005960 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	e853 3f00 	ldrex	r3, [r3]
 800593a:	613b      	str	r3, [r7, #16]
   return(result);
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005942:	627b      	str	r3, [r7, #36]	@ 0x24
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	461a      	mov	r2, r3
 800594a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800594c:	623b      	str	r3, [r7, #32]
 800594e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005950:	69f9      	ldr	r1, [r7, #28]
 8005952:	6a3a      	ldr	r2, [r7, #32]
 8005954:	e841 2300 	strex	r3, r2, [r1]
 8005958:	61bb      	str	r3, [r7, #24]
   return(result);
 800595a:	69bb      	ldr	r3, [r7, #24]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d1e6      	bne.n	800592e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005960:	88fb      	ldrh	r3, [r7, #6]
 8005962:	461a      	mov	r2, r3
 8005964:	68b9      	ldr	r1, [r7, #8]
 8005966:	68f8      	ldr	r0, [r7, #12]
 8005968:	f000 ffa0 	bl	80068ac <UART_Start_Receive_IT>
 800596c:	4603      	mov	r3, r0
 800596e:	e000      	b.n	8005972 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005970:	2302      	movs	r3, #2
  }
}
 8005972:	4618      	mov	r0, r3
 8005974:	3728      	adds	r7, #40	@ 0x28
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}
 800597a:	bf00      	nop
 800597c:	40008000 	.word	0x40008000

08005980 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b0ba      	sub	sp, #232	@ 0xe8
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	69db      	ldr	r3, [r3, #28]
 800598e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80059a6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80059aa:	f640 030f 	movw	r3, #2063	@ 0x80f
 80059ae:	4013      	ands	r3, r2
 80059b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80059b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d115      	bne.n	80059e8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80059bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059c0:	f003 0320 	and.w	r3, r3, #32
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d00f      	beq.n	80059e8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80059c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059cc:	f003 0320 	and.w	r3, r3, #32
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d009      	beq.n	80059e8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80059d8:	2b00      	cmp	r3, #0
 80059da:	f000 82ca 	beq.w	8005f72 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	4798      	blx	r3
      }
      return;
 80059e6:	e2c4      	b.n	8005f72 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80059e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	f000 8117 	beq.w	8005c20 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80059f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059f6:	f003 0301 	and.w	r3, r3, #1
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d106      	bne.n	8005a0c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80059fe:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005a02:	4b85      	ldr	r3, [pc, #532]	@ (8005c18 <HAL_UART_IRQHandler+0x298>)
 8005a04:	4013      	ands	r3, r2
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	f000 810a 	beq.w	8005c20 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005a0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a10:	f003 0301 	and.w	r3, r3, #1
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d011      	beq.n	8005a3c <HAL_UART_IRQHandler+0xbc>
 8005a18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d00b      	beq.n	8005a3c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2201      	movs	r2, #1
 8005a2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a32:	f043 0201 	orr.w	r2, r3, #1
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a40:	f003 0302 	and.w	r3, r3, #2
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d011      	beq.n	8005a6c <HAL_UART_IRQHandler+0xec>
 8005a48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a4c:	f003 0301 	and.w	r3, r3, #1
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d00b      	beq.n	8005a6c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	2202      	movs	r2, #2
 8005a5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a62:	f043 0204 	orr.w	r2, r3, #4
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a70:	f003 0304 	and.w	r3, r3, #4
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d011      	beq.n	8005a9c <HAL_UART_IRQHandler+0x11c>
 8005a78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a7c:	f003 0301 	and.w	r3, r3, #1
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d00b      	beq.n	8005a9c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	2204      	movs	r2, #4
 8005a8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a92:	f043 0202 	orr.w	r2, r3, #2
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005a9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005aa0:	f003 0308 	and.w	r3, r3, #8
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d017      	beq.n	8005ad8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005aa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005aac:	f003 0320 	and.w	r3, r3, #32
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d105      	bne.n	8005ac0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005ab4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ab8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d00b      	beq.n	8005ad8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	2208      	movs	r2, #8
 8005ac6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ace:	f043 0208 	orr.w	r2, r3, #8
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005ad8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005adc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d012      	beq.n	8005b0a <HAL_UART_IRQHandler+0x18a>
 8005ae4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ae8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d00c      	beq.n	8005b0a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005af8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b00:	f043 0220 	orr.w	r2, r3, #32
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	f000 8230 	beq.w	8005f76 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005b16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b1a:	f003 0320 	and.w	r3, r3, #32
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d00d      	beq.n	8005b3e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005b22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b26:	f003 0320 	and.w	r3, r3, #32
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d007      	beq.n	8005b3e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d003      	beq.n	8005b3e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b44:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b52:	2b40      	cmp	r3, #64	@ 0x40
 8005b54:	d005      	beq.n	8005b62 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005b56:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005b5a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d04f      	beq.n	8005c02 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	f000 ff68 	bl	8006a38 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b72:	2b40      	cmp	r3, #64	@ 0x40
 8005b74:	d141      	bne.n	8005bfa <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	3308      	adds	r3, #8
 8005b7c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b80:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005b84:	e853 3f00 	ldrex	r3, [r3]
 8005b88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005b8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005b90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	3308      	adds	r3, #8
 8005b9e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005ba2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005ba6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005baa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005bae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005bb2:	e841 2300 	strex	r3, r2, [r1]
 8005bb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005bba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d1d9      	bne.n	8005b76 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d013      	beq.n	8005bf2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bce:	4a13      	ldr	r2, [pc, #76]	@ (8005c1c <HAL_UART_IRQHandler+0x29c>)
 8005bd0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	f7fc fd9f 	bl	800271a <HAL_DMA_Abort_IT>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d017      	beq.n	8005c12 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be8:	687a      	ldr	r2, [r7, #4]
 8005bea:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005bec:	4610      	mov	r0, r2
 8005bee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bf0:	e00f      	b.n	8005c12 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f000 f9d4 	bl	8005fa0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bf8:	e00b      	b.n	8005c12 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f000 f9d0 	bl	8005fa0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c00:	e007      	b.n	8005c12 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f000 f9cc 	bl	8005fa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005c10:	e1b1      	b.n	8005f76 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c12:	bf00      	nop
    return;
 8005c14:	e1af      	b.n	8005f76 <HAL_UART_IRQHandler+0x5f6>
 8005c16:	bf00      	nop
 8005c18:	04000120 	.word	0x04000120
 8005c1c:	08006b01 	.word	0x08006b01

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c24:	2b01      	cmp	r3, #1
 8005c26:	f040 816a 	bne.w	8005efe <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005c2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c2e:	f003 0310 	and.w	r3, r3, #16
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	f000 8163 	beq.w	8005efe <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005c38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c3c:	f003 0310 	and.w	r3, r3, #16
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	f000 815c 	beq.w	8005efe <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	2210      	movs	r2, #16
 8005c4c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	689b      	ldr	r3, [r3, #8]
 8005c54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c58:	2b40      	cmp	r3, #64	@ 0x40
 8005c5a:	f040 80d4 	bne.w	8005e06 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005c6a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	f000 80ad 	beq.w	8005dce <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005c7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	f080 80a5 	bcs.w	8005dce <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c8a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f003 0320 	and.w	r3, r3, #32
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	f040 8086 	bne.w	8005dac <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005cac:	e853 3f00 	ldrex	r3, [r3]
 8005cb0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005cb4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005cb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005cbc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	461a      	mov	r2, r3
 8005cc6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005cca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005cce:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005cd6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005cda:	e841 2300 	strex	r3, r2, [r1]
 8005cde:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005ce2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d1da      	bne.n	8005ca0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	3308      	adds	r3, #8
 8005cf0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005cf4:	e853 3f00 	ldrex	r3, [r3]
 8005cf8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005cfa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005cfc:	f023 0301 	bic.w	r3, r3, #1
 8005d00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	3308      	adds	r3, #8
 8005d0a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005d0e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005d12:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d14:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005d16:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005d1a:	e841 2300 	strex	r3, r2, [r1]
 8005d1e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005d20:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d1e1      	bne.n	8005cea <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	3308      	adds	r3, #8
 8005d2c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d2e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005d30:	e853 3f00 	ldrex	r3, [r3]
 8005d34:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005d36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	3308      	adds	r3, #8
 8005d46:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005d4a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005d4c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d4e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005d50:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005d52:	e841 2300 	strex	r3, r2, [r1]
 8005d56:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005d58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d1e3      	bne.n	8005d26 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2220      	movs	r2, #32
 8005d62:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d74:	e853 3f00 	ldrex	r3, [r3]
 8005d78:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005d7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d7c:	f023 0310 	bic.w	r3, r3, #16
 8005d80:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	461a      	mov	r2, r3
 8005d8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d8e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005d90:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d92:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005d94:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005d96:	e841 2300 	strex	r3, r2, [r1]
 8005d9a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005d9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d1e4      	bne.n	8005d6c <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005da6:	4618      	mov	r0, r3
 8005da8:	f7fc fc79 	bl	800269e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2202      	movs	r2, #2
 8005db0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	1ad3      	subs	r3, r2, r3
 8005dc2:	b29b      	uxth	r3, r3
 8005dc4:	4619      	mov	r1, r3
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f000 f8f4 	bl	8005fb4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005dcc:	e0d5      	b.n	8005f7a <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005dd4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	f040 80ce 	bne.w	8005f7a <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f003 0320 	and.w	r3, r3, #32
 8005dea:	2b20      	cmp	r3, #32
 8005dec:	f040 80c5 	bne.w	8005f7a <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2202      	movs	r2, #2
 8005df4:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005dfc:	4619      	mov	r1, r3
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f000 f8d8 	bl	8005fb4 <HAL_UARTEx_RxEventCallback>
      return;
 8005e04:	e0b9      	b.n	8005f7a <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005e12:	b29b      	uxth	r3, r3
 8005e14:	1ad3      	subs	r3, r2, r3
 8005e16:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	f000 80ab 	beq.w	8005f7e <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8005e28:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	f000 80a6 	beq.w	8005f7e <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e3a:	e853 3f00 	ldrex	r3, [r3]
 8005e3e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005e40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e46:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	461a      	mov	r2, r3
 8005e50:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005e54:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e56:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e58:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005e5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e5c:	e841 2300 	strex	r3, r2, [r1]
 8005e60:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005e62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d1e4      	bne.n	8005e32 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	3308      	adds	r3, #8
 8005e6e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e72:	e853 3f00 	ldrex	r3, [r3]
 8005e76:	623b      	str	r3, [r7, #32]
   return(result);
 8005e78:	6a3b      	ldr	r3, [r7, #32]
 8005e7a:	f023 0301 	bic.w	r3, r3, #1
 8005e7e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	3308      	adds	r3, #8
 8005e88:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005e8c:	633a      	str	r2, [r7, #48]	@ 0x30
 8005e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e90:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e94:	e841 2300 	strex	r3, r2, [r1]
 8005e98:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d1e3      	bne.n	8005e68 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2220      	movs	r2, #32
 8005ea4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	e853 3f00 	ldrex	r3, [r3]
 8005ec0:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	f023 0310 	bic.w	r3, r3, #16
 8005ec8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	461a      	mov	r2, r3
 8005ed2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005ed6:	61fb      	str	r3, [r7, #28]
 8005ed8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eda:	69b9      	ldr	r1, [r7, #24]
 8005edc:	69fa      	ldr	r2, [r7, #28]
 8005ede:	e841 2300 	strex	r3, r2, [r1]
 8005ee2:	617b      	str	r3, [r7, #20]
   return(result);
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d1e4      	bne.n	8005eb4 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2202      	movs	r2, #2
 8005eee:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005ef0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005ef4:	4619      	mov	r1, r3
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f000 f85c 	bl	8005fb4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005efc:	e03f      	b.n	8005f7e <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005efe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d00e      	beq.n	8005f28 <HAL_UART_IRQHandler+0x5a8>
 8005f0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d008      	beq.n	8005f28 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005f1e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f000 ffe9 	bl	8006ef8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005f26:	e02d      	b.n	8005f84 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005f28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d00e      	beq.n	8005f52 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005f34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d008      	beq.n	8005f52 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d01c      	beq.n	8005f82 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f4c:	6878      	ldr	r0, [r7, #4]
 8005f4e:	4798      	blx	r3
    }
    return;
 8005f50:	e017      	b.n	8005f82 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005f52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d012      	beq.n	8005f84 <HAL_UART_IRQHandler+0x604>
 8005f5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d00c      	beq.n	8005f84 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f000 fdde 	bl	8006b2c <UART_EndTransmit_IT>
    return;
 8005f70:	e008      	b.n	8005f84 <HAL_UART_IRQHandler+0x604>
      return;
 8005f72:	bf00      	nop
 8005f74:	e006      	b.n	8005f84 <HAL_UART_IRQHandler+0x604>
    return;
 8005f76:	bf00      	nop
 8005f78:	e004      	b.n	8005f84 <HAL_UART_IRQHandler+0x604>
      return;
 8005f7a:	bf00      	nop
 8005f7c:	e002      	b.n	8005f84 <HAL_UART_IRQHandler+0x604>
      return;
 8005f7e:	bf00      	nop
 8005f80:	e000      	b.n	8005f84 <HAL_UART_IRQHandler+0x604>
    return;
 8005f82:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005f84:	37e8      	adds	r7, #232	@ 0xe8
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}
 8005f8a:	bf00      	nop

08005f8c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b083      	sub	sp, #12
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005f94:	bf00      	nop
 8005f96:	370c      	adds	r7, #12
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr

08005fa0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b083      	sub	sp, #12
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005fa8:	bf00      	nop
 8005faa:	370c      	adds	r7, #12
 8005fac:	46bd      	mov	sp, r7
 8005fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb2:	4770      	bx	lr

08005fb4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
 8005fbc:	460b      	mov	r3, r1
 8005fbe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005fc0:	bf00      	nop
 8005fc2:	370c      	adds	r7, #12
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fd0:	b08a      	sub	sp, #40	@ 0x28
 8005fd2:	af00      	add	r7, sp, #0
 8005fd4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	689a      	ldr	r2, [r3, #8]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	691b      	ldr	r3, [r3, #16]
 8005fe4:	431a      	orrs	r2, r3
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	695b      	ldr	r3, [r3, #20]
 8005fea:	431a      	orrs	r2, r3
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	69db      	ldr	r3, [r3, #28]
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	4ba4      	ldr	r3, [pc, #656]	@ (800628c <UART_SetConfig+0x2c0>)
 8005ffc:	4013      	ands	r3, r2
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	6812      	ldr	r2, [r2, #0]
 8006002:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006004:	430b      	orrs	r3, r1
 8006006:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	68da      	ldr	r2, [r3, #12]
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	430a      	orrs	r2, r1
 800601c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	699b      	ldr	r3, [r3, #24]
 8006022:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a99      	ldr	r2, [pc, #612]	@ (8006290 <UART_SetConfig+0x2c4>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d004      	beq.n	8006038 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	6a1b      	ldr	r3, [r3, #32]
 8006032:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006034:	4313      	orrs	r3, r2
 8006036:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006048:	430a      	orrs	r2, r1
 800604a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a90      	ldr	r2, [pc, #576]	@ (8006294 <UART_SetConfig+0x2c8>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d126      	bne.n	80060a4 <UART_SetConfig+0xd8>
 8006056:	4b90      	ldr	r3, [pc, #576]	@ (8006298 <UART_SetConfig+0x2cc>)
 8006058:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800605c:	f003 0303 	and.w	r3, r3, #3
 8006060:	2b03      	cmp	r3, #3
 8006062:	d81b      	bhi.n	800609c <UART_SetConfig+0xd0>
 8006064:	a201      	add	r2, pc, #4	@ (adr r2, 800606c <UART_SetConfig+0xa0>)
 8006066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800606a:	bf00      	nop
 800606c:	0800607d 	.word	0x0800607d
 8006070:	0800608d 	.word	0x0800608d
 8006074:	08006085 	.word	0x08006085
 8006078:	08006095 	.word	0x08006095
 800607c:	2301      	movs	r3, #1
 800607e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006082:	e116      	b.n	80062b2 <UART_SetConfig+0x2e6>
 8006084:	2302      	movs	r3, #2
 8006086:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800608a:	e112      	b.n	80062b2 <UART_SetConfig+0x2e6>
 800608c:	2304      	movs	r3, #4
 800608e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006092:	e10e      	b.n	80062b2 <UART_SetConfig+0x2e6>
 8006094:	2308      	movs	r3, #8
 8006096:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800609a:	e10a      	b.n	80062b2 <UART_SetConfig+0x2e6>
 800609c:	2310      	movs	r3, #16
 800609e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060a2:	e106      	b.n	80062b2 <UART_SetConfig+0x2e6>
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a7c      	ldr	r2, [pc, #496]	@ (800629c <UART_SetConfig+0x2d0>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d138      	bne.n	8006120 <UART_SetConfig+0x154>
 80060ae:	4b7a      	ldr	r3, [pc, #488]	@ (8006298 <UART_SetConfig+0x2cc>)
 80060b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060b4:	f003 030c 	and.w	r3, r3, #12
 80060b8:	2b0c      	cmp	r3, #12
 80060ba:	d82d      	bhi.n	8006118 <UART_SetConfig+0x14c>
 80060bc:	a201      	add	r2, pc, #4	@ (adr r2, 80060c4 <UART_SetConfig+0xf8>)
 80060be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060c2:	bf00      	nop
 80060c4:	080060f9 	.word	0x080060f9
 80060c8:	08006119 	.word	0x08006119
 80060cc:	08006119 	.word	0x08006119
 80060d0:	08006119 	.word	0x08006119
 80060d4:	08006109 	.word	0x08006109
 80060d8:	08006119 	.word	0x08006119
 80060dc:	08006119 	.word	0x08006119
 80060e0:	08006119 	.word	0x08006119
 80060e4:	08006101 	.word	0x08006101
 80060e8:	08006119 	.word	0x08006119
 80060ec:	08006119 	.word	0x08006119
 80060f0:	08006119 	.word	0x08006119
 80060f4:	08006111 	.word	0x08006111
 80060f8:	2300      	movs	r3, #0
 80060fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80060fe:	e0d8      	b.n	80062b2 <UART_SetConfig+0x2e6>
 8006100:	2302      	movs	r3, #2
 8006102:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006106:	e0d4      	b.n	80062b2 <UART_SetConfig+0x2e6>
 8006108:	2304      	movs	r3, #4
 800610a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800610e:	e0d0      	b.n	80062b2 <UART_SetConfig+0x2e6>
 8006110:	2308      	movs	r3, #8
 8006112:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006116:	e0cc      	b.n	80062b2 <UART_SetConfig+0x2e6>
 8006118:	2310      	movs	r3, #16
 800611a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800611e:	e0c8      	b.n	80062b2 <UART_SetConfig+0x2e6>
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a5e      	ldr	r2, [pc, #376]	@ (80062a0 <UART_SetConfig+0x2d4>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d125      	bne.n	8006176 <UART_SetConfig+0x1aa>
 800612a:	4b5b      	ldr	r3, [pc, #364]	@ (8006298 <UART_SetConfig+0x2cc>)
 800612c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006130:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006134:	2b30      	cmp	r3, #48	@ 0x30
 8006136:	d016      	beq.n	8006166 <UART_SetConfig+0x19a>
 8006138:	2b30      	cmp	r3, #48	@ 0x30
 800613a:	d818      	bhi.n	800616e <UART_SetConfig+0x1a2>
 800613c:	2b20      	cmp	r3, #32
 800613e:	d00a      	beq.n	8006156 <UART_SetConfig+0x18a>
 8006140:	2b20      	cmp	r3, #32
 8006142:	d814      	bhi.n	800616e <UART_SetConfig+0x1a2>
 8006144:	2b00      	cmp	r3, #0
 8006146:	d002      	beq.n	800614e <UART_SetConfig+0x182>
 8006148:	2b10      	cmp	r3, #16
 800614a:	d008      	beq.n	800615e <UART_SetConfig+0x192>
 800614c:	e00f      	b.n	800616e <UART_SetConfig+0x1a2>
 800614e:	2300      	movs	r3, #0
 8006150:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006154:	e0ad      	b.n	80062b2 <UART_SetConfig+0x2e6>
 8006156:	2302      	movs	r3, #2
 8006158:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800615c:	e0a9      	b.n	80062b2 <UART_SetConfig+0x2e6>
 800615e:	2304      	movs	r3, #4
 8006160:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006164:	e0a5      	b.n	80062b2 <UART_SetConfig+0x2e6>
 8006166:	2308      	movs	r3, #8
 8006168:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800616c:	e0a1      	b.n	80062b2 <UART_SetConfig+0x2e6>
 800616e:	2310      	movs	r3, #16
 8006170:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006174:	e09d      	b.n	80062b2 <UART_SetConfig+0x2e6>
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a4a      	ldr	r2, [pc, #296]	@ (80062a4 <UART_SetConfig+0x2d8>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d125      	bne.n	80061cc <UART_SetConfig+0x200>
 8006180:	4b45      	ldr	r3, [pc, #276]	@ (8006298 <UART_SetConfig+0x2cc>)
 8006182:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006186:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800618a:	2bc0      	cmp	r3, #192	@ 0xc0
 800618c:	d016      	beq.n	80061bc <UART_SetConfig+0x1f0>
 800618e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006190:	d818      	bhi.n	80061c4 <UART_SetConfig+0x1f8>
 8006192:	2b80      	cmp	r3, #128	@ 0x80
 8006194:	d00a      	beq.n	80061ac <UART_SetConfig+0x1e0>
 8006196:	2b80      	cmp	r3, #128	@ 0x80
 8006198:	d814      	bhi.n	80061c4 <UART_SetConfig+0x1f8>
 800619a:	2b00      	cmp	r3, #0
 800619c:	d002      	beq.n	80061a4 <UART_SetConfig+0x1d8>
 800619e:	2b40      	cmp	r3, #64	@ 0x40
 80061a0:	d008      	beq.n	80061b4 <UART_SetConfig+0x1e8>
 80061a2:	e00f      	b.n	80061c4 <UART_SetConfig+0x1f8>
 80061a4:	2300      	movs	r3, #0
 80061a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061aa:	e082      	b.n	80062b2 <UART_SetConfig+0x2e6>
 80061ac:	2302      	movs	r3, #2
 80061ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061b2:	e07e      	b.n	80062b2 <UART_SetConfig+0x2e6>
 80061b4:	2304      	movs	r3, #4
 80061b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061ba:	e07a      	b.n	80062b2 <UART_SetConfig+0x2e6>
 80061bc:	2308      	movs	r3, #8
 80061be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061c2:	e076      	b.n	80062b2 <UART_SetConfig+0x2e6>
 80061c4:	2310      	movs	r3, #16
 80061c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061ca:	e072      	b.n	80062b2 <UART_SetConfig+0x2e6>
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a35      	ldr	r2, [pc, #212]	@ (80062a8 <UART_SetConfig+0x2dc>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d12a      	bne.n	800622c <UART_SetConfig+0x260>
 80061d6:	4b30      	ldr	r3, [pc, #192]	@ (8006298 <UART_SetConfig+0x2cc>)
 80061d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80061e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061e4:	d01a      	beq.n	800621c <UART_SetConfig+0x250>
 80061e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061ea:	d81b      	bhi.n	8006224 <UART_SetConfig+0x258>
 80061ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061f0:	d00c      	beq.n	800620c <UART_SetConfig+0x240>
 80061f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80061f6:	d815      	bhi.n	8006224 <UART_SetConfig+0x258>
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d003      	beq.n	8006204 <UART_SetConfig+0x238>
 80061fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006200:	d008      	beq.n	8006214 <UART_SetConfig+0x248>
 8006202:	e00f      	b.n	8006224 <UART_SetConfig+0x258>
 8006204:	2300      	movs	r3, #0
 8006206:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800620a:	e052      	b.n	80062b2 <UART_SetConfig+0x2e6>
 800620c:	2302      	movs	r3, #2
 800620e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006212:	e04e      	b.n	80062b2 <UART_SetConfig+0x2e6>
 8006214:	2304      	movs	r3, #4
 8006216:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800621a:	e04a      	b.n	80062b2 <UART_SetConfig+0x2e6>
 800621c:	2308      	movs	r3, #8
 800621e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006222:	e046      	b.n	80062b2 <UART_SetConfig+0x2e6>
 8006224:	2310      	movs	r3, #16
 8006226:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800622a:	e042      	b.n	80062b2 <UART_SetConfig+0x2e6>
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a17      	ldr	r2, [pc, #92]	@ (8006290 <UART_SetConfig+0x2c4>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d13a      	bne.n	80062ac <UART_SetConfig+0x2e0>
 8006236:	4b18      	ldr	r3, [pc, #96]	@ (8006298 <UART_SetConfig+0x2cc>)
 8006238:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800623c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006240:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006244:	d01a      	beq.n	800627c <UART_SetConfig+0x2b0>
 8006246:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800624a:	d81b      	bhi.n	8006284 <UART_SetConfig+0x2b8>
 800624c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006250:	d00c      	beq.n	800626c <UART_SetConfig+0x2a0>
 8006252:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006256:	d815      	bhi.n	8006284 <UART_SetConfig+0x2b8>
 8006258:	2b00      	cmp	r3, #0
 800625a:	d003      	beq.n	8006264 <UART_SetConfig+0x298>
 800625c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006260:	d008      	beq.n	8006274 <UART_SetConfig+0x2a8>
 8006262:	e00f      	b.n	8006284 <UART_SetConfig+0x2b8>
 8006264:	2300      	movs	r3, #0
 8006266:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800626a:	e022      	b.n	80062b2 <UART_SetConfig+0x2e6>
 800626c:	2302      	movs	r3, #2
 800626e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006272:	e01e      	b.n	80062b2 <UART_SetConfig+0x2e6>
 8006274:	2304      	movs	r3, #4
 8006276:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800627a:	e01a      	b.n	80062b2 <UART_SetConfig+0x2e6>
 800627c:	2308      	movs	r3, #8
 800627e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006282:	e016      	b.n	80062b2 <UART_SetConfig+0x2e6>
 8006284:	2310      	movs	r3, #16
 8006286:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800628a:	e012      	b.n	80062b2 <UART_SetConfig+0x2e6>
 800628c:	efff69f3 	.word	0xefff69f3
 8006290:	40008000 	.word	0x40008000
 8006294:	40013800 	.word	0x40013800
 8006298:	40021000 	.word	0x40021000
 800629c:	40004400 	.word	0x40004400
 80062a0:	40004800 	.word	0x40004800
 80062a4:	40004c00 	.word	0x40004c00
 80062a8:	40005000 	.word	0x40005000
 80062ac:	2310      	movs	r3, #16
 80062ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a9f      	ldr	r2, [pc, #636]	@ (8006534 <UART_SetConfig+0x568>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d17a      	bne.n	80063b2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80062bc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80062c0:	2b08      	cmp	r3, #8
 80062c2:	d824      	bhi.n	800630e <UART_SetConfig+0x342>
 80062c4:	a201      	add	r2, pc, #4	@ (adr r2, 80062cc <UART_SetConfig+0x300>)
 80062c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ca:	bf00      	nop
 80062cc:	080062f1 	.word	0x080062f1
 80062d0:	0800630f 	.word	0x0800630f
 80062d4:	080062f9 	.word	0x080062f9
 80062d8:	0800630f 	.word	0x0800630f
 80062dc:	080062ff 	.word	0x080062ff
 80062e0:	0800630f 	.word	0x0800630f
 80062e4:	0800630f 	.word	0x0800630f
 80062e8:	0800630f 	.word	0x0800630f
 80062ec:	08006307 	.word	0x08006307
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062f0:	f7fd feda 	bl	80040a8 <HAL_RCC_GetPCLK1Freq>
 80062f4:	61f8      	str	r0, [r7, #28]
        break;
 80062f6:	e010      	b.n	800631a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062f8:	4b8f      	ldr	r3, [pc, #572]	@ (8006538 <UART_SetConfig+0x56c>)
 80062fa:	61fb      	str	r3, [r7, #28]
        break;
 80062fc:	e00d      	b.n	800631a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062fe:	f7fd fe3b 	bl	8003f78 <HAL_RCC_GetSysClockFreq>
 8006302:	61f8      	str	r0, [r7, #28]
        break;
 8006304:	e009      	b.n	800631a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006306:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800630a:	61fb      	str	r3, [r7, #28]
        break;
 800630c:	e005      	b.n	800631a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800630e:	2300      	movs	r3, #0
 8006310:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006318:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800631a:	69fb      	ldr	r3, [r7, #28]
 800631c:	2b00      	cmp	r3, #0
 800631e:	f000 80fb 	beq.w	8006518 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	685a      	ldr	r2, [r3, #4]
 8006326:	4613      	mov	r3, r2
 8006328:	005b      	lsls	r3, r3, #1
 800632a:	4413      	add	r3, r2
 800632c:	69fa      	ldr	r2, [r7, #28]
 800632e:	429a      	cmp	r2, r3
 8006330:	d305      	bcc.n	800633e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006338:	69fa      	ldr	r2, [r7, #28]
 800633a:	429a      	cmp	r2, r3
 800633c:	d903      	bls.n	8006346 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800633e:	2301      	movs	r3, #1
 8006340:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006344:	e0e8      	b.n	8006518 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006346:	69fb      	ldr	r3, [r7, #28]
 8006348:	2200      	movs	r2, #0
 800634a:	461c      	mov	r4, r3
 800634c:	4615      	mov	r5, r2
 800634e:	f04f 0200 	mov.w	r2, #0
 8006352:	f04f 0300 	mov.w	r3, #0
 8006356:	022b      	lsls	r3, r5, #8
 8006358:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800635c:	0222      	lsls	r2, r4, #8
 800635e:	68f9      	ldr	r1, [r7, #12]
 8006360:	6849      	ldr	r1, [r1, #4]
 8006362:	0849      	lsrs	r1, r1, #1
 8006364:	2000      	movs	r0, #0
 8006366:	4688      	mov	r8, r1
 8006368:	4681      	mov	r9, r0
 800636a:	eb12 0a08 	adds.w	sl, r2, r8
 800636e:	eb43 0b09 	adc.w	fp, r3, r9
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	603b      	str	r3, [r7, #0]
 800637a:	607a      	str	r2, [r7, #4]
 800637c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006380:	4650      	mov	r0, sl
 8006382:	4659      	mov	r1, fp
 8006384:	f7fa fc10 	bl	8000ba8 <__aeabi_uldivmod>
 8006388:	4602      	mov	r2, r0
 800638a:	460b      	mov	r3, r1
 800638c:	4613      	mov	r3, r2
 800638e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006390:	69bb      	ldr	r3, [r7, #24]
 8006392:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006396:	d308      	bcc.n	80063aa <UART_SetConfig+0x3de>
 8006398:	69bb      	ldr	r3, [r7, #24]
 800639a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800639e:	d204      	bcs.n	80063aa <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	69ba      	ldr	r2, [r7, #24]
 80063a6:	60da      	str	r2, [r3, #12]
 80063a8:	e0b6      	b.n	8006518 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80063aa:	2301      	movs	r3, #1
 80063ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80063b0:	e0b2      	b.n	8006518 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	69db      	ldr	r3, [r3, #28]
 80063b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063ba:	d15e      	bne.n	800647a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80063bc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80063c0:	2b08      	cmp	r3, #8
 80063c2:	d828      	bhi.n	8006416 <UART_SetConfig+0x44a>
 80063c4:	a201      	add	r2, pc, #4	@ (adr r2, 80063cc <UART_SetConfig+0x400>)
 80063c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063ca:	bf00      	nop
 80063cc:	080063f1 	.word	0x080063f1
 80063d0:	080063f9 	.word	0x080063f9
 80063d4:	08006401 	.word	0x08006401
 80063d8:	08006417 	.word	0x08006417
 80063dc:	08006407 	.word	0x08006407
 80063e0:	08006417 	.word	0x08006417
 80063e4:	08006417 	.word	0x08006417
 80063e8:	08006417 	.word	0x08006417
 80063ec:	0800640f 	.word	0x0800640f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063f0:	f7fd fe5a 	bl	80040a8 <HAL_RCC_GetPCLK1Freq>
 80063f4:	61f8      	str	r0, [r7, #28]
        break;
 80063f6:	e014      	b.n	8006422 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063f8:	f7fd fe6c 	bl	80040d4 <HAL_RCC_GetPCLK2Freq>
 80063fc:	61f8      	str	r0, [r7, #28]
        break;
 80063fe:	e010      	b.n	8006422 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006400:	4b4d      	ldr	r3, [pc, #308]	@ (8006538 <UART_SetConfig+0x56c>)
 8006402:	61fb      	str	r3, [r7, #28]
        break;
 8006404:	e00d      	b.n	8006422 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006406:	f7fd fdb7 	bl	8003f78 <HAL_RCC_GetSysClockFreq>
 800640a:	61f8      	str	r0, [r7, #28]
        break;
 800640c:	e009      	b.n	8006422 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800640e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006412:	61fb      	str	r3, [r7, #28]
        break;
 8006414:	e005      	b.n	8006422 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006416:	2300      	movs	r3, #0
 8006418:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800641a:	2301      	movs	r3, #1
 800641c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006420:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006422:	69fb      	ldr	r3, [r7, #28]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d077      	beq.n	8006518 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	005a      	lsls	r2, r3, #1
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	685b      	ldr	r3, [r3, #4]
 8006430:	085b      	lsrs	r3, r3, #1
 8006432:	441a      	add	r2, r3
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	685b      	ldr	r3, [r3, #4]
 8006438:	fbb2 f3f3 	udiv	r3, r2, r3
 800643c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800643e:	69bb      	ldr	r3, [r7, #24]
 8006440:	2b0f      	cmp	r3, #15
 8006442:	d916      	bls.n	8006472 <UART_SetConfig+0x4a6>
 8006444:	69bb      	ldr	r3, [r7, #24]
 8006446:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800644a:	d212      	bcs.n	8006472 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800644c:	69bb      	ldr	r3, [r7, #24]
 800644e:	b29b      	uxth	r3, r3
 8006450:	f023 030f 	bic.w	r3, r3, #15
 8006454:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006456:	69bb      	ldr	r3, [r7, #24]
 8006458:	085b      	lsrs	r3, r3, #1
 800645a:	b29b      	uxth	r3, r3
 800645c:	f003 0307 	and.w	r3, r3, #7
 8006460:	b29a      	uxth	r2, r3
 8006462:	8afb      	ldrh	r3, [r7, #22]
 8006464:	4313      	orrs	r3, r2
 8006466:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	8afa      	ldrh	r2, [r7, #22]
 800646e:	60da      	str	r2, [r3, #12]
 8006470:	e052      	b.n	8006518 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006472:	2301      	movs	r3, #1
 8006474:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006478:	e04e      	b.n	8006518 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800647a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800647e:	2b08      	cmp	r3, #8
 8006480:	d827      	bhi.n	80064d2 <UART_SetConfig+0x506>
 8006482:	a201      	add	r2, pc, #4	@ (adr r2, 8006488 <UART_SetConfig+0x4bc>)
 8006484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006488:	080064ad 	.word	0x080064ad
 800648c:	080064b5 	.word	0x080064b5
 8006490:	080064bd 	.word	0x080064bd
 8006494:	080064d3 	.word	0x080064d3
 8006498:	080064c3 	.word	0x080064c3
 800649c:	080064d3 	.word	0x080064d3
 80064a0:	080064d3 	.word	0x080064d3
 80064a4:	080064d3 	.word	0x080064d3
 80064a8:	080064cb 	.word	0x080064cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064ac:	f7fd fdfc 	bl	80040a8 <HAL_RCC_GetPCLK1Freq>
 80064b0:	61f8      	str	r0, [r7, #28]
        break;
 80064b2:	e014      	b.n	80064de <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064b4:	f7fd fe0e 	bl	80040d4 <HAL_RCC_GetPCLK2Freq>
 80064b8:	61f8      	str	r0, [r7, #28]
        break;
 80064ba:	e010      	b.n	80064de <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064bc:	4b1e      	ldr	r3, [pc, #120]	@ (8006538 <UART_SetConfig+0x56c>)
 80064be:	61fb      	str	r3, [r7, #28]
        break;
 80064c0:	e00d      	b.n	80064de <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064c2:	f7fd fd59 	bl	8003f78 <HAL_RCC_GetSysClockFreq>
 80064c6:	61f8      	str	r0, [r7, #28]
        break;
 80064c8:	e009      	b.n	80064de <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064ce:	61fb      	str	r3, [r7, #28]
        break;
 80064d0:	e005      	b.n	80064de <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80064d2:	2300      	movs	r3, #0
 80064d4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80064dc:	bf00      	nop
    }

    if (pclk != 0U)
 80064de:	69fb      	ldr	r3, [r7, #28]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d019      	beq.n	8006518 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	085a      	lsrs	r2, r3, #1
 80064ea:	69fb      	ldr	r3, [r7, #28]
 80064ec:	441a      	add	r2, r3
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80064f6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064f8:	69bb      	ldr	r3, [r7, #24]
 80064fa:	2b0f      	cmp	r3, #15
 80064fc:	d909      	bls.n	8006512 <UART_SetConfig+0x546>
 80064fe:	69bb      	ldr	r3, [r7, #24]
 8006500:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006504:	d205      	bcs.n	8006512 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006506:	69bb      	ldr	r3, [r7, #24]
 8006508:	b29a      	uxth	r2, r3
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	60da      	str	r2, [r3, #12]
 8006510:	e002      	b.n	8006518 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2200      	movs	r2, #0
 800651c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2200      	movs	r2, #0
 8006522:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006524:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006528:	4618      	mov	r0, r3
 800652a:	3728      	adds	r7, #40	@ 0x28
 800652c:	46bd      	mov	sp, r7
 800652e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006532:	bf00      	nop
 8006534:	40008000 	.word	0x40008000
 8006538:	00f42400 	.word	0x00f42400

0800653c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800653c:	b480      	push	{r7}
 800653e:	b083      	sub	sp, #12
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006548:	f003 0308 	and.w	r3, r3, #8
 800654c:	2b00      	cmp	r3, #0
 800654e:	d00a      	beq.n	8006566 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	430a      	orrs	r2, r1
 8006564:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800656a:	f003 0301 	and.w	r3, r3, #1
 800656e:	2b00      	cmp	r3, #0
 8006570:	d00a      	beq.n	8006588 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	430a      	orrs	r2, r1
 8006586:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800658c:	f003 0302 	and.w	r3, r3, #2
 8006590:	2b00      	cmp	r3, #0
 8006592:	d00a      	beq.n	80065aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	430a      	orrs	r2, r1
 80065a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ae:	f003 0304 	and.w	r3, r3, #4
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d00a      	beq.n	80065cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	430a      	orrs	r2, r1
 80065ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065d0:	f003 0310 	and.w	r3, r3, #16
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d00a      	beq.n	80065ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	689b      	ldr	r3, [r3, #8]
 80065de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	430a      	orrs	r2, r1
 80065ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065f2:	f003 0320 	and.w	r3, r3, #32
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d00a      	beq.n	8006610 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	430a      	orrs	r2, r1
 800660e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006614:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006618:	2b00      	cmp	r3, #0
 800661a:	d01a      	beq.n	8006652 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	430a      	orrs	r2, r1
 8006630:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006636:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800663a:	d10a      	bne.n	8006652 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	430a      	orrs	r2, r1
 8006650:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800665a:	2b00      	cmp	r3, #0
 800665c:	d00a      	beq.n	8006674 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	430a      	orrs	r2, r1
 8006672:	605a      	str	r2, [r3, #4]
  }
}
 8006674:	bf00      	nop
 8006676:	370c      	adds	r7, #12
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr

08006680 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b098      	sub	sp, #96	@ 0x60
 8006684:	af02      	add	r7, sp, #8
 8006686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2200      	movs	r2, #0
 800668c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006690:	f7fb fec4 	bl	800241c <HAL_GetTick>
 8006694:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f003 0308 	and.w	r3, r3, #8
 80066a0:	2b08      	cmp	r3, #8
 80066a2:	d12e      	bne.n	8006702 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80066a8:	9300      	str	r3, [sp, #0]
 80066aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80066ac:	2200      	movs	r2, #0
 80066ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f000 f88c 	bl	80067d0 <UART_WaitOnFlagUntilTimeout>
 80066b8:	4603      	mov	r3, r0
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d021      	beq.n	8006702 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066c6:	e853 3f00 	ldrex	r3, [r3]
 80066ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80066cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	461a      	mov	r2, r3
 80066da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80066dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80066de:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80066e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066e4:	e841 2300 	strex	r3, r2, [r1]
 80066e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80066ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d1e6      	bne.n	80066be <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2220      	movs	r2, #32
 80066f4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2200      	movs	r2, #0
 80066fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066fe:	2303      	movs	r3, #3
 8006700:	e062      	b.n	80067c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f003 0304 	and.w	r3, r3, #4
 800670c:	2b04      	cmp	r3, #4
 800670e:	d149      	bne.n	80067a4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006710:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006714:	9300      	str	r3, [sp, #0]
 8006716:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006718:	2200      	movs	r2, #0
 800671a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f000 f856 	bl	80067d0 <UART_WaitOnFlagUntilTimeout>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d03c      	beq.n	80067a4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006732:	e853 3f00 	ldrex	r3, [r3]
 8006736:	623b      	str	r3, [r7, #32]
   return(result);
 8006738:	6a3b      	ldr	r3, [r7, #32]
 800673a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800673e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	461a      	mov	r2, r3
 8006746:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006748:	633b      	str	r3, [r7, #48]	@ 0x30
 800674a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800674c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800674e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006750:	e841 2300 	strex	r3, r2, [r1]
 8006754:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006758:	2b00      	cmp	r3, #0
 800675a:	d1e6      	bne.n	800672a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	3308      	adds	r3, #8
 8006762:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	e853 3f00 	ldrex	r3, [r3]
 800676a:	60fb      	str	r3, [r7, #12]
   return(result);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	f023 0301 	bic.w	r3, r3, #1
 8006772:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	3308      	adds	r3, #8
 800677a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800677c:	61fa      	str	r2, [r7, #28]
 800677e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006780:	69b9      	ldr	r1, [r7, #24]
 8006782:	69fa      	ldr	r2, [r7, #28]
 8006784:	e841 2300 	strex	r3, r2, [r1]
 8006788:	617b      	str	r3, [r7, #20]
   return(result);
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d1e5      	bne.n	800675c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2220      	movs	r2, #32
 8006794:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2200      	movs	r2, #0
 800679c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067a0:	2303      	movs	r3, #3
 80067a2:	e011      	b.n	80067c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2220      	movs	r2, #32
 80067a8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2220      	movs	r2, #32
 80067ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2200      	movs	r2, #0
 80067b6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2200      	movs	r2, #0
 80067bc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2200      	movs	r2, #0
 80067c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80067c6:	2300      	movs	r3, #0
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3758      	adds	r7, #88	@ 0x58
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}

080067d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b084      	sub	sp, #16
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	60f8      	str	r0, [r7, #12]
 80067d8:	60b9      	str	r1, [r7, #8]
 80067da:	603b      	str	r3, [r7, #0]
 80067dc:	4613      	mov	r3, r2
 80067de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067e0:	e04f      	b.n	8006882 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067e2:	69bb      	ldr	r3, [r7, #24]
 80067e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067e8:	d04b      	beq.n	8006882 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067ea:	f7fb fe17 	bl	800241c <HAL_GetTick>
 80067ee:	4602      	mov	r2, r0
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	1ad3      	subs	r3, r2, r3
 80067f4:	69ba      	ldr	r2, [r7, #24]
 80067f6:	429a      	cmp	r2, r3
 80067f8:	d302      	bcc.n	8006800 <UART_WaitOnFlagUntilTimeout+0x30>
 80067fa:	69bb      	ldr	r3, [r7, #24]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d101      	bne.n	8006804 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006800:	2303      	movs	r3, #3
 8006802:	e04e      	b.n	80068a2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f003 0304 	and.w	r3, r3, #4
 800680e:	2b00      	cmp	r3, #0
 8006810:	d037      	beq.n	8006882 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	2b80      	cmp	r3, #128	@ 0x80
 8006816:	d034      	beq.n	8006882 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	2b40      	cmp	r3, #64	@ 0x40
 800681c:	d031      	beq.n	8006882 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	69db      	ldr	r3, [r3, #28]
 8006824:	f003 0308 	and.w	r3, r3, #8
 8006828:	2b08      	cmp	r3, #8
 800682a:	d110      	bne.n	800684e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	2208      	movs	r2, #8
 8006832:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006834:	68f8      	ldr	r0, [r7, #12]
 8006836:	f000 f8ff 	bl	8006a38 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2208      	movs	r2, #8
 800683e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2200      	movs	r2, #0
 8006846:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	e029      	b.n	80068a2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	69db      	ldr	r3, [r3, #28]
 8006854:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006858:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800685c:	d111      	bne.n	8006882 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006866:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006868:	68f8      	ldr	r0, [r7, #12]
 800686a:	f000 f8e5 	bl	8006a38 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	2220      	movs	r2, #32
 8006872:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2200      	movs	r2, #0
 800687a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800687e:	2303      	movs	r3, #3
 8006880:	e00f      	b.n	80068a2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	69da      	ldr	r2, [r3, #28]
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	4013      	ands	r3, r2
 800688c:	68ba      	ldr	r2, [r7, #8]
 800688e:	429a      	cmp	r2, r3
 8006890:	bf0c      	ite	eq
 8006892:	2301      	moveq	r3, #1
 8006894:	2300      	movne	r3, #0
 8006896:	b2db      	uxtb	r3, r3
 8006898:	461a      	mov	r2, r3
 800689a:	79fb      	ldrb	r3, [r7, #7]
 800689c:	429a      	cmp	r2, r3
 800689e:	d0a0      	beq.n	80067e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068a0:	2300      	movs	r3, #0
}
 80068a2:	4618      	mov	r0, r3
 80068a4:	3710      	adds	r7, #16
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}
	...

080068ac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80068ac:	b480      	push	{r7}
 80068ae:	b097      	sub	sp, #92	@ 0x5c
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	60f8      	str	r0, [r7, #12]
 80068b4:	60b9      	str	r1, [r7, #8]
 80068b6:	4613      	mov	r3, r2
 80068b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	68ba      	ldr	r2, [r7, #8]
 80068be:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	88fa      	ldrh	r2, [r7, #6]
 80068c4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	88fa      	ldrh	r2, [r7, #6]
 80068cc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	2200      	movs	r2, #0
 80068d4:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068de:	d10e      	bne.n	80068fe <UART_Start_Receive_IT+0x52>
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	691b      	ldr	r3, [r3, #16]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d105      	bne.n	80068f4 <UART_Start_Receive_IT+0x48>
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80068ee:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80068f2:	e02d      	b.n	8006950 <UART_Start_Receive_IT+0xa4>
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	22ff      	movs	r2, #255	@ 0xff
 80068f8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80068fc:	e028      	b.n	8006950 <UART_Start_Receive_IT+0xa4>
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	689b      	ldr	r3, [r3, #8]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d10d      	bne.n	8006922 <UART_Start_Receive_IT+0x76>
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	691b      	ldr	r3, [r3, #16]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d104      	bne.n	8006918 <UART_Start_Receive_IT+0x6c>
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	22ff      	movs	r2, #255	@ 0xff
 8006912:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006916:	e01b      	b.n	8006950 <UART_Start_Receive_IT+0xa4>
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	227f      	movs	r2, #127	@ 0x7f
 800691c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006920:	e016      	b.n	8006950 <UART_Start_Receive_IT+0xa4>
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	689b      	ldr	r3, [r3, #8]
 8006926:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800692a:	d10d      	bne.n	8006948 <UART_Start_Receive_IT+0x9c>
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	691b      	ldr	r3, [r3, #16]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d104      	bne.n	800693e <UART_Start_Receive_IT+0x92>
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	227f      	movs	r2, #127	@ 0x7f
 8006938:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800693c:	e008      	b.n	8006950 <UART_Start_Receive_IT+0xa4>
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	223f      	movs	r2, #63	@ 0x3f
 8006942:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006946:	e003      	b.n	8006950 <UART_Start_Receive_IT+0xa4>
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	2200      	movs	r2, #0
 800694c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	2200      	movs	r2, #0
 8006954:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	2222      	movs	r2, #34	@ 0x22
 800695c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	3308      	adds	r3, #8
 8006966:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006968:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800696a:	e853 3f00 	ldrex	r3, [r3]
 800696e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006972:	f043 0301 	orr.w	r3, r3, #1
 8006976:	657b      	str	r3, [r7, #84]	@ 0x54
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	3308      	adds	r3, #8
 800697e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006980:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006982:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006984:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006986:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006988:	e841 2300 	strex	r3, r2, [r1]
 800698c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800698e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006990:	2b00      	cmp	r3, #0
 8006992:	d1e5      	bne.n	8006960 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	689b      	ldr	r3, [r3, #8]
 8006998:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800699c:	d107      	bne.n	80069ae <UART_Start_Receive_IT+0x102>
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	691b      	ldr	r3, [r3, #16]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d103      	bne.n	80069ae <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	4a21      	ldr	r2, [pc, #132]	@ (8006a30 <UART_Start_Receive_IT+0x184>)
 80069aa:	669a      	str	r2, [r3, #104]	@ 0x68
 80069ac:	e002      	b.n	80069b4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	4a20      	ldr	r2, [pc, #128]	@ (8006a34 <UART_Start_Receive_IT+0x188>)
 80069b2:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	691b      	ldr	r3, [r3, #16]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d019      	beq.n	80069f0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069c4:	e853 3f00 	ldrex	r3, [r3]
 80069c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80069ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069cc:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80069d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	461a      	mov	r2, r3
 80069d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069da:	637b      	str	r3, [r7, #52]	@ 0x34
 80069dc:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069de:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80069e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80069e2:	e841 2300 	strex	r3, r2, [r1]
 80069e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80069e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d1e6      	bne.n	80069bc <UART_Start_Receive_IT+0x110>
 80069ee:	e018      	b.n	8006a22 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	e853 3f00 	ldrex	r3, [r3]
 80069fc:	613b      	str	r3, [r7, #16]
   return(result);
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	f043 0320 	orr.w	r3, r3, #32
 8006a04:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a0e:	623b      	str	r3, [r7, #32]
 8006a10:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a12:	69f9      	ldr	r1, [r7, #28]
 8006a14:	6a3a      	ldr	r2, [r7, #32]
 8006a16:	e841 2300 	strex	r3, r2, [r1]
 8006a1a:	61bb      	str	r3, [r7, #24]
   return(result);
 8006a1c:	69bb      	ldr	r3, [r7, #24]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d1e6      	bne.n	80069f0 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8006a22:	2300      	movs	r3, #0
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	375c      	adds	r7, #92	@ 0x5c
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2e:	4770      	bx	lr
 8006a30:	08006d3d 	.word	0x08006d3d
 8006a34:	08006b81 	.word	0x08006b81

08006a38 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b095      	sub	sp, #84	@ 0x54
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a48:	e853 3f00 	ldrex	r3, [r3]
 8006a4c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a54:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a5e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a60:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a62:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006a64:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a66:	e841 2300 	strex	r3, r2, [r1]
 8006a6a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d1e6      	bne.n	8006a40 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	3308      	adds	r3, #8
 8006a78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a7a:	6a3b      	ldr	r3, [r7, #32]
 8006a7c:	e853 3f00 	ldrex	r3, [r3]
 8006a80:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a82:	69fb      	ldr	r3, [r7, #28]
 8006a84:	f023 0301 	bic.w	r3, r3, #1
 8006a88:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	3308      	adds	r3, #8
 8006a90:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a92:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a94:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a96:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a9a:	e841 2300 	strex	r3, r2, [r1]
 8006a9e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d1e5      	bne.n	8006a72 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006aaa:	2b01      	cmp	r3, #1
 8006aac:	d118      	bne.n	8006ae0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	e853 3f00 	ldrex	r3, [r3]
 8006aba:	60bb      	str	r3, [r7, #8]
   return(result);
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	f023 0310 	bic.w	r3, r3, #16
 8006ac2:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	461a      	mov	r2, r3
 8006aca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006acc:	61bb      	str	r3, [r7, #24]
 8006ace:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad0:	6979      	ldr	r1, [r7, #20]
 8006ad2:	69ba      	ldr	r2, [r7, #24]
 8006ad4:	e841 2300 	strex	r3, r2, [r1]
 8006ad8:	613b      	str	r3, [r7, #16]
   return(result);
 8006ada:	693b      	ldr	r3, [r7, #16]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d1e6      	bne.n	8006aae <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2220      	movs	r2, #32
 8006ae4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2200      	movs	r2, #0
 8006aec:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2200      	movs	r2, #0
 8006af2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006af4:	bf00      	nop
 8006af6:	3754      	adds	r7, #84	@ 0x54
 8006af8:	46bd      	mov	sp, r7
 8006afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afe:	4770      	bx	lr

08006b00 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b084      	sub	sp, #16
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b0c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2200      	movs	r2, #0
 8006b12:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b1e:	68f8      	ldr	r0, [r7, #12]
 8006b20:	f7ff fa3e 	bl	8005fa0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b24:	bf00      	nop
 8006b26:	3710      	adds	r7, #16
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	bd80      	pop	{r7, pc}

08006b2c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b088      	sub	sp, #32
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	e853 3f00 	ldrex	r3, [r3]
 8006b40:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b48:	61fb      	str	r3, [r7, #28]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	461a      	mov	r2, r3
 8006b50:	69fb      	ldr	r3, [r7, #28]
 8006b52:	61bb      	str	r3, [r7, #24]
 8006b54:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b56:	6979      	ldr	r1, [r7, #20]
 8006b58:	69ba      	ldr	r2, [r7, #24]
 8006b5a:	e841 2300 	strex	r3, r2, [r1]
 8006b5e:	613b      	str	r3, [r7, #16]
   return(result);
 8006b60:	693b      	ldr	r3, [r7, #16]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d1e6      	bne.n	8006b34 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2220      	movs	r2, #32
 8006b6a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f7ff fa0a 	bl	8005f8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b78:	bf00      	nop
 8006b7a:	3720      	adds	r7, #32
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}

08006b80 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b09c      	sub	sp, #112	@ 0x70
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006b8e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b98:	2b22      	cmp	r3, #34	@ 0x22
 8006b9a:	f040 80be 	bne.w	8006d1a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006ba4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006ba8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006bac:	b2d9      	uxtb	r1, r3
 8006bae:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006bb2:	b2da      	uxtb	r2, r3
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bb8:	400a      	ands	r2, r1
 8006bba:	b2d2      	uxtb	r2, r2
 8006bbc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bc2:	1c5a      	adds	r2, r3, #1
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006bce:	b29b      	uxth	r3, r3
 8006bd0:	3b01      	subs	r3, #1
 8006bd2:	b29a      	uxth	r2, r3
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	f040 80a3 	bne.w	8006d2e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006bf0:	e853 3f00 	ldrex	r3, [r3]
 8006bf4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006bf6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006bf8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006bfc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	461a      	mov	r2, r3
 8006c04:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006c06:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006c08:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c0a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006c0c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006c0e:	e841 2300 	strex	r3, r2, [r1]
 8006c12:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006c14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d1e6      	bne.n	8006be8 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	3308      	adds	r3, #8
 8006c20:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c24:	e853 3f00 	ldrex	r3, [r3]
 8006c28:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c2c:	f023 0301 	bic.w	r3, r3, #1
 8006c30:	667b      	str	r3, [r7, #100]	@ 0x64
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	3308      	adds	r3, #8
 8006c38:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006c3a:	647a      	str	r2, [r7, #68]	@ 0x44
 8006c3c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c3e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c40:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c42:	e841 2300 	strex	r3, r2, [r1]
 8006c46:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d1e5      	bne.n	8006c1a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2220      	movs	r2, #32
 8006c52:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a34      	ldr	r2, [pc, #208]	@ (8006d38 <UART_RxISR_8BIT+0x1b8>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d01f      	beq.n	8006cac <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d018      	beq.n	8006cac <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c82:	e853 3f00 	ldrex	r3, [r3]
 8006c86:	623b      	str	r3, [r7, #32]
   return(result);
 8006c88:	6a3b      	ldr	r3, [r7, #32]
 8006c8a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006c8e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	461a      	mov	r2, r3
 8006c96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c98:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c9c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ca0:	e841 2300 	strex	r3, r2, [r1]
 8006ca4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d1e6      	bne.n	8006c7a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cb0:	2b01      	cmp	r3, #1
 8006cb2:	d12e      	bne.n	8006d12 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc0:	693b      	ldr	r3, [r7, #16]
 8006cc2:	e853 3f00 	ldrex	r3, [r3]
 8006cc6:	60fb      	str	r3, [r7, #12]
   return(result);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f023 0310 	bic.w	r3, r3, #16
 8006cce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006cd8:	61fb      	str	r3, [r7, #28]
 8006cda:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cdc:	69b9      	ldr	r1, [r7, #24]
 8006cde:	69fa      	ldr	r2, [r7, #28]
 8006ce0:	e841 2300 	strex	r3, r2, [r1]
 8006ce4:	617b      	str	r3, [r7, #20]
   return(result);
 8006ce6:	697b      	ldr	r3, [r7, #20]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d1e6      	bne.n	8006cba <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	69db      	ldr	r3, [r3, #28]
 8006cf2:	f003 0310 	and.w	r3, r3, #16
 8006cf6:	2b10      	cmp	r3, #16
 8006cf8:	d103      	bne.n	8006d02 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	2210      	movs	r2, #16
 8006d00:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006d08:	4619      	mov	r1, r3
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f7ff f952 	bl	8005fb4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006d10:	e00d      	b.n	8006d2e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f7fa fc92 	bl	800163c <HAL_UART_RxCpltCallback>
}
 8006d18:	e009      	b.n	8006d2e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	8b1b      	ldrh	r3, [r3, #24]
 8006d20:	b29a      	uxth	r2, r3
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f042 0208 	orr.w	r2, r2, #8
 8006d2a:	b292      	uxth	r2, r2
 8006d2c:	831a      	strh	r2, [r3, #24]
}
 8006d2e:	bf00      	nop
 8006d30:	3770      	adds	r7, #112	@ 0x70
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}
 8006d36:	bf00      	nop
 8006d38:	40008000 	.word	0x40008000

08006d3c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b09c      	sub	sp, #112	@ 0x70
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006d4a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d54:	2b22      	cmp	r3, #34	@ 0x22
 8006d56:	f040 80be 	bne.w	8006ed6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006d60:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d68:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006d6a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006d6e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006d72:	4013      	ands	r3, r2
 8006d74:	b29a      	uxth	r2, r3
 8006d76:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006d78:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d7e:	1c9a      	adds	r2, r3, #2
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006d8a:	b29b      	uxth	r3, r3
 8006d8c:	3b01      	subs	r3, #1
 8006d8e:	b29a      	uxth	r2, r3
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006d9c:	b29b      	uxth	r3, r3
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	f040 80a3 	bne.w	8006eea <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006daa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006dac:	e853 3f00 	ldrex	r3, [r3]
 8006db0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006db2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006db4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006db8:	667b      	str	r3, [r7, #100]	@ 0x64
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	461a      	mov	r2, r3
 8006dc0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006dc2:	657b      	str	r3, [r7, #84]	@ 0x54
 8006dc4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dc6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006dc8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006dca:	e841 2300 	strex	r3, r2, [r1]
 8006dce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006dd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d1e6      	bne.n	8006da4 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	3308      	adds	r3, #8
 8006ddc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006de0:	e853 3f00 	ldrex	r3, [r3]
 8006de4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de8:	f023 0301 	bic.w	r3, r3, #1
 8006dec:	663b      	str	r3, [r7, #96]	@ 0x60
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	3308      	adds	r3, #8
 8006df4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006df6:	643a      	str	r2, [r7, #64]	@ 0x40
 8006df8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dfa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006dfc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006dfe:	e841 2300 	strex	r3, r2, [r1]
 8006e02:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006e04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d1e5      	bne.n	8006dd6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2220      	movs	r2, #32
 8006e0e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2200      	movs	r2, #0
 8006e16:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a34      	ldr	r2, [pc, #208]	@ (8006ef4 <UART_RxISR_16BIT+0x1b8>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d01f      	beq.n	8006e68 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	685b      	ldr	r3, [r3, #4]
 8006e2e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d018      	beq.n	8006e68 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e3c:	6a3b      	ldr	r3, [r7, #32]
 8006e3e:	e853 3f00 	ldrex	r3, [r3]
 8006e42:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e44:	69fb      	ldr	r3, [r7, #28]
 8006e46:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006e4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	461a      	mov	r2, r3
 8006e52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e56:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e5c:	e841 2300 	strex	r3, r2, [r1]
 8006e60:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d1e6      	bne.n	8006e36 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e6c:	2b01      	cmp	r3, #1
 8006e6e:	d12e      	bne.n	8006ece <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2200      	movs	r2, #0
 8006e74:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	e853 3f00 	ldrex	r3, [r3]
 8006e82:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	f023 0310 	bic.w	r3, r3, #16
 8006e8a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	461a      	mov	r2, r3
 8006e92:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e94:	61bb      	str	r3, [r7, #24]
 8006e96:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e98:	6979      	ldr	r1, [r7, #20]
 8006e9a:	69ba      	ldr	r2, [r7, #24]
 8006e9c:	e841 2300 	strex	r3, r2, [r1]
 8006ea0:	613b      	str	r3, [r7, #16]
   return(result);
 8006ea2:	693b      	ldr	r3, [r7, #16]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d1e6      	bne.n	8006e76 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	69db      	ldr	r3, [r3, #28]
 8006eae:	f003 0310 	and.w	r3, r3, #16
 8006eb2:	2b10      	cmp	r3, #16
 8006eb4:	d103      	bne.n	8006ebe <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	2210      	movs	r2, #16
 8006ebc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006ec4:	4619      	mov	r1, r3
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f7ff f874 	bl	8005fb4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006ecc:	e00d      	b.n	8006eea <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f7fa fbb4 	bl	800163c <HAL_UART_RxCpltCallback>
}
 8006ed4:	e009      	b.n	8006eea <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	8b1b      	ldrh	r3, [r3, #24]
 8006edc:	b29a      	uxth	r2, r3
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f042 0208 	orr.w	r2, r2, #8
 8006ee6:	b292      	uxth	r2, r2
 8006ee8:	831a      	strh	r2, [r3, #24]
}
 8006eea:	bf00      	nop
 8006eec:	3770      	adds	r7, #112	@ 0x70
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bd80      	pop	{r7, pc}
 8006ef2:	bf00      	nop
 8006ef4:	40008000 	.word	0x40008000

08006ef8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	b083      	sub	sp, #12
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006f00:	bf00      	nop
 8006f02:	370c      	adds	r7, #12
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr

08006f0c <__cvt>:
 8006f0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f10:	ec57 6b10 	vmov	r6, r7, d0
 8006f14:	2f00      	cmp	r7, #0
 8006f16:	460c      	mov	r4, r1
 8006f18:	4619      	mov	r1, r3
 8006f1a:	463b      	mov	r3, r7
 8006f1c:	bfbb      	ittet	lt
 8006f1e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006f22:	461f      	movlt	r7, r3
 8006f24:	2300      	movge	r3, #0
 8006f26:	232d      	movlt	r3, #45	@ 0x2d
 8006f28:	700b      	strb	r3, [r1, #0]
 8006f2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f2c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006f30:	4691      	mov	r9, r2
 8006f32:	f023 0820 	bic.w	r8, r3, #32
 8006f36:	bfbc      	itt	lt
 8006f38:	4632      	movlt	r2, r6
 8006f3a:	4616      	movlt	r6, r2
 8006f3c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006f40:	d005      	beq.n	8006f4e <__cvt+0x42>
 8006f42:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006f46:	d100      	bne.n	8006f4a <__cvt+0x3e>
 8006f48:	3401      	adds	r4, #1
 8006f4a:	2102      	movs	r1, #2
 8006f4c:	e000      	b.n	8006f50 <__cvt+0x44>
 8006f4e:	2103      	movs	r1, #3
 8006f50:	ab03      	add	r3, sp, #12
 8006f52:	9301      	str	r3, [sp, #4]
 8006f54:	ab02      	add	r3, sp, #8
 8006f56:	9300      	str	r3, [sp, #0]
 8006f58:	ec47 6b10 	vmov	d0, r6, r7
 8006f5c:	4653      	mov	r3, sl
 8006f5e:	4622      	mov	r2, r4
 8006f60:	f000 ff66 	bl	8007e30 <_dtoa_r>
 8006f64:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006f68:	4605      	mov	r5, r0
 8006f6a:	d119      	bne.n	8006fa0 <__cvt+0x94>
 8006f6c:	f019 0f01 	tst.w	r9, #1
 8006f70:	d00e      	beq.n	8006f90 <__cvt+0x84>
 8006f72:	eb00 0904 	add.w	r9, r0, r4
 8006f76:	2200      	movs	r2, #0
 8006f78:	2300      	movs	r3, #0
 8006f7a:	4630      	mov	r0, r6
 8006f7c:	4639      	mov	r1, r7
 8006f7e:	f7f9 fda3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006f82:	b108      	cbz	r0, 8006f88 <__cvt+0x7c>
 8006f84:	f8cd 900c 	str.w	r9, [sp, #12]
 8006f88:	2230      	movs	r2, #48	@ 0x30
 8006f8a:	9b03      	ldr	r3, [sp, #12]
 8006f8c:	454b      	cmp	r3, r9
 8006f8e:	d31e      	bcc.n	8006fce <__cvt+0xc2>
 8006f90:	9b03      	ldr	r3, [sp, #12]
 8006f92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006f94:	1b5b      	subs	r3, r3, r5
 8006f96:	4628      	mov	r0, r5
 8006f98:	6013      	str	r3, [r2, #0]
 8006f9a:	b004      	add	sp, #16
 8006f9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fa0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006fa4:	eb00 0904 	add.w	r9, r0, r4
 8006fa8:	d1e5      	bne.n	8006f76 <__cvt+0x6a>
 8006faa:	7803      	ldrb	r3, [r0, #0]
 8006fac:	2b30      	cmp	r3, #48	@ 0x30
 8006fae:	d10a      	bne.n	8006fc6 <__cvt+0xba>
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	4630      	mov	r0, r6
 8006fb6:	4639      	mov	r1, r7
 8006fb8:	f7f9 fd86 	bl	8000ac8 <__aeabi_dcmpeq>
 8006fbc:	b918      	cbnz	r0, 8006fc6 <__cvt+0xba>
 8006fbe:	f1c4 0401 	rsb	r4, r4, #1
 8006fc2:	f8ca 4000 	str.w	r4, [sl]
 8006fc6:	f8da 3000 	ldr.w	r3, [sl]
 8006fca:	4499      	add	r9, r3
 8006fcc:	e7d3      	b.n	8006f76 <__cvt+0x6a>
 8006fce:	1c59      	adds	r1, r3, #1
 8006fd0:	9103      	str	r1, [sp, #12]
 8006fd2:	701a      	strb	r2, [r3, #0]
 8006fd4:	e7d9      	b.n	8006f8a <__cvt+0x7e>

08006fd6 <__exponent>:
 8006fd6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006fd8:	2900      	cmp	r1, #0
 8006fda:	bfba      	itte	lt
 8006fdc:	4249      	neglt	r1, r1
 8006fde:	232d      	movlt	r3, #45	@ 0x2d
 8006fe0:	232b      	movge	r3, #43	@ 0x2b
 8006fe2:	2909      	cmp	r1, #9
 8006fe4:	7002      	strb	r2, [r0, #0]
 8006fe6:	7043      	strb	r3, [r0, #1]
 8006fe8:	dd29      	ble.n	800703e <__exponent+0x68>
 8006fea:	f10d 0307 	add.w	r3, sp, #7
 8006fee:	461d      	mov	r5, r3
 8006ff0:	270a      	movs	r7, #10
 8006ff2:	461a      	mov	r2, r3
 8006ff4:	fbb1 f6f7 	udiv	r6, r1, r7
 8006ff8:	fb07 1416 	mls	r4, r7, r6, r1
 8006ffc:	3430      	adds	r4, #48	@ 0x30
 8006ffe:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007002:	460c      	mov	r4, r1
 8007004:	2c63      	cmp	r4, #99	@ 0x63
 8007006:	f103 33ff 	add.w	r3, r3, #4294967295
 800700a:	4631      	mov	r1, r6
 800700c:	dcf1      	bgt.n	8006ff2 <__exponent+0x1c>
 800700e:	3130      	adds	r1, #48	@ 0x30
 8007010:	1e94      	subs	r4, r2, #2
 8007012:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007016:	1c41      	adds	r1, r0, #1
 8007018:	4623      	mov	r3, r4
 800701a:	42ab      	cmp	r3, r5
 800701c:	d30a      	bcc.n	8007034 <__exponent+0x5e>
 800701e:	f10d 0309 	add.w	r3, sp, #9
 8007022:	1a9b      	subs	r3, r3, r2
 8007024:	42ac      	cmp	r4, r5
 8007026:	bf88      	it	hi
 8007028:	2300      	movhi	r3, #0
 800702a:	3302      	adds	r3, #2
 800702c:	4403      	add	r3, r0
 800702e:	1a18      	subs	r0, r3, r0
 8007030:	b003      	add	sp, #12
 8007032:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007034:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007038:	f801 6f01 	strb.w	r6, [r1, #1]!
 800703c:	e7ed      	b.n	800701a <__exponent+0x44>
 800703e:	2330      	movs	r3, #48	@ 0x30
 8007040:	3130      	adds	r1, #48	@ 0x30
 8007042:	7083      	strb	r3, [r0, #2]
 8007044:	70c1      	strb	r1, [r0, #3]
 8007046:	1d03      	adds	r3, r0, #4
 8007048:	e7f1      	b.n	800702e <__exponent+0x58>
	...

0800704c <_printf_float>:
 800704c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007050:	b08d      	sub	sp, #52	@ 0x34
 8007052:	460c      	mov	r4, r1
 8007054:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007058:	4616      	mov	r6, r2
 800705a:	461f      	mov	r7, r3
 800705c:	4605      	mov	r5, r0
 800705e:	f000 fde5 	bl	8007c2c <_localeconv_r>
 8007062:	6803      	ldr	r3, [r0, #0]
 8007064:	9304      	str	r3, [sp, #16]
 8007066:	4618      	mov	r0, r3
 8007068:	f7f9 f902 	bl	8000270 <strlen>
 800706c:	2300      	movs	r3, #0
 800706e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007070:	f8d8 3000 	ldr.w	r3, [r8]
 8007074:	9005      	str	r0, [sp, #20]
 8007076:	3307      	adds	r3, #7
 8007078:	f023 0307 	bic.w	r3, r3, #7
 800707c:	f103 0208 	add.w	r2, r3, #8
 8007080:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007084:	f8d4 b000 	ldr.w	fp, [r4]
 8007088:	f8c8 2000 	str.w	r2, [r8]
 800708c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007090:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007094:	9307      	str	r3, [sp, #28]
 8007096:	f8cd 8018 	str.w	r8, [sp, #24]
 800709a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800709e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070a2:	4b9c      	ldr	r3, [pc, #624]	@ (8007314 <_printf_float+0x2c8>)
 80070a4:	f04f 32ff 	mov.w	r2, #4294967295
 80070a8:	f7f9 fd40 	bl	8000b2c <__aeabi_dcmpun>
 80070ac:	bb70      	cbnz	r0, 800710c <_printf_float+0xc0>
 80070ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070b2:	4b98      	ldr	r3, [pc, #608]	@ (8007314 <_printf_float+0x2c8>)
 80070b4:	f04f 32ff 	mov.w	r2, #4294967295
 80070b8:	f7f9 fd1a 	bl	8000af0 <__aeabi_dcmple>
 80070bc:	bb30      	cbnz	r0, 800710c <_printf_float+0xc0>
 80070be:	2200      	movs	r2, #0
 80070c0:	2300      	movs	r3, #0
 80070c2:	4640      	mov	r0, r8
 80070c4:	4649      	mov	r1, r9
 80070c6:	f7f9 fd09 	bl	8000adc <__aeabi_dcmplt>
 80070ca:	b110      	cbz	r0, 80070d2 <_printf_float+0x86>
 80070cc:	232d      	movs	r3, #45	@ 0x2d
 80070ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80070d2:	4a91      	ldr	r2, [pc, #580]	@ (8007318 <_printf_float+0x2cc>)
 80070d4:	4b91      	ldr	r3, [pc, #580]	@ (800731c <_printf_float+0x2d0>)
 80070d6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80070da:	bf8c      	ite	hi
 80070dc:	4690      	movhi	r8, r2
 80070de:	4698      	movls	r8, r3
 80070e0:	2303      	movs	r3, #3
 80070e2:	6123      	str	r3, [r4, #16]
 80070e4:	f02b 0304 	bic.w	r3, fp, #4
 80070e8:	6023      	str	r3, [r4, #0]
 80070ea:	f04f 0900 	mov.w	r9, #0
 80070ee:	9700      	str	r7, [sp, #0]
 80070f0:	4633      	mov	r3, r6
 80070f2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80070f4:	4621      	mov	r1, r4
 80070f6:	4628      	mov	r0, r5
 80070f8:	f000 f9d2 	bl	80074a0 <_printf_common>
 80070fc:	3001      	adds	r0, #1
 80070fe:	f040 808d 	bne.w	800721c <_printf_float+0x1d0>
 8007102:	f04f 30ff 	mov.w	r0, #4294967295
 8007106:	b00d      	add	sp, #52	@ 0x34
 8007108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800710c:	4642      	mov	r2, r8
 800710e:	464b      	mov	r3, r9
 8007110:	4640      	mov	r0, r8
 8007112:	4649      	mov	r1, r9
 8007114:	f7f9 fd0a 	bl	8000b2c <__aeabi_dcmpun>
 8007118:	b140      	cbz	r0, 800712c <_printf_float+0xe0>
 800711a:	464b      	mov	r3, r9
 800711c:	2b00      	cmp	r3, #0
 800711e:	bfbc      	itt	lt
 8007120:	232d      	movlt	r3, #45	@ 0x2d
 8007122:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007126:	4a7e      	ldr	r2, [pc, #504]	@ (8007320 <_printf_float+0x2d4>)
 8007128:	4b7e      	ldr	r3, [pc, #504]	@ (8007324 <_printf_float+0x2d8>)
 800712a:	e7d4      	b.n	80070d6 <_printf_float+0x8a>
 800712c:	6863      	ldr	r3, [r4, #4]
 800712e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007132:	9206      	str	r2, [sp, #24]
 8007134:	1c5a      	adds	r2, r3, #1
 8007136:	d13b      	bne.n	80071b0 <_printf_float+0x164>
 8007138:	2306      	movs	r3, #6
 800713a:	6063      	str	r3, [r4, #4]
 800713c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007140:	2300      	movs	r3, #0
 8007142:	6022      	str	r2, [r4, #0]
 8007144:	9303      	str	r3, [sp, #12]
 8007146:	ab0a      	add	r3, sp, #40	@ 0x28
 8007148:	e9cd a301 	strd	sl, r3, [sp, #4]
 800714c:	ab09      	add	r3, sp, #36	@ 0x24
 800714e:	9300      	str	r3, [sp, #0]
 8007150:	6861      	ldr	r1, [r4, #4]
 8007152:	ec49 8b10 	vmov	d0, r8, r9
 8007156:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800715a:	4628      	mov	r0, r5
 800715c:	f7ff fed6 	bl	8006f0c <__cvt>
 8007160:	9b06      	ldr	r3, [sp, #24]
 8007162:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007164:	2b47      	cmp	r3, #71	@ 0x47
 8007166:	4680      	mov	r8, r0
 8007168:	d129      	bne.n	80071be <_printf_float+0x172>
 800716a:	1cc8      	adds	r0, r1, #3
 800716c:	db02      	blt.n	8007174 <_printf_float+0x128>
 800716e:	6863      	ldr	r3, [r4, #4]
 8007170:	4299      	cmp	r1, r3
 8007172:	dd41      	ble.n	80071f8 <_printf_float+0x1ac>
 8007174:	f1aa 0a02 	sub.w	sl, sl, #2
 8007178:	fa5f fa8a 	uxtb.w	sl, sl
 800717c:	3901      	subs	r1, #1
 800717e:	4652      	mov	r2, sl
 8007180:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007184:	9109      	str	r1, [sp, #36]	@ 0x24
 8007186:	f7ff ff26 	bl	8006fd6 <__exponent>
 800718a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800718c:	1813      	adds	r3, r2, r0
 800718e:	2a01      	cmp	r2, #1
 8007190:	4681      	mov	r9, r0
 8007192:	6123      	str	r3, [r4, #16]
 8007194:	dc02      	bgt.n	800719c <_printf_float+0x150>
 8007196:	6822      	ldr	r2, [r4, #0]
 8007198:	07d2      	lsls	r2, r2, #31
 800719a:	d501      	bpl.n	80071a0 <_printf_float+0x154>
 800719c:	3301      	adds	r3, #1
 800719e:	6123      	str	r3, [r4, #16]
 80071a0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d0a2      	beq.n	80070ee <_printf_float+0xa2>
 80071a8:	232d      	movs	r3, #45	@ 0x2d
 80071aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80071ae:	e79e      	b.n	80070ee <_printf_float+0xa2>
 80071b0:	9a06      	ldr	r2, [sp, #24]
 80071b2:	2a47      	cmp	r2, #71	@ 0x47
 80071b4:	d1c2      	bne.n	800713c <_printf_float+0xf0>
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d1c0      	bne.n	800713c <_printf_float+0xf0>
 80071ba:	2301      	movs	r3, #1
 80071bc:	e7bd      	b.n	800713a <_printf_float+0xee>
 80071be:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80071c2:	d9db      	bls.n	800717c <_printf_float+0x130>
 80071c4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80071c8:	d118      	bne.n	80071fc <_printf_float+0x1b0>
 80071ca:	2900      	cmp	r1, #0
 80071cc:	6863      	ldr	r3, [r4, #4]
 80071ce:	dd0b      	ble.n	80071e8 <_printf_float+0x19c>
 80071d0:	6121      	str	r1, [r4, #16]
 80071d2:	b913      	cbnz	r3, 80071da <_printf_float+0x18e>
 80071d4:	6822      	ldr	r2, [r4, #0]
 80071d6:	07d0      	lsls	r0, r2, #31
 80071d8:	d502      	bpl.n	80071e0 <_printf_float+0x194>
 80071da:	3301      	adds	r3, #1
 80071dc:	440b      	add	r3, r1
 80071de:	6123      	str	r3, [r4, #16]
 80071e0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80071e2:	f04f 0900 	mov.w	r9, #0
 80071e6:	e7db      	b.n	80071a0 <_printf_float+0x154>
 80071e8:	b913      	cbnz	r3, 80071f0 <_printf_float+0x1a4>
 80071ea:	6822      	ldr	r2, [r4, #0]
 80071ec:	07d2      	lsls	r2, r2, #31
 80071ee:	d501      	bpl.n	80071f4 <_printf_float+0x1a8>
 80071f0:	3302      	adds	r3, #2
 80071f2:	e7f4      	b.n	80071de <_printf_float+0x192>
 80071f4:	2301      	movs	r3, #1
 80071f6:	e7f2      	b.n	80071de <_printf_float+0x192>
 80071f8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80071fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071fe:	4299      	cmp	r1, r3
 8007200:	db05      	blt.n	800720e <_printf_float+0x1c2>
 8007202:	6823      	ldr	r3, [r4, #0]
 8007204:	6121      	str	r1, [r4, #16]
 8007206:	07d8      	lsls	r0, r3, #31
 8007208:	d5ea      	bpl.n	80071e0 <_printf_float+0x194>
 800720a:	1c4b      	adds	r3, r1, #1
 800720c:	e7e7      	b.n	80071de <_printf_float+0x192>
 800720e:	2900      	cmp	r1, #0
 8007210:	bfd4      	ite	le
 8007212:	f1c1 0202 	rsble	r2, r1, #2
 8007216:	2201      	movgt	r2, #1
 8007218:	4413      	add	r3, r2
 800721a:	e7e0      	b.n	80071de <_printf_float+0x192>
 800721c:	6823      	ldr	r3, [r4, #0]
 800721e:	055a      	lsls	r2, r3, #21
 8007220:	d407      	bmi.n	8007232 <_printf_float+0x1e6>
 8007222:	6923      	ldr	r3, [r4, #16]
 8007224:	4642      	mov	r2, r8
 8007226:	4631      	mov	r1, r6
 8007228:	4628      	mov	r0, r5
 800722a:	47b8      	blx	r7
 800722c:	3001      	adds	r0, #1
 800722e:	d12b      	bne.n	8007288 <_printf_float+0x23c>
 8007230:	e767      	b.n	8007102 <_printf_float+0xb6>
 8007232:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007236:	f240 80dd 	bls.w	80073f4 <_printf_float+0x3a8>
 800723a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800723e:	2200      	movs	r2, #0
 8007240:	2300      	movs	r3, #0
 8007242:	f7f9 fc41 	bl	8000ac8 <__aeabi_dcmpeq>
 8007246:	2800      	cmp	r0, #0
 8007248:	d033      	beq.n	80072b2 <_printf_float+0x266>
 800724a:	4a37      	ldr	r2, [pc, #220]	@ (8007328 <_printf_float+0x2dc>)
 800724c:	2301      	movs	r3, #1
 800724e:	4631      	mov	r1, r6
 8007250:	4628      	mov	r0, r5
 8007252:	47b8      	blx	r7
 8007254:	3001      	adds	r0, #1
 8007256:	f43f af54 	beq.w	8007102 <_printf_float+0xb6>
 800725a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800725e:	4543      	cmp	r3, r8
 8007260:	db02      	blt.n	8007268 <_printf_float+0x21c>
 8007262:	6823      	ldr	r3, [r4, #0]
 8007264:	07d8      	lsls	r0, r3, #31
 8007266:	d50f      	bpl.n	8007288 <_printf_float+0x23c>
 8007268:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800726c:	4631      	mov	r1, r6
 800726e:	4628      	mov	r0, r5
 8007270:	47b8      	blx	r7
 8007272:	3001      	adds	r0, #1
 8007274:	f43f af45 	beq.w	8007102 <_printf_float+0xb6>
 8007278:	f04f 0900 	mov.w	r9, #0
 800727c:	f108 38ff 	add.w	r8, r8, #4294967295
 8007280:	f104 0a1a 	add.w	sl, r4, #26
 8007284:	45c8      	cmp	r8, r9
 8007286:	dc09      	bgt.n	800729c <_printf_float+0x250>
 8007288:	6823      	ldr	r3, [r4, #0]
 800728a:	079b      	lsls	r3, r3, #30
 800728c:	f100 8103 	bmi.w	8007496 <_printf_float+0x44a>
 8007290:	68e0      	ldr	r0, [r4, #12]
 8007292:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007294:	4298      	cmp	r0, r3
 8007296:	bfb8      	it	lt
 8007298:	4618      	movlt	r0, r3
 800729a:	e734      	b.n	8007106 <_printf_float+0xba>
 800729c:	2301      	movs	r3, #1
 800729e:	4652      	mov	r2, sl
 80072a0:	4631      	mov	r1, r6
 80072a2:	4628      	mov	r0, r5
 80072a4:	47b8      	blx	r7
 80072a6:	3001      	adds	r0, #1
 80072a8:	f43f af2b 	beq.w	8007102 <_printf_float+0xb6>
 80072ac:	f109 0901 	add.w	r9, r9, #1
 80072b0:	e7e8      	b.n	8007284 <_printf_float+0x238>
 80072b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	dc39      	bgt.n	800732c <_printf_float+0x2e0>
 80072b8:	4a1b      	ldr	r2, [pc, #108]	@ (8007328 <_printf_float+0x2dc>)
 80072ba:	2301      	movs	r3, #1
 80072bc:	4631      	mov	r1, r6
 80072be:	4628      	mov	r0, r5
 80072c0:	47b8      	blx	r7
 80072c2:	3001      	adds	r0, #1
 80072c4:	f43f af1d 	beq.w	8007102 <_printf_float+0xb6>
 80072c8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80072cc:	ea59 0303 	orrs.w	r3, r9, r3
 80072d0:	d102      	bne.n	80072d8 <_printf_float+0x28c>
 80072d2:	6823      	ldr	r3, [r4, #0]
 80072d4:	07d9      	lsls	r1, r3, #31
 80072d6:	d5d7      	bpl.n	8007288 <_printf_float+0x23c>
 80072d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072dc:	4631      	mov	r1, r6
 80072de:	4628      	mov	r0, r5
 80072e0:	47b8      	blx	r7
 80072e2:	3001      	adds	r0, #1
 80072e4:	f43f af0d 	beq.w	8007102 <_printf_float+0xb6>
 80072e8:	f04f 0a00 	mov.w	sl, #0
 80072ec:	f104 0b1a 	add.w	fp, r4, #26
 80072f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072f2:	425b      	negs	r3, r3
 80072f4:	4553      	cmp	r3, sl
 80072f6:	dc01      	bgt.n	80072fc <_printf_float+0x2b0>
 80072f8:	464b      	mov	r3, r9
 80072fa:	e793      	b.n	8007224 <_printf_float+0x1d8>
 80072fc:	2301      	movs	r3, #1
 80072fe:	465a      	mov	r2, fp
 8007300:	4631      	mov	r1, r6
 8007302:	4628      	mov	r0, r5
 8007304:	47b8      	blx	r7
 8007306:	3001      	adds	r0, #1
 8007308:	f43f aefb 	beq.w	8007102 <_printf_float+0xb6>
 800730c:	f10a 0a01 	add.w	sl, sl, #1
 8007310:	e7ee      	b.n	80072f0 <_printf_float+0x2a4>
 8007312:	bf00      	nop
 8007314:	7fefffff 	.word	0x7fefffff
 8007318:	08009ac0 	.word	0x08009ac0
 800731c:	08009abc 	.word	0x08009abc
 8007320:	08009ac8 	.word	0x08009ac8
 8007324:	08009ac4 	.word	0x08009ac4
 8007328:	08009acc 	.word	0x08009acc
 800732c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800732e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007332:	4553      	cmp	r3, sl
 8007334:	bfa8      	it	ge
 8007336:	4653      	movge	r3, sl
 8007338:	2b00      	cmp	r3, #0
 800733a:	4699      	mov	r9, r3
 800733c:	dc36      	bgt.n	80073ac <_printf_float+0x360>
 800733e:	f04f 0b00 	mov.w	fp, #0
 8007342:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007346:	f104 021a 	add.w	r2, r4, #26
 800734a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800734c:	9306      	str	r3, [sp, #24]
 800734e:	eba3 0309 	sub.w	r3, r3, r9
 8007352:	455b      	cmp	r3, fp
 8007354:	dc31      	bgt.n	80073ba <_printf_float+0x36e>
 8007356:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007358:	459a      	cmp	sl, r3
 800735a:	dc3a      	bgt.n	80073d2 <_printf_float+0x386>
 800735c:	6823      	ldr	r3, [r4, #0]
 800735e:	07da      	lsls	r2, r3, #31
 8007360:	d437      	bmi.n	80073d2 <_printf_float+0x386>
 8007362:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007364:	ebaa 0903 	sub.w	r9, sl, r3
 8007368:	9b06      	ldr	r3, [sp, #24]
 800736a:	ebaa 0303 	sub.w	r3, sl, r3
 800736e:	4599      	cmp	r9, r3
 8007370:	bfa8      	it	ge
 8007372:	4699      	movge	r9, r3
 8007374:	f1b9 0f00 	cmp.w	r9, #0
 8007378:	dc33      	bgt.n	80073e2 <_printf_float+0x396>
 800737a:	f04f 0800 	mov.w	r8, #0
 800737e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007382:	f104 0b1a 	add.w	fp, r4, #26
 8007386:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007388:	ebaa 0303 	sub.w	r3, sl, r3
 800738c:	eba3 0309 	sub.w	r3, r3, r9
 8007390:	4543      	cmp	r3, r8
 8007392:	f77f af79 	ble.w	8007288 <_printf_float+0x23c>
 8007396:	2301      	movs	r3, #1
 8007398:	465a      	mov	r2, fp
 800739a:	4631      	mov	r1, r6
 800739c:	4628      	mov	r0, r5
 800739e:	47b8      	blx	r7
 80073a0:	3001      	adds	r0, #1
 80073a2:	f43f aeae 	beq.w	8007102 <_printf_float+0xb6>
 80073a6:	f108 0801 	add.w	r8, r8, #1
 80073aa:	e7ec      	b.n	8007386 <_printf_float+0x33a>
 80073ac:	4642      	mov	r2, r8
 80073ae:	4631      	mov	r1, r6
 80073b0:	4628      	mov	r0, r5
 80073b2:	47b8      	blx	r7
 80073b4:	3001      	adds	r0, #1
 80073b6:	d1c2      	bne.n	800733e <_printf_float+0x2f2>
 80073b8:	e6a3      	b.n	8007102 <_printf_float+0xb6>
 80073ba:	2301      	movs	r3, #1
 80073bc:	4631      	mov	r1, r6
 80073be:	4628      	mov	r0, r5
 80073c0:	9206      	str	r2, [sp, #24]
 80073c2:	47b8      	blx	r7
 80073c4:	3001      	adds	r0, #1
 80073c6:	f43f ae9c 	beq.w	8007102 <_printf_float+0xb6>
 80073ca:	9a06      	ldr	r2, [sp, #24]
 80073cc:	f10b 0b01 	add.w	fp, fp, #1
 80073d0:	e7bb      	b.n	800734a <_printf_float+0x2fe>
 80073d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073d6:	4631      	mov	r1, r6
 80073d8:	4628      	mov	r0, r5
 80073da:	47b8      	blx	r7
 80073dc:	3001      	adds	r0, #1
 80073de:	d1c0      	bne.n	8007362 <_printf_float+0x316>
 80073e0:	e68f      	b.n	8007102 <_printf_float+0xb6>
 80073e2:	9a06      	ldr	r2, [sp, #24]
 80073e4:	464b      	mov	r3, r9
 80073e6:	4442      	add	r2, r8
 80073e8:	4631      	mov	r1, r6
 80073ea:	4628      	mov	r0, r5
 80073ec:	47b8      	blx	r7
 80073ee:	3001      	adds	r0, #1
 80073f0:	d1c3      	bne.n	800737a <_printf_float+0x32e>
 80073f2:	e686      	b.n	8007102 <_printf_float+0xb6>
 80073f4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80073f8:	f1ba 0f01 	cmp.w	sl, #1
 80073fc:	dc01      	bgt.n	8007402 <_printf_float+0x3b6>
 80073fe:	07db      	lsls	r3, r3, #31
 8007400:	d536      	bpl.n	8007470 <_printf_float+0x424>
 8007402:	2301      	movs	r3, #1
 8007404:	4642      	mov	r2, r8
 8007406:	4631      	mov	r1, r6
 8007408:	4628      	mov	r0, r5
 800740a:	47b8      	blx	r7
 800740c:	3001      	adds	r0, #1
 800740e:	f43f ae78 	beq.w	8007102 <_printf_float+0xb6>
 8007412:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007416:	4631      	mov	r1, r6
 8007418:	4628      	mov	r0, r5
 800741a:	47b8      	blx	r7
 800741c:	3001      	adds	r0, #1
 800741e:	f43f ae70 	beq.w	8007102 <_printf_float+0xb6>
 8007422:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007426:	2200      	movs	r2, #0
 8007428:	2300      	movs	r3, #0
 800742a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800742e:	f7f9 fb4b 	bl	8000ac8 <__aeabi_dcmpeq>
 8007432:	b9c0      	cbnz	r0, 8007466 <_printf_float+0x41a>
 8007434:	4653      	mov	r3, sl
 8007436:	f108 0201 	add.w	r2, r8, #1
 800743a:	4631      	mov	r1, r6
 800743c:	4628      	mov	r0, r5
 800743e:	47b8      	blx	r7
 8007440:	3001      	adds	r0, #1
 8007442:	d10c      	bne.n	800745e <_printf_float+0x412>
 8007444:	e65d      	b.n	8007102 <_printf_float+0xb6>
 8007446:	2301      	movs	r3, #1
 8007448:	465a      	mov	r2, fp
 800744a:	4631      	mov	r1, r6
 800744c:	4628      	mov	r0, r5
 800744e:	47b8      	blx	r7
 8007450:	3001      	adds	r0, #1
 8007452:	f43f ae56 	beq.w	8007102 <_printf_float+0xb6>
 8007456:	f108 0801 	add.w	r8, r8, #1
 800745a:	45d0      	cmp	r8, sl
 800745c:	dbf3      	blt.n	8007446 <_printf_float+0x3fa>
 800745e:	464b      	mov	r3, r9
 8007460:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007464:	e6df      	b.n	8007226 <_printf_float+0x1da>
 8007466:	f04f 0800 	mov.w	r8, #0
 800746a:	f104 0b1a 	add.w	fp, r4, #26
 800746e:	e7f4      	b.n	800745a <_printf_float+0x40e>
 8007470:	2301      	movs	r3, #1
 8007472:	4642      	mov	r2, r8
 8007474:	e7e1      	b.n	800743a <_printf_float+0x3ee>
 8007476:	2301      	movs	r3, #1
 8007478:	464a      	mov	r2, r9
 800747a:	4631      	mov	r1, r6
 800747c:	4628      	mov	r0, r5
 800747e:	47b8      	blx	r7
 8007480:	3001      	adds	r0, #1
 8007482:	f43f ae3e 	beq.w	8007102 <_printf_float+0xb6>
 8007486:	f108 0801 	add.w	r8, r8, #1
 800748a:	68e3      	ldr	r3, [r4, #12]
 800748c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800748e:	1a5b      	subs	r3, r3, r1
 8007490:	4543      	cmp	r3, r8
 8007492:	dcf0      	bgt.n	8007476 <_printf_float+0x42a>
 8007494:	e6fc      	b.n	8007290 <_printf_float+0x244>
 8007496:	f04f 0800 	mov.w	r8, #0
 800749a:	f104 0919 	add.w	r9, r4, #25
 800749e:	e7f4      	b.n	800748a <_printf_float+0x43e>

080074a0 <_printf_common>:
 80074a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074a4:	4616      	mov	r6, r2
 80074a6:	4698      	mov	r8, r3
 80074a8:	688a      	ldr	r2, [r1, #8]
 80074aa:	690b      	ldr	r3, [r1, #16]
 80074ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80074b0:	4293      	cmp	r3, r2
 80074b2:	bfb8      	it	lt
 80074b4:	4613      	movlt	r3, r2
 80074b6:	6033      	str	r3, [r6, #0]
 80074b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80074bc:	4607      	mov	r7, r0
 80074be:	460c      	mov	r4, r1
 80074c0:	b10a      	cbz	r2, 80074c6 <_printf_common+0x26>
 80074c2:	3301      	adds	r3, #1
 80074c4:	6033      	str	r3, [r6, #0]
 80074c6:	6823      	ldr	r3, [r4, #0]
 80074c8:	0699      	lsls	r1, r3, #26
 80074ca:	bf42      	ittt	mi
 80074cc:	6833      	ldrmi	r3, [r6, #0]
 80074ce:	3302      	addmi	r3, #2
 80074d0:	6033      	strmi	r3, [r6, #0]
 80074d2:	6825      	ldr	r5, [r4, #0]
 80074d4:	f015 0506 	ands.w	r5, r5, #6
 80074d8:	d106      	bne.n	80074e8 <_printf_common+0x48>
 80074da:	f104 0a19 	add.w	sl, r4, #25
 80074de:	68e3      	ldr	r3, [r4, #12]
 80074e0:	6832      	ldr	r2, [r6, #0]
 80074e2:	1a9b      	subs	r3, r3, r2
 80074e4:	42ab      	cmp	r3, r5
 80074e6:	dc26      	bgt.n	8007536 <_printf_common+0x96>
 80074e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80074ec:	6822      	ldr	r2, [r4, #0]
 80074ee:	3b00      	subs	r3, #0
 80074f0:	bf18      	it	ne
 80074f2:	2301      	movne	r3, #1
 80074f4:	0692      	lsls	r2, r2, #26
 80074f6:	d42b      	bmi.n	8007550 <_printf_common+0xb0>
 80074f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80074fc:	4641      	mov	r1, r8
 80074fe:	4638      	mov	r0, r7
 8007500:	47c8      	blx	r9
 8007502:	3001      	adds	r0, #1
 8007504:	d01e      	beq.n	8007544 <_printf_common+0xa4>
 8007506:	6823      	ldr	r3, [r4, #0]
 8007508:	6922      	ldr	r2, [r4, #16]
 800750a:	f003 0306 	and.w	r3, r3, #6
 800750e:	2b04      	cmp	r3, #4
 8007510:	bf02      	ittt	eq
 8007512:	68e5      	ldreq	r5, [r4, #12]
 8007514:	6833      	ldreq	r3, [r6, #0]
 8007516:	1aed      	subeq	r5, r5, r3
 8007518:	68a3      	ldr	r3, [r4, #8]
 800751a:	bf0c      	ite	eq
 800751c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007520:	2500      	movne	r5, #0
 8007522:	4293      	cmp	r3, r2
 8007524:	bfc4      	itt	gt
 8007526:	1a9b      	subgt	r3, r3, r2
 8007528:	18ed      	addgt	r5, r5, r3
 800752a:	2600      	movs	r6, #0
 800752c:	341a      	adds	r4, #26
 800752e:	42b5      	cmp	r5, r6
 8007530:	d11a      	bne.n	8007568 <_printf_common+0xc8>
 8007532:	2000      	movs	r0, #0
 8007534:	e008      	b.n	8007548 <_printf_common+0xa8>
 8007536:	2301      	movs	r3, #1
 8007538:	4652      	mov	r2, sl
 800753a:	4641      	mov	r1, r8
 800753c:	4638      	mov	r0, r7
 800753e:	47c8      	blx	r9
 8007540:	3001      	adds	r0, #1
 8007542:	d103      	bne.n	800754c <_printf_common+0xac>
 8007544:	f04f 30ff 	mov.w	r0, #4294967295
 8007548:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800754c:	3501      	adds	r5, #1
 800754e:	e7c6      	b.n	80074de <_printf_common+0x3e>
 8007550:	18e1      	adds	r1, r4, r3
 8007552:	1c5a      	adds	r2, r3, #1
 8007554:	2030      	movs	r0, #48	@ 0x30
 8007556:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800755a:	4422      	add	r2, r4
 800755c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007560:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007564:	3302      	adds	r3, #2
 8007566:	e7c7      	b.n	80074f8 <_printf_common+0x58>
 8007568:	2301      	movs	r3, #1
 800756a:	4622      	mov	r2, r4
 800756c:	4641      	mov	r1, r8
 800756e:	4638      	mov	r0, r7
 8007570:	47c8      	blx	r9
 8007572:	3001      	adds	r0, #1
 8007574:	d0e6      	beq.n	8007544 <_printf_common+0xa4>
 8007576:	3601      	adds	r6, #1
 8007578:	e7d9      	b.n	800752e <_printf_common+0x8e>
	...

0800757c <_printf_i>:
 800757c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007580:	7e0f      	ldrb	r7, [r1, #24]
 8007582:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007584:	2f78      	cmp	r7, #120	@ 0x78
 8007586:	4691      	mov	r9, r2
 8007588:	4680      	mov	r8, r0
 800758a:	460c      	mov	r4, r1
 800758c:	469a      	mov	sl, r3
 800758e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007592:	d807      	bhi.n	80075a4 <_printf_i+0x28>
 8007594:	2f62      	cmp	r7, #98	@ 0x62
 8007596:	d80a      	bhi.n	80075ae <_printf_i+0x32>
 8007598:	2f00      	cmp	r7, #0
 800759a:	f000 80d1 	beq.w	8007740 <_printf_i+0x1c4>
 800759e:	2f58      	cmp	r7, #88	@ 0x58
 80075a0:	f000 80b8 	beq.w	8007714 <_printf_i+0x198>
 80075a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80075a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80075ac:	e03a      	b.n	8007624 <_printf_i+0xa8>
 80075ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80075b2:	2b15      	cmp	r3, #21
 80075b4:	d8f6      	bhi.n	80075a4 <_printf_i+0x28>
 80075b6:	a101      	add	r1, pc, #4	@ (adr r1, 80075bc <_printf_i+0x40>)
 80075b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80075bc:	08007615 	.word	0x08007615
 80075c0:	08007629 	.word	0x08007629
 80075c4:	080075a5 	.word	0x080075a5
 80075c8:	080075a5 	.word	0x080075a5
 80075cc:	080075a5 	.word	0x080075a5
 80075d0:	080075a5 	.word	0x080075a5
 80075d4:	08007629 	.word	0x08007629
 80075d8:	080075a5 	.word	0x080075a5
 80075dc:	080075a5 	.word	0x080075a5
 80075e0:	080075a5 	.word	0x080075a5
 80075e4:	080075a5 	.word	0x080075a5
 80075e8:	08007727 	.word	0x08007727
 80075ec:	08007653 	.word	0x08007653
 80075f0:	080076e1 	.word	0x080076e1
 80075f4:	080075a5 	.word	0x080075a5
 80075f8:	080075a5 	.word	0x080075a5
 80075fc:	08007749 	.word	0x08007749
 8007600:	080075a5 	.word	0x080075a5
 8007604:	08007653 	.word	0x08007653
 8007608:	080075a5 	.word	0x080075a5
 800760c:	080075a5 	.word	0x080075a5
 8007610:	080076e9 	.word	0x080076e9
 8007614:	6833      	ldr	r3, [r6, #0]
 8007616:	1d1a      	adds	r2, r3, #4
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	6032      	str	r2, [r6, #0]
 800761c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007620:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007624:	2301      	movs	r3, #1
 8007626:	e09c      	b.n	8007762 <_printf_i+0x1e6>
 8007628:	6833      	ldr	r3, [r6, #0]
 800762a:	6820      	ldr	r0, [r4, #0]
 800762c:	1d19      	adds	r1, r3, #4
 800762e:	6031      	str	r1, [r6, #0]
 8007630:	0606      	lsls	r6, r0, #24
 8007632:	d501      	bpl.n	8007638 <_printf_i+0xbc>
 8007634:	681d      	ldr	r5, [r3, #0]
 8007636:	e003      	b.n	8007640 <_printf_i+0xc4>
 8007638:	0645      	lsls	r5, r0, #25
 800763a:	d5fb      	bpl.n	8007634 <_printf_i+0xb8>
 800763c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007640:	2d00      	cmp	r5, #0
 8007642:	da03      	bge.n	800764c <_printf_i+0xd0>
 8007644:	232d      	movs	r3, #45	@ 0x2d
 8007646:	426d      	negs	r5, r5
 8007648:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800764c:	4858      	ldr	r0, [pc, #352]	@ (80077b0 <_printf_i+0x234>)
 800764e:	230a      	movs	r3, #10
 8007650:	e011      	b.n	8007676 <_printf_i+0xfa>
 8007652:	6821      	ldr	r1, [r4, #0]
 8007654:	6833      	ldr	r3, [r6, #0]
 8007656:	0608      	lsls	r0, r1, #24
 8007658:	f853 5b04 	ldr.w	r5, [r3], #4
 800765c:	d402      	bmi.n	8007664 <_printf_i+0xe8>
 800765e:	0649      	lsls	r1, r1, #25
 8007660:	bf48      	it	mi
 8007662:	b2ad      	uxthmi	r5, r5
 8007664:	2f6f      	cmp	r7, #111	@ 0x6f
 8007666:	4852      	ldr	r0, [pc, #328]	@ (80077b0 <_printf_i+0x234>)
 8007668:	6033      	str	r3, [r6, #0]
 800766a:	bf14      	ite	ne
 800766c:	230a      	movne	r3, #10
 800766e:	2308      	moveq	r3, #8
 8007670:	2100      	movs	r1, #0
 8007672:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007676:	6866      	ldr	r6, [r4, #4]
 8007678:	60a6      	str	r6, [r4, #8]
 800767a:	2e00      	cmp	r6, #0
 800767c:	db05      	blt.n	800768a <_printf_i+0x10e>
 800767e:	6821      	ldr	r1, [r4, #0]
 8007680:	432e      	orrs	r6, r5
 8007682:	f021 0104 	bic.w	r1, r1, #4
 8007686:	6021      	str	r1, [r4, #0]
 8007688:	d04b      	beq.n	8007722 <_printf_i+0x1a6>
 800768a:	4616      	mov	r6, r2
 800768c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007690:	fb03 5711 	mls	r7, r3, r1, r5
 8007694:	5dc7      	ldrb	r7, [r0, r7]
 8007696:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800769a:	462f      	mov	r7, r5
 800769c:	42bb      	cmp	r3, r7
 800769e:	460d      	mov	r5, r1
 80076a0:	d9f4      	bls.n	800768c <_printf_i+0x110>
 80076a2:	2b08      	cmp	r3, #8
 80076a4:	d10b      	bne.n	80076be <_printf_i+0x142>
 80076a6:	6823      	ldr	r3, [r4, #0]
 80076a8:	07df      	lsls	r7, r3, #31
 80076aa:	d508      	bpl.n	80076be <_printf_i+0x142>
 80076ac:	6923      	ldr	r3, [r4, #16]
 80076ae:	6861      	ldr	r1, [r4, #4]
 80076b0:	4299      	cmp	r1, r3
 80076b2:	bfde      	ittt	le
 80076b4:	2330      	movle	r3, #48	@ 0x30
 80076b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80076ba:	f106 36ff 	addle.w	r6, r6, #4294967295
 80076be:	1b92      	subs	r2, r2, r6
 80076c0:	6122      	str	r2, [r4, #16]
 80076c2:	f8cd a000 	str.w	sl, [sp]
 80076c6:	464b      	mov	r3, r9
 80076c8:	aa03      	add	r2, sp, #12
 80076ca:	4621      	mov	r1, r4
 80076cc:	4640      	mov	r0, r8
 80076ce:	f7ff fee7 	bl	80074a0 <_printf_common>
 80076d2:	3001      	adds	r0, #1
 80076d4:	d14a      	bne.n	800776c <_printf_i+0x1f0>
 80076d6:	f04f 30ff 	mov.w	r0, #4294967295
 80076da:	b004      	add	sp, #16
 80076dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076e0:	6823      	ldr	r3, [r4, #0]
 80076e2:	f043 0320 	orr.w	r3, r3, #32
 80076e6:	6023      	str	r3, [r4, #0]
 80076e8:	4832      	ldr	r0, [pc, #200]	@ (80077b4 <_printf_i+0x238>)
 80076ea:	2778      	movs	r7, #120	@ 0x78
 80076ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80076f0:	6823      	ldr	r3, [r4, #0]
 80076f2:	6831      	ldr	r1, [r6, #0]
 80076f4:	061f      	lsls	r7, r3, #24
 80076f6:	f851 5b04 	ldr.w	r5, [r1], #4
 80076fa:	d402      	bmi.n	8007702 <_printf_i+0x186>
 80076fc:	065f      	lsls	r7, r3, #25
 80076fe:	bf48      	it	mi
 8007700:	b2ad      	uxthmi	r5, r5
 8007702:	6031      	str	r1, [r6, #0]
 8007704:	07d9      	lsls	r1, r3, #31
 8007706:	bf44      	itt	mi
 8007708:	f043 0320 	orrmi.w	r3, r3, #32
 800770c:	6023      	strmi	r3, [r4, #0]
 800770e:	b11d      	cbz	r5, 8007718 <_printf_i+0x19c>
 8007710:	2310      	movs	r3, #16
 8007712:	e7ad      	b.n	8007670 <_printf_i+0xf4>
 8007714:	4826      	ldr	r0, [pc, #152]	@ (80077b0 <_printf_i+0x234>)
 8007716:	e7e9      	b.n	80076ec <_printf_i+0x170>
 8007718:	6823      	ldr	r3, [r4, #0]
 800771a:	f023 0320 	bic.w	r3, r3, #32
 800771e:	6023      	str	r3, [r4, #0]
 8007720:	e7f6      	b.n	8007710 <_printf_i+0x194>
 8007722:	4616      	mov	r6, r2
 8007724:	e7bd      	b.n	80076a2 <_printf_i+0x126>
 8007726:	6833      	ldr	r3, [r6, #0]
 8007728:	6825      	ldr	r5, [r4, #0]
 800772a:	6961      	ldr	r1, [r4, #20]
 800772c:	1d18      	adds	r0, r3, #4
 800772e:	6030      	str	r0, [r6, #0]
 8007730:	062e      	lsls	r6, r5, #24
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	d501      	bpl.n	800773a <_printf_i+0x1be>
 8007736:	6019      	str	r1, [r3, #0]
 8007738:	e002      	b.n	8007740 <_printf_i+0x1c4>
 800773a:	0668      	lsls	r0, r5, #25
 800773c:	d5fb      	bpl.n	8007736 <_printf_i+0x1ba>
 800773e:	8019      	strh	r1, [r3, #0]
 8007740:	2300      	movs	r3, #0
 8007742:	6123      	str	r3, [r4, #16]
 8007744:	4616      	mov	r6, r2
 8007746:	e7bc      	b.n	80076c2 <_printf_i+0x146>
 8007748:	6833      	ldr	r3, [r6, #0]
 800774a:	1d1a      	adds	r2, r3, #4
 800774c:	6032      	str	r2, [r6, #0]
 800774e:	681e      	ldr	r6, [r3, #0]
 8007750:	6862      	ldr	r2, [r4, #4]
 8007752:	2100      	movs	r1, #0
 8007754:	4630      	mov	r0, r6
 8007756:	f7f8 fd3b 	bl	80001d0 <memchr>
 800775a:	b108      	cbz	r0, 8007760 <_printf_i+0x1e4>
 800775c:	1b80      	subs	r0, r0, r6
 800775e:	6060      	str	r0, [r4, #4]
 8007760:	6863      	ldr	r3, [r4, #4]
 8007762:	6123      	str	r3, [r4, #16]
 8007764:	2300      	movs	r3, #0
 8007766:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800776a:	e7aa      	b.n	80076c2 <_printf_i+0x146>
 800776c:	6923      	ldr	r3, [r4, #16]
 800776e:	4632      	mov	r2, r6
 8007770:	4649      	mov	r1, r9
 8007772:	4640      	mov	r0, r8
 8007774:	47d0      	blx	sl
 8007776:	3001      	adds	r0, #1
 8007778:	d0ad      	beq.n	80076d6 <_printf_i+0x15a>
 800777a:	6823      	ldr	r3, [r4, #0]
 800777c:	079b      	lsls	r3, r3, #30
 800777e:	d413      	bmi.n	80077a8 <_printf_i+0x22c>
 8007780:	68e0      	ldr	r0, [r4, #12]
 8007782:	9b03      	ldr	r3, [sp, #12]
 8007784:	4298      	cmp	r0, r3
 8007786:	bfb8      	it	lt
 8007788:	4618      	movlt	r0, r3
 800778a:	e7a6      	b.n	80076da <_printf_i+0x15e>
 800778c:	2301      	movs	r3, #1
 800778e:	4632      	mov	r2, r6
 8007790:	4649      	mov	r1, r9
 8007792:	4640      	mov	r0, r8
 8007794:	47d0      	blx	sl
 8007796:	3001      	adds	r0, #1
 8007798:	d09d      	beq.n	80076d6 <_printf_i+0x15a>
 800779a:	3501      	adds	r5, #1
 800779c:	68e3      	ldr	r3, [r4, #12]
 800779e:	9903      	ldr	r1, [sp, #12]
 80077a0:	1a5b      	subs	r3, r3, r1
 80077a2:	42ab      	cmp	r3, r5
 80077a4:	dcf2      	bgt.n	800778c <_printf_i+0x210>
 80077a6:	e7eb      	b.n	8007780 <_printf_i+0x204>
 80077a8:	2500      	movs	r5, #0
 80077aa:	f104 0619 	add.w	r6, r4, #25
 80077ae:	e7f5      	b.n	800779c <_printf_i+0x220>
 80077b0:	08009ace 	.word	0x08009ace
 80077b4:	08009adf 	.word	0x08009adf

080077b8 <std>:
 80077b8:	2300      	movs	r3, #0
 80077ba:	b510      	push	{r4, lr}
 80077bc:	4604      	mov	r4, r0
 80077be:	e9c0 3300 	strd	r3, r3, [r0]
 80077c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80077c6:	6083      	str	r3, [r0, #8]
 80077c8:	8181      	strh	r1, [r0, #12]
 80077ca:	6643      	str	r3, [r0, #100]	@ 0x64
 80077cc:	81c2      	strh	r2, [r0, #14]
 80077ce:	6183      	str	r3, [r0, #24]
 80077d0:	4619      	mov	r1, r3
 80077d2:	2208      	movs	r2, #8
 80077d4:	305c      	adds	r0, #92	@ 0x5c
 80077d6:	f000 f9f9 	bl	8007bcc <memset>
 80077da:	4b0d      	ldr	r3, [pc, #52]	@ (8007810 <std+0x58>)
 80077dc:	6263      	str	r3, [r4, #36]	@ 0x24
 80077de:	4b0d      	ldr	r3, [pc, #52]	@ (8007814 <std+0x5c>)
 80077e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80077e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007818 <std+0x60>)
 80077e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80077e6:	4b0d      	ldr	r3, [pc, #52]	@ (800781c <std+0x64>)
 80077e8:	6323      	str	r3, [r4, #48]	@ 0x30
 80077ea:	4b0d      	ldr	r3, [pc, #52]	@ (8007820 <std+0x68>)
 80077ec:	6224      	str	r4, [r4, #32]
 80077ee:	429c      	cmp	r4, r3
 80077f0:	d006      	beq.n	8007800 <std+0x48>
 80077f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80077f6:	4294      	cmp	r4, r2
 80077f8:	d002      	beq.n	8007800 <std+0x48>
 80077fa:	33d0      	adds	r3, #208	@ 0xd0
 80077fc:	429c      	cmp	r4, r3
 80077fe:	d105      	bne.n	800780c <std+0x54>
 8007800:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007804:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007808:	f000 ba84 	b.w	8007d14 <__retarget_lock_init_recursive>
 800780c:	bd10      	pop	{r4, pc}
 800780e:	bf00      	nop
 8007810:	08007a1d 	.word	0x08007a1d
 8007814:	08007a3f 	.word	0x08007a3f
 8007818:	08007a77 	.word	0x08007a77
 800781c:	08007a9b 	.word	0x08007a9b
 8007820:	20000478 	.word	0x20000478

08007824 <stdio_exit_handler>:
 8007824:	4a02      	ldr	r2, [pc, #8]	@ (8007830 <stdio_exit_handler+0xc>)
 8007826:	4903      	ldr	r1, [pc, #12]	@ (8007834 <stdio_exit_handler+0x10>)
 8007828:	4803      	ldr	r0, [pc, #12]	@ (8007838 <stdio_exit_handler+0x14>)
 800782a:	f000 b869 	b.w	8007900 <_fwalk_sglue>
 800782e:	bf00      	nop
 8007830:	20000010 	.word	0x20000010
 8007834:	08009651 	.word	0x08009651
 8007838:	20000020 	.word	0x20000020

0800783c <cleanup_stdio>:
 800783c:	6841      	ldr	r1, [r0, #4]
 800783e:	4b0c      	ldr	r3, [pc, #48]	@ (8007870 <cleanup_stdio+0x34>)
 8007840:	4299      	cmp	r1, r3
 8007842:	b510      	push	{r4, lr}
 8007844:	4604      	mov	r4, r0
 8007846:	d001      	beq.n	800784c <cleanup_stdio+0x10>
 8007848:	f001 ff02 	bl	8009650 <_fflush_r>
 800784c:	68a1      	ldr	r1, [r4, #8]
 800784e:	4b09      	ldr	r3, [pc, #36]	@ (8007874 <cleanup_stdio+0x38>)
 8007850:	4299      	cmp	r1, r3
 8007852:	d002      	beq.n	800785a <cleanup_stdio+0x1e>
 8007854:	4620      	mov	r0, r4
 8007856:	f001 fefb 	bl	8009650 <_fflush_r>
 800785a:	68e1      	ldr	r1, [r4, #12]
 800785c:	4b06      	ldr	r3, [pc, #24]	@ (8007878 <cleanup_stdio+0x3c>)
 800785e:	4299      	cmp	r1, r3
 8007860:	d004      	beq.n	800786c <cleanup_stdio+0x30>
 8007862:	4620      	mov	r0, r4
 8007864:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007868:	f001 bef2 	b.w	8009650 <_fflush_r>
 800786c:	bd10      	pop	{r4, pc}
 800786e:	bf00      	nop
 8007870:	20000478 	.word	0x20000478
 8007874:	200004e0 	.word	0x200004e0
 8007878:	20000548 	.word	0x20000548

0800787c <global_stdio_init.part.0>:
 800787c:	b510      	push	{r4, lr}
 800787e:	4b0b      	ldr	r3, [pc, #44]	@ (80078ac <global_stdio_init.part.0+0x30>)
 8007880:	4c0b      	ldr	r4, [pc, #44]	@ (80078b0 <global_stdio_init.part.0+0x34>)
 8007882:	4a0c      	ldr	r2, [pc, #48]	@ (80078b4 <global_stdio_init.part.0+0x38>)
 8007884:	601a      	str	r2, [r3, #0]
 8007886:	4620      	mov	r0, r4
 8007888:	2200      	movs	r2, #0
 800788a:	2104      	movs	r1, #4
 800788c:	f7ff ff94 	bl	80077b8 <std>
 8007890:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007894:	2201      	movs	r2, #1
 8007896:	2109      	movs	r1, #9
 8007898:	f7ff ff8e 	bl	80077b8 <std>
 800789c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80078a0:	2202      	movs	r2, #2
 80078a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078a6:	2112      	movs	r1, #18
 80078a8:	f7ff bf86 	b.w	80077b8 <std>
 80078ac:	200005b0 	.word	0x200005b0
 80078b0:	20000478 	.word	0x20000478
 80078b4:	08007825 	.word	0x08007825

080078b8 <__sfp_lock_acquire>:
 80078b8:	4801      	ldr	r0, [pc, #4]	@ (80078c0 <__sfp_lock_acquire+0x8>)
 80078ba:	f000 ba2c 	b.w	8007d16 <__retarget_lock_acquire_recursive>
 80078be:	bf00      	nop
 80078c0:	200005b9 	.word	0x200005b9

080078c4 <__sfp_lock_release>:
 80078c4:	4801      	ldr	r0, [pc, #4]	@ (80078cc <__sfp_lock_release+0x8>)
 80078c6:	f000 ba27 	b.w	8007d18 <__retarget_lock_release_recursive>
 80078ca:	bf00      	nop
 80078cc:	200005b9 	.word	0x200005b9

080078d0 <__sinit>:
 80078d0:	b510      	push	{r4, lr}
 80078d2:	4604      	mov	r4, r0
 80078d4:	f7ff fff0 	bl	80078b8 <__sfp_lock_acquire>
 80078d8:	6a23      	ldr	r3, [r4, #32]
 80078da:	b11b      	cbz	r3, 80078e4 <__sinit+0x14>
 80078dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078e0:	f7ff bff0 	b.w	80078c4 <__sfp_lock_release>
 80078e4:	4b04      	ldr	r3, [pc, #16]	@ (80078f8 <__sinit+0x28>)
 80078e6:	6223      	str	r3, [r4, #32]
 80078e8:	4b04      	ldr	r3, [pc, #16]	@ (80078fc <__sinit+0x2c>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d1f5      	bne.n	80078dc <__sinit+0xc>
 80078f0:	f7ff ffc4 	bl	800787c <global_stdio_init.part.0>
 80078f4:	e7f2      	b.n	80078dc <__sinit+0xc>
 80078f6:	bf00      	nop
 80078f8:	0800783d 	.word	0x0800783d
 80078fc:	200005b0 	.word	0x200005b0

08007900 <_fwalk_sglue>:
 8007900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007904:	4607      	mov	r7, r0
 8007906:	4688      	mov	r8, r1
 8007908:	4614      	mov	r4, r2
 800790a:	2600      	movs	r6, #0
 800790c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007910:	f1b9 0901 	subs.w	r9, r9, #1
 8007914:	d505      	bpl.n	8007922 <_fwalk_sglue+0x22>
 8007916:	6824      	ldr	r4, [r4, #0]
 8007918:	2c00      	cmp	r4, #0
 800791a:	d1f7      	bne.n	800790c <_fwalk_sglue+0xc>
 800791c:	4630      	mov	r0, r6
 800791e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007922:	89ab      	ldrh	r3, [r5, #12]
 8007924:	2b01      	cmp	r3, #1
 8007926:	d907      	bls.n	8007938 <_fwalk_sglue+0x38>
 8007928:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800792c:	3301      	adds	r3, #1
 800792e:	d003      	beq.n	8007938 <_fwalk_sglue+0x38>
 8007930:	4629      	mov	r1, r5
 8007932:	4638      	mov	r0, r7
 8007934:	47c0      	blx	r8
 8007936:	4306      	orrs	r6, r0
 8007938:	3568      	adds	r5, #104	@ 0x68
 800793a:	e7e9      	b.n	8007910 <_fwalk_sglue+0x10>

0800793c <iprintf>:
 800793c:	b40f      	push	{r0, r1, r2, r3}
 800793e:	b507      	push	{r0, r1, r2, lr}
 8007940:	4906      	ldr	r1, [pc, #24]	@ (800795c <iprintf+0x20>)
 8007942:	ab04      	add	r3, sp, #16
 8007944:	6808      	ldr	r0, [r1, #0]
 8007946:	f853 2b04 	ldr.w	r2, [r3], #4
 800794a:	6881      	ldr	r1, [r0, #8]
 800794c:	9301      	str	r3, [sp, #4]
 800794e:	f001 fce3 	bl	8009318 <_vfiprintf_r>
 8007952:	b003      	add	sp, #12
 8007954:	f85d eb04 	ldr.w	lr, [sp], #4
 8007958:	b004      	add	sp, #16
 800795a:	4770      	bx	lr
 800795c:	2000001c 	.word	0x2000001c

08007960 <_puts_r>:
 8007960:	6a03      	ldr	r3, [r0, #32]
 8007962:	b570      	push	{r4, r5, r6, lr}
 8007964:	6884      	ldr	r4, [r0, #8]
 8007966:	4605      	mov	r5, r0
 8007968:	460e      	mov	r6, r1
 800796a:	b90b      	cbnz	r3, 8007970 <_puts_r+0x10>
 800796c:	f7ff ffb0 	bl	80078d0 <__sinit>
 8007970:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007972:	07db      	lsls	r3, r3, #31
 8007974:	d405      	bmi.n	8007982 <_puts_r+0x22>
 8007976:	89a3      	ldrh	r3, [r4, #12]
 8007978:	0598      	lsls	r0, r3, #22
 800797a:	d402      	bmi.n	8007982 <_puts_r+0x22>
 800797c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800797e:	f000 f9ca 	bl	8007d16 <__retarget_lock_acquire_recursive>
 8007982:	89a3      	ldrh	r3, [r4, #12]
 8007984:	0719      	lsls	r1, r3, #28
 8007986:	d502      	bpl.n	800798e <_puts_r+0x2e>
 8007988:	6923      	ldr	r3, [r4, #16]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d135      	bne.n	80079fa <_puts_r+0x9a>
 800798e:	4621      	mov	r1, r4
 8007990:	4628      	mov	r0, r5
 8007992:	f000 f8c5 	bl	8007b20 <__swsetup_r>
 8007996:	b380      	cbz	r0, 80079fa <_puts_r+0x9a>
 8007998:	f04f 35ff 	mov.w	r5, #4294967295
 800799c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800799e:	07da      	lsls	r2, r3, #31
 80079a0:	d405      	bmi.n	80079ae <_puts_r+0x4e>
 80079a2:	89a3      	ldrh	r3, [r4, #12]
 80079a4:	059b      	lsls	r3, r3, #22
 80079a6:	d402      	bmi.n	80079ae <_puts_r+0x4e>
 80079a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80079aa:	f000 f9b5 	bl	8007d18 <__retarget_lock_release_recursive>
 80079ae:	4628      	mov	r0, r5
 80079b0:	bd70      	pop	{r4, r5, r6, pc}
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	da04      	bge.n	80079c0 <_puts_r+0x60>
 80079b6:	69a2      	ldr	r2, [r4, #24]
 80079b8:	429a      	cmp	r2, r3
 80079ba:	dc17      	bgt.n	80079ec <_puts_r+0x8c>
 80079bc:	290a      	cmp	r1, #10
 80079be:	d015      	beq.n	80079ec <_puts_r+0x8c>
 80079c0:	6823      	ldr	r3, [r4, #0]
 80079c2:	1c5a      	adds	r2, r3, #1
 80079c4:	6022      	str	r2, [r4, #0]
 80079c6:	7019      	strb	r1, [r3, #0]
 80079c8:	68a3      	ldr	r3, [r4, #8]
 80079ca:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80079ce:	3b01      	subs	r3, #1
 80079d0:	60a3      	str	r3, [r4, #8]
 80079d2:	2900      	cmp	r1, #0
 80079d4:	d1ed      	bne.n	80079b2 <_puts_r+0x52>
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	da11      	bge.n	80079fe <_puts_r+0x9e>
 80079da:	4622      	mov	r2, r4
 80079dc:	210a      	movs	r1, #10
 80079de:	4628      	mov	r0, r5
 80079e0:	f000 f85f 	bl	8007aa2 <__swbuf_r>
 80079e4:	3001      	adds	r0, #1
 80079e6:	d0d7      	beq.n	8007998 <_puts_r+0x38>
 80079e8:	250a      	movs	r5, #10
 80079ea:	e7d7      	b.n	800799c <_puts_r+0x3c>
 80079ec:	4622      	mov	r2, r4
 80079ee:	4628      	mov	r0, r5
 80079f0:	f000 f857 	bl	8007aa2 <__swbuf_r>
 80079f4:	3001      	adds	r0, #1
 80079f6:	d1e7      	bne.n	80079c8 <_puts_r+0x68>
 80079f8:	e7ce      	b.n	8007998 <_puts_r+0x38>
 80079fa:	3e01      	subs	r6, #1
 80079fc:	e7e4      	b.n	80079c8 <_puts_r+0x68>
 80079fe:	6823      	ldr	r3, [r4, #0]
 8007a00:	1c5a      	adds	r2, r3, #1
 8007a02:	6022      	str	r2, [r4, #0]
 8007a04:	220a      	movs	r2, #10
 8007a06:	701a      	strb	r2, [r3, #0]
 8007a08:	e7ee      	b.n	80079e8 <_puts_r+0x88>
	...

08007a0c <puts>:
 8007a0c:	4b02      	ldr	r3, [pc, #8]	@ (8007a18 <puts+0xc>)
 8007a0e:	4601      	mov	r1, r0
 8007a10:	6818      	ldr	r0, [r3, #0]
 8007a12:	f7ff bfa5 	b.w	8007960 <_puts_r>
 8007a16:	bf00      	nop
 8007a18:	2000001c 	.word	0x2000001c

08007a1c <__sread>:
 8007a1c:	b510      	push	{r4, lr}
 8007a1e:	460c      	mov	r4, r1
 8007a20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a24:	f000 f928 	bl	8007c78 <_read_r>
 8007a28:	2800      	cmp	r0, #0
 8007a2a:	bfab      	itete	ge
 8007a2c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007a2e:	89a3      	ldrhlt	r3, [r4, #12]
 8007a30:	181b      	addge	r3, r3, r0
 8007a32:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007a36:	bfac      	ite	ge
 8007a38:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007a3a:	81a3      	strhlt	r3, [r4, #12]
 8007a3c:	bd10      	pop	{r4, pc}

08007a3e <__swrite>:
 8007a3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a42:	461f      	mov	r7, r3
 8007a44:	898b      	ldrh	r3, [r1, #12]
 8007a46:	05db      	lsls	r3, r3, #23
 8007a48:	4605      	mov	r5, r0
 8007a4a:	460c      	mov	r4, r1
 8007a4c:	4616      	mov	r6, r2
 8007a4e:	d505      	bpl.n	8007a5c <__swrite+0x1e>
 8007a50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a54:	2302      	movs	r3, #2
 8007a56:	2200      	movs	r2, #0
 8007a58:	f000 f8fc 	bl	8007c54 <_lseek_r>
 8007a5c:	89a3      	ldrh	r3, [r4, #12]
 8007a5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a62:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a66:	81a3      	strh	r3, [r4, #12]
 8007a68:	4632      	mov	r2, r6
 8007a6a:	463b      	mov	r3, r7
 8007a6c:	4628      	mov	r0, r5
 8007a6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a72:	f000 b913 	b.w	8007c9c <_write_r>

08007a76 <__sseek>:
 8007a76:	b510      	push	{r4, lr}
 8007a78:	460c      	mov	r4, r1
 8007a7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a7e:	f000 f8e9 	bl	8007c54 <_lseek_r>
 8007a82:	1c43      	adds	r3, r0, #1
 8007a84:	89a3      	ldrh	r3, [r4, #12]
 8007a86:	bf15      	itete	ne
 8007a88:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007a8a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007a8e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007a92:	81a3      	strheq	r3, [r4, #12]
 8007a94:	bf18      	it	ne
 8007a96:	81a3      	strhne	r3, [r4, #12]
 8007a98:	bd10      	pop	{r4, pc}

08007a9a <__sclose>:
 8007a9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a9e:	f000 b8c9 	b.w	8007c34 <_close_r>

08007aa2 <__swbuf_r>:
 8007aa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aa4:	460e      	mov	r6, r1
 8007aa6:	4614      	mov	r4, r2
 8007aa8:	4605      	mov	r5, r0
 8007aaa:	b118      	cbz	r0, 8007ab4 <__swbuf_r+0x12>
 8007aac:	6a03      	ldr	r3, [r0, #32]
 8007aae:	b90b      	cbnz	r3, 8007ab4 <__swbuf_r+0x12>
 8007ab0:	f7ff ff0e 	bl	80078d0 <__sinit>
 8007ab4:	69a3      	ldr	r3, [r4, #24]
 8007ab6:	60a3      	str	r3, [r4, #8]
 8007ab8:	89a3      	ldrh	r3, [r4, #12]
 8007aba:	071a      	lsls	r2, r3, #28
 8007abc:	d501      	bpl.n	8007ac2 <__swbuf_r+0x20>
 8007abe:	6923      	ldr	r3, [r4, #16]
 8007ac0:	b943      	cbnz	r3, 8007ad4 <__swbuf_r+0x32>
 8007ac2:	4621      	mov	r1, r4
 8007ac4:	4628      	mov	r0, r5
 8007ac6:	f000 f82b 	bl	8007b20 <__swsetup_r>
 8007aca:	b118      	cbz	r0, 8007ad4 <__swbuf_r+0x32>
 8007acc:	f04f 37ff 	mov.w	r7, #4294967295
 8007ad0:	4638      	mov	r0, r7
 8007ad2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ad4:	6823      	ldr	r3, [r4, #0]
 8007ad6:	6922      	ldr	r2, [r4, #16]
 8007ad8:	1a98      	subs	r0, r3, r2
 8007ada:	6963      	ldr	r3, [r4, #20]
 8007adc:	b2f6      	uxtb	r6, r6
 8007ade:	4283      	cmp	r3, r0
 8007ae0:	4637      	mov	r7, r6
 8007ae2:	dc05      	bgt.n	8007af0 <__swbuf_r+0x4e>
 8007ae4:	4621      	mov	r1, r4
 8007ae6:	4628      	mov	r0, r5
 8007ae8:	f001 fdb2 	bl	8009650 <_fflush_r>
 8007aec:	2800      	cmp	r0, #0
 8007aee:	d1ed      	bne.n	8007acc <__swbuf_r+0x2a>
 8007af0:	68a3      	ldr	r3, [r4, #8]
 8007af2:	3b01      	subs	r3, #1
 8007af4:	60a3      	str	r3, [r4, #8]
 8007af6:	6823      	ldr	r3, [r4, #0]
 8007af8:	1c5a      	adds	r2, r3, #1
 8007afa:	6022      	str	r2, [r4, #0]
 8007afc:	701e      	strb	r6, [r3, #0]
 8007afe:	6962      	ldr	r2, [r4, #20]
 8007b00:	1c43      	adds	r3, r0, #1
 8007b02:	429a      	cmp	r2, r3
 8007b04:	d004      	beq.n	8007b10 <__swbuf_r+0x6e>
 8007b06:	89a3      	ldrh	r3, [r4, #12]
 8007b08:	07db      	lsls	r3, r3, #31
 8007b0a:	d5e1      	bpl.n	8007ad0 <__swbuf_r+0x2e>
 8007b0c:	2e0a      	cmp	r6, #10
 8007b0e:	d1df      	bne.n	8007ad0 <__swbuf_r+0x2e>
 8007b10:	4621      	mov	r1, r4
 8007b12:	4628      	mov	r0, r5
 8007b14:	f001 fd9c 	bl	8009650 <_fflush_r>
 8007b18:	2800      	cmp	r0, #0
 8007b1a:	d0d9      	beq.n	8007ad0 <__swbuf_r+0x2e>
 8007b1c:	e7d6      	b.n	8007acc <__swbuf_r+0x2a>
	...

08007b20 <__swsetup_r>:
 8007b20:	b538      	push	{r3, r4, r5, lr}
 8007b22:	4b29      	ldr	r3, [pc, #164]	@ (8007bc8 <__swsetup_r+0xa8>)
 8007b24:	4605      	mov	r5, r0
 8007b26:	6818      	ldr	r0, [r3, #0]
 8007b28:	460c      	mov	r4, r1
 8007b2a:	b118      	cbz	r0, 8007b34 <__swsetup_r+0x14>
 8007b2c:	6a03      	ldr	r3, [r0, #32]
 8007b2e:	b90b      	cbnz	r3, 8007b34 <__swsetup_r+0x14>
 8007b30:	f7ff fece 	bl	80078d0 <__sinit>
 8007b34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b38:	0719      	lsls	r1, r3, #28
 8007b3a:	d422      	bmi.n	8007b82 <__swsetup_r+0x62>
 8007b3c:	06da      	lsls	r2, r3, #27
 8007b3e:	d407      	bmi.n	8007b50 <__swsetup_r+0x30>
 8007b40:	2209      	movs	r2, #9
 8007b42:	602a      	str	r2, [r5, #0]
 8007b44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b48:	81a3      	strh	r3, [r4, #12]
 8007b4a:	f04f 30ff 	mov.w	r0, #4294967295
 8007b4e:	e033      	b.n	8007bb8 <__swsetup_r+0x98>
 8007b50:	0758      	lsls	r0, r3, #29
 8007b52:	d512      	bpl.n	8007b7a <__swsetup_r+0x5a>
 8007b54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b56:	b141      	cbz	r1, 8007b6a <__swsetup_r+0x4a>
 8007b58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b5c:	4299      	cmp	r1, r3
 8007b5e:	d002      	beq.n	8007b66 <__swsetup_r+0x46>
 8007b60:	4628      	mov	r0, r5
 8007b62:	f000 ff35 	bl	80089d0 <_free_r>
 8007b66:	2300      	movs	r3, #0
 8007b68:	6363      	str	r3, [r4, #52]	@ 0x34
 8007b6a:	89a3      	ldrh	r3, [r4, #12]
 8007b6c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007b70:	81a3      	strh	r3, [r4, #12]
 8007b72:	2300      	movs	r3, #0
 8007b74:	6063      	str	r3, [r4, #4]
 8007b76:	6923      	ldr	r3, [r4, #16]
 8007b78:	6023      	str	r3, [r4, #0]
 8007b7a:	89a3      	ldrh	r3, [r4, #12]
 8007b7c:	f043 0308 	orr.w	r3, r3, #8
 8007b80:	81a3      	strh	r3, [r4, #12]
 8007b82:	6923      	ldr	r3, [r4, #16]
 8007b84:	b94b      	cbnz	r3, 8007b9a <__swsetup_r+0x7a>
 8007b86:	89a3      	ldrh	r3, [r4, #12]
 8007b88:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007b8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b90:	d003      	beq.n	8007b9a <__swsetup_r+0x7a>
 8007b92:	4621      	mov	r1, r4
 8007b94:	4628      	mov	r0, r5
 8007b96:	f001 fda9 	bl	80096ec <__smakebuf_r>
 8007b9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b9e:	f013 0201 	ands.w	r2, r3, #1
 8007ba2:	d00a      	beq.n	8007bba <__swsetup_r+0x9a>
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	60a2      	str	r2, [r4, #8]
 8007ba8:	6962      	ldr	r2, [r4, #20]
 8007baa:	4252      	negs	r2, r2
 8007bac:	61a2      	str	r2, [r4, #24]
 8007bae:	6922      	ldr	r2, [r4, #16]
 8007bb0:	b942      	cbnz	r2, 8007bc4 <__swsetup_r+0xa4>
 8007bb2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007bb6:	d1c5      	bne.n	8007b44 <__swsetup_r+0x24>
 8007bb8:	bd38      	pop	{r3, r4, r5, pc}
 8007bba:	0799      	lsls	r1, r3, #30
 8007bbc:	bf58      	it	pl
 8007bbe:	6962      	ldrpl	r2, [r4, #20]
 8007bc0:	60a2      	str	r2, [r4, #8]
 8007bc2:	e7f4      	b.n	8007bae <__swsetup_r+0x8e>
 8007bc4:	2000      	movs	r0, #0
 8007bc6:	e7f7      	b.n	8007bb8 <__swsetup_r+0x98>
 8007bc8:	2000001c 	.word	0x2000001c

08007bcc <memset>:
 8007bcc:	4402      	add	r2, r0
 8007bce:	4603      	mov	r3, r0
 8007bd0:	4293      	cmp	r3, r2
 8007bd2:	d100      	bne.n	8007bd6 <memset+0xa>
 8007bd4:	4770      	bx	lr
 8007bd6:	f803 1b01 	strb.w	r1, [r3], #1
 8007bda:	e7f9      	b.n	8007bd0 <memset+0x4>

08007bdc <strncmp>:
 8007bdc:	b510      	push	{r4, lr}
 8007bde:	b16a      	cbz	r2, 8007bfc <strncmp+0x20>
 8007be0:	3901      	subs	r1, #1
 8007be2:	1884      	adds	r4, r0, r2
 8007be4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007be8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d103      	bne.n	8007bf8 <strncmp+0x1c>
 8007bf0:	42a0      	cmp	r0, r4
 8007bf2:	d001      	beq.n	8007bf8 <strncmp+0x1c>
 8007bf4:	2a00      	cmp	r2, #0
 8007bf6:	d1f5      	bne.n	8007be4 <strncmp+0x8>
 8007bf8:	1ad0      	subs	r0, r2, r3
 8007bfa:	bd10      	pop	{r4, pc}
 8007bfc:	4610      	mov	r0, r2
 8007bfe:	e7fc      	b.n	8007bfa <strncmp+0x1e>

08007c00 <strstr>:
 8007c00:	780a      	ldrb	r2, [r1, #0]
 8007c02:	b570      	push	{r4, r5, r6, lr}
 8007c04:	b96a      	cbnz	r2, 8007c22 <strstr+0x22>
 8007c06:	bd70      	pop	{r4, r5, r6, pc}
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d109      	bne.n	8007c20 <strstr+0x20>
 8007c0c:	460c      	mov	r4, r1
 8007c0e:	4605      	mov	r5, r0
 8007c10:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d0f6      	beq.n	8007c06 <strstr+0x6>
 8007c18:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8007c1c:	429e      	cmp	r6, r3
 8007c1e:	d0f7      	beq.n	8007c10 <strstr+0x10>
 8007c20:	3001      	adds	r0, #1
 8007c22:	7803      	ldrb	r3, [r0, #0]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d1ef      	bne.n	8007c08 <strstr+0x8>
 8007c28:	4618      	mov	r0, r3
 8007c2a:	e7ec      	b.n	8007c06 <strstr+0x6>

08007c2c <_localeconv_r>:
 8007c2c:	4800      	ldr	r0, [pc, #0]	@ (8007c30 <_localeconv_r+0x4>)
 8007c2e:	4770      	bx	lr
 8007c30:	2000015c 	.word	0x2000015c

08007c34 <_close_r>:
 8007c34:	b538      	push	{r3, r4, r5, lr}
 8007c36:	4d06      	ldr	r5, [pc, #24]	@ (8007c50 <_close_r+0x1c>)
 8007c38:	2300      	movs	r3, #0
 8007c3a:	4604      	mov	r4, r0
 8007c3c:	4608      	mov	r0, r1
 8007c3e:	602b      	str	r3, [r5, #0]
 8007c40:	f7fa fad6 	bl	80021f0 <_close>
 8007c44:	1c43      	adds	r3, r0, #1
 8007c46:	d102      	bne.n	8007c4e <_close_r+0x1a>
 8007c48:	682b      	ldr	r3, [r5, #0]
 8007c4a:	b103      	cbz	r3, 8007c4e <_close_r+0x1a>
 8007c4c:	6023      	str	r3, [r4, #0]
 8007c4e:	bd38      	pop	{r3, r4, r5, pc}
 8007c50:	200005b4 	.word	0x200005b4

08007c54 <_lseek_r>:
 8007c54:	b538      	push	{r3, r4, r5, lr}
 8007c56:	4d07      	ldr	r5, [pc, #28]	@ (8007c74 <_lseek_r+0x20>)
 8007c58:	4604      	mov	r4, r0
 8007c5a:	4608      	mov	r0, r1
 8007c5c:	4611      	mov	r1, r2
 8007c5e:	2200      	movs	r2, #0
 8007c60:	602a      	str	r2, [r5, #0]
 8007c62:	461a      	mov	r2, r3
 8007c64:	f7fa faeb 	bl	800223e <_lseek>
 8007c68:	1c43      	adds	r3, r0, #1
 8007c6a:	d102      	bne.n	8007c72 <_lseek_r+0x1e>
 8007c6c:	682b      	ldr	r3, [r5, #0]
 8007c6e:	b103      	cbz	r3, 8007c72 <_lseek_r+0x1e>
 8007c70:	6023      	str	r3, [r4, #0]
 8007c72:	bd38      	pop	{r3, r4, r5, pc}
 8007c74:	200005b4 	.word	0x200005b4

08007c78 <_read_r>:
 8007c78:	b538      	push	{r3, r4, r5, lr}
 8007c7a:	4d07      	ldr	r5, [pc, #28]	@ (8007c98 <_read_r+0x20>)
 8007c7c:	4604      	mov	r4, r0
 8007c7e:	4608      	mov	r0, r1
 8007c80:	4611      	mov	r1, r2
 8007c82:	2200      	movs	r2, #0
 8007c84:	602a      	str	r2, [r5, #0]
 8007c86:	461a      	mov	r2, r3
 8007c88:	f7fa fa79 	bl	800217e <_read>
 8007c8c:	1c43      	adds	r3, r0, #1
 8007c8e:	d102      	bne.n	8007c96 <_read_r+0x1e>
 8007c90:	682b      	ldr	r3, [r5, #0]
 8007c92:	b103      	cbz	r3, 8007c96 <_read_r+0x1e>
 8007c94:	6023      	str	r3, [r4, #0]
 8007c96:	bd38      	pop	{r3, r4, r5, pc}
 8007c98:	200005b4 	.word	0x200005b4

08007c9c <_write_r>:
 8007c9c:	b538      	push	{r3, r4, r5, lr}
 8007c9e:	4d07      	ldr	r5, [pc, #28]	@ (8007cbc <_write_r+0x20>)
 8007ca0:	4604      	mov	r4, r0
 8007ca2:	4608      	mov	r0, r1
 8007ca4:	4611      	mov	r1, r2
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	602a      	str	r2, [r5, #0]
 8007caa:	461a      	mov	r2, r3
 8007cac:	f7fa fa84 	bl	80021b8 <_write>
 8007cb0:	1c43      	adds	r3, r0, #1
 8007cb2:	d102      	bne.n	8007cba <_write_r+0x1e>
 8007cb4:	682b      	ldr	r3, [r5, #0]
 8007cb6:	b103      	cbz	r3, 8007cba <_write_r+0x1e>
 8007cb8:	6023      	str	r3, [r4, #0]
 8007cba:	bd38      	pop	{r3, r4, r5, pc}
 8007cbc:	200005b4 	.word	0x200005b4

08007cc0 <__errno>:
 8007cc0:	4b01      	ldr	r3, [pc, #4]	@ (8007cc8 <__errno+0x8>)
 8007cc2:	6818      	ldr	r0, [r3, #0]
 8007cc4:	4770      	bx	lr
 8007cc6:	bf00      	nop
 8007cc8:	2000001c 	.word	0x2000001c

08007ccc <__libc_init_array>:
 8007ccc:	b570      	push	{r4, r5, r6, lr}
 8007cce:	4d0d      	ldr	r5, [pc, #52]	@ (8007d04 <__libc_init_array+0x38>)
 8007cd0:	4c0d      	ldr	r4, [pc, #52]	@ (8007d08 <__libc_init_array+0x3c>)
 8007cd2:	1b64      	subs	r4, r4, r5
 8007cd4:	10a4      	asrs	r4, r4, #2
 8007cd6:	2600      	movs	r6, #0
 8007cd8:	42a6      	cmp	r6, r4
 8007cda:	d109      	bne.n	8007cf0 <__libc_init_array+0x24>
 8007cdc:	4d0b      	ldr	r5, [pc, #44]	@ (8007d0c <__libc_init_array+0x40>)
 8007cde:	4c0c      	ldr	r4, [pc, #48]	@ (8007d10 <__libc_init_array+0x44>)
 8007ce0:	f001 fe30 	bl	8009944 <_init>
 8007ce4:	1b64      	subs	r4, r4, r5
 8007ce6:	10a4      	asrs	r4, r4, #2
 8007ce8:	2600      	movs	r6, #0
 8007cea:	42a6      	cmp	r6, r4
 8007cec:	d105      	bne.n	8007cfa <__libc_init_array+0x2e>
 8007cee:	bd70      	pop	{r4, r5, r6, pc}
 8007cf0:	f855 3b04 	ldr.w	r3, [r5], #4
 8007cf4:	4798      	blx	r3
 8007cf6:	3601      	adds	r6, #1
 8007cf8:	e7ee      	b.n	8007cd8 <__libc_init_array+0xc>
 8007cfa:	f855 3b04 	ldr.w	r3, [r5], #4
 8007cfe:	4798      	blx	r3
 8007d00:	3601      	adds	r6, #1
 8007d02:	e7f2      	b.n	8007cea <__libc_init_array+0x1e>
 8007d04:	08009e3c 	.word	0x08009e3c
 8007d08:	08009e3c 	.word	0x08009e3c
 8007d0c:	08009e3c 	.word	0x08009e3c
 8007d10:	08009e40 	.word	0x08009e40

08007d14 <__retarget_lock_init_recursive>:
 8007d14:	4770      	bx	lr

08007d16 <__retarget_lock_acquire_recursive>:
 8007d16:	4770      	bx	lr

08007d18 <__retarget_lock_release_recursive>:
 8007d18:	4770      	bx	lr

08007d1a <quorem>:
 8007d1a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d1e:	6903      	ldr	r3, [r0, #16]
 8007d20:	690c      	ldr	r4, [r1, #16]
 8007d22:	42a3      	cmp	r3, r4
 8007d24:	4607      	mov	r7, r0
 8007d26:	db7e      	blt.n	8007e26 <quorem+0x10c>
 8007d28:	3c01      	subs	r4, #1
 8007d2a:	f101 0814 	add.w	r8, r1, #20
 8007d2e:	00a3      	lsls	r3, r4, #2
 8007d30:	f100 0514 	add.w	r5, r0, #20
 8007d34:	9300      	str	r3, [sp, #0]
 8007d36:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d3a:	9301      	str	r3, [sp, #4]
 8007d3c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007d40:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d44:	3301      	adds	r3, #1
 8007d46:	429a      	cmp	r2, r3
 8007d48:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007d4c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007d50:	d32e      	bcc.n	8007db0 <quorem+0x96>
 8007d52:	f04f 0a00 	mov.w	sl, #0
 8007d56:	46c4      	mov	ip, r8
 8007d58:	46ae      	mov	lr, r5
 8007d5a:	46d3      	mov	fp, sl
 8007d5c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007d60:	b298      	uxth	r0, r3
 8007d62:	fb06 a000 	mla	r0, r6, r0, sl
 8007d66:	0c02      	lsrs	r2, r0, #16
 8007d68:	0c1b      	lsrs	r3, r3, #16
 8007d6a:	fb06 2303 	mla	r3, r6, r3, r2
 8007d6e:	f8de 2000 	ldr.w	r2, [lr]
 8007d72:	b280      	uxth	r0, r0
 8007d74:	b292      	uxth	r2, r2
 8007d76:	1a12      	subs	r2, r2, r0
 8007d78:	445a      	add	r2, fp
 8007d7a:	f8de 0000 	ldr.w	r0, [lr]
 8007d7e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d82:	b29b      	uxth	r3, r3
 8007d84:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007d88:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007d8c:	b292      	uxth	r2, r2
 8007d8e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007d92:	45e1      	cmp	r9, ip
 8007d94:	f84e 2b04 	str.w	r2, [lr], #4
 8007d98:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007d9c:	d2de      	bcs.n	8007d5c <quorem+0x42>
 8007d9e:	9b00      	ldr	r3, [sp, #0]
 8007da0:	58eb      	ldr	r3, [r5, r3]
 8007da2:	b92b      	cbnz	r3, 8007db0 <quorem+0x96>
 8007da4:	9b01      	ldr	r3, [sp, #4]
 8007da6:	3b04      	subs	r3, #4
 8007da8:	429d      	cmp	r5, r3
 8007daa:	461a      	mov	r2, r3
 8007dac:	d32f      	bcc.n	8007e0e <quorem+0xf4>
 8007dae:	613c      	str	r4, [r7, #16]
 8007db0:	4638      	mov	r0, r7
 8007db2:	f001 f97f 	bl	80090b4 <__mcmp>
 8007db6:	2800      	cmp	r0, #0
 8007db8:	db25      	blt.n	8007e06 <quorem+0xec>
 8007dba:	4629      	mov	r1, r5
 8007dbc:	2000      	movs	r0, #0
 8007dbe:	f858 2b04 	ldr.w	r2, [r8], #4
 8007dc2:	f8d1 c000 	ldr.w	ip, [r1]
 8007dc6:	fa1f fe82 	uxth.w	lr, r2
 8007dca:	fa1f f38c 	uxth.w	r3, ip
 8007dce:	eba3 030e 	sub.w	r3, r3, lr
 8007dd2:	4403      	add	r3, r0
 8007dd4:	0c12      	lsrs	r2, r2, #16
 8007dd6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007dda:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007dde:	b29b      	uxth	r3, r3
 8007de0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007de4:	45c1      	cmp	r9, r8
 8007de6:	f841 3b04 	str.w	r3, [r1], #4
 8007dea:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007dee:	d2e6      	bcs.n	8007dbe <quorem+0xa4>
 8007df0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007df4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007df8:	b922      	cbnz	r2, 8007e04 <quorem+0xea>
 8007dfa:	3b04      	subs	r3, #4
 8007dfc:	429d      	cmp	r5, r3
 8007dfe:	461a      	mov	r2, r3
 8007e00:	d30b      	bcc.n	8007e1a <quorem+0x100>
 8007e02:	613c      	str	r4, [r7, #16]
 8007e04:	3601      	adds	r6, #1
 8007e06:	4630      	mov	r0, r6
 8007e08:	b003      	add	sp, #12
 8007e0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e0e:	6812      	ldr	r2, [r2, #0]
 8007e10:	3b04      	subs	r3, #4
 8007e12:	2a00      	cmp	r2, #0
 8007e14:	d1cb      	bne.n	8007dae <quorem+0x94>
 8007e16:	3c01      	subs	r4, #1
 8007e18:	e7c6      	b.n	8007da8 <quorem+0x8e>
 8007e1a:	6812      	ldr	r2, [r2, #0]
 8007e1c:	3b04      	subs	r3, #4
 8007e1e:	2a00      	cmp	r2, #0
 8007e20:	d1ef      	bne.n	8007e02 <quorem+0xe8>
 8007e22:	3c01      	subs	r4, #1
 8007e24:	e7ea      	b.n	8007dfc <quorem+0xe2>
 8007e26:	2000      	movs	r0, #0
 8007e28:	e7ee      	b.n	8007e08 <quorem+0xee>
 8007e2a:	0000      	movs	r0, r0
 8007e2c:	0000      	movs	r0, r0
	...

08007e30 <_dtoa_r>:
 8007e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e34:	69c7      	ldr	r7, [r0, #28]
 8007e36:	b097      	sub	sp, #92	@ 0x5c
 8007e38:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007e3c:	ec55 4b10 	vmov	r4, r5, d0
 8007e40:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007e42:	9107      	str	r1, [sp, #28]
 8007e44:	4681      	mov	r9, r0
 8007e46:	920c      	str	r2, [sp, #48]	@ 0x30
 8007e48:	9311      	str	r3, [sp, #68]	@ 0x44
 8007e4a:	b97f      	cbnz	r7, 8007e6c <_dtoa_r+0x3c>
 8007e4c:	2010      	movs	r0, #16
 8007e4e:	f000 fe09 	bl	8008a64 <malloc>
 8007e52:	4602      	mov	r2, r0
 8007e54:	f8c9 001c 	str.w	r0, [r9, #28]
 8007e58:	b920      	cbnz	r0, 8007e64 <_dtoa_r+0x34>
 8007e5a:	4ba9      	ldr	r3, [pc, #676]	@ (8008100 <_dtoa_r+0x2d0>)
 8007e5c:	21ef      	movs	r1, #239	@ 0xef
 8007e5e:	48a9      	ldr	r0, [pc, #676]	@ (8008104 <_dtoa_r+0x2d4>)
 8007e60:	f001 fcc0 	bl	80097e4 <__assert_func>
 8007e64:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007e68:	6007      	str	r7, [r0, #0]
 8007e6a:	60c7      	str	r7, [r0, #12]
 8007e6c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007e70:	6819      	ldr	r1, [r3, #0]
 8007e72:	b159      	cbz	r1, 8007e8c <_dtoa_r+0x5c>
 8007e74:	685a      	ldr	r2, [r3, #4]
 8007e76:	604a      	str	r2, [r1, #4]
 8007e78:	2301      	movs	r3, #1
 8007e7a:	4093      	lsls	r3, r2
 8007e7c:	608b      	str	r3, [r1, #8]
 8007e7e:	4648      	mov	r0, r9
 8007e80:	f000 fee6 	bl	8008c50 <_Bfree>
 8007e84:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007e88:	2200      	movs	r2, #0
 8007e8a:	601a      	str	r2, [r3, #0]
 8007e8c:	1e2b      	subs	r3, r5, #0
 8007e8e:	bfb9      	ittee	lt
 8007e90:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007e94:	9305      	strlt	r3, [sp, #20]
 8007e96:	2300      	movge	r3, #0
 8007e98:	6033      	strge	r3, [r6, #0]
 8007e9a:	9f05      	ldr	r7, [sp, #20]
 8007e9c:	4b9a      	ldr	r3, [pc, #616]	@ (8008108 <_dtoa_r+0x2d8>)
 8007e9e:	bfbc      	itt	lt
 8007ea0:	2201      	movlt	r2, #1
 8007ea2:	6032      	strlt	r2, [r6, #0]
 8007ea4:	43bb      	bics	r3, r7
 8007ea6:	d112      	bne.n	8007ece <_dtoa_r+0x9e>
 8007ea8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007eaa:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007eae:	6013      	str	r3, [r2, #0]
 8007eb0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007eb4:	4323      	orrs	r3, r4
 8007eb6:	f000 855a 	beq.w	800896e <_dtoa_r+0xb3e>
 8007eba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ebc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800811c <_dtoa_r+0x2ec>
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	f000 855c 	beq.w	800897e <_dtoa_r+0xb4e>
 8007ec6:	f10a 0303 	add.w	r3, sl, #3
 8007eca:	f000 bd56 	b.w	800897a <_dtoa_r+0xb4a>
 8007ece:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	ec51 0b17 	vmov	r0, r1, d7
 8007ed8:	2300      	movs	r3, #0
 8007eda:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007ede:	f7f8 fdf3 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ee2:	4680      	mov	r8, r0
 8007ee4:	b158      	cbz	r0, 8007efe <_dtoa_r+0xce>
 8007ee6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007ee8:	2301      	movs	r3, #1
 8007eea:	6013      	str	r3, [r2, #0]
 8007eec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007eee:	b113      	cbz	r3, 8007ef6 <_dtoa_r+0xc6>
 8007ef0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007ef2:	4b86      	ldr	r3, [pc, #536]	@ (800810c <_dtoa_r+0x2dc>)
 8007ef4:	6013      	str	r3, [r2, #0]
 8007ef6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008120 <_dtoa_r+0x2f0>
 8007efa:	f000 bd40 	b.w	800897e <_dtoa_r+0xb4e>
 8007efe:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007f02:	aa14      	add	r2, sp, #80	@ 0x50
 8007f04:	a915      	add	r1, sp, #84	@ 0x54
 8007f06:	4648      	mov	r0, r9
 8007f08:	f001 f984 	bl	8009214 <__d2b>
 8007f0c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007f10:	9002      	str	r0, [sp, #8]
 8007f12:	2e00      	cmp	r6, #0
 8007f14:	d078      	beq.n	8008008 <_dtoa_r+0x1d8>
 8007f16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f18:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007f1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f20:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007f24:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007f28:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007f2c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007f30:	4619      	mov	r1, r3
 8007f32:	2200      	movs	r2, #0
 8007f34:	4b76      	ldr	r3, [pc, #472]	@ (8008110 <_dtoa_r+0x2e0>)
 8007f36:	f7f8 f9a7 	bl	8000288 <__aeabi_dsub>
 8007f3a:	a36b      	add	r3, pc, #428	@ (adr r3, 80080e8 <_dtoa_r+0x2b8>)
 8007f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f40:	f7f8 fb5a 	bl	80005f8 <__aeabi_dmul>
 8007f44:	a36a      	add	r3, pc, #424	@ (adr r3, 80080f0 <_dtoa_r+0x2c0>)
 8007f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f4a:	f7f8 f99f 	bl	800028c <__adddf3>
 8007f4e:	4604      	mov	r4, r0
 8007f50:	4630      	mov	r0, r6
 8007f52:	460d      	mov	r5, r1
 8007f54:	f7f8 fae6 	bl	8000524 <__aeabi_i2d>
 8007f58:	a367      	add	r3, pc, #412	@ (adr r3, 80080f8 <_dtoa_r+0x2c8>)
 8007f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f5e:	f7f8 fb4b 	bl	80005f8 <__aeabi_dmul>
 8007f62:	4602      	mov	r2, r0
 8007f64:	460b      	mov	r3, r1
 8007f66:	4620      	mov	r0, r4
 8007f68:	4629      	mov	r1, r5
 8007f6a:	f7f8 f98f 	bl	800028c <__adddf3>
 8007f6e:	4604      	mov	r4, r0
 8007f70:	460d      	mov	r5, r1
 8007f72:	f7f8 fdf1 	bl	8000b58 <__aeabi_d2iz>
 8007f76:	2200      	movs	r2, #0
 8007f78:	4607      	mov	r7, r0
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	4620      	mov	r0, r4
 8007f7e:	4629      	mov	r1, r5
 8007f80:	f7f8 fdac 	bl	8000adc <__aeabi_dcmplt>
 8007f84:	b140      	cbz	r0, 8007f98 <_dtoa_r+0x168>
 8007f86:	4638      	mov	r0, r7
 8007f88:	f7f8 facc 	bl	8000524 <__aeabi_i2d>
 8007f8c:	4622      	mov	r2, r4
 8007f8e:	462b      	mov	r3, r5
 8007f90:	f7f8 fd9a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f94:	b900      	cbnz	r0, 8007f98 <_dtoa_r+0x168>
 8007f96:	3f01      	subs	r7, #1
 8007f98:	2f16      	cmp	r7, #22
 8007f9a:	d852      	bhi.n	8008042 <_dtoa_r+0x212>
 8007f9c:	4b5d      	ldr	r3, [pc, #372]	@ (8008114 <_dtoa_r+0x2e4>)
 8007f9e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fa6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007faa:	f7f8 fd97 	bl	8000adc <__aeabi_dcmplt>
 8007fae:	2800      	cmp	r0, #0
 8007fb0:	d049      	beq.n	8008046 <_dtoa_r+0x216>
 8007fb2:	3f01      	subs	r7, #1
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	9310      	str	r3, [sp, #64]	@ 0x40
 8007fb8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007fba:	1b9b      	subs	r3, r3, r6
 8007fbc:	1e5a      	subs	r2, r3, #1
 8007fbe:	bf45      	ittet	mi
 8007fc0:	f1c3 0301 	rsbmi	r3, r3, #1
 8007fc4:	9300      	strmi	r3, [sp, #0]
 8007fc6:	2300      	movpl	r3, #0
 8007fc8:	2300      	movmi	r3, #0
 8007fca:	9206      	str	r2, [sp, #24]
 8007fcc:	bf54      	ite	pl
 8007fce:	9300      	strpl	r3, [sp, #0]
 8007fd0:	9306      	strmi	r3, [sp, #24]
 8007fd2:	2f00      	cmp	r7, #0
 8007fd4:	db39      	blt.n	800804a <_dtoa_r+0x21a>
 8007fd6:	9b06      	ldr	r3, [sp, #24]
 8007fd8:	970d      	str	r7, [sp, #52]	@ 0x34
 8007fda:	443b      	add	r3, r7
 8007fdc:	9306      	str	r3, [sp, #24]
 8007fde:	2300      	movs	r3, #0
 8007fe0:	9308      	str	r3, [sp, #32]
 8007fe2:	9b07      	ldr	r3, [sp, #28]
 8007fe4:	2b09      	cmp	r3, #9
 8007fe6:	d863      	bhi.n	80080b0 <_dtoa_r+0x280>
 8007fe8:	2b05      	cmp	r3, #5
 8007fea:	bfc4      	itt	gt
 8007fec:	3b04      	subgt	r3, #4
 8007fee:	9307      	strgt	r3, [sp, #28]
 8007ff0:	9b07      	ldr	r3, [sp, #28]
 8007ff2:	f1a3 0302 	sub.w	r3, r3, #2
 8007ff6:	bfcc      	ite	gt
 8007ff8:	2400      	movgt	r4, #0
 8007ffa:	2401      	movle	r4, #1
 8007ffc:	2b03      	cmp	r3, #3
 8007ffe:	d863      	bhi.n	80080c8 <_dtoa_r+0x298>
 8008000:	e8df f003 	tbb	[pc, r3]
 8008004:	2b375452 	.word	0x2b375452
 8008008:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800800c:	441e      	add	r6, r3
 800800e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008012:	2b20      	cmp	r3, #32
 8008014:	bfc1      	itttt	gt
 8008016:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800801a:	409f      	lslgt	r7, r3
 800801c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008020:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008024:	bfd6      	itet	le
 8008026:	f1c3 0320 	rsble	r3, r3, #32
 800802a:	ea47 0003 	orrgt.w	r0, r7, r3
 800802e:	fa04 f003 	lslle.w	r0, r4, r3
 8008032:	f7f8 fa67 	bl	8000504 <__aeabi_ui2d>
 8008036:	2201      	movs	r2, #1
 8008038:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800803c:	3e01      	subs	r6, #1
 800803e:	9212      	str	r2, [sp, #72]	@ 0x48
 8008040:	e776      	b.n	8007f30 <_dtoa_r+0x100>
 8008042:	2301      	movs	r3, #1
 8008044:	e7b7      	b.n	8007fb6 <_dtoa_r+0x186>
 8008046:	9010      	str	r0, [sp, #64]	@ 0x40
 8008048:	e7b6      	b.n	8007fb8 <_dtoa_r+0x188>
 800804a:	9b00      	ldr	r3, [sp, #0]
 800804c:	1bdb      	subs	r3, r3, r7
 800804e:	9300      	str	r3, [sp, #0]
 8008050:	427b      	negs	r3, r7
 8008052:	9308      	str	r3, [sp, #32]
 8008054:	2300      	movs	r3, #0
 8008056:	930d      	str	r3, [sp, #52]	@ 0x34
 8008058:	e7c3      	b.n	8007fe2 <_dtoa_r+0x1b2>
 800805a:	2301      	movs	r3, #1
 800805c:	9309      	str	r3, [sp, #36]	@ 0x24
 800805e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008060:	eb07 0b03 	add.w	fp, r7, r3
 8008064:	f10b 0301 	add.w	r3, fp, #1
 8008068:	2b01      	cmp	r3, #1
 800806a:	9303      	str	r3, [sp, #12]
 800806c:	bfb8      	it	lt
 800806e:	2301      	movlt	r3, #1
 8008070:	e006      	b.n	8008080 <_dtoa_r+0x250>
 8008072:	2301      	movs	r3, #1
 8008074:	9309      	str	r3, [sp, #36]	@ 0x24
 8008076:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008078:	2b00      	cmp	r3, #0
 800807a:	dd28      	ble.n	80080ce <_dtoa_r+0x29e>
 800807c:	469b      	mov	fp, r3
 800807e:	9303      	str	r3, [sp, #12]
 8008080:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008084:	2100      	movs	r1, #0
 8008086:	2204      	movs	r2, #4
 8008088:	f102 0514 	add.w	r5, r2, #20
 800808c:	429d      	cmp	r5, r3
 800808e:	d926      	bls.n	80080de <_dtoa_r+0x2ae>
 8008090:	6041      	str	r1, [r0, #4]
 8008092:	4648      	mov	r0, r9
 8008094:	f000 fd9c 	bl	8008bd0 <_Balloc>
 8008098:	4682      	mov	sl, r0
 800809a:	2800      	cmp	r0, #0
 800809c:	d142      	bne.n	8008124 <_dtoa_r+0x2f4>
 800809e:	4b1e      	ldr	r3, [pc, #120]	@ (8008118 <_dtoa_r+0x2e8>)
 80080a0:	4602      	mov	r2, r0
 80080a2:	f240 11af 	movw	r1, #431	@ 0x1af
 80080a6:	e6da      	b.n	8007e5e <_dtoa_r+0x2e>
 80080a8:	2300      	movs	r3, #0
 80080aa:	e7e3      	b.n	8008074 <_dtoa_r+0x244>
 80080ac:	2300      	movs	r3, #0
 80080ae:	e7d5      	b.n	800805c <_dtoa_r+0x22c>
 80080b0:	2401      	movs	r4, #1
 80080b2:	2300      	movs	r3, #0
 80080b4:	9307      	str	r3, [sp, #28]
 80080b6:	9409      	str	r4, [sp, #36]	@ 0x24
 80080b8:	f04f 3bff 	mov.w	fp, #4294967295
 80080bc:	2200      	movs	r2, #0
 80080be:	f8cd b00c 	str.w	fp, [sp, #12]
 80080c2:	2312      	movs	r3, #18
 80080c4:	920c      	str	r2, [sp, #48]	@ 0x30
 80080c6:	e7db      	b.n	8008080 <_dtoa_r+0x250>
 80080c8:	2301      	movs	r3, #1
 80080ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80080cc:	e7f4      	b.n	80080b8 <_dtoa_r+0x288>
 80080ce:	f04f 0b01 	mov.w	fp, #1
 80080d2:	f8cd b00c 	str.w	fp, [sp, #12]
 80080d6:	465b      	mov	r3, fp
 80080d8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80080dc:	e7d0      	b.n	8008080 <_dtoa_r+0x250>
 80080de:	3101      	adds	r1, #1
 80080e0:	0052      	lsls	r2, r2, #1
 80080e2:	e7d1      	b.n	8008088 <_dtoa_r+0x258>
 80080e4:	f3af 8000 	nop.w
 80080e8:	636f4361 	.word	0x636f4361
 80080ec:	3fd287a7 	.word	0x3fd287a7
 80080f0:	8b60c8b3 	.word	0x8b60c8b3
 80080f4:	3fc68a28 	.word	0x3fc68a28
 80080f8:	509f79fb 	.word	0x509f79fb
 80080fc:	3fd34413 	.word	0x3fd34413
 8008100:	08009afd 	.word	0x08009afd
 8008104:	08009b14 	.word	0x08009b14
 8008108:	7ff00000 	.word	0x7ff00000
 800810c:	08009acd 	.word	0x08009acd
 8008110:	3ff80000 	.word	0x3ff80000
 8008114:	08009c68 	.word	0x08009c68
 8008118:	08009b6c 	.word	0x08009b6c
 800811c:	08009af9 	.word	0x08009af9
 8008120:	08009acc 	.word	0x08009acc
 8008124:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008128:	6018      	str	r0, [r3, #0]
 800812a:	9b03      	ldr	r3, [sp, #12]
 800812c:	2b0e      	cmp	r3, #14
 800812e:	f200 80a1 	bhi.w	8008274 <_dtoa_r+0x444>
 8008132:	2c00      	cmp	r4, #0
 8008134:	f000 809e 	beq.w	8008274 <_dtoa_r+0x444>
 8008138:	2f00      	cmp	r7, #0
 800813a:	dd33      	ble.n	80081a4 <_dtoa_r+0x374>
 800813c:	4b9c      	ldr	r3, [pc, #624]	@ (80083b0 <_dtoa_r+0x580>)
 800813e:	f007 020f 	and.w	r2, r7, #15
 8008142:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008146:	ed93 7b00 	vldr	d7, [r3]
 800814a:	05f8      	lsls	r0, r7, #23
 800814c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008150:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008154:	d516      	bpl.n	8008184 <_dtoa_r+0x354>
 8008156:	4b97      	ldr	r3, [pc, #604]	@ (80083b4 <_dtoa_r+0x584>)
 8008158:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800815c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008160:	f7f8 fb74 	bl	800084c <__aeabi_ddiv>
 8008164:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008168:	f004 040f 	and.w	r4, r4, #15
 800816c:	2603      	movs	r6, #3
 800816e:	4d91      	ldr	r5, [pc, #580]	@ (80083b4 <_dtoa_r+0x584>)
 8008170:	b954      	cbnz	r4, 8008188 <_dtoa_r+0x358>
 8008172:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008176:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800817a:	f7f8 fb67 	bl	800084c <__aeabi_ddiv>
 800817e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008182:	e028      	b.n	80081d6 <_dtoa_r+0x3a6>
 8008184:	2602      	movs	r6, #2
 8008186:	e7f2      	b.n	800816e <_dtoa_r+0x33e>
 8008188:	07e1      	lsls	r1, r4, #31
 800818a:	d508      	bpl.n	800819e <_dtoa_r+0x36e>
 800818c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008190:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008194:	f7f8 fa30 	bl	80005f8 <__aeabi_dmul>
 8008198:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800819c:	3601      	adds	r6, #1
 800819e:	1064      	asrs	r4, r4, #1
 80081a0:	3508      	adds	r5, #8
 80081a2:	e7e5      	b.n	8008170 <_dtoa_r+0x340>
 80081a4:	f000 80af 	beq.w	8008306 <_dtoa_r+0x4d6>
 80081a8:	427c      	negs	r4, r7
 80081aa:	4b81      	ldr	r3, [pc, #516]	@ (80083b0 <_dtoa_r+0x580>)
 80081ac:	4d81      	ldr	r5, [pc, #516]	@ (80083b4 <_dtoa_r+0x584>)
 80081ae:	f004 020f 	and.w	r2, r4, #15
 80081b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80081b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80081be:	f7f8 fa1b 	bl	80005f8 <__aeabi_dmul>
 80081c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80081c6:	1124      	asrs	r4, r4, #4
 80081c8:	2300      	movs	r3, #0
 80081ca:	2602      	movs	r6, #2
 80081cc:	2c00      	cmp	r4, #0
 80081ce:	f040 808f 	bne.w	80082f0 <_dtoa_r+0x4c0>
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d1d3      	bne.n	800817e <_dtoa_r+0x34e>
 80081d6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80081d8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	f000 8094 	beq.w	800830a <_dtoa_r+0x4da>
 80081e2:	4b75      	ldr	r3, [pc, #468]	@ (80083b8 <_dtoa_r+0x588>)
 80081e4:	2200      	movs	r2, #0
 80081e6:	4620      	mov	r0, r4
 80081e8:	4629      	mov	r1, r5
 80081ea:	f7f8 fc77 	bl	8000adc <__aeabi_dcmplt>
 80081ee:	2800      	cmp	r0, #0
 80081f0:	f000 808b 	beq.w	800830a <_dtoa_r+0x4da>
 80081f4:	9b03      	ldr	r3, [sp, #12]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	f000 8087 	beq.w	800830a <_dtoa_r+0x4da>
 80081fc:	f1bb 0f00 	cmp.w	fp, #0
 8008200:	dd34      	ble.n	800826c <_dtoa_r+0x43c>
 8008202:	4620      	mov	r0, r4
 8008204:	4b6d      	ldr	r3, [pc, #436]	@ (80083bc <_dtoa_r+0x58c>)
 8008206:	2200      	movs	r2, #0
 8008208:	4629      	mov	r1, r5
 800820a:	f7f8 f9f5 	bl	80005f8 <__aeabi_dmul>
 800820e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008212:	f107 38ff 	add.w	r8, r7, #4294967295
 8008216:	3601      	adds	r6, #1
 8008218:	465c      	mov	r4, fp
 800821a:	4630      	mov	r0, r6
 800821c:	f7f8 f982 	bl	8000524 <__aeabi_i2d>
 8008220:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008224:	f7f8 f9e8 	bl	80005f8 <__aeabi_dmul>
 8008228:	4b65      	ldr	r3, [pc, #404]	@ (80083c0 <_dtoa_r+0x590>)
 800822a:	2200      	movs	r2, #0
 800822c:	f7f8 f82e 	bl	800028c <__adddf3>
 8008230:	4605      	mov	r5, r0
 8008232:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008236:	2c00      	cmp	r4, #0
 8008238:	d16a      	bne.n	8008310 <_dtoa_r+0x4e0>
 800823a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800823e:	4b61      	ldr	r3, [pc, #388]	@ (80083c4 <_dtoa_r+0x594>)
 8008240:	2200      	movs	r2, #0
 8008242:	f7f8 f821 	bl	8000288 <__aeabi_dsub>
 8008246:	4602      	mov	r2, r0
 8008248:	460b      	mov	r3, r1
 800824a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800824e:	462a      	mov	r2, r5
 8008250:	4633      	mov	r3, r6
 8008252:	f7f8 fc61 	bl	8000b18 <__aeabi_dcmpgt>
 8008256:	2800      	cmp	r0, #0
 8008258:	f040 8298 	bne.w	800878c <_dtoa_r+0x95c>
 800825c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008260:	462a      	mov	r2, r5
 8008262:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008266:	f7f8 fc39 	bl	8000adc <__aeabi_dcmplt>
 800826a:	bb38      	cbnz	r0, 80082bc <_dtoa_r+0x48c>
 800826c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008270:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008274:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008276:	2b00      	cmp	r3, #0
 8008278:	f2c0 8157 	blt.w	800852a <_dtoa_r+0x6fa>
 800827c:	2f0e      	cmp	r7, #14
 800827e:	f300 8154 	bgt.w	800852a <_dtoa_r+0x6fa>
 8008282:	4b4b      	ldr	r3, [pc, #300]	@ (80083b0 <_dtoa_r+0x580>)
 8008284:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008288:	ed93 7b00 	vldr	d7, [r3]
 800828c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800828e:	2b00      	cmp	r3, #0
 8008290:	ed8d 7b00 	vstr	d7, [sp]
 8008294:	f280 80e5 	bge.w	8008462 <_dtoa_r+0x632>
 8008298:	9b03      	ldr	r3, [sp, #12]
 800829a:	2b00      	cmp	r3, #0
 800829c:	f300 80e1 	bgt.w	8008462 <_dtoa_r+0x632>
 80082a0:	d10c      	bne.n	80082bc <_dtoa_r+0x48c>
 80082a2:	4b48      	ldr	r3, [pc, #288]	@ (80083c4 <_dtoa_r+0x594>)
 80082a4:	2200      	movs	r2, #0
 80082a6:	ec51 0b17 	vmov	r0, r1, d7
 80082aa:	f7f8 f9a5 	bl	80005f8 <__aeabi_dmul>
 80082ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80082b2:	f7f8 fc27 	bl	8000b04 <__aeabi_dcmpge>
 80082b6:	2800      	cmp	r0, #0
 80082b8:	f000 8266 	beq.w	8008788 <_dtoa_r+0x958>
 80082bc:	2400      	movs	r4, #0
 80082be:	4625      	mov	r5, r4
 80082c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80082c2:	4656      	mov	r6, sl
 80082c4:	ea6f 0803 	mvn.w	r8, r3
 80082c8:	2700      	movs	r7, #0
 80082ca:	4621      	mov	r1, r4
 80082cc:	4648      	mov	r0, r9
 80082ce:	f000 fcbf 	bl	8008c50 <_Bfree>
 80082d2:	2d00      	cmp	r5, #0
 80082d4:	f000 80bd 	beq.w	8008452 <_dtoa_r+0x622>
 80082d8:	b12f      	cbz	r7, 80082e6 <_dtoa_r+0x4b6>
 80082da:	42af      	cmp	r7, r5
 80082dc:	d003      	beq.n	80082e6 <_dtoa_r+0x4b6>
 80082de:	4639      	mov	r1, r7
 80082e0:	4648      	mov	r0, r9
 80082e2:	f000 fcb5 	bl	8008c50 <_Bfree>
 80082e6:	4629      	mov	r1, r5
 80082e8:	4648      	mov	r0, r9
 80082ea:	f000 fcb1 	bl	8008c50 <_Bfree>
 80082ee:	e0b0      	b.n	8008452 <_dtoa_r+0x622>
 80082f0:	07e2      	lsls	r2, r4, #31
 80082f2:	d505      	bpl.n	8008300 <_dtoa_r+0x4d0>
 80082f4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80082f8:	f7f8 f97e 	bl	80005f8 <__aeabi_dmul>
 80082fc:	3601      	adds	r6, #1
 80082fe:	2301      	movs	r3, #1
 8008300:	1064      	asrs	r4, r4, #1
 8008302:	3508      	adds	r5, #8
 8008304:	e762      	b.n	80081cc <_dtoa_r+0x39c>
 8008306:	2602      	movs	r6, #2
 8008308:	e765      	b.n	80081d6 <_dtoa_r+0x3a6>
 800830a:	9c03      	ldr	r4, [sp, #12]
 800830c:	46b8      	mov	r8, r7
 800830e:	e784      	b.n	800821a <_dtoa_r+0x3ea>
 8008310:	4b27      	ldr	r3, [pc, #156]	@ (80083b0 <_dtoa_r+0x580>)
 8008312:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008314:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008318:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800831c:	4454      	add	r4, sl
 800831e:	2900      	cmp	r1, #0
 8008320:	d054      	beq.n	80083cc <_dtoa_r+0x59c>
 8008322:	4929      	ldr	r1, [pc, #164]	@ (80083c8 <_dtoa_r+0x598>)
 8008324:	2000      	movs	r0, #0
 8008326:	f7f8 fa91 	bl	800084c <__aeabi_ddiv>
 800832a:	4633      	mov	r3, r6
 800832c:	462a      	mov	r2, r5
 800832e:	f7f7 ffab 	bl	8000288 <__aeabi_dsub>
 8008332:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008336:	4656      	mov	r6, sl
 8008338:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800833c:	f7f8 fc0c 	bl	8000b58 <__aeabi_d2iz>
 8008340:	4605      	mov	r5, r0
 8008342:	f7f8 f8ef 	bl	8000524 <__aeabi_i2d>
 8008346:	4602      	mov	r2, r0
 8008348:	460b      	mov	r3, r1
 800834a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800834e:	f7f7 ff9b 	bl	8000288 <__aeabi_dsub>
 8008352:	3530      	adds	r5, #48	@ 0x30
 8008354:	4602      	mov	r2, r0
 8008356:	460b      	mov	r3, r1
 8008358:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800835c:	f806 5b01 	strb.w	r5, [r6], #1
 8008360:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008364:	f7f8 fbba 	bl	8000adc <__aeabi_dcmplt>
 8008368:	2800      	cmp	r0, #0
 800836a:	d172      	bne.n	8008452 <_dtoa_r+0x622>
 800836c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008370:	4911      	ldr	r1, [pc, #68]	@ (80083b8 <_dtoa_r+0x588>)
 8008372:	2000      	movs	r0, #0
 8008374:	f7f7 ff88 	bl	8000288 <__aeabi_dsub>
 8008378:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800837c:	f7f8 fbae 	bl	8000adc <__aeabi_dcmplt>
 8008380:	2800      	cmp	r0, #0
 8008382:	f040 80b4 	bne.w	80084ee <_dtoa_r+0x6be>
 8008386:	42a6      	cmp	r6, r4
 8008388:	f43f af70 	beq.w	800826c <_dtoa_r+0x43c>
 800838c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008390:	4b0a      	ldr	r3, [pc, #40]	@ (80083bc <_dtoa_r+0x58c>)
 8008392:	2200      	movs	r2, #0
 8008394:	f7f8 f930 	bl	80005f8 <__aeabi_dmul>
 8008398:	4b08      	ldr	r3, [pc, #32]	@ (80083bc <_dtoa_r+0x58c>)
 800839a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800839e:	2200      	movs	r2, #0
 80083a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083a4:	f7f8 f928 	bl	80005f8 <__aeabi_dmul>
 80083a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80083ac:	e7c4      	b.n	8008338 <_dtoa_r+0x508>
 80083ae:	bf00      	nop
 80083b0:	08009c68 	.word	0x08009c68
 80083b4:	08009c40 	.word	0x08009c40
 80083b8:	3ff00000 	.word	0x3ff00000
 80083bc:	40240000 	.word	0x40240000
 80083c0:	401c0000 	.word	0x401c0000
 80083c4:	40140000 	.word	0x40140000
 80083c8:	3fe00000 	.word	0x3fe00000
 80083cc:	4631      	mov	r1, r6
 80083ce:	4628      	mov	r0, r5
 80083d0:	f7f8 f912 	bl	80005f8 <__aeabi_dmul>
 80083d4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80083d8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80083da:	4656      	mov	r6, sl
 80083dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083e0:	f7f8 fbba 	bl	8000b58 <__aeabi_d2iz>
 80083e4:	4605      	mov	r5, r0
 80083e6:	f7f8 f89d 	bl	8000524 <__aeabi_i2d>
 80083ea:	4602      	mov	r2, r0
 80083ec:	460b      	mov	r3, r1
 80083ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083f2:	f7f7 ff49 	bl	8000288 <__aeabi_dsub>
 80083f6:	3530      	adds	r5, #48	@ 0x30
 80083f8:	f806 5b01 	strb.w	r5, [r6], #1
 80083fc:	4602      	mov	r2, r0
 80083fe:	460b      	mov	r3, r1
 8008400:	42a6      	cmp	r6, r4
 8008402:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008406:	f04f 0200 	mov.w	r2, #0
 800840a:	d124      	bne.n	8008456 <_dtoa_r+0x626>
 800840c:	4baf      	ldr	r3, [pc, #700]	@ (80086cc <_dtoa_r+0x89c>)
 800840e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008412:	f7f7 ff3b 	bl	800028c <__adddf3>
 8008416:	4602      	mov	r2, r0
 8008418:	460b      	mov	r3, r1
 800841a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800841e:	f7f8 fb7b 	bl	8000b18 <__aeabi_dcmpgt>
 8008422:	2800      	cmp	r0, #0
 8008424:	d163      	bne.n	80084ee <_dtoa_r+0x6be>
 8008426:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800842a:	49a8      	ldr	r1, [pc, #672]	@ (80086cc <_dtoa_r+0x89c>)
 800842c:	2000      	movs	r0, #0
 800842e:	f7f7 ff2b 	bl	8000288 <__aeabi_dsub>
 8008432:	4602      	mov	r2, r0
 8008434:	460b      	mov	r3, r1
 8008436:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800843a:	f7f8 fb4f 	bl	8000adc <__aeabi_dcmplt>
 800843e:	2800      	cmp	r0, #0
 8008440:	f43f af14 	beq.w	800826c <_dtoa_r+0x43c>
 8008444:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008446:	1e73      	subs	r3, r6, #1
 8008448:	9313      	str	r3, [sp, #76]	@ 0x4c
 800844a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800844e:	2b30      	cmp	r3, #48	@ 0x30
 8008450:	d0f8      	beq.n	8008444 <_dtoa_r+0x614>
 8008452:	4647      	mov	r7, r8
 8008454:	e03b      	b.n	80084ce <_dtoa_r+0x69e>
 8008456:	4b9e      	ldr	r3, [pc, #632]	@ (80086d0 <_dtoa_r+0x8a0>)
 8008458:	f7f8 f8ce 	bl	80005f8 <__aeabi_dmul>
 800845c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008460:	e7bc      	b.n	80083dc <_dtoa_r+0x5ac>
 8008462:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008466:	4656      	mov	r6, sl
 8008468:	e9dd 2300 	ldrd	r2, r3, [sp]
 800846c:	4620      	mov	r0, r4
 800846e:	4629      	mov	r1, r5
 8008470:	f7f8 f9ec 	bl	800084c <__aeabi_ddiv>
 8008474:	f7f8 fb70 	bl	8000b58 <__aeabi_d2iz>
 8008478:	4680      	mov	r8, r0
 800847a:	f7f8 f853 	bl	8000524 <__aeabi_i2d>
 800847e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008482:	f7f8 f8b9 	bl	80005f8 <__aeabi_dmul>
 8008486:	4602      	mov	r2, r0
 8008488:	460b      	mov	r3, r1
 800848a:	4620      	mov	r0, r4
 800848c:	4629      	mov	r1, r5
 800848e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008492:	f7f7 fef9 	bl	8000288 <__aeabi_dsub>
 8008496:	f806 4b01 	strb.w	r4, [r6], #1
 800849a:	9d03      	ldr	r5, [sp, #12]
 800849c:	eba6 040a 	sub.w	r4, r6, sl
 80084a0:	42a5      	cmp	r5, r4
 80084a2:	4602      	mov	r2, r0
 80084a4:	460b      	mov	r3, r1
 80084a6:	d133      	bne.n	8008510 <_dtoa_r+0x6e0>
 80084a8:	f7f7 fef0 	bl	800028c <__adddf3>
 80084ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 80084b0:	4604      	mov	r4, r0
 80084b2:	460d      	mov	r5, r1
 80084b4:	f7f8 fb30 	bl	8000b18 <__aeabi_dcmpgt>
 80084b8:	b9c0      	cbnz	r0, 80084ec <_dtoa_r+0x6bc>
 80084ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80084be:	4620      	mov	r0, r4
 80084c0:	4629      	mov	r1, r5
 80084c2:	f7f8 fb01 	bl	8000ac8 <__aeabi_dcmpeq>
 80084c6:	b110      	cbz	r0, 80084ce <_dtoa_r+0x69e>
 80084c8:	f018 0f01 	tst.w	r8, #1
 80084cc:	d10e      	bne.n	80084ec <_dtoa_r+0x6bc>
 80084ce:	9902      	ldr	r1, [sp, #8]
 80084d0:	4648      	mov	r0, r9
 80084d2:	f000 fbbd 	bl	8008c50 <_Bfree>
 80084d6:	2300      	movs	r3, #0
 80084d8:	7033      	strb	r3, [r6, #0]
 80084da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80084dc:	3701      	adds	r7, #1
 80084de:	601f      	str	r7, [r3, #0]
 80084e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	f000 824b 	beq.w	800897e <_dtoa_r+0xb4e>
 80084e8:	601e      	str	r6, [r3, #0]
 80084ea:	e248      	b.n	800897e <_dtoa_r+0xb4e>
 80084ec:	46b8      	mov	r8, r7
 80084ee:	4633      	mov	r3, r6
 80084f0:	461e      	mov	r6, r3
 80084f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80084f6:	2a39      	cmp	r2, #57	@ 0x39
 80084f8:	d106      	bne.n	8008508 <_dtoa_r+0x6d8>
 80084fa:	459a      	cmp	sl, r3
 80084fc:	d1f8      	bne.n	80084f0 <_dtoa_r+0x6c0>
 80084fe:	2230      	movs	r2, #48	@ 0x30
 8008500:	f108 0801 	add.w	r8, r8, #1
 8008504:	f88a 2000 	strb.w	r2, [sl]
 8008508:	781a      	ldrb	r2, [r3, #0]
 800850a:	3201      	adds	r2, #1
 800850c:	701a      	strb	r2, [r3, #0]
 800850e:	e7a0      	b.n	8008452 <_dtoa_r+0x622>
 8008510:	4b6f      	ldr	r3, [pc, #444]	@ (80086d0 <_dtoa_r+0x8a0>)
 8008512:	2200      	movs	r2, #0
 8008514:	f7f8 f870 	bl	80005f8 <__aeabi_dmul>
 8008518:	2200      	movs	r2, #0
 800851a:	2300      	movs	r3, #0
 800851c:	4604      	mov	r4, r0
 800851e:	460d      	mov	r5, r1
 8008520:	f7f8 fad2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008524:	2800      	cmp	r0, #0
 8008526:	d09f      	beq.n	8008468 <_dtoa_r+0x638>
 8008528:	e7d1      	b.n	80084ce <_dtoa_r+0x69e>
 800852a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800852c:	2a00      	cmp	r2, #0
 800852e:	f000 80ea 	beq.w	8008706 <_dtoa_r+0x8d6>
 8008532:	9a07      	ldr	r2, [sp, #28]
 8008534:	2a01      	cmp	r2, #1
 8008536:	f300 80cd 	bgt.w	80086d4 <_dtoa_r+0x8a4>
 800853a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800853c:	2a00      	cmp	r2, #0
 800853e:	f000 80c1 	beq.w	80086c4 <_dtoa_r+0x894>
 8008542:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008546:	9c08      	ldr	r4, [sp, #32]
 8008548:	9e00      	ldr	r6, [sp, #0]
 800854a:	9a00      	ldr	r2, [sp, #0]
 800854c:	441a      	add	r2, r3
 800854e:	9200      	str	r2, [sp, #0]
 8008550:	9a06      	ldr	r2, [sp, #24]
 8008552:	2101      	movs	r1, #1
 8008554:	441a      	add	r2, r3
 8008556:	4648      	mov	r0, r9
 8008558:	9206      	str	r2, [sp, #24]
 800855a:	f000 fc2d 	bl	8008db8 <__i2b>
 800855e:	4605      	mov	r5, r0
 8008560:	b166      	cbz	r6, 800857c <_dtoa_r+0x74c>
 8008562:	9b06      	ldr	r3, [sp, #24]
 8008564:	2b00      	cmp	r3, #0
 8008566:	dd09      	ble.n	800857c <_dtoa_r+0x74c>
 8008568:	42b3      	cmp	r3, r6
 800856a:	9a00      	ldr	r2, [sp, #0]
 800856c:	bfa8      	it	ge
 800856e:	4633      	movge	r3, r6
 8008570:	1ad2      	subs	r2, r2, r3
 8008572:	9200      	str	r2, [sp, #0]
 8008574:	9a06      	ldr	r2, [sp, #24]
 8008576:	1af6      	subs	r6, r6, r3
 8008578:	1ad3      	subs	r3, r2, r3
 800857a:	9306      	str	r3, [sp, #24]
 800857c:	9b08      	ldr	r3, [sp, #32]
 800857e:	b30b      	cbz	r3, 80085c4 <_dtoa_r+0x794>
 8008580:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008582:	2b00      	cmp	r3, #0
 8008584:	f000 80c6 	beq.w	8008714 <_dtoa_r+0x8e4>
 8008588:	2c00      	cmp	r4, #0
 800858a:	f000 80c0 	beq.w	800870e <_dtoa_r+0x8de>
 800858e:	4629      	mov	r1, r5
 8008590:	4622      	mov	r2, r4
 8008592:	4648      	mov	r0, r9
 8008594:	f000 fcc8 	bl	8008f28 <__pow5mult>
 8008598:	9a02      	ldr	r2, [sp, #8]
 800859a:	4601      	mov	r1, r0
 800859c:	4605      	mov	r5, r0
 800859e:	4648      	mov	r0, r9
 80085a0:	f000 fc20 	bl	8008de4 <__multiply>
 80085a4:	9902      	ldr	r1, [sp, #8]
 80085a6:	4680      	mov	r8, r0
 80085a8:	4648      	mov	r0, r9
 80085aa:	f000 fb51 	bl	8008c50 <_Bfree>
 80085ae:	9b08      	ldr	r3, [sp, #32]
 80085b0:	1b1b      	subs	r3, r3, r4
 80085b2:	9308      	str	r3, [sp, #32]
 80085b4:	f000 80b1 	beq.w	800871a <_dtoa_r+0x8ea>
 80085b8:	9a08      	ldr	r2, [sp, #32]
 80085ba:	4641      	mov	r1, r8
 80085bc:	4648      	mov	r0, r9
 80085be:	f000 fcb3 	bl	8008f28 <__pow5mult>
 80085c2:	9002      	str	r0, [sp, #8]
 80085c4:	2101      	movs	r1, #1
 80085c6:	4648      	mov	r0, r9
 80085c8:	f000 fbf6 	bl	8008db8 <__i2b>
 80085cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80085ce:	4604      	mov	r4, r0
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	f000 81d8 	beq.w	8008986 <_dtoa_r+0xb56>
 80085d6:	461a      	mov	r2, r3
 80085d8:	4601      	mov	r1, r0
 80085da:	4648      	mov	r0, r9
 80085dc:	f000 fca4 	bl	8008f28 <__pow5mult>
 80085e0:	9b07      	ldr	r3, [sp, #28]
 80085e2:	2b01      	cmp	r3, #1
 80085e4:	4604      	mov	r4, r0
 80085e6:	f300 809f 	bgt.w	8008728 <_dtoa_r+0x8f8>
 80085ea:	9b04      	ldr	r3, [sp, #16]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	f040 8097 	bne.w	8008720 <_dtoa_r+0x8f0>
 80085f2:	9b05      	ldr	r3, [sp, #20]
 80085f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	f040 8093 	bne.w	8008724 <_dtoa_r+0x8f4>
 80085fe:	9b05      	ldr	r3, [sp, #20]
 8008600:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008604:	0d1b      	lsrs	r3, r3, #20
 8008606:	051b      	lsls	r3, r3, #20
 8008608:	b133      	cbz	r3, 8008618 <_dtoa_r+0x7e8>
 800860a:	9b00      	ldr	r3, [sp, #0]
 800860c:	3301      	adds	r3, #1
 800860e:	9300      	str	r3, [sp, #0]
 8008610:	9b06      	ldr	r3, [sp, #24]
 8008612:	3301      	adds	r3, #1
 8008614:	9306      	str	r3, [sp, #24]
 8008616:	2301      	movs	r3, #1
 8008618:	9308      	str	r3, [sp, #32]
 800861a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800861c:	2b00      	cmp	r3, #0
 800861e:	f000 81b8 	beq.w	8008992 <_dtoa_r+0xb62>
 8008622:	6923      	ldr	r3, [r4, #16]
 8008624:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008628:	6918      	ldr	r0, [r3, #16]
 800862a:	f000 fb79 	bl	8008d20 <__hi0bits>
 800862e:	f1c0 0020 	rsb	r0, r0, #32
 8008632:	9b06      	ldr	r3, [sp, #24]
 8008634:	4418      	add	r0, r3
 8008636:	f010 001f 	ands.w	r0, r0, #31
 800863a:	f000 8082 	beq.w	8008742 <_dtoa_r+0x912>
 800863e:	f1c0 0320 	rsb	r3, r0, #32
 8008642:	2b04      	cmp	r3, #4
 8008644:	dd73      	ble.n	800872e <_dtoa_r+0x8fe>
 8008646:	9b00      	ldr	r3, [sp, #0]
 8008648:	f1c0 001c 	rsb	r0, r0, #28
 800864c:	4403      	add	r3, r0
 800864e:	9300      	str	r3, [sp, #0]
 8008650:	9b06      	ldr	r3, [sp, #24]
 8008652:	4403      	add	r3, r0
 8008654:	4406      	add	r6, r0
 8008656:	9306      	str	r3, [sp, #24]
 8008658:	9b00      	ldr	r3, [sp, #0]
 800865a:	2b00      	cmp	r3, #0
 800865c:	dd05      	ble.n	800866a <_dtoa_r+0x83a>
 800865e:	9902      	ldr	r1, [sp, #8]
 8008660:	461a      	mov	r2, r3
 8008662:	4648      	mov	r0, r9
 8008664:	f000 fcba 	bl	8008fdc <__lshift>
 8008668:	9002      	str	r0, [sp, #8]
 800866a:	9b06      	ldr	r3, [sp, #24]
 800866c:	2b00      	cmp	r3, #0
 800866e:	dd05      	ble.n	800867c <_dtoa_r+0x84c>
 8008670:	4621      	mov	r1, r4
 8008672:	461a      	mov	r2, r3
 8008674:	4648      	mov	r0, r9
 8008676:	f000 fcb1 	bl	8008fdc <__lshift>
 800867a:	4604      	mov	r4, r0
 800867c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800867e:	2b00      	cmp	r3, #0
 8008680:	d061      	beq.n	8008746 <_dtoa_r+0x916>
 8008682:	9802      	ldr	r0, [sp, #8]
 8008684:	4621      	mov	r1, r4
 8008686:	f000 fd15 	bl	80090b4 <__mcmp>
 800868a:	2800      	cmp	r0, #0
 800868c:	da5b      	bge.n	8008746 <_dtoa_r+0x916>
 800868e:	2300      	movs	r3, #0
 8008690:	9902      	ldr	r1, [sp, #8]
 8008692:	220a      	movs	r2, #10
 8008694:	4648      	mov	r0, r9
 8008696:	f000 fafd 	bl	8008c94 <__multadd>
 800869a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800869c:	9002      	str	r0, [sp, #8]
 800869e:	f107 38ff 	add.w	r8, r7, #4294967295
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	f000 8177 	beq.w	8008996 <_dtoa_r+0xb66>
 80086a8:	4629      	mov	r1, r5
 80086aa:	2300      	movs	r3, #0
 80086ac:	220a      	movs	r2, #10
 80086ae:	4648      	mov	r0, r9
 80086b0:	f000 faf0 	bl	8008c94 <__multadd>
 80086b4:	f1bb 0f00 	cmp.w	fp, #0
 80086b8:	4605      	mov	r5, r0
 80086ba:	dc6f      	bgt.n	800879c <_dtoa_r+0x96c>
 80086bc:	9b07      	ldr	r3, [sp, #28]
 80086be:	2b02      	cmp	r3, #2
 80086c0:	dc49      	bgt.n	8008756 <_dtoa_r+0x926>
 80086c2:	e06b      	b.n	800879c <_dtoa_r+0x96c>
 80086c4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80086c6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80086ca:	e73c      	b.n	8008546 <_dtoa_r+0x716>
 80086cc:	3fe00000 	.word	0x3fe00000
 80086d0:	40240000 	.word	0x40240000
 80086d4:	9b03      	ldr	r3, [sp, #12]
 80086d6:	1e5c      	subs	r4, r3, #1
 80086d8:	9b08      	ldr	r3, [sp, #32]
 80086da:	42a3      	cmp	r3, r4
 80086dc:	db09      	blt.n	80086f2 <_dtoa_r+0x8c2>
 80086de:	1b1c      	subs	r4, r3, r4
 80086e0:	9b03      	ldr	r3, [sp, #12]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	f6bf af30 	bge.w	8008548 <_dtoa_r+0x718>
 80086e8:	9b00      	ldr	r3, [sp, #0]
 80086ea:	9a03      	ldr	r2, [sp, #12]
 80086ec:	1a9e      	subs	r6, r3, r2
 80086ee:	2300      	movs	r3, #0
 80086f0:	e72b      	b.n	800854a <_dtoa_r+0x71a>
 80086f2:	9b08      	ldr	r3, [sp, #32]
 80086f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80086f6:	9408      	str	r4, [sp, #32]
 80086f8:	1ae3      	subs	r3, r4, r3
 80086fa:	441a      	add	r2, r3
 80086fc:	9e00      	ldr	r6, [sp, #0]
 80086fe:	9b03      	ldr	r3, [sp, #12]
 8008700:	920d      	str	r2, [sp, #52]	@ 0x34
 8008702:	2400      	movs	r4, #0
 8008704:	e721      	b.n	800854a <_dtoa_r+0x71a>
 8008706:	9c08      	ldr	r4, [sp, #32]
 8008708:	9e00      	ldr	r6, [sp, #0]
 800870a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800870c:	e728      	b.n	8008560 <_dtoa_r+0x730>
 800870e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008712:	e751      	b.n	80085b8 <_dtoa_r+0x788>
 8008714:	9a08      	ldr	r2, [sp, #32]
 8008716:	9902      	ldr	r1, [sp, #8]
 8008718:	e750      	b.n	80085bc <_dtoa_r+0x78c>
 800871a:	f8cd 8008 	str.w	r8, [sp, #8]
 800871e:	e751      	b.n	80085c4 <_dtoa_r+0x794>
 8008720:	2300      	movs	r3, #0
 8008722:	e779      	b.n	8008618 <_dtoa_r+0x7e8>
 8008724:	9b04      	ldr	r3, [sp, #16]
 8008726:	e777      	b.n	8008618 <_dtoa_r+0x7e8>
 8008728:	2300      	movs	r3, #0
 800872a:	9308      	str	r3, [sp, #32]
 800872c:	e779      	b.n	8008622 <_dtoa_r+0x7f2>
 800872e:	d093      	beq.n	8008658 <_dtoa_r+0x828>
 8008730:	9a00      	ldr	r2, [sp, #0]
 8008732:	331c      	adds	r3, #28
 8008734:	441a      	add	r2, r3
 8008736:	9200      	str	r2, [sp, #0]
 8008738:	9a06      	ldr	r2, [sp, #24]
 800873a:	441a      	add	r2, r3
 800873c:	441e      	add	r6, r3
 800873e:	9206      	str	r2, [sp, #24]
 8008740:	e78a      	b.n	8008658 <_dtoa_r+0x828>
 8008742:	4603      	mov	r3, r0
 8008744:	e7f4      	b.n	8008730 <_dtoa_r+0x900>
 8008746:	9b03      	ldr	r3, [sp, #12]
 8008748:	2b00      	cmp	r3, #0
 800874a:	46b8      	mov	r8, r7
 800874c:	dc20      	bgt.n	8008790 <_dtoa_r+0x960>
 800874e:	469b      	mov	fp, r3
 8008750:	9b07      	ldr	r3, [sp, #28]
 8008752:	2b02      	cmp	r3, #2
 8008754:	dd1e      	ble.n	8008794 <_dtoa_r+0x964>
 8008756:	f1bb 0f00 	cmp.w	fp, #0
 800875a:	f47f adb1 	bne.w	80082c0 <_dtoa_r+0x490>
 800875e:	4621      	mov	r1, r4
 8008760:	465b      	mov	r3, fp
 8008762:	2205      	movs	r2, #5
 8008764:	4648      	mov	r0, r9
 8008766:	f000 fa95 	bl	8008c94 <__multadd>
 800876a:	4601      	mov	r1, r0
 800876c:	4604      	mov	r4, r0
 800876e:	9802      	ldr	r0, [sp, #8]
 8008770:	f000 fca0 	bl	80090b4 <__mcmp>
 8008774:	2800      	cmp	r0, #0
 8008776:	f77f ada3 	ble.w	80082c0 <_dtoa_r+0x490>
 800877a:	4656      	mov	r6, sl
 800877c:	2331      	movs	r3, #49	@ 0x31
 800877e:	f806 3b01 	strb.w	r3, [r6], #1
 8008782:	f108 0801 	add.w	r8, r8, #1
 8008786:	e59f      	b.n	80082c8 <_dtoa_r+0x498>
 8008788:	9c03      	ldr	r4, [sp, #12]
 800878a:	46b8      	mov	r8, r7
 800878c:	4625      	mov	r5, r4
 800878e:	e7f4      	b.n	800877a <_dtoa_r+0x94a>
 8008790:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008794:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008796:	2b00      	cmp	r3, #0
 8008798:	f000 8101 	beq.w	800899e <_dtoa_r+0xb6e>
 800879c:	2e00      	cmp	r6, #0
 800879e:	dd05      	ble.n	80087ac <_dtoa_r+0x97c>
 80087a0:	4629      	mov	r1, r5
 80087a2:	4632      	mov	r2, r6
 80087a4:	4648      	mov	r0, r9
 80087a6:	f000 fc19 	bl	8008fdc <__lshift>
 80087aa:	4605      	mov	r5, r0
 80087ac:	9b08      	ldr	r3, [sp, #32]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d05c      	beq.n	800886c <_dtoa_r+0xa3c>
 80087b2:	6869      	ldr	r1, [r5, #4]
 80087b4:	4648      	mov	r0, r9
 80087b6:	f000 fa0b 	bl	8008bd0 <_Balloc>
 80087ba:	4606      	mov	r6, r0
 80087bc:	b928      	cbnz	r0, 80087ca <_dtoa_r+0x99a>
 80087be:	4b82      	ldr	r3, [pc, #520]	@ (80089c8 <_dtoa_r+0xb98>)
 80087c0:	4602      	mov	r2, r0
 80087c2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80087c6:	f7ff bb4a 	b.w	8007e5e <_dtoa_r+0x2e>
 80087ca:	692a      	ldr	r2, [r5, #16]
 80087cc:	3202      	adds	r2, #2
 80087ce:	0092      	lsls	r2, r2, #2
 80087d0:	f105 010c 	add.w	r1, r5, #12
 80087d4:	300c      	adds	r0, #12
 80087d6:	f000 fff7 	bl	80097c8 <memcpy>
 80087da:	2201      	movs	r2, #1
 80087dc:	4631      	mov	r1, r6
 80087de:	4648      	mov	r0, r9
 80087e0:	f000 fbfc 	bl	8008fdc <__lshift>
 80087e4:	f10a 0301 	add.w	r3, sl, #1
 80087e8:	9300      	str	r3, [sp, #0]
 80087ea:	eb0a 030b 	add.w	r3, sl, fp
 80087ee:	9308      	str	r3, [sp, #32]
 80087f0:	9b04      	ldr	r3, [sp, #16]
 80087f2:	f003 0301 	and.w	r3, r3, #1
 80087f6:	462f      	mov	r7, r5
 80087f8:	9306      	str	r3, [sp, #24]
 80087fa:	4605      	mov	r5, r0
 80087fc:	9b00      	ldr	r3, [sp, #0]
 80087fe:	9802      	ldr	r0, [sp, #8]
 8008800:	4621      	mov	r1, r4
 8008802:	f103 3bff 	add.w	fp, r3, #4294967295
 8008806:	f7ff fa88 	bl	8007d1a <quorem>
 800880a:	4603      	mov	r3, r0
 800880c:	3330      	adds	r3, #48	@ 0x30
 800880e:	9003      	str	r0, [sp, #12]
 8008810:	4639      	mov	r1, r7
 8008812:	9802      	ldr	r0, [sp, #8]
 8008814:	9309      	str	r3, [sp, #36]	@ 0x24
 8008816:	f000 fc4d 	bl	80090b4 <__mcmp>
 800881a:	462a      	mov	r2, r5
 800881c:	9004      	str	r0, [sp, #16]
 800881e:	4621      	mov	r1, r4
 8008820:	4648      	mov	r0, r9
 8008822:	f000 fc63 	bl	80090ec <__mdiff>
 8008826:	68c2      	ldr	r2, [r0, #12]
 8008828:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800882a:	4606      	mov	r6, r0
 800882c:	bb02      	cbnz	r2, 8008870 <_dtoa_r+0xa40>
 800882e:	4601      	mov	r1, r0
 8008830:	9802      	ldr	r0, [sp, #8]
 8008832:	f000 fc3f 	bl	80090b4 <__mcmp>
 8008836:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008838:	4602      	mov	r2, r0
 800883a:	4631      	mov	r1, r6
 800883c:	4648      	mov	r0, r9
 800883e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008840:	9309      	str	r3, [sp, #36]	@ 0x24
 8008842:	f000 fa05 	bl	8008c50 <_Bfree>
 8008846:	9b07      	ldr	r3, [sp, #28]
 8008848:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800884a:	9e00      	ldr	r6, [sp, #0]
 800884c:	ea42 0103 	orr.w	r1, r2, r3
 8008850:	9b06      	ldr	r3, [sp, #24]
 8008852:	4319      	orrs	r1, r3
 8008854:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008856:	d10d      	bne.n	8008874 <_dtoa_r+0xa44>
 8008858:	2b39      	cmp	r3, #57	@ 0x39
 800885a:	d027      	beq.n	80088ac <_dtoa_r+0xa7c>
 800885c:	9a04      	ldr	r2, [sp, #16]
 800885e:	2a00      	cmp	r2, #0
 8008860:	dd01      	ble.n	8008866 <_dtoa_r+0xa36>
 8008862:	9b03      	ldr	r3, [sp, #12]
 8008864:	3331      	adds	r3, #49	@ 0x31
 8008866:	f88b 3000 	strb.w	r3, [fp]
 800886a:	e52e      	b.n	80082ca <_dtoa_r+0x49a>
 800886c:	4628      	mov	r0, r5
 800886e:	e7b9      	b.n	80087e4 <_dtoa_r+0x9b4>
 8008870:	2201      	movs	r2, #1
 8008872:	e7e2      	b.n	800883a <_dtoa_r+0xa0a>
 8008874:	9904      	ldr	r1, [sp, #16]
 8008876:	2900      	cmp	r1, #0
 8008878:	db04      	blt.n	8008884 <_dtoa_r+0xa54>
 800887a:	9807      	ldr	r0, [sp, #28]
 800887c:	4301      	orrs	r1, r0
 800887e:	9806      	ldr	r0, [sp, #24]
 8008880:	4301      	orrs	r1, r0
 8008882:	d120      	bne.n	80088c6 <_dtoa_r+0xa96>
 8008884:	2a00      	cmp	r2, #0
 8008886:	ddee      	ble.n	8008866 <_dtoa_r+0xa36>
 8008888:	9902      	ldr	r1, [sp, #8]
 800888a:	9300      	str	r3, [sp, #0]
 800888c:	2201      	movs	r2, #1
 800888e:	4648      	mov	r0, r9
 8008890:	f000 fba4 	bl	8008fdc <__lshift>
 8008894:	4621      	mov	r1, r4
 8008896:	9002      	str	r0, [sp, #8]
 8008898:	f000 fc0c 	bl	80090b4 <__mcmp>
 800889c:	2800      	cmp	r0, #0
 800889e:	9b00      	ldr	r3, [sp, #0]
 80088a0:	dc02      	bgt.n	80088a8 <_dtoa_r+0xa78>
 80088a2:	d1e0      	bne.n	8008866 <_dtoa_r+0xa36>
 80088a4:	07da      	lsls	r2, r3, #31
 80088a6:	d5de      	bpl.n	8008866 <_dtoa_r+0xa36>
 80088a8:	2b39      	cmp	r3, #57	@ 0x39
 80088aa:	d1da      	bne.n	8008862 <_dtoa_r+0xa32>
 80088ac:	2339      	movs	r3, #57	@ 0x39
 80088ae:	f88b 3000 	strb.w	r3, [fp]
 80088b2:	4633      	mov	r3, r6
 80088b4:	461e      	mov	r6, r3
 80088b6:	3b01      	subs	r3, #1
 80088b8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80088bc:	2a39      	cmp	r2, #57	@ 0x39
 80088be:	d04e      	beq.n	800895e <_dtoa_r+0xb2e>
 80088c0:	3201      	adds	r2, #1
 80088c2:	701a      	strb	r2, [r3, #0]
 80088c4:	e501      	b.n	80082ca <_dtoa_r+0x49a>
 80088c6:	2a00      	cmp	r2, #0
 80088c8:	dd03      	ble.n	80088d2 <_dtoa_r+0xaa2>
 80088ca:	2b39      	cmp	r3, #57	@ 0x39
 80088cc:	d0ee      	beq.n	80088ac <_dtoa_r+0xa7c>
 80088ce:	3301      	adds	r3, #1
 80088d0:	e7c9      	b.n	8008866 <_dtoa_r+0xa36>
 80088d2:	9a00      	ldr	r2, [sp, #0]
 80088d4:	9908      	ldr	r1, [sp, #32]
 80088d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80088da:	428a      	cmp	r2, r1
 80088dc:	d028      	beq.n	8008930 <_dtoa_r+0xb00>
 80088de:	9902      	ldr	r1, [sp, #8]
 80088e0:	2300      	movs	r3, #0
 80088e2:	220a      	movs	r2, #10
 80088e4:	4648      	mov	r0, r9
 80088e6:	f000 f9d5 	bl	8008c94 <__multadd>
 80088ea:	42af      	cmp	r7, r5
 80088ec:	9002      	str	r0, [sp, #8]
 80088ee:	f04f 0300 	mov.w	r3, #0
 80088f2:	f04f 020a 	mov.w	r2, #10
 80088f6:	4639      	mov	r1, r7
 80088f8:	4648      	mov	r0, r9
 80088fa:	d107      	bne.n	800890c <_dtoa_r+0xadc>
 80088fc:	f000 f9ca 	bl	8008c94 <__multadd>
 8008900:	4607      	mov	r7, r0
 8008902:	4605      	mov	r5, r0
 8008904:	9b00      	ldr	r3, [sp, #0]
 8008906:	3301      	adds	r3, #1
 8008908:	9300      	str	r3, [sp, #0]
 800890a:	e777      	b.n	80087fc <_dtoa_r+0x9cc>
 800890c:	f000 f9c2 	bl	8008c94 <__multadd>
 8008910:	4629      	mov	r1, r5
 8008912:	4607      	mov	r7, r0
 8008914:	2300      	movs	r3, #0
 8008916:	220a      	movs	r2, #10
 8008918:	4648      	mov	r0, r9
 800891a:	f000 f9bb 	bl	8008c94 <__multadd>
 800891e:	4605      	mov	r5, r0
 8008920:	e7f0      	b.n	8008904 <_dtoa_r+0xad4>
 8008922:	f1bb 0f00 	cmp.w	fp, #0
 8008926:	bfcc      	ite	gt
 8008928:	465e      	movgt	r6, fp
 800892a:	2601      	movle	r6, #1
 800892c:	4456      	add	r6, sl
 800892e:	2700      	movs	r7, #0
 8008930:	9902      	ldr	r1, [sp, #8]
 8008932:	9300      	str	r3, [sp, #0]
 8008934:	2201      	movs	r2, #1
 8008936:	4648      	mov	r0, r9
 8008938:	f000 fb50 	bl	8008fdc <__lshift>
 800893c:	4621      	mov	r1, r4
 800893e:	9002      	str	r0, [sp, #8]
 8008940:	f000 fbb8 	bl	80090b4 <__mcmp>
 8008944:	2800      	cmp	r0, #0
 8008946:	dcb4      	bgt.n	80088b2 <_dtoa_r+0xa82>
 8008948:	d102      	bne.n	8008950 <_dtoa_r+0xb20>
 800894a:	9b00      	ldr	r3, [sp, #0]
 800894c:	07db      	lsls	r3, r3, #31
 800894e:	d4b0      	bmi.n	80088b2 <_dtoa_r+0xa82>
 8008950:	4633      	mov	r3, r6
 8008952:	461e      	mov	r6, r3
 8008954:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008958:	2a30      	cmp	r2, #48	@ 0x30
 800895a:	d0fa      	beq.n	8008952 <_dtoa_r+0xb22>
 800895c:	e4b5      	b.n	80082ca <_dtoa_r+0x49a>
 800895e:	459a      	cmp	sl, r3
 8008960:	d1a8      	bne.n	80088b4 <_dtoa_r+0xa84>
 8008962:	2331      	movs	r3, #49	@ 0x31
 8008964:	f108 0801 	add.w	r8, r8, #1
 8008968:	f88a 3000 	strb.w	r3, [sl]
 800896c:	e4ad      	b.n	80082ca <_dtoa_r+0x49a>
 800896e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008970:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80089cc <_dtoa_r+0xb9c>
 8008974:	b11b      	cbz	r3, 800897e <_dtoa_r+0xb4e>
 8008976:	f10a 0308 	add.w	r3, sl, #8
 800897a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800897c:	6013      	str	r3, [r2, #0]
 800897e:	4650      	mov	r0, sl
 8008980:	b017      	add	sp, #92	@ 0x5c
 8008982:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008986:	9b07      	ldr	r3, [sp, #28]
 8008988:	2b01      	cmp	r3, #1
 800898a:	f77f ae2e 	ble.w	80085ea <_dtoa_r+0x7ba>
 800898e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008990:	9308      	str	r3, [sp, #32]
 8008992:	2001      	movs	r0, #1
 8008994:	e64d      	b.n	8008632 <_dtoa_r+0x802>
 8008996:	f1bb 0f00 	cmp.w	fp, #0
 800899a:	f77f aed9 	ble.w	8008750 <_dtoa_r+0x920>
 800899e:	4656      	mov	r6, sl
 80089a0:	9802      	ldr	r0, [sp, #8]
 80089a2:	4621      	mov	r1, r4
 80089a4:	f7ff f9b9 	bl	8007d1a <quorem>
 80089a8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80089ac:	f806 3b01 	strb.w	r3, [r6], #1
 80089b0:	eba6 020a 	sub.w	r2, r6, sl
 80089b4:	4593      	cmp	fp, r2
 80089b6:	ddb4      	ble.n	8008922 <_dtoa_r+0xaf2>
 80089b8:	9902      	ldr	r1, [sp, #8]
 80089ba:	2300      	movs	r3, #0
 80089bc:	220a      	movs	r2, #10
 80089be:	4648      	mov	r0, r9
 80089c0:	f000 f968 	bl	8008c94 <__multadd>
 80089c4:	9002      	str	r0, [sp, #8]
 80089c6:	e7eb      	b.n	80089a0 <_dtoa_r+0xb70>
 80089c8:	08009b6c 	.word	0x08009b6c
 80089cc:	08009af0 	.word	0x08009af0

080089d0 <_free_r>:
 80089d0:	b538      	push	{r3, r4, r5, lr}
 80089d2:	4605      	mov	r5, r0
 80089d4:	2900      	cmp	r1, #0
 80089d6:	d041      	beq.n	8008a5c <_free_r+0x8c>
 80089d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089dc:	1f0c      	subs	r4, r1, #4
 80089de:	2b00      	cmp	r3, #0
 80089e0:	bfb8      	it	lt
 80089e2:	18e4      	addlt	r4, r4, r3
 80089e4:	f000 f8e8 	bl	8008bb8 <__malloc_lock>
 80089e8:	4a1d      	ldr	r2, [pc, #116]	@ (8008a60 <_free_r+0x90>)
 80089ea:	6813      	ldr	r3, [r2, #0]
 80089ec:	b933      	cbnz	r3, 80089fc <_free_r+0x2c>
 80089ee:	6063      	str	r3, [r4, #4]
 80089f0:	6014      	str	r4, [r2, #0]
 80089f2:	4628      	mov	r0, r5
 80089f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089f8:	f000 b8e4 	b.w	8008bc4 <__malloc_unlock>
 80089fc:	42a3      	cmp	r3, r4
 80089fe:	d908      	bls.n	8008a12 <_free_r+0x42>
 8008a00:	6820      	ldr	r0, [r4, #0]
 8008a02:	1821      	adds	r1, r4, r0
 8008a04:	428b      	cmp	r3, r1
 8008a06:	bf01      	itttt	eq
 8008a08:	6819      	ldreq	r1, [r3, #0]
 8008a0a:	685b      	ldreq	r3, [r3, #4]
 8008a0c:	1809      	addeq	r1, r1, r0
 8008a0e:	6021      	streq	r1, [r4, #0]
 8008a10:	e7ed      	b.n	80089ee <_free_r+0x1e>
 8008a12:	461a      	mov	r2, r3
 8008a14:	685b      	ldr	r3, [r3, #4]
 8008a16:	b10b      	cbz	r3, 8008a1c <_free_r+0x4c>
 8008a18:	42a3      	cmp	r3, r4
 8008a1a:	d9fa      	bls.n	8008a12 <_free_r+0x42>
 8008a1c:	6811      	ldr	r1, [r2, #0]
 8008a1e:	1850      	adds	r0, r2, r1
 8008a20:	42a0      	cmp	r0, r4
 8008a22:	d10b      	bne.n	8008a3c <_free_r+0x6c>
 8008a24:	6820      	ldr	r0, [r4, #0]
 8008a26:	4401      	add	r1, r0
 8008a28:	1850      	adds	r0, r2, r1
 8008a2a:	4283      	cmp	r3, r0
 8008a2c:	6011      	str	r1, [r2, #0]
 8008a2e:	d1e0      	bne.n	80089f2 <_free_r+0x22>
 8008a30:	6818      	ldr	r0, [r3, #0]
 8008a32:	685b      	ldr	r3, [r3, #4]
 8008a34:	6053      	str	r3, [r2, #4]
 8008a36:	4408      	add	r0, r1
 8008a38:	6010      	str	r0, [r2, #0]
 8008a3a:	e7da      	b.n	80089f2 <_free_r+0x22>
 8008a3c:	d902      	bls.n	8008a44 <_free_r+0x74>
 8008a3e:	230c      	movs	r3, #12
 8008a40:	602b      	str	r3, [r5, #0]
 8008a42:	e7d6      	b.n	80089f2 <_free_r+0x22>
 8008a44:	6820      	ldr	r0, [r4, #0]
 8008a46:	1821      	adds	r1, r4, r0
 8008a48:	428b      	cmp	r3, r1
 8008a4a:	bf04      	itt	eq
 8008a4c:	6819      	ldreq	r1, [r3, #0]
 8008a4e:	685b      	ldreq	r3, [r3, #4]
 8008a50:	6063      	str	r3, [r4, #4]
 8008a52:	bf04      	itt	eq
 8008a54:	1809      	addeq	r1, r1, r0
 8008a56:	6021      	streq	r1, [r4, #0]
 8008a58:	6054      	str	r4, [r2, #4]
 8008a5a:	e7ca      	b.n	80089f2 <_free_r+0x22>
 8008a5c:	bd38      	pop	{r3, r4, r5, pc}
 8008a5e:	bf00      	nop
 8008a60:	200005c0 	.word	0x200005c0

08008a64 <malloc>:
 8008a64:	4b02      	ldr	r3, [pc, #8]	@ (8008a70 <malloc+0xc>)
 8008a66:	4601      	mov	r1, r0
 8008a68:	6818      	ldr	r0, [r3, #0]
 8008a6a:	f000 b825 	b.w	8008ab8 <_malloc_r>
 8008a6e:	bf00      	nop
 8008a70:	2000001c 	.word	0x2000001c

08008a74 <sbrk_aligned>:
 8008a74:	b570      	push	{r4, r5, r6, lr}
 8008a76:	4e0f      	ldr	r6, [pc, #60]	@ (8008ab4 <sbrk_aligned+0x40>)
 8008a78:	460c      	mov	r4, r1
 8008a7a:	6831      	ldr	r1, [r6, #0]
 8008a7c:	4605      	mov	r5, r0
 8008a7e:	b911      	cbnz	r1, 8008a86 <sbrk_aligned+0x12>
 8008a80:	f000 fe92 	bl	80097a8 <_sbrk_r>
 8008a84:	6030      	str	r0, [r6, #0]
 8008a86:	4621      	mov	r1, r4
 8008a88:	4628      	mov	r0, r5
 8008a8a:	f000 fe8d 	bl	80097a8 <_sbrk_r>
 8008a8e:	1c43      	adds	r3, r0, #1
 8008a90:	d103      	bne.n	8008a9a <sbrk_aligned+0x26>
 8008a92:	f04f 34ff 	mov.w	r4, #4294967295
 8008a96:	4620      	mov	r0, r4
 8008a98:	bd70      	pop	{r4, r5, r6, pc}
 8008a9a:	1cc4      	adds	r4, r0, #3
 8008a9c:	f024 0403 	bic.w	r4, r4, #3
 8008aa0:	42a0      	cmp	r0, r4
 8008aa2:	d0f8      	beq.n	8008a96 <sbrk_aligned+0x22>
 8008aa4:	1a21      	subs	r1, r4, r0
 8008aa6:	4628      	mov	r0, r5
 8008aa8:	f000 fe7e 	bl	80097a8 <_sbrk_r>
 8008aac:	3001      	adds	r0, #1
 8008aae:	d1f2      	bne.n	8008a96 <sbrk_aligned+0x22>
 8008ab0:	e7ef      	b.n	8008a92 <sbrk_aligned+0x1e>
 8008ab2:	bf00      	nop
 8008ab4:	200005bc 	.word	0x200005bc

08008ab8 <_malloc_r>:
 8008ab8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008abc:	1ccd      	adds	r5, r1, #3
 8008abe:	f025 0503 	bic.w	r5, r5, #3
 8008ac2:	3508      	adds	r5, #8
 8008ac4:	2d0c      	cmp	r5, #12
 8008ac6:	bf38      	it	cc
 8008ac8:	250c      	movcc	r5, #12
 8008aca:	2d00      	cmp	r5, #0
 8008acc:	4606      	mov	r6, r0
 8008ace:	db01      	blt.n	8008ad4 <_malloc_r+0x1c>
 8008ad0:	42a9      	cmp	r1, r5
 8008ad2:	d904      	bls.n	8008ade <_malloc_r+0x26>
 8008ad4:	230c      	movs	r3, #12
 8008ad6:	6033      	str	r3, [r6, #0]
 8008ad8:	2000      	movs	r0, #0
 8008ada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ade:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008bb4 <_malloc_r+0xfc>
 8008ae2:	f000 f869 	bl	8008bb8 <__malloc_lock>
 8008ae6:	f8d8 3000 	ldr.w	r3, [r8]
 8008aea:	461c      	mov	r4, r3
 8008aec:	bb44      	cbnz	r4, 8008b40 <_malloc_r+0x88>
 8008aee:	4629      	mov	r1, r5
 8008af0:	4630      	mov	r0, r6
 8008af2:	f7ff ffbf 	bl	8008a74 <sbrk_aligned>
 8008af6:	1c43      	adds	r3, r0, #1
 8008af8:	4604      	mov	r4, r0
 8008afa:	d158      	bne.n	8008bae <_malloc_r+0xf6>
 8008afc:	f8d8 4000 	ldr.w	r4, [r8]
 8008b00:	4627      	mov	r7, r4
 8008b02:	2f00      	cmp	r7, #0
 8008b04:	d143      	bne.n	8008b8e <_malloc_r+0xd6>
 8008b06:	2c00      	cmp	r4, #0
 8008b08:	d04b      	beq.n	8008ba2 <_malloc_r+0xea>
 8008b0a:	6823      	ldr	r3, [r4, #0]
 8008b0c:	4639      	mov	r1, r7
 8008b0e:	4630      	mov	r0, r6
 8008b10:	eb04 0903 	add.w	r9, r4, r3
 8008b14:	f000 fe48 	bl	80097a8 <_sbrk_r>
 8008b18:	4581      	cmp	r9, r0
 8008b1a:	d142      	bne.n	8008ba2 <_malloc_r+0xea>
 8008b1c:	6821      	ldr	r1, [r4, #0]
 8008b1e:	1a6d      	subs	r5, r5, r1
 8008b20:	4629      	mov	r1, r5
 8008b22:	4630      	mov	r0, r6
 8008b24:	f7ff ffa6 	bl	8008a74 <sbrk_aligned>
 8008b28:	3001      	adds	r0, #1
 8008b2a:	d03a      	beq.n	8008ba2 <_malloc_r+0xea>
 8008b2c:	6823      	ldr	r3, [r4, #0]
 8008b2e:	442b      	add	r3, r5
 8008b30:	6023      	str	r3, [r4, #0]
 8008b32:	f8d8 3000 	ldr.w	r3, [r8]
 8008b36:	685a      	ldr	r2, [r3, #4]
 8008b38:	bb62      	cbnz	r2, 8008b94 <_malloc_r+0xdc>
 8008b3a:	f8c8 7000 	str.w	r7, [r8]
 8008b3e:	e00f      	b.n	8008b60 <_malloc_r+0xa8>
 8008b40:	6822      	ldr	r2, [r4, #0]
 8008b42:	1b52      	subs	r2, r2, r5
 8008b44:	d420      	bmi.n	8008b88 <_malloc_r+0xd0>
 8008b46:	2a0b      	cmp	r2, #11
 8008b48:	d917      	bls.n	8008b7a <_malloc_r+0xc2>
 8008b4a:	1961      	adds	r1, r4, r5
 8008b4c:	42a3      	cmp	r3, r4
 8008b4e:	6025      	str	r5, [r4, #0]
 8008b50:	bf18      	it	ne
 8008b52:	6059      	strne	r1, [r3, #4]
 8008b54:	6863      	ldr	r3, [r4, #4]
 8008b56:	bf08      	it	eq
 8008b58:	f8c8 1000 	streq.w	r1, [r8]
 8008b5c:	5162      	str	r2, [r4, r5]
 8008b5e:	604b      	str	r3, [r1, #4]
 8008b60:	4630      	mov	r0, r6
 8008b62:	f000 f82f 	bl	8008bc4 <__malloc_unlock>
 8008b66:	f104 000b 	add.w	r0, r4, #11
 8008b6a:	1d23      	adds	r3, r4, #4
 8008b6c:	f020 0007 	bic.w	r0, r0, #7
 8008b70:	1ac2      	subs	r2, r0, r3
 8008b72:	bf1c      	itt	ne
 8008b74:	1a1b      	subne	r3, r3, r0
 8008b76:	50a3      	strne	r3, [r4, r2]
 8008b78:	e7af      	b.n	8008ada <_malloc_r+0x22>
 8008b7a:	6862      	ldr	r2, [r4, #4]
 8008b7c:	42a3      	cmp	r3, r4
 8008b7e:	bf0c      	ite	eq
 8008b80:	f8c8 2000 	streq.w	r2, [r8]
 8008b84:	605a      	strne	r2, [r3, #4]
 8008b86:	e7eb      	b.n	8008b60 <_malloc_r+0xa8>
 8008b88:	4623      	mov	r3, r4
 8008b8a:	6864      	ldr	r4, [r4, #4]
 8008b8c:	e7ae      	b.n	8008aec <_malloc_r+0x34>
 8008b8e:	463c      	mov	r4, r7
 8008b90:	687f      	ldr	r7, [r7, #4]
 8008b92:	e7b6      	b.n	8008b02 <_malloc_r+0x4a>
 8008b94:	461a      	mov	r2, r3
 8008b96:	685b      	ldr	r3, [r3, #4]
 8008b98:	42a3      	cmp	r3, r4
 8008b9a:	d1fb      	bne.n	8008b94 <_malloc_r+0xdc>
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	6053      	str	r3, [r2, #4]
 8008ba0:	e7de      	b.n	8008b60 <_malloc_r+0xa8>
 8008ba2:	230c      	movs	r3, #12
 8008ba4:	6033      	str	r3, [r6, #0]
 8008ba6:	4630      	mov	r0, r6
 8008ba8:	f000 f80c 	bl	8008bc4 <__malloc_unlock>
 8008bac:	e794      	b.n	8008ad8 <_malloc_r+0x20>
 8008bae:	6005      	str	r5, [r0, #0]
 8008bb0:	e7d6      	b.n	8008b60 <_malloc_r+0xa8>
 8008bb2:	bf00      	nop
 8008bb4:	200005c0 	.word	0x200005c0

08008bb8 <__malloc_lock>:
 8008bb8:	4801      	ldr	r0, [pc, #4]	@ (8008bc0 <__malloc_lock+0x8>)
 8008bba:	f7ff b8ac 	b.w	8007d16 <__retarget_lock_acquire_recursive>
 8008bbe:	bf00      	nop
 8008bc0:	200005b8 	.word	0x200005b8

08008bc4 <__malloc_unlock>:
 8008bc4:	4801      	ldr	r0, [pc, #4]	@ (8008bcc <__malloc_unlock+0x8>)
 8008bc6:	f7ff b8a7 	b.w	8007d18 <__retarget_lock_release_recursive>
 8008bca:	bf00      	nop
 8008bcc:	200005b8 	.word	0x200005b8

08008bd0 <_Balloc>:
 8008bd0:	b570      	push	{r4, r5, r6, lr}
 8008bd2:	69c6      	ldr	r6, [r0, #28]
 8008bd4:	4604      	mov	r4, r0
 8008bd6:	460d      	mov	r5, r1
 8008bd8:	b976      	cbnz	r6, 8008bf8 <_Balloc+0x28>
 8008bda:	2010      	movs	r0, #16
 8008bdc:	f7ff ff42 	bl	8008a64 <malloc>
 8008be0:	4602      	mov	r2, r0
 8008be2:	61e0      	str	r0, [r4, #28]
 8008be4:	b920      	cbnz	r0, 8008bf0 <_Balloc+0x20>
 8008be6:	4b18      	ldr	r3, [pc, #96]	@ (8008c48 <_Balloc+0x78>)
 8008be8:	4818      	ldr	r0, [pc, #96]	@ (8008c4c <_Balloc+0x7c>)
 8008bea:	216b      	movs	r1, #107	@ 0x6b
 8008bec:	f000 fdfa 	bl	80097e4 <__assert_func>
 8008bf0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008bf4:	6006      	str	r6, [r0, #0]
 8008bf6:	60c6      	str	r6, [r0, #12]
 8008bf8:	69e6      	ldr	r6, [r4, #28]
 8008bfa:	68f3      	ldr	r3, [r6, #12]
 8008bfc:	b183      	cbz	r3, 8008c20 <_Balloc+0x50>
 8008bfe:	69e3      	ldr	r3, [r4, #28]
 8008c00:	68db      	ldr	r3, [r3, #12]
 8008c02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008c06:	b9b8      	cbnz	r0, 8008c38 <_Balloc+0x68>
 8008c08:	2101      	movs	r1, #1
 8008c0a:	fa01 f605 	lsl.w	r6, r1, r5
 8008c0e:	1d72      	adds	r2, r6, #5
 8008c10:	0092      	lsls	r2, r2, #2
 8008c12:	4620      	mov	r0, r4
 8008c14:	f000 fe04 	bl	8009820 <_calloc_r>
 8008c18:	b160      	cbz	r0, 8008c34 <_Balloc+0x64>
 8008c1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008c1e:	e00e      	b.n	8008c3e <_Balloc+0x6e>
 8008c20:	2221      	movs	r2, #33	@ 0x21
 8008c22:	2104      	movs	r1, #4
 8008c24:	4620      	mov	r0, r4
 8008c26:	f000 fdfb 	bl	8009820 <_calloc_r>
 8008c2a:	69e3      	ldr	r3, [r4, #28]
 8008c2c:	60f0      	str	r0, [r6, #12]
 8008c2e:	68db      	ldr	r3, [r3, #12]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d1e4      	bne.n	8008bfe <_Balloc+0x2e>
 8008c34:	2000      	movs	r0, #0
 8008c36:	bd70      	pop	{r4, r5, r6, pc}
 8008c38:	6802      	ldr	r2, [r0, #0]
 8008c3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008c3e:	2300      	movs	r3, #0
 8008c40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008c44:	e7f7      	b.n	8008c36 <_Balloc+0x66>
 8008c46:	bf00      	nop
 8008c48:	08009afd 	.word	0x08009afd
 8008c4c:	08009b7d 	.word	0x08009b7d

08008c50 <_Bfree>:
 8008c50:	b570      	push	{r4, r5, r6, lr}
 8008c52:	69c6      	ldr	r6, [r0, #28]
 8008c54:	4605      	mov	r5, r0
 8008c56:	460c      	mov	r4, r1
 8008c58:	b976      	cbnz	r6, 8008c78 <_Bfree+0x28>
 8008c5a:	2010      	movs	r0, #16
 8008c5c:	f7ff ff02 	bl	8008a64 <malloc>
 8008c60:	4602      	mov	r2, r0
 8008c62:	61e8      	str	r0, [r5, #28]
 8008c64:	b920      	cbnz	r0, 8008c70 <_Bfree+0x20>
 8008c66:	4b09      	ldr	r3, [pc, #36]	@ (8008c8c <_Bfree+0x3c>)
 8008c68:	4809      	ldr	r0, [pc, #36]	@ (8008c90 <_Bfree+0x40>)
 8008c6a:	218f      	movs	r1, #143	@ 0x8f
 8008c6c:	f000 fdba 	bl	80097e4 <__assert_func>
 8008c70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c74:	6006      	str	r6, [r0, #0]
 8008c76:	60c6      	str	r6, [r0, #12]
 8008c78:	b13c      	cbz	r4, 8008c8a <_Bfree+0x3a>
 8008c7a:	69eb      	ldr	r3, [r5, #28]
 8008c7c:	6862      	ldr	r2, [r4, #4]
 8008c7e:	68db      	ldr	r3, [r3, #12]
 8008c80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c84:	6021      	str	r1, [r4, #0]
 8008c86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008c8a:	bd70      	pop	{r4, r5, r6, pc}
 8008c8c:	08009afd 	.word	0x08009afd
 8008c90:	08009b7d 	.word	0x08009b7d

08008c94 <__multadd>:
 8008c94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c98:	690d      	ldr	r5, [r1, #16]
 8008c9a:	4607      	mov	r7, r0
 8008c9c:	460c      	mov	r4, r1
 8008c9e:	461e      	mov	r6, r3
 8008ca0:	f101 0c14 	add.w	ip, r1, #20
 8008ca4:	2000      	movs	r0, #0
 8008ca6:	f8dc 3000 	ldr.w	r3, [ip]
 8008caa:	b299      	uxth	r1, r3
 8008cac:	fb02 6101 	mla	r1, r2, r1, r6
 8008cb0:	0c1e      	lsrs	r6, r3, #16
 8008cb2:	0c0b      	lsrs	r3, r1, #16
 8008cb4:	fb02 3306 	mla	r3, r2, r6, r3
 8008cb8:	b289      	uxth	r1, r1
 8008cba:	3001      	adds	r0, #1
 8008cbc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008cc0:	4285      	cmp	r5, r0
 8008cc2:	f84c 1b04 	str.w	r1, [ip], #4
 8008cc6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008cca:	dcec      	bgt.n	8008ca6 <__multadd+0x12>
 8008ccc:	b30e      	cbz	r6, 8008d12 <__multadd+0x7e>
 8008cce:	68a3      	ldr	r3, [r4, #8]
 8008cd0:	42ab      	cmp	r3, r5
 8008cd2:	dc19      	bgt.n	8008d08 <__multadd+0x74>
 8008cd4:	6861      	ldr	r1, [r4, #4]
 8008cd6:	4638      	mov	r0, r7
 8008cd8:	3101      	adds	r1, #1
 8008cda:	f7ff ff79 	bl	8008bd0 <_Balloc>
 8008cde:	4680      	mov	r8, r0
 8008ce0:	b928      	cbnz	r0, 8008cee <__multadd+0x5a>
 8008ce2:	4602      	mov	r2, r0
 8008ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8008d18 <__multadd+0x84>)
 8008ce6:	480d      	ldr	r0, [pc, #52]	@ (8008d1c <__multadd+0x88>)
 8008ce8:	21ba      	movs	r1, #186	@ 0xba
 8008cea:	f000 fd7b 	bl	80097e4 <__assert_func>
 8008cee:	6922      	ldr	r2, [r4, #16]
 8008cf0:	3202      	adds	r2, #2
 8008cf2:	f104 010c 	add.w	r1, r4, #12
 8008cf6:	0092      	lsls	r2, r2, #2
 8008cf8:	300c      	adds	r0, #12
 8008cfa:	f000 fd65 	bl	80097c8 <memcpy>
 8008cfe:	4621      	mov	r1, r4
 8008d00:	4638      	mov	r0, r7
 8008d02:	f7ff ffa5 	bl	8008c50 <_Bfree>
 8008d06:	4644      	mov	r4, r8
 8008d08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008d0c:	3501      	adds	r5, #1
 8008d0e:	615e      	str	r6, [r3, #20]
 8008d10:	6125      	str	r5, [r4, #16]
 8008d12:	4620      	mov	r0, r4
 8008d14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d18:	08009b6c 	.word	0x08009b6c
 8008d1c:	08009b7d 	.word	0x08009b7d

08008d20 <__hi0bits>:
 8008d20:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008d24:	4603      	mov	r3, r0
 8008d26:	bf36      	itet	cc
 8008d28:	0403      	lslcc	r3, r0, #16
 8008d2a:	2000      	movcs	r0, #0
 8008d2c:	2010      	movcc	r0, #16
 8008d2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008d32:	bf3c      	itt	cc
 8008d34:	021b      	lslcc	r3, r3, #8
 8008d36:	3008      	addcc	r0, #8
 8008d38:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d3c:	bf3c      	itt	cc
 8008d3e:	011b      	lslcc	r3, r3, #4
 8008d40:	3004      	addcc	r0, #4
 8008d42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d46:	bf3c      	itt	cc
 8008d48:	009b      	lslcc	r3, r3, #2
 8008d4a:	3002      	addcc	r0, #2
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	db05      	blt.n	8008d5c <__hi0bits+0x3c>
 8008d50:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008d54:	f100 0001 	add.w	r0, r0, #1
 8008d58:	bf08      	it	eq
 8008d5a:	2020      	moveq	r0, #32
 8008d5c:	4770      	bx	lr

08008d5e <__lo0bits>:
 8008d5e:	6803      	ldr	r3, [r0, #0]
 8008d60:	4602      	mov	r2, r0
 8008d62:	f013 0007 	ands.w	r0, r3, #7
 8008d66:	d00b      	beq.n	8008d80 <__lo0bits+0x22>
 8008d68:	07d9      	lsls	r1, r3, #31
 8008d6a:	d421      	bmi.n	8008db0 <__lo0bits+0x52>
 8008d6c:	0798      	lsls	r0, r3, #30
 8008d6e:	bf49      	itett	mi
 8008d70:	085b      	lsrmi	r3, r3, #1
 8008d72:	089b      	lsrpl	r3, r3, #2
 8008d74:	2001      	movmi	r0, #1
 8008d76:	6013      	strmi	r3, [r2, #0]
 8008d78:	bf5c      	itt	pl
 8008d7a:	6013      	strpl	r3, [r2, #0]
 8008d7c:	2002      	movpl	r0, #2
 8008d7e:	4770      	bx	lr
 8008d80:	b299      	uxth	r1, r3
 8008d82:	b909      	cbnz	r1, 8008d88 <__lo0bits+0x2a>
 8008d84:	0c1b      	lsrs	r3, r3, #16
 8008d86:	2010      	movs	r0, #16
 8008d88:	b2d9      	uxtb	r1, r3
 8008d8a:	b909      	cbnz	r1, 8008d90 <__lo0bits+0x32>
 8008d8c:	3008      	adds	r0, #8
 8008d8e:	0a1b      	lsrs	r3, r3, #8
 8008d90:	0719      	lsls	r1, r3, #28
 8008d92:	bf04      	itt	eq
 8008d94:	091b      	lsreq	r3, r3, #4
 8008d96:	3004      	addeq	r0, #4
 8008d98:	0799      	lsls	r1, r3, #30
 8008d9a:	bf04      	itt	eq
 8008d9c:	089b      	lsreq	r3, r3, #2
 8008d9e:	3002      	addeq	r0, #2
 8008da0:	07d9      	lsls	r1, r3, #31
 8008da2:	d403      	bmi.n	8008dac <__lo0bits+0x4e>
 8008da4:	085b      	lsrs	r3, r3, #1
 8008da6:	f100 0001 	add.w	r0, r0, #1
 8008daa:	d003      	beq.n	8008db4 <__lo0bits+0x56>
 8008dac:	6013      	str	r3, [r2, #0]
 8008dae:	4770      	bx	lr
 8008db0:	2000      	movs	r0, #0
 8008db2:	4770      	bx	lr
 8008db4:	2020      	movs	r0, #32
 8008db6:	4770      	bx	lr

08008db8 <__i2b>:
 8008db8:	b510      	push	{r4, lr}
 8008dba:	460c      	mov	r4, r1
 8008dbc:	2101      	movs	r1, #1
 8008dbe:	f7ff ff07 	bl	8008bd0 <_Balloc>
 8008dc2:	4602      	mov	r2, r0
 8008dc4:	b928      	cbnz	r0, 8008dd2 <__i2b+0x1a>
 8008dc6:	4b05      	ldr	r3, [pc, #20]	@ (8008ddc <__i2b+0x24>)
 8008dc8:	4805      	ldr	r0, [pc, #20]	@ (8008de0 <__i2b+0x28>)
 8008dca:	f240 1145 	movw	r1, #325	@ 0x145
 8008dce:	f000 fd09 	bl	80097e4 <__assert_func>
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	6144      	str	r4, [r0, #20]
 8008dd6:	6103      	str	r3, [r0, #16]
 8008dd8:	bd10      	pop	{r4, pc}
 8008dda:	bf00      	nop
 8008ddc:	08009b6c 	.word	0x08009b6c
 8008de0:	08009b7d 	.word	0x08009b7d

08008de4 <__multiply>:
 8008de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008de8:	4617      	mov	r7, r2
 8008dea:	690a      	ldr	r2, [r1, #16]
 8008dec:	693b      	ldr	r3, [r7, #16]
 8008dee:	429a      	cmp	r2, r3
 8008df0:	bfa8      	it	ge
 8008df2:	463b      	movge	r3, r7
 8008df4:	4689      	mov	r9, r1
 8008df6:	bfa4      	itt	ge
 8008df8:	460f      	movge	r7, r1
 8008dfa:	4699      	movge	r9, r3
 8008dfc:	693d      	ldr	r5, [r7, #16]
 8008dfe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	6879      	ldr	r1, [r7, #4]
 8008e06:	eb05 060a 	add.w	r6, r5, sl
 8008e0a:	42b3      	cmp	r3, r6
 8008e0c:	b085      	sub	sp, #20
 8008e0e:	bfb8      	it	lt
 8008e10:	3101      	addlt	r1, #1
 8008e12:	f7ff fedd 	bl	8008bd0 <_Balloc>
 8008e16:	b930      	cbnz	r0, 8008e26 <__multiply+0x42>
 8008e18:	4602      	mov	r2, r0
 8008e1a:	4b41      	ldr	r3, [pc, #260]	@ (8008f20 <__multiply+0x13c>)
 8008e1c:	4841      	ldr	r0, [pc, #260]	@ (8008f24 <__multiply+0x140>)
 8008e1e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008e22:	f000 fcdf 	bl	80097e4 <__assert_func>
 8008e26:	f100 0414 	add.w	r4, r0, #20
 8008e2a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008e2e:	4623      	mov	r3, r4
 8008e30:	2200      	movs	r2, #0
 8008e32:	4573      	cmp	r3, lr
 8008e34:	d320      	bcc.n	8008e78 <__multiply+0x94>
 8008e36:	f107 0814 	add.w	r8, r7, #20
 8008e3a:	f109 0114 	add.w	r1, r9, #20
 8008e3e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008e42:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008e46:	9302      	str	r3, [sp, #8]
 8008e48:	1beb      	subs	r3, r5, r7
 8008e4a:	3b15      	subs	r3, #21
 8008e4c:	f023 0303 	bic.w	r3, r3, #3
 8008e50:	3304      	adds	r3, #4
 8008e52:	3715      	adds	r7, #21
 8008e54:	42bd      	cmp	r5, r7
 8008e56:	bf38      	it	cc
 8008e58:	2304      	movcc	r3, #4
 8008e5a:	9301      	str	r3, [sp, #4]
 8008e5c:	9b02      	ldr	r3, [sp, #8]
 8008e5e:	9103      	str	r1, [sp, #12]
 8008e60:	428b      	cmp	r3, r1
 8008e62:	d80c      	bhi.n	8008e7e <__multiply+0x9a>
 8008e64:	2e00      	cmp	r6, #0
 8008e66:	dd03      	ble.n	8008e70 <__multiply+0x8c>
 8008e68:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d055      	beq.n	8008f1c <__multiply+0x138>
 8008e70:	6106      	str	r6, [r0, #16]
 8008e72:	b005      	add	sp, #20
 8008e74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e78:	f843 2b04 	str.w	r2, [r3], #4
 8008e7c:	e7d9      	b.n	8008e32 <__multiply+0x4e>
 8008e7e:	f8b1 a000 	ldrh.w	sl, [r1]
 8008e82:	f1ba 0f00 	cmp.w	sl, #0
 8008e86:	d01f      	beq.n	8008ec8 <__multiply+0xe4>
 8008e88:	46c4      	mov	ip, r8
 8008e8a:	46a1      	mov	r9, r4
 8008e8c:	2700      	movs	r7, #0
 8008e8e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008e92:	f8d9 3000 	ldr.w	r3, [r9]
 8008e96:	fa1f fb82 	uxth.w	fp, r2
 8008e9a:	b29b      	uxth	r3, r3
 8008e9c:	fb0a 330b 	mla	r3, sl, fp, r3
 8008ea0:	443b      	add	r3, r7
 8008ea2:	f8d9 7000 	ldr.w	r7, [r9]
 8008ea6:	0c12      	lsrs	r2, r2, #16
 8008ea8:	0c3f      	lsrs	r7, r7, #16
 8008eaa:	fb0a 7202 	mla	r2, sl, r2, r7
 8008eae:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008eb2:	b29b      	uxth	r3, r3
 8008eb4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008eb8:	4565      	cmp	r5, ip
 8008eba:	f849 3b04 	str.w	r3, [r9], #4
 8008ebe:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008ec2:	d8e4      	bhi.n	8008e8e <__multiply+0xaa>
 8008ec4:	9b01      	ldr	r3, [sp, #4]
 8008ec6:	50e7      	str	r7, [r4, r3]
 8008ec8:	9b03      	ldr	r3, [sp, #12]
 8008eca:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008ece:	3104      	adds	r1, #4
 8008ed0:	f1b9 0f00 	cmp.w	r9, #0
 8008ed4:	d020      	beq.n	8008f18 <__multiply+0x134>
 8008ed6:	6823      	ldr	r3, [r4, #0]
 8008ed8:	4647      	mov	r7, r8
 8008eda:	46a4      	mov	ip, r4
 8008edc:	f04f 0a00 	mov.w	sl, #0
 8008ee0:	f8b7 b000 	ldrh.w	fp, [r7]
 8008ee4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008ee8:	fb09 220b 	mla	r2, r9, fp, r2
 8008eec:	4452      	add	r2, sl
 8008eee:	b29b      	uxth	r3, r3
 8008ef0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008ef4:	f84c 3b04 	str.w	r3, [ip], #4
 8008ef8:	f857 3b04 	ldr.w	r3, [r7], #4
 8008efc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f00:	f8bc 3000 	ldrh.w	r3, [ip]
 8008f04:	fb09 330a 	mla	r3, r9, sl, r3
 8008f08:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008f0c:	42bd      	cmp	r5, r7
 8008f0e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f12:	d8e5      	bhi.n	8008ee0 <__multiply+0xfc>
 8008f14:	9a01      	ldr	r2, [sp, #4]
 8008f16:	50a3      	str	r3, [r4, r2]
 8008f18:	3404      	adds	r4, #4
 8008f1a:	e79f      	b.n	8008e5c <__multiply+0x78>
 8008f1c:	3e01      	subs	r6, #1
 8008f1e:	e7a1      	b.n	8008e64 <__multiply+0x80>
 8008f20:	08009b6c 	.word	0x08009b6c
 8008f24:	08009b7d 	.word	0x08009b7d

08008f28 <__pow5mult>:
 8008f28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f2c:	4615      	mov	r5, r2
 8008f2e:	f012 0203 	ands.w	r2, r2, #3
 8008f32:	4607      	mov	r7, r0
 8008f34:	460e      	mov	r6, r1
 8008f36:	d007      	beq.n	8008f48 <__pow5mult+0x20>
 8008f38:	4c25      	ldr	r4, [pc, #148]	@ (8008fd0 <__pow5mult+0xa8>)
 8008f3a:	3a01      	subs	r2, #1
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f42:	f7ff fea7 	bl	8008c94 <__multadd>
 8008f46:	4606      	mov	r6, r0
 8008f48:	10ad      	asrs	r5, r5, #2
 8008f4a:	d03d      	beq.n	8008fc8 <__pow5mult+0xa0>
 8008f4c:	69fc      	ldr	r4, [r7, #28]
 8008f4e:	b97c      	cbnz	r4, 8008f70 <__pow5mult+0x48>
 8008f50:	2010      	movs	r0, #16
 8008f52:	f7ff fd87 	bl	8008a64 <malloc>
 8008f56:	4602      	mov	r2, r0
 8008f58:	61f8      	str	r0, [r7, #28]
 8008f5a:	b928      	cbnz	r0, 8008f68 <__pow5mult+0x40>
 8008f5c:	4b1d      	ldr	r3, [pc, #116]	@ (8008fd4 <__pow5mult+0xac>)
 8008f5e:	481e      	ldr	r0, [pc, #120]	@ (8008fd8 <__pow5mult+0xb0>)
 8008f60:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008f64:	f000 fc3e 	bl	80097e4 <__assert_func>
 8008f68:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f6c:	6004      	str	r4, [r0, #0]
 8008f6e:	60c4      	str	r4, [r0, #12]
 8008f70:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008f74:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008f78:	b94c      	cbnz	r4, 8008f8e <__pow5mult+0x66>
 8008f7a:	f240 2171 	movw	r1, #625	@ 0x271
 8008f7e:	4638      	mov	r0, r7
 8008f80:	f7ff ff1a 	bl	8008db8 <__i2b>
 8008f84:	2300      	movs	r3, #0
 8008f86:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f8a:	4604      	mov	r4, r0
 8008f8c:	6003      	str	r3, [r0, #0]
 8008f8e:	f04f 0900 	mov.w	r9, #0
 8008f92:	07eb      	lsls	r3, r5, #31
 8008f94:	d50a      	bpl.n	8008fac <__pow5mult+0x84>
 8008f96:	4631      	mov	r1, r6
 8008f98:	4622      	mov	r2, r4
 8008f9a:	4638      	mov	r0, r7
 8008f9c:	f7ff ff22 	bl	8008de4 <__multiply>
 8008fa0:	4631      	mov	r1, r6
 8008fa2:	4680      	mov	r8, r0
 8008fa4:	4638      	mov	r0, r7
 8008fa6:	f7ff fe53 	bl	8008c50 <_Bfree>
 8008faa:	4646      	mov	r6, r8
 8008fac:	106d      	asrs	r5, r5, #1
 8008fae:	d00b      	beq.n	8008fc8 <__pow5mult+0xa0>
 8008fb0:	6820      	ldr	r0, [r4, #0]
 8008fb2:	b938      	cbnz	r0, 8008fc4 <__pow5mult+0x9c>
 8008fb4:	4622      	mov	r2, r4
 8008fb6:	4621      	mov	r1, r4
 8008fb8:	4638      	mov	r0, r7
 8008fba:	f7ff ff13 	bl	8008de4 <__multiply>
 8008fbe:	6020      	str	r0, [r4, #0]
 8008fc0:	f8c0 9000 	str.w	r9, [r0]
 8008fc4:	4604      	mov	r4, r0
 8008fc6:	e7e4      	b.n	8008f92 <__pow5mult+0x6a>
 8008fc8:	4630      	mov	r0, r6
 8008fca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fce:	bf00      	nop
 8008fd0:	08009c30 	.word	0x08009c30
 8008fd4:	08009afd 	.word	0x08009afd
 8008fd8:	08009b7d 	.word	0x08009b7d

08008fdc <__lshift>:
 8008fdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fe0:	460c      	mov	r4, r1
 8008fe2:	6849      	ldr	r1, [r1, #4]
 8008fe4:	6923      	ldr	r3, [r4, #16]
 8008fe6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008fea:	68a3      	ldr	r3, [r4, #8]
 8008fec:	4607      	mov	r7, r0
 8008fee:	4691      	mov	r9, r2
 8008ff0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ff4:	f108 0601 	add.w	r6, r8, #1
 8008ff8:	42b3      	cmp	r3, r6
 8008ffa:	db0b      	blt.n	8009014 <__lshift+0x38>
 8008ffc:	4638      	mov	r0, r7
 8008ffe:	f7ff fde7 	bl	8008bd0 <_Balloc>
 8009002:	4605      	mov	r5, r0
 8009004:	b948      	cbnz	r0, 800901a <__lshift+0x3e>
 8009006:	4602      	mov	r2, r0
 8009008:	4b28      	ldr	r3, [pc, #160]	@ (80090ac <__lshift+0xd0>)
 800900a:	4829      	ldr	r0, [pc, #164]	@ (80090b0 <__lshift+0xd4>)
 800900c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009010:	f000 fbe8 	bl	80097e4 <__assert_func>
 8009014:	3101      	adds	r1, #1
 8009016:	005b      	lsls	r3, r3, #1
 8009018:	e7ee      	b.n	8008ff8 <__lshift+0x1c>
 800901a:	2300      	movs	r3, #0
 800901c:	f100 0114 	add.w	r1, r0, #20
 8009020:	f100 0210 	add.w	r2, r0, #16
 8009024:	4618      	mov	r0, r3
 8009026:	4553      	cmp	r3, sl
 8009028:	db33      	blt.n	8009092 <__lshift+0xb6>
 800902a:	6920      	ldr	r0, [r4, #16]
 800902c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009030:	f104 0314 	add.w	r3, r4, #20
 8009034:	f019 091f 	ands.w	r9, r9, #31
 8009038:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800903c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009040:	d02b      	beq.n	800909a <__lshift+0xbe>
 8009042:	f1c9 0e20 	rsb	lr, r9, #32
 8009046:	468a      	mov	sl, r1
 8009048:	2200      	movs	r2, #0
 800904a:	6818      	ldr	r0, [r3, #0]
 800904c:	fa00 f009 	lsl.w	r0, r0, r9
 8009050:	4310      	orrs	r0, r2
 8009052:	f84a 0b04 	str.w	r0, [sl], #4
 8009056:	f853 2b04 	ldr.w	r2, [r3], #4
 800905a:	459c      	cmp	ip, r3
 800905c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009060:	d8f3      	bhi.n	800904a <__lshift+0x6e>
 8009062:	ebac 0304 	sub.w	r3, ip, r4
 8009066:	3b15      	subs	r3, #21
 8009068:	f023 0303 	bic.w	r3, r3, #3
 800906c:	3304      	adds	r3, #4
 800906e:	f104 0015 	add.w	r0, r4, #21
 8009072:	4560      	cmp	r0, ip
 8009074:	bf88      	it	hi
 8009076:	2304      	movhi	r3, #4
 8009078:	50ca      	str	r2, [r1, r3]
 800907a:	b10a      	cbz	r2, 8009080 <__lshift+0xa4>
 800907c:	f108 0602 	add.w	r6, r8, #2
 8009080:	3e01      	subs	r6, #1
 8009082:	4638      	mov	r0, r7
 8009084:	612e      	str	r6, [r5, #16]
 8009086:	4621      	mov	r1, r4
 8009088:	f7ff fde2 	bl	8008c50 <_Bfree>
 800908c:	4628      	mov	r0, r5
 800908e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009092:	f842 0f04 	str.w	r0, [r2, #4]!
 8009096:	3301      	adds	r3, #1
 8009098:	e7c5      	b.n	8009026 <__lshift+0x4a>
 800909a:	3904      	subs	r1, #4
 800909c:	f853 2b04 	ldr.w	r2, [r3], #4
 80090a0:	f841 2f04 	str.w	r2, [r1, #4]!
 80090a4:	459c      	cmp	ip, r3
 80090a6:	d8f9      	bhi.n	800909c <__lshift+0xc0>
 80090a8:	e7ea      	b.n	8009080 <__lshift+0xa4>
 80090aa:	bf00      	nop
 80090ac:	08009b6c 	.word	0x08009b6c
 80090b0:	08009b7d 	.word	0x08009b7d

080090b4 <__mcmp>:
 80090b4:	690a      	ldr	r2, [r1, #16]
 80090b6:	4603      	mov	r3, r0
 80090b8:	6900      	ldr	r0, [r0, #16]
 80090ba:	1a80      	subs	r0, r0, r2
 80090bc:	b530      	push	{r4, r5, lr}
 80090be:	d10e      	bne.n	80090de <__mcmp+0x2a>
 80090c0:	3314      	adds	r3, #20
 80090c2:	3114      	adds	r1, #20
 80090c4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80090c8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80090cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80090d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80090d4:	4295      	cmp	r5, r2
 80090d6:	d003      	beq.n	80090e0 <__mcmp+0x2c>
 80090d8:	d205      	bcs.n	80090e6 <__mcmp+0x32>
 80090da:	f04f 30ff 	mov.w	r0, #4294967295
 80090de:	bd30      	pop	{r4, r5, pc}
 80090e0:	42a3      	cmp	r3, r4
 80090e2:	d3f3      	bcc.n	80090cc <__mcmp+0x18>
 80090e4:	e7fb      	b.n	80090de <__mcmp+0x2a>
 80090e6:	2001      	movs	r0, #1
 80090e8:	e7f9      	b.n	80090de <__mcmp+0x2a>
	...

080090ec <__mdiff>:
 80090ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090f0:	4689      	mov	r9, r1
 80090f2:	4606      	mov	r6, r0
 80090f4:	4611      	mov	r1, r2
 80090f6:	4648      	mov	r0, r9
 80090f8:	4614      	mov	r4, r2
 80090fa:	f7ff ffdb 	bl	80090b4 <__mcmp>
 80090fe:	1e05      	subs	r5, r0, #0
 8009100:	d112      	bne.n	8009128 <__mdiff+0x3c>
 8009102:	4629      	mov	r1, r5
 8009104:	4630      	mov	r0, r6
 8009106:	f7ff fd63 	bl	8008bd0 <_Balloc>
 800910a:	4602      	mov	r2, r0
 800910c:	b928      	cbnz	r0, 800911a <__mdiff+0x2e>
 800910e:	4b3f      	ldr	r3, [pc, #252]	@ (800920c <__mdiff+0x120>)
 8009110:	f240 2137 	movw	r1, #567	@ 0x237
 8009114:	483e      	ldr	r0, [pc, #248]	@ (8009210 <__mdiff+0x124>)
 8009116:	f000 fb65 	bl	80097e4 <__assert_func>
 800911a:	2301      	movs	r3, #1
 800911c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009120:	4610      	mov	r0, r2
 8009122:	b003      	add	sp, #12
 8009124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009128:	bfbc      	itt	lt
 800912a:	464b      	movlt	r3, r9
 800912c:	46a1      	movlt	r9, r4
 800912e:	4630      	mov	r0, r6
 8009130:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009134:	bfba      	itte	lt
 8009136:	461c      	movlt	r4, r3
 8009138:	2501      	movlt	r5, #1
 800913a:	2500      	movge	r5, #0
 800913c:	f7ff fd48 	bl	8008bd0 <_Balloc>
 8009140:	4602      	mov	r2, r0
 8009142:	b918      	cbnz	r0, 800914c <__mdiff+0x60>
 8009144:	4b31      	ldr	r3, [pc, #196]	@ (800920c <__mdiff+0x120>)
 8009146:	f240 2145 	movw	r1, #581	@ 0x245
 800914a:	e7e3      	b.n	8009114 <__mdiff+0x28>
 800914c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009150:	6926      	ldr	r6, [r4, #16]
 8009152:	60c5      	str	r5, [r0, #12]
 8009154:	f109 0310 	add.w	r3, r9, #16
 8009158:	f109 0514 	add.w	r5, r9, #20
 800915c:	f104 0e14 	add.w	lr, r4, #20
 8009160:	f100 0b14 	add.w	fp, r0, #20
 8009164:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009168:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800916c:	9301      	str	r3, [sp, #4]
 800916e:	46d9      	mov	r9, fp
 8009170:	f04f 0c00 	mov.w	ip, #0
 8009174:	9b01      	ldr	r3, [sp, #4]
 8009176:	f85e 0b04 	ldr.w	r0, [lr], #4
 800917a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800917e:	9301      	str	r3, [sp, #4]
 8009180:	fa1f f38a 	uxth.w	r3, sl
 8009184:	4619      	mov	r1, r3
 8009186:	b283      	uxth	r3, r0
 8009188:	1acb      	subs	r3, r1, r3
 800918a:	0c00      	lsrs	r0, r0, #16
 800918c:	4463      	add	r3, ip
 800918e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009192:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009196:	b29b      	uxth	r3, r3
 8009198:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800919c:	4576      	cmp	r6, lr
 800919e:	f849 3b04 	str.w	r3, [r9], #4
 80091a2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80091a6:	d8e5      	bhi.n	8009174 <__mdiff+0x88>
 80091a8:	1b33      	subs	r3, r6, r4
 80091aa:	3b15      	subs	r3, #21
 80091ac:	f023 0303 	bic.w	r3, r3, #3
 80091b0:	3415      	adds	r4, #21
 80091b2:	3304      	adds	r3, #4
 80091b4:	42a6      	cmp	r6, r4
 80091b6:	bf38      	it	cc
 80091b8:	2304      	movcc	r3, #4
 80091ba:	441d      	add	r5, r3
 80091bc:	445b      	add	r3, fp
 80091be:	461e      	mov	r6, r3
 80091c0:	462c      	mov	r4, r5
 80091c2:	4544      	cmp	r4, r8
 80091c4:	d30e      	bcc.n	80091e4 <__mdiff+0xf8>
 80091c6:	f108 0103 	add.w	r1, r8, #3
 80091ca:	1b49      	subs	r1, r1, r5
 80091cc:	f021 0103 	bic.w	r1, r1, #3
 80091d0:	3d03      	subs	r5, #3
 80091d2:	45a8      	cmp	r8, r5
 80091d4:	bf38      	it	cc
 80091d6:	2100      	movcc	r1, #0
 80091d8:	440b      	add	r3, r1
 80091da:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80091de:	b191      	cbz	r1, 8009206 <__mdiff+0x11a>
 80091e0:	6117      	str	r7, [r2, #16]
 80091e2:	e79d      	b.n	8009120 <__mdiff+0x34>
 80091e4:	f854 1b04 	ldr.w	r1, [r4], #4
 80091e8:	46e6      	mov	lr, ip
 80091ea:	0c08      	lsrs	r0, r1, #16
 80091ec:	fa1c fc81 	uxtah	ip, ip, r1
 80091f0:	4471      	add	r1, lr
 80091f2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80091f6:	b289      	uxth	r1, r1
 80091f8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80091fc:	f846 1b04 	str.w	r1, [r6], #4
 8009200:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009204:	e7dd      	b.n	80091c2 <__mdiff+0xd6>
 8009206:	3f01      	subs	r7, #1
 8009208:	e7e7      	b.n	80091da <__mdiff+0xee>
 800920a:	bf00      	nop
 800920c:	08009b6c 	.word	0x08009b6c
 8009210:	08009b7d 	.word	0x08009b7d

08009214 <__d2b>:
 8009214:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009218:	460f      	mov	r7, r1
 800921a:	2101      	movs	r1, #1
 800921c:	ec59 8b10 	vmov	r8, r9, d0
 8009220:	4616      	mov	r6, r2
 8009222:	f7ff fcd5 	bl	8008bd0 <_Balloc>
 8009226:	4604      	mov	r4, r0
 8009228:	b930      	cbnz	r0, 8009238 <__d2b+0x24>
 800922a:	4602      	mov	r2, r0
 800922c:	4b23      	ldr	r3, [pc, #140]	@ (80092bc <__d2b+0xa8>)
 800922e:	4824      	ldr	r0, [pc, #144]	@ (80092c0 <__d2b+0xac>)
 8009230:	f240 310f 	movw	r1, #783	@ 0x30f
 8009234:	f000 fad6 	bl	80097e4 <__assert_func>
 8009238:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800923c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009240:	b10d      	cbz	r5, 8009246 <__d2b+0x32>
 8009242:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009246:	9301      	str	r3, [sp, #4]
 8009248:	f1b8 0300 	subs.w	r3, r8, #0
 800924c:	d023      	beq.n	8009296 <__d2b+0x82>
 800924e:	4668      	mov	r0, sp
 8009250:	9300      	str	r3, [sp, #0]
 8009252:	f7ff fd84 	bl	8008d5e <__lo0bits>
 8009256:	e9dd 1200 	ldrd	r1, r2, [sp]
 800925a:	b1d0      	cbz	r0, 8009292 <__d2b+0x7e>
 800925c:	f1c0 0320 	rsb	r3, r0, #32
 8009260:	fa02 f303 	lsl.w	r3, r2, r3
 8009264:	430b      	orrs	r3, r1
 8009266:	40c2      	lsrs	r2, r0
 8009268:	6163      	str	r3, [r4, #20]
 800926a:	9201      	str	r2, [sp, #4]
 800926c:	9b01      	ldr	r3, [sp, #4]
 800926e:	61a3      	str	r3, [r4, #24]
 8009270:	2b00      	cmp	r3, #0
 8009272:	bf0c      	ite	eq
 8009274:	2201      	moveq	r2, #1
 8009276:	2202      	movne	r2, #2
 8009278:	6122      	str	r2, [r4, #16]
 800927a:	b1a5      	cbz	r5, 80092a6 <__d2b+0x92>
 800927c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009280:	4405      	add	r5, r0
 8009282:	603d      	str	r5, [r7, #0]
 8009284:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009288:	6030      	str	r0, [r6, #0]
 800928a:	4620      	mov	r0, r4
 800928c:	b003      	add	sp, #12
 800928e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009292:	6161      	str	r1, [r4, #20]
 8009294:	e7ea      	b.n	800926c <__d2b+0x58>
 8009296:	a801      	add	r0, sp, #4
 8009298:	f7ff fd61 	bl	8008d5e <__lo0bits>
 800929c:	9b01      	ldr	r3, [sp, #4]
 800929e:	6163      	str	r3, [r4, #20]
 80092a0:	3020      	adds	r0, #32
 80092a2:	2201      	movs	r2, #1
 80092a4:	e7e8      	b.n	8009278 <__d2b+0x64>
 80092a6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80092aa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80092ae:	6038      	str	r0, [r7, #0]
 80092b0:	6918      	ldr	r0, [r3, #16]
 80092b2:	f7ff fd35 	bl	8008d20 <__hi0bits>
 80092b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80092ba:	e7e5      	b.n	8009288 <__d2b+0x74>
 80092bc:	08009b6c 	.word	0x08009b6c
 80092c0:	08009b7d 	.word	0x08009b7d

080092c4 <__sfputc_r>:
 80092c4:	6893      	ldr	r3, [r2, #8]
 80092c6:	3b01      	subs	r3, #1
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	b410      	push	{r4}
 80092cc:	6093      	str	r3, [r2, #8]
 80092ce:	da08      	bge.n	80092e2 <__sfputc_r+0x1e>
 80092d0:	6994      	ldr	r4, [r2, #24]
 80092d2:	42a3      	cmp	r3, r4
 80092d4:	db01      	blt.n	80092da <__sfputc_r+0x16>
 80092d6:	290a      	cmp	r1, #10
 80092d8:	d103      	bne.n	80092e2 <__sfputc_r+0x1e>
 80092da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092de:	f7fe bbe0 	b.w	8007aa2 <__swbuf_r>
 80092e2:	6813      	ldr	r3, [r2, #0]
 80092e4:	1c58      	adds	r0, r3, #1
 80092e6:	6010      	str	r0, [r2, #0]
 80092e8:	7019      	strb	r1, [r3, #0]
 80092ea:	4608      	mov	r0, r1
 80092ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092f0:	4770      	bx	lr

080092f2 <__sfputs_r>:
 80092f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092f4:	4606      	mov	r6, r0
 80092f6:	460f      	mov	r7, r1
 80092f8:	4614      	mov	r4, r2
 80092fa:	18d5      	adds	r5, r2, r3
 80092fc:	42ac      	cmp	r4, r5
 80092fe:	d101      	bne.n	8009304 <__sfputs_r+0x12>
 8009300:	2000      	movs	r0, #0
 8009302:	e007      	b.n	8009314 <__sfputs_r+0x22>
 8009304:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009308:	463a      	mov	r2, r7
 800930a:	4630      	mov	r0, r6
 800930c:	f7ff ffda 	bl	80092c4 <__sfputc_r>
 8009310:	1c43      	adds	r3, r0, #1
 8009312:	d1f3      	bne.n	80092fc <__sfputs_r+0xa>
 8009314:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009318 <_vfiprintf_r>:
 8009318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800931c:	460d      	mov	r5, r1
 800931e:	b09d      	sub	sp, #116	@ 0x74
 8009320:	4614      	mov	r4, r2
 8009322:	4698      	mov	r8, r3
 8009324:	4606      	mov	r6, r0
 8009326:	b118      	cbz	r0, 8009330 <_vfiprintf_r+0x18>
 8009328:	6a03      	ldr	r3, [r0, #32]
 800932a:	b90b      	cbnz	r3, 8009330 <_vfiprintf_r+0x18>
 800932c:	f7fe fad0 	bl	80078d0 <__sinit>
 8009330:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009332:	07d9      	lsls	r1, r3, #31
 8009334:	d405      	bmi.n	8009342 <_vfiprintf_r+0x2a>
 8009336:	89ab      	ldrh	r3, [r5, #12]
 8009338:	059a      	lsls	r2, r3, #22
 800933a:	d402      	bmi.n	8009342 <_vfiprintf_r+0x2a>
 800933c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800933e:	f7fe fcea 	bl	8007d16 <__retarget_lock_acquire_recursive>
 8009342:	89ab      	ldrh	r3, [r5, #12]
 8009344:	071b      	lsls	r3, r3, #28
 8009346:	d501      	bpl.n	800934c <_vfiprintf_r+0x34>
 8009348:	692b      	ldr	r3, [r5, #16]
 800934a:	b99b      	cbnz	r3, 8009374 <_vfiprintf_r+0x5c>
 800934c:	4629      	mov	r1, r5
 800934e:	4630      	mov	r0, r6
 8009350:	f7fe fbe6 	bl	8007b20 <__swsetup_r>
 8009354:	b170      	cbz	r0, 8009374 <_vfiprintf_r+0x5c>
 8009356:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009358:	07dc      	lsls	r4, r3, #31
 800935a:	d504      	bpl.n	8009366 <_vfiprintf_r+0x4e>
 800935c:	f04f 30ff 	mov.w	r0, #4294967295
 8009360:	b01d      	add	sp, #116	@ 0x74
 8009362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009366:	89ab      	ldrh	r3, [r5, #12]
 8009368:	0598      	lsls	r0, r3, #22
 800936a:	d4f7      	bmi.n	800935c <_vfiprintf_r+0x44>
 800936c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800936e:	f7fe fcd3 	bl	8007d18 <__retarget_lock_release_recursive>
 8009372:	e7f3      	b.n	800935c <_vfiprintf_r+0x44>
 8009374:	2300      	movs	r3, #0
 8009376:	9309      	str	r3, [sp, #36]	@ 0x24
 8009378:	2320      	movs	r3, #32
 800937a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800937e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009382:	2330      	movs	r3, #48	@ 0x30
 8009384:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009534 <_vfiprintf_r+0x21c>
 8009388:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800938c:	f04f 0901 	mov.w	r9, #1
 8009390:	4623      	mov	r3, r4
 8009392:	469a      	mov	sl, r3
 8009394:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009398:	b10a      	cbz	r2, 800939e <_vfiprintf_r+0x86>
 800939a:	2a25      	cmp	r2, #37	@ 0x25
 800939c:	d1f9      	bne.n	8009392 <_vfiprintf_r+0x7a>
 800939e:	ebba 0b04 	subs.w	fp, sl, r4
 80093a2:	d00b      	beq.n	80093bc <_vfiprintf_r+0xa4>
 80093a4:	465b      	mov	r3, fp
 80093a6:	4622      	mov	r2, r4
 80093a8:	4629      	mov	r1, r5
 80093aa:	4630      	mov	r0, r6
 80093ac:	f7ff ffa1 	bl	80092f2 <__sfputs_r>
 80093b0:	3001      	adds	r0, #1
 80093b2:	f000 80a7 	beq.w	8009504 <_vfiprintf_r+0x1ec>
 80093b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093b8:	445a      	add	r2, fp
 80093ba:	9209      	str	r2, [sp, #36]	@ 0x24
 80093bc:	f89a 3000 	ldrb.w	r3, [sl]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	f000 809f 	beq.w	8009504 <_vfiprintf_r+0x1ec>
 80093c6:	2300      	movs	r3, #0
 80093c8:	f04f 32ff 	mov.w	r2, #4294967295
 80093cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093d0:	f10a 0a01 	add.w	sl, sl, #1
 80093d4:	9304      	str	r3, [sp, #16]
 80093d6:	9307      	str	r3, [sp, #28]
 80093d8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80093dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80093de:	4654      	mov	r4, sl
 80093e0:	2205      	movs	r2, #5
 80093e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093e6:	4853      	ldr	r0, [pc, #332]	@ (8009534 <_vfiprintf_r+0x21c>)
 80093e8:	f7f6 fef2 	bl	80001d0 <memchr>
 80093ec:	9a04      	ldr	r2, [sp, #16]
 80093ee:	b9d8      	cbnz	r0, 8009428 <_vfiprintf_r+0x110>
 80093f0:	06d1      	lsls	r1, r2, #27
 80093f2:	bf44      	itt	mi
 80093f4:	2320      	movmi	r3, #32
 80093f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093fa:	0713      	lsls	r3, r2, #28
 80093fc:	bf44      	itt	mi
 80093fe:	232b      	movmi	r3, #43	@ 0x2b
 8009400:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009404:	f89a 3000 	ldrb.w	r3, [sl]
 8009408:	2b2a      	cmp	r3, #42	@ 0x2a
 800940a:	d015      	beq.n	8009438 <_vfiprintf_r+0x120>
 800940c:	9a07      	ldr	r2, [sp, #28]
 800940e:	4654      	mov	r4, sl
 8009410:	2000      	movs	r0, #0
 8009412:	f04f 0c0a 	mov.w	ip, #10
 8009416:	4621      	mov	r1, r4
 8009418:	f811 3b01 	ldrb.w	r3, [r1], #1
 800941c:	3b30      	subs	r3, #48	@ 0x30
 800941e:	2b09      	cmp	r3, #9
 8009420:	d94b      	bls.n	80094ba <_vfiprintf_r+0x1a2>
 8009422:	b1b0      	cbz	r0, 8009452 <_vfiprintf_r+0x13a>
 8009424:	9207      	str	r2, [sp, #28]
 8009426:	e014      	b.n	8009452 <_vfiprintf_r+0x13a>
 8009428:	eba0 0308 	sub.w	r3, r0, r8
 800942c:	fa09 f303 	lsl.w	r3, r9, r3
 8009430:	4313      	orrs	r3, r2
 8009432:	9304      	str	r3, [sp, #16]
 8009434:	46a2      	mov	sl, r4
 8009436:	e7d2      	b.n	80093de <_vfiprintf_r+0xc6>
 8009438:	9b03      	ldr	r3, [sp, #12]
 800943a:	1d19      	adds	r1, r3, #4
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	9103      	str	r1, [sp, #12]
 8009440:	2b00      	cmp	r3, #0
 8009442:	bfbb      	ittet	lt
 8009444:	425b      	neglt	r3, r3
 8009446:	f042 0202 	orrlt.w	r2, r2, #2
 800944a:	9307      	strge	r3, [sp, #28]
 800944c:	9307      	strlt	r3, [sp, #28]
 800944e:	bfb8      	it	lt
 8009450:	9204      	strlt	r2, [sp, #16]
 8009452:	7823      	ldrb	r3, [r4, #0]
 8009454:	2b2e      	cmp	r3, #46	@ 0x2e
 8009456:	d10a      	bne.n	800946e <_vfiprintf_r+0x156>
 8009458:	7863      	ldrb	r3, [r4, #1]
 800945a:	2b2a      	cmp	r3, #42	@ 0x2a
 800945c:	d132      	bne.n	80094c4 <_vfiprintf_r+0x1ac>
 800945e:	9b03      	ldr	r3, [sp, #12]
 8009460:	1d1a      	adds	r2, r3, #4
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	9203      	str	r2, [sp, #12]
 8009466:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800946a:	3402      	adds	r4, #2
 800946c:	9305      	str	r3, [sp, #20]
 800946e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009544 <_vfiprintf_r+0x22c>
 8009472:	7821      	ldrb	r1, [r4, #0]
 8009474:	2203      	movs	r2, #3
 8009476:	4650      	mov	r0, sl
 8009478:	f7f6 feaa 	bl	80001d0 <memchr>
 800947c:	b138      	cbz	r0, 800948e <_vfiprintf_r+0x176>
 800947e:	9b04      	ldr	r3, [sp, #16]
 8009480:	eba0 000a 	sub.w	r0, r0, sl
 8009484:	2240      	movs	r2, #64	@ 0x40
 8009486:	4082      	lsls	r2, r0
 8009488:	4313      	orrs	r3, r2
 800948a:	3401      	adds	r4, #1
 800948c:	9304      	str	r3, [sp, #16]
 800948e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009492:	4829      	ldr	r0, [pc, #164]	@ (8009538 <_vfiprintf_r+0x220>)
 8009494:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009498:	2206      	movs	r2, #6
 800949a:	f7f6 fe99 	bl	80001d0 <memchr>
 800949e:	2800      	cmp	r0, #0
 80094a0:	d03f      	beq.n	8009522 <_vfiprintf_r+0x20a>
 80094a2:	4b26      	ldr	r3, [pc, #152]	@ (800953c <_vfiprintf_r+0x224>)
 80094a4:	bb1b      	cbnz	r3, 80094ee <_vfiprintf_r+0x1d6>
 80094a6:	9b03      	ldr	r3, [sp, #12]
 80094a8:	3307      	adds	r3, #7
 80094aa:	f023 0307 	bic.w	r3, r3, #7
 80094ae:	3308      	adds	r3, #8
 80094b0:	9303      	str	r3, [sp, #12]
 80094b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094b4:	443b      	add	r3, r7
 80094b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80094b8:	e76a      	b.n	8009390 <_vfiprintf_r+0x78>
 80094ba:	fb0c 3202 	mla	r2, ip, r2, r3
 80094be:	460c      	mov	r4, r1
 80094c0:	2001      	movs	r0, #1
 80094c2:	e7a8      	b.n	8009416 <_vfiprintf_r+0xfe>
 80094c4:	2300      	movs	r3, #0
 80094c6:	3401      	adds	r4, #1
 80094c8:	9305      	str	r3, [sp, #20]
 80094ca:	4619      	mov	r1, r3
 80094cc:	f04f 0c0a 	mov.w	ip, #10
 80094d0:	4620      	mov	r0, r4
 80094d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094d6:	3a30      	subs	r2, #48	@ 0x30
 80094d8:	2a09      	cmp	r2, #9
 80094da:	d903      	bls.n	80094e4 <_vfiprintf_r+0x1cc>
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d0c6      	beq.n	800946e <_vfiprintf_r+0x156>
 80094e0:	9105      	str	r1, [sp, #20]
 80094e2:	e7c4      	b.n	800946e <_vfiprintf_r+0x156>
 80094e4:	fb0c 2101 	mla	r1, ip, r1, r2
 80094e8:	4604      	mov	r4, r0
 80094ea:	2301      	movs	r3, #1
 80094ec:	e7f0      	b.n	80094d0 <_vfiprintf_r+0x1b8>
 80094ee:	ab03      	add	r3, sp, #12
 80094f0:	9300      	str	r3, [sp, #0]
 80094f2:	462a      	mov	r2, r5
 80094f4:	4b12      	ldr	r3, [pc, #72]	@ (8009540 <_vfiprintf_r+0x228>)
 80094f6:	a904      	add	r1, sp, #16
 80094f8:	4630      	mov	r0, r6
 80094fa:	f7fd fda7 	bl	800704c <_printf_float>
 80094fe:	4607      	mov	r7, r0
 8009500:	1c78      	adds	r0, r7, #1
 8009502:	d1d6      	bne.n	80094b2 <_vfiprintf_r+0x19a>
 8009504:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009506:	07d9      	lsls	r1, r3, #31
 8009508:	d405      	bmi.n	8009516 <_vfiprintf_r+0x1fe>
 800950a:	89ab      	ldrh	r3, [r5, #12]
 800950c:	059a      	lsls	r2, r3, #22
 800950e:	d402      	bmi.n	8009516 <_vfiprintf_r+0x1fe>
 8009510:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009512:	f7fe fc01 	bl	8007d18 <__retarget_lock_release_recursive>
 8009516:	89ab      	ldrh	r3, [r5, #12]
 8009518:	065b      	lsls	r3, r3, #25
 800951a:	f53f af1f 	bmi.w	800935c <_vfiprintf_r+0x44>
 800951e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009520:	e71e      	b.n	8009360 <_vfiprintf_r+0x48>
 8009522:	ab03      	add	r3, sp, #12
 8009524:	9300      	str	r3, [sp, #0]
 8009526:	462a      	mov	r2, r5
 8009528:	4b05      	ldr	r3, [pc, #20]	@ (8009540 <_vfiprintf_r+0x228>)
 800952a:	a904      	add	r1, sp, #16
 800952c:	4630      	mov	r0, r6
 800952e:	f7fe f825 	bl	800757c <_printf_i>
 8009532:	e7e4      	b.n	80094fe <_vfiprintf_r+0x1e6>
 8009534:	08009bd6 	.word	0x08009bd6
 8009538:	08009be0 	.word	0x08009be0
 800953c:	0800704d 	.word	0x0800704d
 8009540:	080092f3 	.word	0x080092f3
 8009544:	08009bdc 	.word	0x08009bdc

08009548 <__sflush_r>:
 8009548:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800954c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009550:	0716      	lsls	r6, r2, #28
 8009552:	4605      	mov	r5, r0
 8009554:	460c      	mov	r4, r1
 8009556:	d454      	bmi.n	8009602 <__sflush_r+0xba>
 8009558:	684b      	ldr	r3, [r1, #4]
 800955a:	2b00      	cmp	r3, #0
 800955c:	dc02      	bgt.n	8009564 <__sflush_r+0x1c>
 800955e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009560:	2b00      	cmp	r3, #0
 8009562:	dd48      	ble.n	80095f6 <__sflush_r+0xae>
 8009564:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009566:	2e00      	cmp	r6, #0
 8009568:	d045      	beq.n	80095f6 <__sflush_r+0xae>
 800956a:	2300      	movs	r3, #0
 800956c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009570:	682f      	ldr	r7, [r5, #0]
 8009572:	6a21      	ldr	r1, [r4, #32]
 8009574:	602b      	str	r3, [r5, #0]
 8009576:	d030      	beq.n	80095da <__sflush_r+0x92>
 8009578:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800957a:	89a3      	ldrh	r3, [r4, #12]
 800957c:	0759      	lsls	r1, r3, #29
 800957e:	d505      	bpl.n	800958c <__sflush_r+0x44>
 8009580:	6863      	ldr	r3, [r4, #4]
 8009582:	1ad2      	subs	r2, r2, r3
 8009584:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009586:	b10b      	cbz	r3, 800958c <__sflush_r+0x44>
 8009588:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800958a:	1ad2      	subs	r2, r2, r3
 800958c:	2300      	movs	r3, #0
 800958e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009590:	6a21      	ldr	r1, [r4, #32]
 8009592:	4628      	mov	r0, r5
 8009594:	47b0      	blx	r6
 8009596:	1c43      	adds	r3, r0, #1
 8009598:	89a3      	ldrh	r3, [r4, #12]
 800959a:	d106      	bne.n	80095aa <__sflush_r+0x62>
 800959c:	6829      	ldr	r1, [r5, #0]
 800959e:	291d      	cmp	r1, #29
 80095a0:	d82b      	bhi.n	80095fa <__sflush_r+0xb2>
 80095a2:	4a2a      	ldr	r2, [pc, #168]	@ (800964c <__sflush_r+0x104>)
 80095a4:	40ca      	lsrs	r2, r1
 80095a6:	07d6      	lsls	r6, r2, #31
 80095a8:	d527      	bpl.n	80095fa <__sflush_r+0xb2>
 80095aa:	2200      	movs	r2, #0
 80095ac:	6062      	str	r2, [r4, #4]
 80095ae:	04d9      	lsls	r1, r3, #19
 80095b0:	6922      	ldr	r2, [r4, #16]
 80095b2:	6022      	str	r2, [r4, #0]
 80095b4:	d504      	bpl.n	80095c0 <__sflush_r+0x78>
 80095b6:	1c42      	adds	r2, r0, #1
 80095b8:	d101      	bne.n	80095be <__sflush_r+0x76>
 80095ba:	682b      	ldr	r3, [r5, #0]
 80095bc:	b903      	cbnz	r3, 80095c0 <__sflush_r+0x78>
 80095be:	6560      	str	r0, [r4, #84]	@ 0x54
 80095c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80095c2:	602f      	str	r7, [r5, #0]
 80095c4:	b1b9      	cbz	r1, 80095f6 <__sflush_r+0xae>
 80095c6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80095ca:	4299      	cmp	r1, r3
 80095cc:	d002      	beq.n	80095d4 <__sflush_r+0x8c>
 80095ce:	4628      	mov	r0, r5
 80095d0:	f7ff f9fe 	bl	80089d0 <_free_r>
 80095d4:	2300      	movs	r3, #0
 80095d6:	6363      	str	r3, [r4, #52]	@ 0x34
 80095d8:	e00d      	b.n	80095f6 <__sflush_r+0xae>
 80095da:	2301      	movs	r3, #1
 80095dc:	4628      	mov	r0, r5
 80095de:	47b0      	blx	r6
 80095e0:	4602      	mov	r2, r0
 80095e2:	1c50      	adds	r0, r2, #1
 80095e4:	d1c9      	bne.n	800957a <__sflush_r+0x32>
 80095e6:	682b      	ldr	r3, [r5, #0]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d0c6      	beq.n	800957a <__sflush_r+0x32>
 80095ec:	2b1d      	cmp	r3, #29
 80095ee:	d001      	beq.n	80095f4 <__sflush_r+0xac>
 80095f0:	2b16      	cmp	r3, #22
 80095f2:	d11e      	bne.n	8009632 <__sflush_r+0xea>
 80095f4:	602f      	str	r7, [r5, #0]
 80095f6:	2000      	movs	r0, #0
 80095f8:	e022      	b.n	8009640 <__sflush_r+0xf8>
 80095fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80095fe:	b21b      	sxth	r3, r3
 8009600:	e01b      	b.n	800963a <__sflush_r+0xf2>
 8009602:	690f      	ldr	r7, [r1, #16]
 8009604:	2f00      	cmp	r7, #0
 8009606:	d0f6      	beq.n	80095f6 <__sflush_r+0xae>
 8009608:	0793      	lsls	r3, r2, #30
 800960a:	680e      	ldr	r6, [r1, #0]
 800960c:	bf08      	it	eq
 800960e:	694b      	ldreq	r3, [r1, #20]
 8009610:	600f      	str	r7, [r1, #0]
 8009612:	bf18      	it	ne
 8009614:	2300      	movne	r3, #0
 8009616:	eba6 0807 	sub.w	r8, r6, r7
 800961a:	608b      	str	r3, [r1, #8]
 800961c:	f1b8 0f00 	cmp.w	r8, #0
 8009620:	dde9      	ble.n	80095f6 <__sflush_r+0xae>
 8009622:	6a21      	ldr	r1, [r4, #32]
 8009624:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009626:	4643      	mov	r3, r8
 8009628:	463a      	mov	r2, r7
 800962a:	4628      	mov	r0, r5
 800962c:	47b0      	blx	r6
 800962e:	2800      	cmp	r0, #0
 8009630:	dc08      	bgt.n	8009644 <__sflush_r+0xfc>
 8009632:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009636:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800963a:	81a3      	strh	r3, [r4, #12]
 800963c:	f04f 30ff 	mov.w	r0, #4294967295
 8009640:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009644:	4407      	add	r7, r0
 8009646:	eba8 0800 	sub.w	r8, r8, r0
 800964a:	e7e7      	b.n	800961c <__sflush_r+0xd4>
 800964c:	20400001 	.word	0x20400001

08009650 <_fflush_r>:
 8009650:	b538      	push	{r3, r4, r5, lr}
 8009652:	690b      	ldr	r3, [r1, #16]
 8009654:	4605      	mov	r5, r0
 8009656:	460c      	mov	r4, r1
 8009658:	b913      	cbnz	r3, 8009660 <_fflush_r+0x10>
 800965a:	2500      	movs	r5, #0
 800965c:	4628      	mov	r0, r5
 800965e:	bd38      	pop	{r3, r4, r5, pc}
 8009660:	b118      	cbz	r0, 800966a <_fflush_r+0x1a>
 8009662:	6a03      	ldr	r3, [r0, #32]
 8009664:	b90b      	cbnz	r3, 800966a <_fflush_r+0x1a>
 8009666:	f7fe f933 	bl	80078d0 <__sinit>
 800966a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d0f3      	beq.n	800965a <_fflush_r+0xa>
 8009672:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009674:	07d0      	lsls	r0, r2, #31
 8009676:	d404      	bmi.n	8009682 <_fflush_r+0x32>
 8009678:	0599      	lsls	r1, r3, #22
 800967a:	d402      	bmi.n	8009682 <_fflush_r+0x32>
 800967c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800967e:	f7fe fb4a 	bl	8007d16 <__retarget_lock_acquire_recursive>
 8009682:	4628      	mov	r0, r5
 8009684:	4621      	mov	r1, r4
 8009686:	f7ff ff5f 	bl	8009548 <__sflush_r>
 800968a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800968c:	07da      	lsls	r2, r3, #31
 800968e:	4605      	mov	r5, r0
 8009690:	d4e4      	bmi.n	800965c <_fflush_r+0xc>
 8009692:	89a3      	ldrh	r3, [r4, #12]
 8009694:	059b      	lsls	r3, r3, #22
 8009696:	d4e1      	bmi.n	800965c <_fflush_r+0xc>
 8009698:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800969a:	f7fe fb3d 	bl	8007d18 <__retarget_lock_release_recursive>
 800969e:	e7dd      	b.n	800965c <_fflush_r+0xc>

080096a0 <__swhatbuf_r>:
 80096a0:	b570      	push	{r4, r5, r6, lr}
 80096a2:	460c      	mov	r4, r1
 80096a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096a8:	2900      	cmp	r1, #0
 80096aa:	b096      	sub	sp, #88	@ 0x58
 80096ac:	4615      	mov	r5, r2
 80096ae:	461e      	mov	r6, r3
 80096b0:	da0d      	bge.n	80096ce <__swhatbuf_r+0x2e>
 80096b2:	89a3      	ldrh	r3, [r4, #12]
 80096b4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80096b8:	f04f 0100 	mov.w	r1, #0
 80096bc:	bf14      	ite	ne
 80096be:	2340      	movne	r3, #64	@ 0x40
 80096c0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80096c4:	2000      	movs	r0, #0
 80096c6:	6031      	str	r1, [r6, #0]
 80096c8:	602b      	str	r3, [r5, #0]
 80096ca:	b016      	add	sp, #88	@ 0x58
 80096cc:	bd70      	pop	{r4, r5, r6, pc}
 80096ce:	466a      	mov	r2, sp
 80096d0:	f000 f848 	bl	8009764 <_fstat_r>
 80096d4:	2800      	cmp	r0, #0
 80096d6:	dbec      	blt.n	80096b2 <__swhatbuf_r+0x12>
 80096d8:	9901      	ldr	r1, [sp, #4]
 80096da:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80096de:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80096e2:	4259      	negs	r1, r3
 80096e4:	4159      	adcs	r1, r3
 80096e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80096ea:	e7eb      	b.n	80096c4 <__swhatbuf_r+0x24>

080096ec <__smakebuf_r>:
 80096ec:	898b      	ldrh	r3, [r1, #12]
 80096ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80096f0:	079d      	lsls	r5, r3, #30
 80096f2:	4606      	mov	r6, r0
 80096f4:	460c      	mov	r4, r1
 80096f6:	d507      	bpl.n	8009708 <__smakebuf_r+0x1c>
 80096f8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80096fc:	6023      	str	r3, [r4, #0]
 80096fe:	6123      	str	r3, [r4, #16]
 8009700:	2301      	movs	r3, #1
 8009702:	6163      	str	r3, [r4, #20]
 8009704:	b003      	add	sp, #12
 8009706:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009708:	ab01      	add	r3, sp, #4
 800970a:	466a      	mov	r2, sp
 800970c:	f7ff ffc8 	bl	80096a0 <__swhatbuf_r>
 8009710:	9f00      	ldr	r7, [sp, #0]
 8009712:	4605      	mov	r5, r0
 8009714:	4639      	mov	r1, r7
 8009716:	4630      	mov	r0, r6
 8009718:	f7ff f9ce 	bl	8008ab8 <_malloc_r>
 800971c:	b948      	cbnz	r0, 8009732 <__smakebuf_r+0x46>
 800971e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009722:	059a      	lsls	r2, r3, #22
 8009724:	d4ee      	bmi.n	8009704 <__smakebuf_r+0x18>
 8009726:	f023 0303 	bic.w	r3, r3, #3
 800972a:	f043 0302 	orr.w	r3, r3, #2
 800972e:	81a3      	strh	r3, [r4, #12]
 8009730:	e7e2      	b.n	80096f8 <__smakebuf_r+0xc>
 8009732:	89a3      	ldrh	r3, [r4, #12]
 8009734:	6020      	str	r0, [r4, #0]
 8009736:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800973a:	81a3      	strh	r3, [r4, #12]
 800973c:	9b01      	ldr	r3, [sp, #4]
 800973e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009742:	b15b      	cbz	r3, 800975c <__smakebuf_r+0x70>
 8009744:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009748:	4630      	mov	r0, r6
 800974a:	f000 f81d 	bl	8009788 <_isatty_r>
 800974e:	b128      	cbz	r0, 800975c <__smakebuf_r+0x70>
 8009750:	89a3      	ldrh	r3, [r4, #12]
 8009752:	f023 0303 	bic.w	r3, r3, #3
 8009756:	f043 0301 	orr.w	r3, r3, #1
 800975a:	81a3      	strh	r3, [r4, #12]
 800975c:	89a3      	ldrh	r3, [r4, #12]
 800975e:	431d      	orrs	r5, r3
 8009760:	81a5      	strh	r5, [r4, #12]
 8009762:	e7cf      	b.n	8009704 <__smakebuf_r+0x18>

08009764 <_fstat_r>:
 8009764:	b538      	push	{r3, r4, r5, lr}
 8009766:	4d07      	ldr	r5, [pc, #28]	@ (8009784 <_fstat_r+0x20>)
 8009768:	2300      	movs	r3, #0
 800976a:	4604      	mov	r4, r0
 800976c:	4608      	mov	r0, r1
 800976e:	4611      	mov	r1, r2
 8009770:	602b      	str	r3, [r5, #0]
 8009772:	f7f8 fd49 	bl	8002208 <_fstat>
 8009776:	1c43      	adds	r3, r0, #1
 8009778:	d102      	bne.n	8009780 <_fstat_r+0x1c>
 800977a:	682b      	ldr	r3, [r5, #0]
 800977c:	b103      	cbz	r3, 8009780 <_fstat_r+0x1c>
 800977e:	6023      	str	r3, [r4, #0]
 8009780:	bd38      	pop	{r3, r4, r5, pc}
 8009782:	bf00      	nop
 8009784:	200005b4 	.word	0x200005b4

08009788 <_isatty_r>:
 8009788:	b538      	push	{r3, r4, r5, lr}
 800978a:	4d06      	ldr	r5, [pc, #24]	@ (80097a4 <_isatty_r+0x1c>)
 800978c:	2300      	movs	r3, #0
 800978e:	4604      	mov	r4, r0
 8009790:	4608      	mov	r0, r1
 8009792:	602b      	str	r3, [r5, #0]
 8009794:	f7f8 fd48 	bl	8002228 <_isatty>
 8009798:	1c43      	adds	r3, r0, #1
 800979a:	d102      	bne.n	80097a2 <_isatty_r+0x1a>
 800979c:	682b      	ldr	r3, [r5, #0]
 800979e:	b103      	cbz	r3, 80097a2 <_isatty_r+0x1a>
 80097a0:	6023      	str	r3, [r4, #0]
 80097a2:	bd38      	pop	{r3, r4, r5, pc}
 80097a4:	200005b4 	.word	0x200005b4

080097a8 <_sbrk_r>:
 80097a8:	b538      	push	{r3, r4, r5, lr}
 80097aa:	4d06      	ldr	r5, [pc, #24]	@ (80097c4 <_sbrk_r+0x1c>)
 80097ac:	2300      	movs	r3, #0
 80097ae:	4604      	mov	r4, r0
 80097b0:	4608      	mov	r0, r1
 80097b2:	602b      	str	r3, [r5, #0]
 80097b4:	f7f8 fd50 	bl	8002258 <_sbrk>
 80097b8:	1c43      	adds	r3, r0, #1
 80097ba:	d102      	bne.n	80097c2 <_sbrk_r+0x1a>
 80097bc:	682b      	ldr	r3, [r5, #0]
 80097be:	b103      	cbz	r3, 80097c2 <_sbrk_r+0x1a>
 80097c0:	6023      	str	r3, [r4, #0]
 80097c2:	bd38      	pop	{r3, r4, r5, pc}
 80097c4:	200005b4 	.word	0x200005b4

080097c8 <memcpy>:
 80097c8:	440a      	add	r2, r1
 80097ca:	4291      	cmp	r1, r2
 80097cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80097d0:	d100      	bne.n	80097d4 <memcpy+0xc>
 80097d2:	4770      	bx	lr
 80097d4:	b510      	push	{r4, lr}
 80097d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80097da:	f803 4f01 	strb.w	r4, [r3, #1]!
 80097de:	4291      	cmp	r1, r2
 80097e0:	d1f9      	bne.n	80097d6 <memcpy+0xe>
 80097e2:	bd10      	pop	{r4, pc}

080097e4 <__assert_func>:
 80097e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80097e6:	4614      	mov	r4, r2
 80097e8:	461a      	mov	r2, r3
 80097ea:	4b09      	ldr	r3, [pc, #36]	@ (8009810 <__assert_func+0x2c>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	4605      	mov	r5, r0
 80097f0:	68d8      	ldr	r0, [r3, #12]
 80097f2:	b14c      	cbz	r4, 8009808 <__assert_func+0x24>
 80097f4:	4b07      	ldr	r3, [pc, #28]	@ (8009814 <__assert_func+0x30>)
 80097f6:	9100      	str	r1, [sp, #0]
 80097f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80097fc:	4906      	ldr	r1, [pc, #24]	@ (8009818 <__assert_func+0x34>)
 80097fe:	462b      	mov	r3, r5
 8009800:	f000 f842 	bl	8009888 <fiprintf>
 8009804:	f000 f852 	bl	80098ac <abort>
 8009808:	4b04      	ldr	r3, [pc, #16]	@ (800981c <__assert_func+0x38>)
 800980a:	461c      	mov	r4, r3
 800980c:	e7f3      	b.n	80097f6 <__assert_func+0x12>
 800980e:	bf00      	nop
 8009810:	2000001c 	.word	0x2000001c
 8009814:	08009bf1 	.word	0x08009bf1
 8009818:	08009bfe 	.word	0x08009bfe
 800981c:	08009c2c 	.word	0x08009c2c

08009820 <_calloc_r>:
 8009820:	b570      	push	{r4, r5, r6, lr}
 8009822:	fba1 5402 	umull	r5, r4, r1, r2
 8009826:	b934      	cbnz	r4, 8009836 <_calloc_r+0x16>
 8009828:	4629      	mov	r1, r5
 800982a:	f7ff f945 	bl	8008ab8 <_malloc_r>
 800982e:	4606      	mov	r6, r0
 8009830:	b928      	cbnz	r0, 800983e <_calloc_r+0x1e>
 8009832:	4630      	mov	r0, r6
 8009834:	bd70      	pop	{r4, r5, r6, pc}
 8009836:	220c      	movs	r2, #12
 8009838:	6002      	str	r2, [r0, #0]
 800983a:	2600      	movs	r6, #0
 800983c:	e7f9      	b.n	8009832 <_calloc_r+0x12>
 800983e:	462a      	mov	r2, r5
 8009840:	4621      	mov	r1, r4
 8009842:	f7fe f9c3 	bl	8007bcc <memset>
 8009846:	e7f4      	b.n	8009832 <_calloc_r+0x12>

08009848 <__ascii_mbtowc>:
 8009848:	b082      	sub	sp, #8
 800984a:	b901      	cbnz	r1, 800984e <__ascii_mbtowc+0x6>
 800984c:	a901      	add	r1, sp, #4
 800984e:	b142      	cbz	r2, 8009862 <__ascii_mbtowc+0x1a>
 8009850:	b14b      	cbz	r3, 8009866 <__ascii_mbtowc+0x1e>
 8009852:	7813      	ldrb	r3, [r2, #0]
 8009854:	600b      	str	r3, [r1, #0]
 8009856:	7812      	ldrb	r2, [r2, #0]
 8009858:	1e10      	subs	r0, r2, #0
 800985a:	bf18      	it	ne
 800985c:	2001      	movne	r0, #1
 800985e:	b002      	add	sp, #8
 8009860:	4770      	bx	lr
 8009862:	4610      	mov	r0, r2
 8009864:	e7fb      	b.n	800985e <__ascii_mbtowc+0x16>
 8009866:	f06f 0001 	mvn.w	r0, #1
 800986a:	e7f8      	b.n	800985e <__ascii_mbtowc+0x16>

0800986c <__ascii_wctomb>:
 800986c:	4603      	mov	r3, r0
 800986e:	4608      	mov	r0, r1
 8009870:	b141      	cbz	r1, 8009884 <__ascii_wctomb+0x18>
 8009872:	2aff      	cmp	r2, #255	@ 0xff
 8009874:	d904      	bls.n	8009880 <__ascii_wctomb+0x14>
 8009876:	228a      	movs	r2, #138	@ 0x8a
 8009878:	601a      	str	r2, [r3, #0]
 800987a:	f04f 30ff 	mov.w	r0, #4294967295
 800987e:	4770      	bx	lr
 8009880:	700a      	strb	r2, [r1, #0]
 8009882:	2001      	movs	r0, #1
 8009884:	4770      	bx	lr
	...

08009888 <fiprintf>:
 8009888:	b40e      	push	{r1, r2, r3}
 800988a:	b503      	push	{r0, r1, lr}
 800988c:	4601      	mov	r1, r0
 800988e:	ab03      	add	r3, sp, #12
 8009890:	4805      	ldr	r0, [pc, #20]	@ (80098a8 <fiprintf+0x20>)
 8009892:	f853 2b04 	ldr.w	r2, [r3], #4
 8009896:	6800      	ldr	r0, [r0, #0]
 8009898:	9301      	str	r3, [sp, #4]
 800989a:	f7ff fd3d 	bl	8009318 <_vfiprintf_r>
 800989e:	b002      	add	sp, #8
 80098a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80098a4:	b003      	add	sp, #12
 80098a6:	4770      	bx	lr
 80098a8:	2000001c 	.word	0x2000001c

080098ac <abort>:
 80098ac:	b508      	push	{r3, lr}
 80098ae:	2006      	movs	r0, #6
 80098b0:	f000 f82c 	bl	800990c <raise>
 80098b4:	2001      	movs	r0, #1
 80098b6:	f7f8 fc57 	bl	8002168 <_exit>

080098ba <_raise_r>:
 80098ba:	291f      	cmp	r1, #31
 80098bc:	b538      	push	{r3, r4, r5, lr}
 80098be:	4605      	mov	r5, r0
 80098c0:	460c      	mov	r4, r1
 80098c2:	d904      	bls.n	80098ce <_raise_r+0x14>
 80098c4:	2316      	movs	r3, #22
 80098c6:	6003      	str	r3, [r0, #0]
 80098c8:	f04f 30ff 	mov.w	r0, #4294967295
 80098cc:	bd38      	pop	{r3, r4, r5, pc}
 80098ce:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80098d0:	b112      	cbz	r2, 80098d8 <_raise_r+0x1e>
 80098d2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80098d6:	b94b      	cbnz	r3, 80098ec <_raise_r+0x32>
 80098d8:	4628      	mov	r0, r5
 80098da:	f000 f831 	bl	8009940 <_getpid_r>
 80098de:	4622      	mov	r2, r4
 80098e0:	4601      	mov	r1, r0
 80098e2:	4628      	mov	r0, r5
 80098e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098e8:	f000 b818 	b.w	800991c <_kill_r>
 80098ec:	2b01      	cmp	r3, #1
 80098ee:	d00a      	beq.n	8009906 <_raise_r+0x4c>
 80098f0:	1c59      	adds	r1, r3, #1
 80098f2:	d103      	bne.n	80098fc <_raise_r+0x42>
 80098f4:	2316      	movs	r3, #22
 80098f6:	6003      	str	r3, [r0, #0]
 80098f8:	2001      	movs	r0, #1
 80098fa:	e7e7      	b.n	80098cc <_raise_r+0x12>
 80098fc:	2100      	movs	r1, #0
 80098fe:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009902:	4620      	mov	r0, r4
 8009904:	4798      	blx	r3
 8009906:	2000      	movs	r0, #0
 8009908:	e7e0      	b.n	80098cc <_raise_r+0x12>
	...

0800990c <raise>:
 800990c:	4b02      	ldr	r3, [pc, #8]	@ (8009918 <raise+0xc>)
 800990e:	4601      	mov	r1, r0
 8009910:	6818      	ldr	r0, [r3, #0]
 8009912:	f7ff bfd2 	b.w	80098ba <_raise_r>
 8009916:	bf00      	nop
 8009918:	2000001c 	.word	0x2000001c

0800991c <_kill_r>:
 800991c:	b538      	push	{r3, r4, r5, lr}
 800991e:	4d07      	ldr	r5, [pc, #28]	@ (800993c <_kill_r+0x20>)
 8009920:	2300      	movs	r3, #0
 8009922:	4604      	mov	r4, r0
 8009924:	4608      	mov	r0, r1
 8009926:	4611      	mov	r1, r2
 8009928:	602b      	str	r3, [r5, #0]
 800992a:	f7f8 fc0d 	bl	8002148 <_kill>
 800992e:	1c43      	adds	r3, r0, #1
 8009930:	d102      	bne.n	8009938 <_kill_r+0x1c>
 8009932:	682b      	ldr	r3, [r5, #0]
 8009934:	b103      	cbz	r3, 8009938 <_kill_r+0x1c>
 8009936:	6023      	str	r3, [r4, #0]
 8009938:	bd38      	pop	{r3, r4, r5, pc}
 800993a:	bf00      	nop
 800993c:	200005b4 	.word	0x200005b4

08009940 <_getpid_r>:
 8009940:	f7f8 bbfa 	b.w	8002138 <_getpid>

08009944 <_init>:
 8009944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009946:	bf00      	nop
 8009948:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800994a:	bc08      	pop	{r3}
 800994c:	469e      	mov	lr, r3
 800994e:	4770      	bx	lr

08009950 <_fini>:
 8009950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009952:	bf00      	nop
 8009954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009956:	bc08      	pop	{r3}
 8009958:	469e      	mov	lr, r3
 800995a:	4770      	bx	lr
