Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar  1 11:54:55 2023
| Host         : LOKESH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topmodule_control_sets_placed.rpt
| Design       : topmodule
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   258 |
|    Minimum number of control sets                        |   258 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   453 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   258 |
| >= 0 to < 4        |    35 |
| >= 4 to < 6        |    17 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     1 |
| >= 16              |   172 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             766 |          212 |
| No           | No                    | Yes                    |             189 |           64 |
| No           | Yes                   | No                     |             236 |           83 |
| Yes          | No                    | No                     |             552 |          183 |
| Yes          | No                    | Yes                    |            3932 |         1670 |
| Yes          | Yes                   | No                     |             296 |           76 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  t1/CLK50MHZ                            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  t1/CLK50MHZ                            | t1/keyboard/debounce/O1_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  t1/CLK50MHZ                            | t1/keyboard/debounce/clear                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  t1/CLK50MHZ                            | t1/keyboard/debounce/O0_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  t1/CLK50MHZ                            | t1/keyboard/debounce/Iv1_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                             | your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                           | your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                           | your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  clock_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              2 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  clock_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  clock_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  clock_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                 |                1 |              4 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                 |                1 |              4 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                 |                1 |              4 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  clock_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | your_instance_name/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                      |                1 |              4 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                  | your_instance_name/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                   |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
| ~t1/keyboard/debounce/O0                | t1/keyboard/cnt                                                                                                                                                                                                                                          | t1/keyboard/cnt[3]_i_1_n_0                                                                                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  t1/CLK50MHZ                            |                                                                                                                                                                                                                                                          | t1/keyboard/debounce/clear                                                                                                                                                                                                              |                1 |              4 |
|  clock_IBUF_BUFG                        | t1/ss/ps[4]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |              5 |
|  t1/CLK50MHZ                            | t1/keyboard/debounce/cnt1[4]_i_1_n_0                                                                                                                                                                                                                     | t1/keyboard/debounce/Iv1_i_1_n_0                                                                                                                                                                                                        |                2 |              5 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | your_instance_name/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                               |                4 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                        |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  clock_IBUF_BUFG                        | t1/ss/op3[6]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              7 |
|  clock_IBUF_BUFG                        | t1/ss/op1[6]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              7 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                        |                2 |              7 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                        | your_instance_name/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                      |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                     | your_instance_name/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                      |                2 |              7 |
|  clock_IBUF_BUFG                        | t1/ss/op4[6]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              7 |
|  clock_IBUF_BUFG                        | t1/ss/op2[6]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  t21/at/rom/addr_reg_reg_rep_n_15       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  clock_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  t1/keyboard/flag                       | t1/keyboard/keycode_reg_rep_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              8 |
| ~t1/keyboard/debounce/O0                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              9 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                 | your_instance_name/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                |                3 |              9 |
|  t21/vga/r_25MHz_reg[1]_0               |                                                                                                                                                                                                                                                          | t21/vga/reset                                                                                                                                                                                                                           |                3 |             10 |
|  t21/vga/r_25MHz_reg[1]_0               | t21/vga/v_count_next_1                                                                                                                                                                                                                                   | t21/vga/reset                                                                                                                                                                                                                           |                3 |             10 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             10 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                       | your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             10 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                       | your_instance_name/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                   |                2 |             10 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[14]_i_1_n_0                                                                                                                                                           |                5 |             11 |
|  clock_IBUF_BUFG                        | t21/vga/r_25MHz_reg[1]_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             12 |
|  clock_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                           |                5 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | your_instance_name/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                           |                2 |             16 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | your_instance_name/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                           |                8 |             16 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             16 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |
|  clock_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clock_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | t1/s1/digit_select_i_2_n_0                                                                                                                                                                                                              |                5 |             18 |
|  clock_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  clock_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             25 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             25 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             27 |
|  clock_IBUF_BUFG                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                4 |             31 |
|  clock_IBUF_BUFG                        | M1/D1/RF/array[16][31]_i_1_n_0                                                                                                                                                                                                                           | t21/vga/reset                                                                                                                                                                                                                           |               16 |             32 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | t21/vga/reset                                                                                                                                                                                                                           |               12 |             32 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          | your_instance_name/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |               10 |             32 |
|  clock_IBUF_BUFG                        | M1/D1/RF/array[19][31]_i_1_n_0                                                                                                                                                                                                                           | t21/vga/reset                                                                                                                                                                                                                           |               15 |             32 |
|  clock_IBUF_BUFG                        | M1/D1/RF/array[18][31]_i_1_n_0                                                                                                                                                                                                                           | t21/vga/reset                                                                                                                                                                                                                           |               23 |             32 |
|  clock_IBUF_BUFG                        | M1/D1/RF/array[8][31]_i_1_n_0                                                                                                                                                                                                                            | t21/vga/reset                                                                                                                                                                                                                           |               14 |             32 |
|  clock_IBUF_BUFG                        | M1/D1/RF/array[17][31]_i_1_n_0                                                                                                                                                                                                                           | t21/vga/reset                                                                                                                                                                                                                           |               17 |             32 |
|  clock_IBUF_BUFG                        | M1/D1/RF/array[3][31]_i_1_n_0                                                                                                                                                                                                                            | t21/vga/reset                                                                                                                                                                                                                           |               20 |             32 |
|  clock_IBUF_BUFG                        | M1/D1/RF/array[21][31]_i_1_n_0                                                                                                                                                                                                                           | t21/vga/reset                                                                                                                                                                                                                           |               14 |             32 |
|  clock_IBUF_BUFG                        | M1/D1/RF/array[7][31]_i_1_n_0                                                                                                                                                                                                                            | t21/vga/reset                                                                                                                                                                                                                           |               21 |             32 |
|  clock_IBUF_BUFG                        | M1/D1/RF/array[23][31]_i_1_n_0                                                                                                                                                                                                                           | t21/vga/reset                                                                                                                                                                                                                           |               16 |             32 |
|  clock_IBUF_BUFG                        | M1/D1/RF/array[4][31]_i_1_n_0                                                                                                                                                                                                                            | t21/vga/reset                                                                                                                                                                                                                           |               11 |             32 |
|  clock_IBUF_BUFG                        | M1/D1/RF/array[6][31]_i_1_n_0                                                                                                                                                                                                                            | t21/vga/reset                                                                                                                                                                                                                           |               14 |             32 |
|  clock_IBUF_BUFG                        | M1/D1/RF/array[22][31]_i_1_n_0                                                                                                                                                                                                                           | t21/vga/reset                                                                                                                                                                                                                           |               20 |             32 |
|  clock_IBUF_BUFG                        | M1/D1/RF/array[24][31]_i_1_n_0                                                                                                                                                                                                                           | t21/vga/reset                                                                                                                                                                                                                           |               13 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[39][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               13 |             32 |
|  clock_IBUF_BUFG                        | M1/D1/RF/array[0][31]_i_1_n_0                                                                                                                                                                                                                            | t21/vga/reset                                                                                                                                                                                                                           |               21 |             32 |
|  clock_IBUF_BUFG                        | M1/D1/RF/array[25][31]_i_1_n_0                                                                                                                                                                                                                           | t21/vga/reset                                                                                                                                                                                                                           |               13 |             32 |
|  clock_IBUF_BUFG                        | M1/D1/RF/array[1][31]_i_1_n_0                                                                                                                                                                                                                            | t21/vga/reset                                                                                                                                                                                                                           |                9 |             32 |
|  clock_IBUF_BUFG                        | M1/D1/RF/array[2][31]_i_1_n_0                                                                                                                                                                                                                            | t21/vga/reset                                                                                                                                                                                                                           |               15 |             32 |
|  clock_IBUF_BUFG                        | M1/D1/RF/array[5][31]_i_1_n_0                                                                                                                                                                                                                            | t21/vga/reset                                                                                                                                                                                                                           |               14 |             32 |
|  clock_IBUF_BUFG                        | M1/D1/RF/array[9][31]_i_1_n_0                                                                                                                                                                                                                            | t21/vga/reset                                                                                                                                                                                                                           |               14 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[0][15]_i_1_n_0                                                                                                                                                                                                                                   | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                7 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem                                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               12 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[35][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               14 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[32][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               11 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[30][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               21 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[36][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               14 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[42][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               16 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[34][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                9 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[47][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               17 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[50][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               15 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[2][31]_i_1_n_0                                                                                                                                                                                                                                   | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               27 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[51][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               11 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[52][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                9 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[53][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               12 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[12][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               12 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[18][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               16 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[41][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               11 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[13][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                9 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[44][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               18 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[6][31]_i_1_n_0                                                                                                                                                                                                                                   | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               15 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[96][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               14 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[97][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                5 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[66][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                7 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[5][31]_i_1_n_0                                                                                                                                                                                                                                   | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               11 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[58][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               12 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[88][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                7 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[72][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               16 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[92][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               13 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[84][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                9 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[94][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               17 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[9][31]_i_1_n_0                                                                                                                                                                                                                                   | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               25 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[95][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               24 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[98][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                8 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[78][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               18 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[89][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                9 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[61][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               13 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[63][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               25 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[7][31]_i_1_n_0                                                                                                                                                                                                                                   | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               11 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[82][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                8 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[65][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               13 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[73][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               11 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[87][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               14 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[83][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               10 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[90][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               10 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[77][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               11 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[60][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               16 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[62][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               23 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[59][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               16 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[85][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                5 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[76][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               14 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[8][31]_i_1_n_0                                                                                                                                                                                                                                   | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               14 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[68][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               10 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[86][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                9 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[67][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                6 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[74][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               17 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[70][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                6 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[55][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                9 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[79][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               27 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[56][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               23 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[49][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               11 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[64][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                8 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[93][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               18 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[91][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               15 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[40][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               13 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[3][31]_i_1_n_0                                                                                                                                                                                                                                   | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               10 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               15 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[57][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                8 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[38][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               13 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[27][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               10 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[43][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               14 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[4][31]_i_1_n_0                                                                                                                                                                                                                                   | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                8 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[22][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                8 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[75][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               10 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[48][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               15 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[1][31]_i_1_n_0                                                                                                                                                                                                                                   | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               12 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[81][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               14 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[16][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               16 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[14][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                8 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[10][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               10 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[31][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               21 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[45][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               14 |             32 |
|  clock_IBUF_BUFG                        | M1/D1/RF/array[20][31]_i_1_n_0                                                                                                                                                                                                                           | t21/vga/reset                                                                                                                                                                                                                           |               15 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[80][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               15 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[71][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               11 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[37][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               12 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[23][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               13 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[19][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               15 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[29][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               20 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[20][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               16 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[15][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               14 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[28][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               20 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[26][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               15 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[33][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               19 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[25][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               15 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[17][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               15 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[11][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                7 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[21][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               11 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[54][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |                8 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[46][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               14 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[69][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               13 |             32 |
|  clock_IBUF_BUFG                        | dm1/mem[24][31]_i_1_n_0                                                                                                                                                                                                                                  | dm1/mem[0][15]_i_2_n_0                                                                                                                                                                                                                  |               18 |             32 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             33 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               12 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               24 |             63 |
|  clock_IBUF_BUFG                        | your_instance_name/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               28 |            103 |
|  clock_IBUF_BUFG                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              182 |            720 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


