
*** Running vivado
    with args -log design1_memory_reader_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design1_memory_reader_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design1_memory_reader_0_0.tcl -notrace
Command: synth_design -top design1_memory_reader_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design1_memory_reader_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8216 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 714.086 ; gain = 176.895
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design1_memory_reader_0_0' [c:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ip/design1_memory_reader_0_0/synth/design1_memory_reader_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'memory_reader' [C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/memory_reader.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'memory_reader' (1#1) [C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/memory_reader.vhd:30]
INFO: [Synth 8-6155] done synthesizing module 'design1_memory_reader_0_0' (2#1) [c:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ip/design1_memory_reader_0_0/synth/design1_memory_reader_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 782.961 ; gain = 245.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 783.344 ; gain = 246.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 783.344 ; gain = 246.152
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 897.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 898.355 ; gain = 0.988
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 898.355 ; gain = 361.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 898.355 ; gain = 361.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 898.355 ; gain = 361.164
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'send_state_reg' in module 'memory_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                 reading |                              010 |                               01
                 sending |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'send_state_reg' using encoding 'one-hot' in module 'memory_reader'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 898.355 ; gain = 361.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module memory_reader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design1_memory_reader_0_0 has port bram_rst driven by constant 0
INFO: [Synth 8-3886] merging instance 'inst/bram_we_reg[0]' (FDE) to 'inst/bram_dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bram_we_reg[1]' (FDE) to 'inst/bram_dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bram_we_reg[2]' (FDE) to 'inst/bram_dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bram_we_reg[3]' (FDE) to 'inst/bram_dout_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[0]' (FDE) to 'inst/bram_dout_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[1]' (FDE) to 'inst/bram_dout_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[2]' (FDE) to 'inst/bram_dout_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[3]' (FDE) to 'inst/bram_dout_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[4]' (FDE) to 'inst/bram_dout_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[5]' (FDE) to 'inst/bram_dout_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[6]' (FDE) to 'inst/bram_dout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[7]' (FDE) to 'inst/bram_dout_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[8]' (FDE) to 'inst/bram_dout_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[9]' (FDE) to 'inst/bram_dout_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[10]' (FDE) to 'inst/bram_dout_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[11]' (FDE) to 'inst/bram_dout_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[12]' (FDE) to 'inst/bram_dout_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[13]' (FDE) to 'inst/bram_dout_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[14]' (FDE) to 'inst/bram_dout_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[15]' (FDE) to 'inst/bram_dout_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[16]' (FDE) to 'inst/bram_dout_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[17]' (FDE) to 'inst/bram_dout_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[18]' (FDE) to 'inst/bram_dout_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[19]' (FDE) to 'inst/bram_dout_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[20]' (FDE) to 'inst/bram_dout_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[21]' (FDE) to 'inst/bram_dout_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[22]' (FDE) to 'inst/bram_dout_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[23]' (FDE) to 'inst/bram_dout_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[24]' (FDE) to 'inst/bram_dout_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[25]' (FDE) to 'inst/bram_dout_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[26]' (FDE) to 'inst/bram_dout_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[27]' (FDE) to 'inst/bram_dout_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[28]' (FDE) to 'inst/bram_dout_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[29]' (FDE) to 'inst/bram_dout_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/bram_dout_reg[30]' (FDE) to 'inst/bram_dout_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/bram_dout_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 898.355 ; gain = 361.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 898.355 ; gain = 361.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 898.355 ; gain = 361.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 898.355 ; gain = 361.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 902.844 ; gain = 365.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 902.844 ; gain = 365.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 902.844 ; gain = 365.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 902.844 ; gain = 365.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 902.844 ; gain = 365.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 902.844 ; gain = 365.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     1|
|3     |LUT2   |     3|
|4     |LUT4   |    10|
|5     |LUT5   |     6|
|6     |LUT6   |     3|
|7     |FDRE   |    40|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    71|
|2     |  inst   |memory_reader |    71|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 902.844 ; gain = 365.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 902.844 ; gain = 250.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 902.844 ; gain = 365.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 918.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 918.660 ; gain = 617.852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 918.660 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.runs/design1_memory_reader_0_0_synth_1/design1_memory_reader_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 918.660 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mateo/OneDrive - ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.runs/design1_memory_reader_0_0_synth_1/design1_memory_reader_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design1_memory_reader_0_0_utilization_synth.rpt -pb design1_memory_reader_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 29 13:29:47 2025...
