{"Source Block": ["hdl/library/util_adc_pack/util_adc_pack.v@240:282@HdlStmProcess", "     4'h8: path_enabled = 8'h80;\n     default: path_enabled = 8'h0;\n    endcase\n  end\n\n  always @(posedge clk)\n  begin\n    if (path_enabled == 8'h0)\n    begin\n      counter_0 <= 7'h0;\n    end\n    else\n    begin\n      if( chan_valid == 1'b1)\n      begin\n        if (counter_0 > 7)\n        begin\n          counter_0 <= counter_0 - 8 + enable_cnt;\n        end\n        else\n        begin\n          counter_0 <= counter_0 + enable_cnt;\n        end\n        if ((counter_0 == (8 - enable_cnt)) || (path_enabled == 8'h80) )\n        begin\n          dvalid  <= 1'b1;\n        end\n        else\n        begin\n          dvalid  <= 1'b0;\n        end\n      end\n      else\n      begin\n        dvalid      <= 1'b0;\n      end\n    end\n  end\n\n  always @(counter_0, path_enabled)\n  begin\n    case (counter_0)\n      0:\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[247, "    if (path_enabled == 8'h0)\n"]], "Add": [[247, "    path_enabled_d1 <= path_enabled;\n"], [247, "    if (path_enabled == 8'h0 || path_enabled_d1 != path_enabled )\n"]]}}