{"Source Block": ["verilog-ethernet/rtl/eth_mac_1g_tx.v@245:283@HdlStmProcess", "            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n\n        frame_ptr_reg <= 0;\n\n        input_axis_tready_reg <= 0;\n\n        gmii_txd_reg <= 0;\n        gmii_tx_en_reg <= 0;\n        gmii_tx_er_reg <= 0;\n\n        crc_state <= 32'hFFFFFFFF;\n    end else begin\n        state_reg <= state_next;\n\n        frame_ptr_reg <= frame_ptr_next;\n\n        input_axis_tready_reg <= input_axis_tready_next;\n\n        gmii_txd_reg <= gmii_txd_next;\n        gmii_tx_en_reg <= gmii_tx_en_next;\n        gmii_tx_er_reg <= gmii_tx_er_next;\n\n        // datapath\n        if (reset_crc) begin\n            crc_state <= 32'hFFFFFFFF;\n        end else if (update_crc) begin\n            crc_state <= crc_next;\n        end\n    end\nend\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[254, "        frame_ptr_reg <= 0;\n"], [256, "        input_axis_tready_reg <= 0;\n"], [258, "        gmii_txd_reg <= 0;\n"], [259, "        gmii_tx_en_reg <= 0;\n"], [260, "        gmii_tx_er_reg <= 0;\n"]], "Add": [[254, "        frame_ptr_reg <= 16'd0;\n"], [256, "        input_axis_tready_reg <= 1'b0;\n"], [260, "        gmii_txd_reg <= 8'd0;\n"], [260, "        gmii_tx_en_reg <= 1'b0;\n"], [260, "        gmii_tx_er_reg <= 1'b0;\n"]]}}