/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [17:0] _00_;
  wire [12:0] _01_;
  wire [2:0] _02_;
  wire [26:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [12:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_43z = ~(celloutsig_0_15z & celloutsig_0_19z[1]);
  assign celloutsig_1_12z = !(in_data[161] ? celloutsig_1_9z : celloutsig_1_3z);
  assign celloutsig_1_19z = ~celloutsig_1_16z;
  assign celloutsig_0_72z = ~((celloutsig_0_6z[14] | celloutsig_0_55z) & celloutsig_0_28z[6]);
  assign celloutsig_1_5z = ~((celloutsig_1_2z[8] | celloutsig_1_0z) & 1'h0);
  assign celloutsig_0_5z = celloutsig_0_0z[9] ^ celloutsig_0_4z;
  assign celloutsig_0_11z = celloutsig_0_5z ^ celloutsig_0_2z;
  assign celloutsig_0_15z = celloutsig_0_13z[1] ^ celloutsig_0_9z;
  assign celloutsig_0_2z = celloutsig_0_0z[4] ^ celloutsig_0_1z[3];
  assign celloutsig_0_48z = { _01_[12:11], celloutsig_0_30z, celloutsig_0_38z, celloutsig_0_40z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_27z, _00_[8:4] } + { celloutsig_0_8z, celloutsig_0_27z, _00_[8:4], celloutsig_0_17z };
  reg [4:0] _13_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_16z)
    if (celloutsig_1_16z) _13_ <= 5'h00;
    else _13_ <= { celloutsig_0_14z, celloutsig_0_8z };
  assign _00_[8:4] = _13_;
  reg [2:0] _14_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_16z)
    if (!celloutsig_1_16z) _14_ <= 3'h0;
    else _14_ <= celloutsig_0_20z[5:3];
  assign { _02_[2], _01_[12:11] } = _14_;
  assign celloutsig_0_6z = { celloutsig_0_0z[10:4], celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, in_data[72:59] };
  assign celloutsig_1_10z = { celloutsig_1_8z[3:0], celloutsig_1_5z } / { 1'h1, celloutsig_1_8z[4:3], celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_20z = { celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_2z } / { 1'h1, celloutsig_0_13z };
  assign celloutsig_0_3z = { celloutsig_0_0z[4:3], celloutsig_0_2z } / { 1'h1, in_data[41:40] };
  assign celloutsig_0_0z = in_data[33:7] / { 1'h1, in_data[56:31] };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, 1'h0, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z } / { 1'h1, in_data[170:163], celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_0z[19], celloutsig_0_8z } / { 1'h1, celloutsig_0_6z[6:3] };
  assign celloutsig_0_14z = { celloutsig_0_6z[12], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_9z } == { celloutsig_0_10z[1:0], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_38z = { celloutsig_0_31z, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_16z } === { in_data[29], celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_27z };
  assign celloutsig_0_40z = { celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_29z } === { celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_30z, _02_[2], _01_[12:11] };
  assign celloutsig_1_7z = { in_data[181:170], celloutsig_1_5z } === in_data[186:174];
  assign celloutsig_1_9z = { celloutsig_1_2z[2:1], celloutsig_1_8z } === { celloutsig_1_2z[8:1], 1'h0 };
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_9z } === { celloutsig_1_6z[6:4], celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_21z = celloutsig_0_6z[13:0] === { celloutsig_0_6z[12:0], celloutsig_0_14z };
  assign celloutsig_0_31z = { celloutsig_0_6z[12:7], celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_5z } >= { celloutsig_0_6z[7:0], celloutsig_0_1z, celloutsig_0_30z };
  assign celloutsig_0_7z = ! celloutsig_0_0z[22:10];
  assign celloutsig_0_16z = ! { celloutsig_0_6z[14:12], celloutsig_0_12z };
  assign celloutsig_0_13z = in_data[33:28] % { 1'h1, in_data[60:58], celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_1z = - celloutsig_0_0z[8:5];
  assign celloutsig_0_17z = - celloutsig_0_0z[18:16];
  assign celloutsig_0_26z = - celloutsig_0_0z[14:8];
  assign celloutsig_0_35z = & { _00_[8:4], celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_0z[22:20], celloutsig_0_0z[10:3] };
  assign celloutsig_0_41z = & { celloutsig_0_20z[3], celloutsig_0_17z };
  assign celloutsig_0_46z = & { celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_6z[9:6] };
  assign celloutsig_1_4z = & celloutsig_1_2z;
  assign celloutsig_1_15z = & { celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_0_30z = & celloutsig_0_0z[22:20];
  assign celloutsig_0_4z = | celloutsig_0_0z[25:0];
  assign celloutsig_1_3z = | { in_data[149:133], celloutsig_1_0z };
  assign celloutsig_1_11z = | { celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_9z = | { celloutsig_0_0z[18:13], celloutsig_0_5z };
  assign celloutsig_0_12z = | { celloutsig_0_10z[4:1], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_23z = | { celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_27z = | { celloutsig_0_26z[4:0], celloutsig_0_5z };
  assign celloutsig_0_29z = | { celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_26z, celloutsig_0_13z };
  assign celloutsig_0_45z = ~^ { celloutsig_0_9z, celloutsig_0_41z, celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_35z };
  assign celloutsig_0_71z = ~^ { celloutsig_0_48z[12:5], celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_58z, celloutsig_0_45z };
  assign celloutsig_1_16z = ~^ { celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_2z = { in_data[118:111], celloutsig_1_0z } >> in_data[132:124];
  assign celloutsig_1_8z = celloutsig_1_6z[6:0] >> { in_data[142:138], 1'h0, celloutsig_1_7z };
  assign celloutsig_0_18z = celloutsig_0_6z[8:6] >> { celloutsig_0_17z[0], celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_28z = { celloutsig_0_0z[9:7], celloutsig_0_19z, celloutsig_0_27z } - { celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_16z };
  assign celloutsig_0_8z = { in_data[17:15], celloutsig_0_2z } ^ { celloutsig_0_1z[1], celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_8z[2:0] ^ celloutsig_0_13z[3:1];
  assign celloutsig_0_58z = ~((celloutsig_0_35z & celloutsig_0_27z) | _01_[12]);
  assign celloutsig_1_0z = ~((in_data[159] & in_data[160]) | in_data[120]);
  assign celloutsig_0_25z = ~((celloutsig_0_3z[1] & celloutsig_0_8z[2]) | celloutsig_0_3z[0]);
  assign celloutsig_0_55z = ~((celloutsig_0_43z & celloutsig_0_46z) | (celloutsig_0_10z[2] & celloutsig_0_46z));
  assign celloutsig_0_24z = ~((celloutsig_0_9z & celloutsig_0_1z[0]) | (celloutsig_0_16z & celloutsig_0_10z[3]));
  assign { _00_[17:14], _00_[3:0] } = { celloutsig_0_26z[3:2], celloutsig_0_41z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_41z };
  assign _01_[10:0] = { celloutsig_0_30z, celloutsig_0_38z, celloutsig_0_40z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_27z, _00_[8:4] };
  assign _02_[1:0] = _01_[12:11];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
