
1016 Breaadboard Power Supply.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002324  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  080023e4  080023e4  000123e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002448  08002448  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002448  08002448  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002448  08002448  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002448  08002448  00012448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800244c  0800244c  0001244c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002450  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000009c  2000000c  0800245c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000a8  0800245c  000200a8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000906d  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001816  00000000  00000000  000290e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009c8  00000000  00000000  0002a900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000796  00000000  00000000  0002b2c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00012471  00000000  00000000  0002ba5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b16f  00000000  00000000  0003decf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000754a9  00000000  00000000  0004903e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000022dc  00000000  00000000  000be4e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000c07c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080023cc 	.word	0x080023cc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080023cc 	.word	0x080023cc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 f9d1 	bl	80005ca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f807 	bl	800023a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f8a0 	bl	8000370 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000230:	f000 f848 	bl	80002c4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  _1016_TimerSetup();
 8000234:	f001 fc18 	bl	8001a68 <_1016_TimerSetup>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000238:	e7fe      	b.n	8000238 <main+0x18>

0800023a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800023a:	b590      	push	{r4, r7, lr}
 800023c:	b08d      	sub	sp, #52	; 0x34
 800023e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000240:	2414      	movs	r4, #20
 8000242:	193b      	adds	r3, r7, r4
 8000244:	0018      	movs	r0, r3
 8000246:	231c      	movs	r3, #28
 8000248:	001a      	movs	r2, r3
 800024a:	2100      	movs	r1, #0
 800024c:	f002 f892 	bl	8002374 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000250:	003b      	movs	r3, r7
 8000252:	0018      	movs	r0, r3
 8000254:	2314      	movs	r3, #20
 8000256:	001a      	movs	r2, r3
 8000258:	2100      	movs	r1, #0
 800025a:	f002 f88b 	bl	8002374 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800025e:	193b      	adds	r3, r7, r4
 8000260:	2202      	movs	r2, #2
 8000262:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000264:	193b      	adds	r3, r7, r4
 8000266:	2280      	movs	r2, #128	; 0x80
 8000268:	0052      	lsls	r2, r2, #1
 800026a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV4;
 800026c:	193b      	adds	r3, r7, r4
 800026e:	2280      	movs	r2, #128	; 0x80
 8000270:	0152      	lsls	r2, r2, #5
 8000272:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000274:	193b      	adds	r3, r7, r4
 8000276:	2240      	movs	r2, #64	; 0x40
 8000278:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800027a:	193b      	adds	r3, r7, r4
 800027c:	0018      	movs	r0, r3
 800027e:	f000 fca3 	bl	8000bc8 <HAL_RCC_OscConfig>
 8000282:	1e03      	subs	r3, r0, #0
 8000284:	d001      	beq.n	800028a <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000286:	f000 f8f7 	bl	8000478 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800028a:	003b      	movs	r3, r7
 800028c:	2207      	movs	r2, #7
 800028e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000290:	003b      	movs	r3, r7
 8000292:	2200      	movs	r2, #0
 8000294:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000296:	003b      	movs	r3, r7
 8000298:	2200      	movs	r2, #0
 800029a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV8;
 800029c:	003b      	movs	r3, r7
 800029e:	22a0      	movs	r2, #160	; 0xa0
 80002a0:	0112      	lsls	r2, r2, #4
 80002a2:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80002a4:	003b      	movs	r3, r7
 80002a6:	2200      	movs	r2, #0
 80002a8:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002aa:	003b      	movs	r3, r7
 80002ac:	2100      	movs	r1, #0
 80002ae:	0018      	movs	r0, r3
 80002b0:	f000 fe6e 	bl	8000f90 <HAL_RCC_ClockConfig>
 80002b4:	1e03      	subs	r3, r0, #0
 80002b6:	d001      	beq.n	80002bc <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002b8:	f000 f8de 	bl	8000478 <Error_Handler>
  }
}
 80002bc:	46c0      	nop			; (mov r8, r8)
 80002be:	46bd      	mov	sp, r7
 80002c0:	b00d      	add	sp, #52	; 0x34
 80002c2:	bd90      	pop	{r4, r7, pc}

080002c4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b088      	sub	sp, #32
 80002c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002ca:	2310      	movs	r3, #16
 80002cc:	18fb      	adds	r3, r7, r3
 80002ce:	0018      	movs	r0, r3
 80002d0:	2310      	movs	r3, #16
 80002d2:	001a      	movs	r2, r3
 80002d4:	2100      	movs	r1, #0
 80002d6:	f002 f84d 	bl	8002374 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002da:	1d3b      	adds	r3, r7, #4
 80002dc:	0018      	movs	r0, r3
 80002de:	230c      	movs	r3, #12
 80002e0:	001a      	movs	r2, r3
 80002e2:	2100      	movs	r1, #0
 80002e4:	f002 f846 	bl	8002374 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80002e8:	4b1e      	ldr	r3, [pc, #120]	; (8000364 <MX_TIM3_Init+0xa0>)
 80002ea:	4a1f      	ldr	r2, [pc, #124]	; (8000368 <MX_TIM3_Init+0xa4>)
 80002ec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80002ee:	4b1d      	ldr	r3, [pc, #116]	; (8000364 <MX_TIM3_Init+0xa0>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80002f4:	4b1b      	ldr	r3, [pc, #108]	; (8000364 <MX_TIM3_Init+0xa0>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 15000-1;
 80002fa:	4b1a      	ldr	r3, [pc, #104]	; (8000364 <MX_TIM3_Init+0xa0>)
 80002fc:	4a1b      	ldr	r2, [pc, #108]	; (800036c <MX_TIM3_Init+0xa8>)
 80002fe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000300:	4b18      	ldr	r3, [pc, #96]	; (8000364 <MX_TIM3_Init+0xa0>)
 8000302:	2200      	movs	r2, #0
 8000304:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000306:	4b17      	ldr	r3, [pc, #92]	; (8000364 <MX_TIM3_Init+0xa0>)
 8000308:	2280      	movs	r2, #128	; 0x80
 800030a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800030c:	4b15      	ldr	r3, [pc, #84]	; (8000364 <MX_TIM3_Init+0xa0>)
 800030e:	0018      	movs	r0, r3
 8000310:	f000 ff8a 	bl	8001228 <HAL_TIM_Base_Init>
 8000314:	1e03      	subs	r3, r0, #0
 8000316:	d001      	beq.n	800031c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000318:	f000 f8ae 	bl	8000478 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800031c:	2110      	movs	r1, #16
 800031e:	187b      	adds	r3, r7, r1
 8000320:	2280      	movs	r2, #128	; 0x80
 8000322:	0152      	lsls	r2, r2, #5
 8000324:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000326:	187a      	adds	r2, r7, r1
 8000328:	4b0e      	ldr	r3, [pc, #56]	; (8000364 <MX_TIM3_Init+0xa0>)
 800032a:	0011      	movs	r1, r2
 800032c:	0018      	movs	r0, r3
 800032e:	f001 f923 	bl	8001578 <HAL_TIM_ConfigClockSource>
 8000332:	1e03      	subs	r3, r0, #0
 8000334:	d001      	beq.n	800033a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000336:	f000 f89f 	bl	8000478 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800033a:	1d3b      	adds	r3, r7, #4
 800033c:	2200      	movs	r2, #0
 800033e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000340:	1d3b      	adds	r3, r7, #4
 8000342:	2200      	movs	r2, #0
 8000344:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000346:	1d3a      	adds	r2, r7, #4
 8000348:	4b06      	ldr	r3, [pc, #24]	; (8000364 <MX_TIM3_Init+0xa0>)
 800034a:	0011      	movs	r1, r2
 800034c:	0018      	movs	r0, r3
 800034e:	f001 fb11 	bl	8001974 <HAL_TIMEx_MasterConfigSynchronization>
 8000352:	1e03      	subs	r3, r0, #0
 8000354:	d001      	beq.n	800035a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000356:	f000 f88f 	bl	8000478 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800035a:	46c0      	nop			; (mov r8, r8)
 800035c:	46bd      	mov	sp, r7
 800035e:	b008      	add	sp, #32
 8000360:	bd80      	pop	{r7, pc}
 8000362:	46c0      	nop			; (mov r8, r8)
 8000364:	20000028 	.word	0x20000028
 8000368:	40000400 	.word	0x40000400
 800036c:	00003a97 	.word	0x00003a97

08000370 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000370:	b590      	push	{r4, r7, lr}
 8000372:	b089      	sub	sp, #36	; 0x24
 8000374:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000376:	240c      	movs	r4, #12
 8000378:	193b      	adds	r3, r7, r4
 800037a:	0018      	movs	r0, r3
 800037c:	2314      	movs	r3, #20
 800037e:	001a      	movs	r2, r3
 8000380:	2100      	movs	r1, #0
 8000382:	f001 fff7 	bl	8002374 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000386:	4b39      	ldr	r3, [pc, #228]	; (800046c <MX_GPIO_Init+0xfc>)
 8000388:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800038a:	4b38      	ldr	r3, [pc, #224]	; (800046c <MX_GPIO_Init+0xfc>)
 800038c:	2101      	movs	r1, #1
 800038e:	430a      	orrs	r2, r1
 8000390:	635a      	str	r2, [r3, #52]	; 0x34
 8000392:	4b36      	ldr	r3, [pc, #216]	; (800046c <MX_GPIO_Init+0xfc>)
 8000394:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000396:	2201      	movs	r2, #1
 8000398:	4013      	ands	r3, r2
 800039a:	60bb      	str	r3, [r7, #8]
 800039c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800039e:	4b33      	ldr	r3, [pc, #204]	; (800046c <MX_GPIO_Init+0xfc>)
 80003a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80003a2:	4b32      	ldr	r3, [pc, #200]	; (800046c <MX_GPIO_Init+0xfc>)
 80003a4:	2102      	movs	r1, #2
 80003a6:	430a      	orrs	r2, r1
 80003a8:	635a      	str	r2, [r3, #52]	; 0x34
 80003aa:	4b30      	ldr	r3, [pc, #192]	; (800046c <MX_GPIO_Init+0xfc>)
 80003ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80003ae:	2202      	movs	r2, #2
 80003b0:	4013      	ands	r3, r2
 80003b2:	607b      	str	r3, [r7, #4]
 80003b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Error_Pin|LED_Output_Pin|LED_5VT_Pin|LED_5VB_Pin
 80003b6:	23a0      	movs	r3, #160	; 0xa0
 80003b8:	05db      	lsls	r3, r3, #23
 80003ba:	2201      	movs	r2, #1
 80003bc:	213f      	movs	r1, #63	; 0x3f
 80003be:	0018      	movs	r0, r3
 80003c0:	f000 fbe5 	bl	8000b8e <HAL_GPIO_WritePin>
                          |LED_3V3T_Pin|LED_3V3B_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Select_VRailB_Pin|Select_VRailT_Pin|Output_Enable_Pin, GPIO_PIN_RESET);
 80003c4:	23c8      	movs	r3, #200	; 0xc8
 80003c6:	0159      	lsls	r1, r3, #5
 80003c8:	23a0      	movs	r3, #160	; 0xa0
 80003ca:	05db      	lsls	r3, r3, #23
 80003cc:	2200      	movs	r2, #0
 80003ce:	0018      	movs	r0, r3
 80003d0:	f000 fbdd 	bl	8000b8e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Error_Pin LED_Output_Pin LED_5VT_Pin LED_5VB_Pin
                           LED_3V3T_Pin LED_3V3B_Pin Select_VRailB_Pin Select_VRailT_Pin */
  GPIO_InitStruct.Pin = LED_Error_Pin|LED_Output_Pin|LED_5VT_Pin|LED_5VB_Pin
 80003d4:	193b      	adds	r3, r7, r4
 80003d6:	4a26      	ldr	r2, [pc, #152]	; (8000470 <MX_GPIO_Init+0x100>)
 80003d8:	601a      	str	r2, [r3, #0]
                          |LED_3V3T_Pin|LED_3V3B_Pin|Select_VRailB_Pin|Select_VRailT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80003da:	193b      	adds	r3, r7, r4
 80003dc:	2211      	movs	r2, #17
 80003de:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003e0:	193b      	adds	r3, r7, r4
 80003e2:	2200      	movs	r2, #0
 80003e4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003e6:	193b      	adds	r3, r7, r4
 80003e8:	2200      	movs	r2, #0
 80003ea:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003ec:	193a      	adds	r2, r7, r4
 80003ee:	23a0      	movs	r3, #160	; 0xa0
 80003f0:	05db      	lsls	r3, r3, #23
 80003f2:	0011      	movs	r1, r2
 80003f4:	0018      	movs	r0, r3
 80003f6:	f000 fa43 	bl	8000880 <HAL_GPIO_Init>

  /*Configure GPIO pins : Btn_Config_Pin Btn_OutputEn_Pin */
  GPIO_InitStruct.Pin = Btn_Config_Pin|Btn_OutputEn_Pin;
 80003fa:	193b      	adds	r3, r7, r4
 80003fc:	22c0      	movs	r2, #192	; 0xc0
 80003fe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000400:	193b      	adds	r3, r7, r4
 8000402:	2200      	movs	r2, #0
 8000404:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000406:	193b      	adds	r3, r7, r4
 8000408:	2201      	movs	r2, #1
 800040a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800040c:	193a      	adds	r2, r7, r4
 800040e:	23a0      	movs	r3, #160	; 0xa0
 8000410:	05db      	lsls	r3, r3, #23
 8000412:	0011      	movs	r1, r2
 8000414:	0018      	movs	r0, r3
 8000416:	f000 fa33 	bl	8000880 <HAL_GPIO_Init>

  /*Configure GPIO pin : Output_Enable_Pin */
  GPIO_InitStruct.Pin = Output_Enable_Pin;
 800041a:	0021      	movs	r1, r4
 800041c:	187b      	adds	r3, r7, r1
 800041e:	2280      	movs	r2, #128	; 0x80
 8000420:	0152      	lsls	r2, r2, #5
 8000422:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000424:	000c      	movs	r4, r1
 8000426:	193b      	adds	r3, r7, r4
 8000428:	2201      	movs	r2, #1
 800042a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800042c:	193b      	adds	r3, r7, r4
 800042e:	2200      	movs	r2, #0
 8000430:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000432:	193b      	adds	r3, r7, r4
 8000434:	2200      	movs	r2, #0
 8000436:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Output_Enable_GPIO_Port, &GPIO_InitStruct);
 8000438:	193a      	adds	r2, r7, r4
 800043a:	23a0      	movs	r3, #160	; 0xa0
 800043c:	05db      	lsls	r3, r3, #23
 800043e:	0011      	movs	r1, r2
 8000440:	0018      	movs	r0, r3
 8000442:	f000 fa1d 	bl	8000880 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGood_RailB_Pin PGood_RailT_Pin */
  GPIO_InitStruct.Pin = PGood_RailB_Pin|PGood_RailT_Pin;
 8000446:	193b      	adds	r3, r7, r4
 8000448:	22c0      	movs	r2, #192	; 0xc0
 800044a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800044c:	193b      	adds	r3, r7, r4
 800044e:	2200      	movs	r2, #0
 8000450:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000452:	193b      	adds	r3, r7, r4
 8000454:	2201      	movs	r2, #1
 8000456:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000458:	193b      	adds	r3, r7, r4
 800045a:	4a06      	ldr	r2, [pc, #24]	; (8000474 <MX_GPIO_Init+0x104>)
 800045c:	0019      	movs	r1, r3
 800045e:	0010      	movs	r0, r2
 8000460:	f000 fa0e 	bl	8000880 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000464:	46c0      	nop			; (mov r8, r8)
 8000466:	46bd      	mov	sp, r7
 8000468:	b009      	add	sp, #36	; 0x24
 800046a:	bd90      	pop	{r4, r7, pc}
 800046c:	40021000 	.word	0x40021000
 8000470:	0000093f 	.word	0x0000093f
 8000474:	50000400 	.word	0x50000400

08000478 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800047c:	b672      	cpsid	i
}
 800047e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000480:	e7fe      	b.n	8000480 <Error_Handler+0x8>
	...

08000484 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b082      	sub	sp, #8
 8000488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800048a:	4b0f      	ldr	r3, [pc, #60]	; (80004c8 <HAL_MspInit+0x44>)
 800048c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800048e:	4b0e      	ldr	r3, [pc, #56]	; (80004c8 <HAL_MspInit+0x44>)
 8000490:	2101      	movs	r1, #1
 8000492:	430a      	orrs	r2, r1
 8000494:	641a      	str	r2, [r3, #64]	; 0x40
 8000496:	4b0c      	ldr	r3, [pc, #48]	; (80004c8 <HAL_MspInit+0x44>)
 8000498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800049a:	2201      	movs	r2, #1
 800049c:	4013      	ands	r3, r2
 800049e:	607b      	str	r3, [r7, #4]
 80004a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004a2:	4b09      	ldr	r3, [pc, #36]	; (80004c8 <HAL_MspInit+0x44>)
 80004a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80004a6:	4b08      	ldr	r3, [pc, #32]	; (80004c8 <HAL_MspInit+0x44>)
 80004a8:	2180      	movs	r1, #128	; 0x80
 80004aa:	0549      	lsls	r1, r1, #21
 80004ac:	430a      	orrs	r2, r1
 80004ae:	63da      	str	r2, [r3, #60]	; 0x3c
 80004b0:	4b05      	ldr	r3, [pc, #20]	; (80004c8 <HAL_MspInit+0x44>)
 80004b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80004b4:	2380      	movs	r3, #128	; 0x80
 80004b6:	055b      	lsls	r3, r3, #21
 80004b8:	4013      	ands	r3, r2
 80004ba:	603b      	str	r3, [r7, #0]
 80004bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004be:	46c0      	nop			; (mov r8, r8)
 80004c0:	46bd      	mov	sp, r7
 80004c2:	b002      	add	sp, #8
 80004c4:	bd80      	pop	{r7, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	40021000 	.word	0x40021000

080004cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b084      	sub	sp, #16
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4a0d      	ldr	r2, [pc, #52]	; (8000510 <HAL_TIM_Base_MspInit+0x44>)
 80004da:	4293      	cmp	r3, r2
 80004dc:	d113      	bne.n	8000506 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80004de:	4b0d      	ldr	r3, [pc, #52]	; (8000514 <HAL_TIM_Base_MspInit+0x48>)
 80004e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80004e2:	4b0c      	ldr	r3, [pc, #48]	; (8000514 <HAL_TIM_Base_MspInit+0x48>)
 80004e4:	2102      	movs	r1, #2
 80004e6:	430a      	orrs	r2, r1
 80004e8:	63da      	str	r2, [r3, #60]	; 0x3c
 80004ea:	4b0a      	ldr	r3, [pc, #40]	; (8000514 <HAL_TIM_Base_MspInit+0x48>)
 80004ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80004ee:	2202      	movs	r2, #2
 80004f0:	4013      	ands	r3, r2
 80004f2:	60fb      	str	r3, [r7, #12]
 80004f4:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80004f6:	2200      	movs	r2, #0
 80004f8:	2100      	movs	r1, #0
 80004fa:	2010      	movs	r0, #16
 80004fc:	f000 f98e 	bl	800081c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000500:	2010      	movs	r0, #16
 8000502:	f000 f9a0 	bl	8000846 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000506:	46c0      	nop			; (mov r8, r8)
 8000508:	46bd      	mov	sp, r7
 800050a:	b004      	add	sp, #16
 800050c:	bd80      	pop	{r7, pc}
 800050e:	46c0      	nop			; (mov r8, r8)
 8000510:	40000400 	.word	0x40000400
 8000514:	40021000 	.word	0x40021000

08000518 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800051c:	e7fe      	b.n	800051c <NMI_Handler+0x4>

0800051e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800051e:	b580      	push	{r7, lr}
 8000520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000522:	e7fe      	b.n	8000522 <HardFault_Handler+0x4>

08000524 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000528:	46c0      	nop			; (mov r8, r8)
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}

0800052e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800052e:	b580      	push	{r7, lr}
 8000530:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000532:	46c0      	nop			; (mov r8, r8)
 8000534:	46bd      	mov	sp, r7
 8000536:	bd80      	pop	{r7, pc}

08000538 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800053c:	f000 f8a6 	bl	800068c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000540:	46c0      	nop			; (mov r8, r8)
 8000542:	46bd      	mov	sp, r7
 8000544:	bd80      	pop	{r7, pc}
	...

08000548 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800054c:	4b03      	ldr	r3, [pc, #12]	; (800055c <TIM3_IRQHandler+0x14>)
 800054e:	0018      	movs	r0, r3
 8000550:	f000 ff10 	bl	8001374 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000554:	46c0      	nop			; (mov r8, r8)
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
 800055a:	46c0      	nop			; (mov r8, r8)
 800055c:	20000028 	.word	0x20000028

08000560 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000564:	4b03      	ldr	r3, [pc, #12]	; (8000574 <SystemInit+0x14>)
 8000566:	2280      	movs	r2, #128	; 0x80
 8000568:	0512      	lsls	r2, r2, #20
 800056a:	609a      	str	r2, [r3, #8]
#endif
}
 800056c:	46c0      	nop			; (mov r8, r8)
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}
 8000572:	46c0      	nop			; (mov r8, r8)
 8000574:	e000ed00 	.word	0xe000ed00

08000578 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000578:	480d      	ldr	r0, [pc, #52]	; (80005b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800057a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800057c:	f7ff fff0 	bl	8000560 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000580:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000582:	e003      	b.n	800058c <LoopCopyDataInit>

08000584 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000584:	4b0b      	ldr	r3, [pc, #44]	; (80005b4 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000586:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000588:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800058a:	3104      	adds	r1, #4

0800058c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800058c:	480a      	ldr	r0, [pc, #40]	; (80005b8 <LoopForever+0xa>)
  ldr r3, =_edata
 800058e:	4b0b      	ldr	r3, [pc, #44]	; (80005bc <LoopForever+0xe>)
  adds r2, r0, r1
 8000590:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000592:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000594:	d3f6      	bcc.n	8000584 <CopyDataInit>
  ldr r2, =_sbss
 8000596:	4a0a      	ldr	r2, [pc, #40]	; (80005c0 <LoopForever+0x12>)
  b LoopFillZerobss
 8000598:	e002      	b.n	80005a0 <LoopFillZerobss>

0800059a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800059a:	2300      	movs	r3, #0
  str  r3, [r2]
 800059c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800059e:	3204      	adds	r2, #4

080005a0 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80005a0:	4b08      	ldr	r3, [pc, #32]	; (80005c4 <LoopForever+0x16>)
  cmp r2, r3
 80005a2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80005a4:	d3f9      	bcc.n	800059a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80005a6:	f001 feed 	bl	8002384 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005aa:	f7ff fe39 	bl	8000220 <main>

080005ae <LoopForever>:

LoopForever:
    b LoopForever
 80005ae:	e7fe      	b.n	80005ae <LoopForever>
  ldr   r0, =_estack
 80005b0:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 80005b4:	08002450 	.word	0x08002450
  ldr r0, =_sdata
 80005b8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80005bc:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80005c0:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80005c4:	200000a8 	.word	0x200000a8

080005c8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005c8:	e7fe      	b.n	80005c8 <ADC1_IRQHandler>

080005ca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005ca:	b580      	push	{r7, lr}
 80005cc:	b082      	sub	sp, #8
 80005ce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80005d0:	1dfb      	adds	r3, r7, #7
 80005d2:	2200      	movs	r2, #0
 80005d4:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005d6:	2003      	movs	r0, #3
 80005d8:	f000 f80e 	bl	80005f8 <HAL_InitTick>
 80005dc:	1e03      	subs	r3, r0, #0
 80005de:	d003      	beq.n	80005e8 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 80005e0:	1dfb      	adds	r3, r7, #7
 80005e2:	2201      	movs	r2, #1
 80005e4:	701a      	strb	r2, [r3, #0]
 80005e6:	e001      	b.n	80005ec <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80005e8:	f7ff ff4c 	bl	8000484 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80005ec:	1dfb      	adds	r3, r7, #7
 80005ee:	781b      	ldrb	r3, [r3, #0]
}
 80005f0:	0018      	movs	r0, r3
 80005f2:	46bd      	mov	sp, r7
 80005f4:	b002      	add	sp, #8
 80005f6:	bd80      	pop	{r7, pc}

080005f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005f8:	b590      	push	{r4, r7, lr}
 80005fa:	b085      	sub	sp, #20
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000600:	230f      	movs	r3, #15
 8000602:	18fb      	adds	r3, r7, r3
 8000604:	2200      	movs	r2, #0
 8000606:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8000608:	4b1d      	ldr	r3, [pc, #116]	; (8000680 <HAL_InitTick+0x88>)
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	2b00      	cmp	r3, #0
 800060e:	d02b      	beq.n	8000668 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000610:	4b1c      	ldr	r3, [pc, #112]	; (8000684 <HAL_InitTick+0x8c>)
 8000612:	681c      	ldr	r4, [r3, #0]
 8000614:	4b1a      	ldr	r3, [pc, #104]	; (8000680 <HAL_InitTick+0x88>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	0019      	movs	r1, r3
 800061a:	23fa      	movs	r3, #250	; 0xfa
 800061c:	0098      	lsls	r0, r3, #2
 800061e:	f7ff fd73 	bl	8000108 <__udivsi3>
 8000622:	0003      	movs	r3, r0
 8000624:	0019      	movs	r1, r3
 8000626:	0020      	movs	r0, r4
 8000628:	f7ff fd6e 	bl	8000108 <__udivsi3>
 800062c:	0003      	movs	r3, r0
 800062e:	0018      	movs	r0, r3
 8000630:	f000 f919 	bl	8000866 <HAL_SYSTICK_Config>
 8000634:	1e03      	subs	r3, r0, #0
 8000636:	d112      	bne.n	800065e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	2b03      	cmp	r3, #3
 800063c:	d80a      	bhi.n	8000654 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800063e:	6879      	ldr	r1, [r7, #4]
 8000640:	2301      	movs	r3, #1
 8000642:	425b      	negs	r3, r3
 8000644:	2200      	movs	r2, #0
 8000646:	0018      	movs	r0, r3
 8000648:	f000 f8e8 	bl	800081c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800064c:	4b0e      	ldr	r3, [pc, #56]	; (8000688 <HAL_InitTick+0x90>)
 800064e:	687a      	ldr	r2, [r7, #4]
 8000650:	601a      	str	r2, [r3, #0]
 8000652:	e00d      	b.n	8000670 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000654:	230f      	movs	r3, #15
 8000656:	18fb      	adds	r3, r7, r3
 8000658:	2201      	movs	r2, #1
 800065a:	701a      	strb	r2, [r3, #0]
 800065c:	e008      	b.n	8000670 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800065e:	230f      	movs	r3, #15
 8000660:	18fb      	adds	r3, r7, r3
 8000662:	2201      	movs	r2, #1
 8000664:	701a      	strb	r2, [r3, #0]
 8000666:	e003      	b.n	8000670 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000668:	230f      	movs	r3, #15
 800066a:	18fb      	adds	r3, r7, r3
 800066c:	2201      	movs	r2, #1
 800066e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000670:	230f      	movs	r3, #15
 8000672:	18fb      	adds	r3, r7, r3
 8000674:	781b      	ldrb	r3, [r3, #0]
}
 8000676:	0018      	movs	r0, r3
 8000678:	46bd      	mov	sp, r7
 800067a:	b005      	add	sp, #20
 800067c:	bd90      	pop	{r4, r7, pc}
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	20000008 	.word	0x20000008
 8000684:	20000000 	.word	0x20000000
 8000688:	20000004 	.word	0x20000004

0800068c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000690:	4b05      	ldr	r3, [pc, #20]	; (80006a8 <HAL_IncTick+0x1c>)
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	001a      	movs	r2, r3
 8000696:	4b05      	ldr	r3, [pc, #20]	; (80006ac <HAL_IncTick+0x20>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	18d2      	adds	r2, r2, r3
 800069c:	4b03      	ldr	r3, [pc, #12]	; (80006ac <HAL_IncTick+0x20>)
 800069e:	601a      	str	r2, [r3, #0]
}
 80006a0:	46c0      	nop			; (mov r8, r8)
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	46c0      	nop			; (mov r8, r8)
 80006a8:	20000008 	.word	0x20000008
 80006ac:	20000074 	.word	0x20000074

080006b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
  return uwTick;
 80006b4:	4b02      	ldr	r3, [pc, #8]	; (80006c0 <HAL_GetTick+0x10>)
 80006b6:	681b      	ldr	r3, [r3, #0]
}
 80006b8:	0018      	movs	r0, r3
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	46c0      	nop			; (mov r8, r8)
 80006c0:	20000074 	.word	0x20000074

080006c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	0002      	movs	r2, r0
 80006cc:	1dfb      	adds	r3, r7, #7
 80006ce:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80006d0:	1dfb      	adds	r3, r7, #7
 80006d2:	781b      	ldrb	r3, [r3, #0]
 80006d4:	2b7f      	cmp	r3, #127	; 0x7f
 80006d6:	d809      	bhi.n	80006ec <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006d8:	1dfb      	adds	r3, r7, #7
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	001a      	movs	r2, r3
 80006de:	231f      	movs	r3, #31
 80006e0:	401a      	ands	r2, r3
 80006e2:	4b04      	ldr	r3, [pc, #16]	; (80006f4 <__NVIC_EnableIRQ+0x30>)
 80006e4:	2101      	movs	r1, #1
 80006e6:	4091      	lsls	r1, r2
 80006e8:	000a      	movs	r2, r1
 80006ea:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80006ec:	46c0      	nop			; (mov r8, r8)
 80006ee:	46bd      	mov	sp, r7
 80006f0:	b002      	add	sp, #8
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	e000e100 	.word	0xe000e100

080006f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006f8:	b590      	push	{r4, r7, lr}
 80006fa:	b083      	sub	sp, #12
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	0002      	movs	r2, r0
 8000700:	6039      	str	r1, [r7, #0]
 8000702:	1dfb      	adds	r3, r7, #7
 8000704:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000706:	1dfb      	adds	r3, r7, #7
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	2b7f      	cmp	r3, #127	; 0x7f
 800070c:	d828      	bhi.n	8000760 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800070e:	4a2f      	ldr	r2, [pc, #188]	; (80007cc <__NVIC_SetPriority+0xd4>)
 8000710:	1dfb      	adds	r3, r7, #7
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	b25b      	sxtb	r3, r3
 8000716:	089b      	lsrs	r3, r3, #2
 8000718:	33c0      	adds	r3, #192	; 0xc0
 800071a:	009b      	lsls	r3, r3, #2
 800071c:	589b      	ldr	r3, [r3, r2]
 800071e:	1dfa      	adds	r2, r7, #7
 8000720:	7812      	ldrb	r2, [r2, #0]
 8000722:	0011      	movs	r1, r2
 8000724:	2203      	movs	r2, #3
 8000726:	400a      	ands	r2, r1
 8000728:	00d2      	lsls	r2, r2, #3
 800072a:	21ff      	movs	r1, #255	; 0xff
 800072c:	4091      	lsls	r1, r2
 800072e:	000a      	movs	r2, r1
 8000730:	43d2      	mvns	r2, r2
 8000732:	401a      	ands	r2, r3
 8000734:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000736:	683b      	ldr	r3, [r7, #0]
 8000738:	019b      	lsls	r3, r3, #6
 800073a:	22ff      	movs	r2, #255	; 0xff
 800073c:	401a      	ands	r2, r3
 800073e:	1dfb      	adds	r3, r7, #7
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	0018      	movs	r0, r3
 8000744:	2303      	movs	r3, #3
 8000746:	4003      	ands	r3, r0
 8000748:	00db      	lsls	r3, r3, #3
 800074a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800074c:	481f      	ldr	r0, [pc, #124]	; (80007cc <__NVIC_SetPriority+0xd4>)
 800074e:	1dfb      	adds	r3, r7, #7
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	b25b      	sxtb	r3, r3
 8000754:	089b      	lsrs	r3, r3, #2
 8000756:	430a      	orrs	r2, r1
 8000758:	33c0      	adds	r3, #192	; 0xc0
 800075a:	009b      	lsls	r3, r3, #2
 800075c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800075e:	e031      	b.n	80007c4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000760:	4a1b      	ldr	r2, [pc, #108]	; (80007d0 <__NVIC_SetPriority+0xd8>)
 8000762:	1dfb      	adds	r3, r7, #7
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	0019      	movs	r1, r3
 8000768:	230f      	movs	r3, #15
 800076a:	400b      	ands	r3, r1
 800076c:	3b08      	subs	r3, #8
 800076e:	089b      	lsrs	r3, r3, #2
 8000770:	3306      	adds	r3, #6
 8000772:	009b      	lsls	r3, r3, #2
 8000774:	18d3      	adds	r3, r2, r3
 8000776:	3304      	adds	r3, #4
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	1dfa      	adds	r2, r7, #7
 800077c:	7812      	ldrb	r2, [r2, #0]
 800077e:	0011      	movs	r1, r2
 8000780:	2203      	movs	r2, #3
 8000782:	400a      	ands	r2, r1
 8000784:	00d2      	lsls	r2, r2, #3
 8000786:	21ff      	movs	r1, #255	; 0xff
 8000788:	4091      	lsls	r1, r2
 800078a:	000a      	movs	r2, r1
 800078c:	43d2      	mvns	r2, r2
 800078e:	401a      	ands	r2, r3
 8000790:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000792:	683b      	ldr	r3, [r7, #0]
 8000794:	019b      	lsls	r3, r3, #6
 8000796:	22ff      	movs	r2, #255	; 0xff
 8000798:	401a      	ands	r2, r3
 800079a:	1dfb      	adds	r3, r7, #7
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	0018      	movs	r0, r3
 80007a0:	2303      	movs	r3, #3
 80007a2:	4003      	ands	r3, r0
 80007a4:	00db      	lsls	r3, r3, #3
 80007a6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007a8:	4809      	ldr	r0, [pc, #36]	; (80007d0 <__NVIC_SetPriority+0xd8>)
 80007aa:	1dfb      	adds	r3, r7, #7
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	001c      	movs	r4, r3
 80007b0:	230f      	movs	r3, #15
 80007b2:	4023      	ands	r3, r4
 80007b4:	3b08      	subs	r3, #8
 80007b6:	089b      	lsrs	r3, r3, #2
 80007b8:	430a      	orrs	r2, r1
 80007ba:	3306      	adds	r3, #6
 80007bc:	009b      	lsls	r3, r3, #2
 80007be:	18c3      	adds	r3, r0, r3
 80007c0:	3304      	adds	r3, #4
 80007c2:	601a      	str	r2, [r3, #0]
}
 80007c4:	46c0      	nop			; (mov r8, r8)
 80007c6:	46bd      	mov	sp, r7
 80007c8:	b003      	add	sp, #12
 80007ca:	bd90      	pop	{r4, r7, pc}
 80007cc:	e000e100 	.word	0xe000e100
 80007d0:	e000ed00 	.word	0xe000ed00

080007d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	1e5a      	subs	r2, r3, #1
 80007e0:	2380      	movs	r3, #128	; 0x80
 80007e2:	045b      	lsls	r3, r3, #17
 80007e4:	429a      	cmp	r2, r3
 80007e6:	d301      	bcc.n	80007ec <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007e8:	2301      	movs	r3, #1
 80007ea:	e010      	b.n	800080e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007ec:	4b0a      	ldr	r3, [pc, #40]	; (8000818 <SysTick_Config+0x44>)
 80007ee:	687a      	ldr	r2, [r7, #4]
 80007f0:	3a01      	subs	r2, #1
 80007f2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007f4:	2301      	movs	r3, #1
 80007f6:	425b      	negs	r3, r3
 80007f8:	2103      	movs	r1, #3
 80007fa:	0018      	movs	r0, r3
 80007fc:	f7ff ff7c 	bl	80006f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000800:	4b05      	ldr	r3, [pc, #20]	; (8000818 <SysTick_Config+0x44>)
 8000802:	2200      	movs	r2, #0
 8000804:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000806:	4b04      	ldr	r3, [pc, #16]	; (8000818 <SysTick_Config+0x44>)
 8000808:	2207      	movs	r2, #7
 800080a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800080c:	2300      	movs	r3, #0
}
 800080e:	0018      	movs	r0, r3
 8000810:	46bd      	mov	sp, r7
 8000812:	b002      	add	sp, #8
 8000814:	bd80      	pop	{r7, pc}
 8000816:	46c0      	nop			; (mov r8, r8)
 8000818:	e000e010 	.word	0xe000e010

0800081c <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b084      	sub	sp, #16
 8000820:	af00      	add	r7, sp, #0
 8000822:	60b9      	str	r1, [r7, #8]
 8000824:	607a      	str	r2, [r7, #4]
 8000826:	210f      	movs	r1, #15
 8000828:	187b      	adds	r3, r7, r1
 800082a:	1c02      	adds	r2, r0, #0
 800082c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800082e:	68ba      	ldr	r2, [r7, #8]
 8000830:	187b      	adds	r3, r7, r1
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	b25b      	sxtb	r3, r3
 8000836:	0011      	movs	r1, r2
 8000838:	0018      	movs	r0, r3
 800083a:	f7ff ff5d 	bl	80006f8 <__NVIC_SetPriority>
}
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	46bd      	mov	sp, r7
 8000842:	b004      	add	sp, #16
 8000844:	bd80      	pop	{r7, pc}

08000846 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000846:	b580      	push	{r7, lr}
 8000848:	b082      	sub	sp, #8
 800084a:	af00      	add	r7, sp, #0
 800084c:	0002      	movs	r2, r0
 800084e:	1dfb      	adds	r3, r7, #7
 8000850:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000852:	1dfb      	adds	r3, r7, #7
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	b25b      	sxtb	r3, r3
 8000858:	0018      	movs	r0, r3
 800085a:	f7ff ff33 	bl	80006c4 <__NVIC_EnableIRQ>
}
 800085e:	46c0      	nop			; (mov r8, r8)
 8000860:	46bd      	mov	sp, r7
 8000862:	b002      	add	sp, #8
 8000864:	bd80      	pop	{r7, pc}

08000866 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000866:	b580      	push	{r7, lr}
 8000868:	b082      	sub	sp, #8
 800086a:	af00      	add	r7, sp, #0
 800086c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	0018      	movs	r0, r3
 8000872:	f7ff ffaf 	bl	80007d4 <SysTick_Config>
 8000876:	0003      	movs	r3, r0
}
 8000878:	0018      	movs	r0, r3
 800087a:	46bd      	mov	sp, r7
 800087c:	b002      	add	sp, #8
 800087e:	bd80      	pop	{r7, pc}

08000880 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b086      	sub	sp, #24
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
 8000888:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800088a:	2300      	movs	r3, #0
 800088c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800088e:	e14d      	b.n	8000b2c <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8000890:	683b      	ldr	r3, [r7, #0]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	2101      	movs	r1, #1
 8000896:	693a      	ldr	r2, [r7, #16]
 8000898:	4091      	lsls	r1, r2
 800089a:	000a      	movs	r2, r1
 800089c:	4013      	ands	r3, r2
 800089e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80008a0:	68fb      	ldr	r3, [r7, #12]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d100      	bne.n	80008a8 <HAL_GPIO_Init+0x28>
 80008a6:	e13e      	b.n	8000b26 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008a8:	683b      	ldr	r3, [r7, #0]
 80008aa:	685b      	ldr	r3, [r3, #4]
 80008ac:	2b02      	cmp	r3, #2
 80008ae:	d003      	beq.n	80008b8 <HAL_GPIO_Init+0x38>
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	685b      	ldr	r3, [r3, #4]
 80008b4:	2b12      	cmp	r3, #18
 80008b6:	d125      	bne.n	8000904 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80008b8:	693b      	ldr	r3, [r7, #16]
 80008ba:	08da      	lsrs	r2, r3, #3
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	3208      	adds	r2, #8
 80008c0:	0092      	lsls	r2, r2, #2
 80008c2:	58d3      	ldr	r3, [r2, r3]
 80008c4:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * 4U)) ;
 80008c6:	693b      	ldr	r3, [r7, #16]
 80008c8:	2207      	movs	r2, #7
 80008ca:	4013      	ands	r3, r2
 80008cc:	009b      	lsls	r3, r3, #2
 80008ce:	220f      	movs	r2, #15
 80008d0:	409a      	lsls	r2, r3
 80008d2:	0013      	movs	r3, r2
 80008d4:	43da      	mvns	r2, r3
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	4013      	ands	r3, r2
 80008da:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	691b      	ldr	r3, [r3, #16]
 80008e0:	220f      	movs	r2, #15
 80008e2:	401a      	ands	r2, r3
 80008e4:	693b      	ldr	r3, [r7, #16]
 80008e6:	2107      	movs	r1, #7
 80008e8:	400b      	ands	r3, r1
 80008ea:	009b      	lsls	r3, r3, #2
 80008ec:	409a      	lsls	r2, r3
 80008ee:	0013      	movs	r3, r2
 80008f0:	697a      	ldr	r2, [r7, #20]
 80008f2:	4313      	orrs	r3, r2
 80008f4:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80008f6:	693b      	ldr	r3, [r7, #16]
 80008f8:	08da      	lsrs	r2, r3, #3
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	3208      	adds	r2, #8
 80008fe:	0092      	lsls	r2, r2, #2
 8000900:	6979      	ldr	r1, [r7, #20]
 8000902:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800090a:	693b      	ldr	r3, [r7, #16]
 800090c:	005b      	lsls	r3, r3, #1
 800090e:	2203      	movs	r2, #3
 8000910:	409a      	lsls	r2, r3
 8000912:	0013      	movs	r3, r2
 8000914:	43da      	mvns	r2, r3
 8000916:	697b      	ldr	r3, [r7, #20]
 8000918:	4013      	ands	r3, r2
 800091a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	685b      	ldr	r3, [r3, #4]
 8000920:	2203      	movs	r2, #3
 8000922:	401a      	ands	r2, r3
 8000924:	693b      	ldr	r3, [r7, #16]
 8000926:	005b      	lsls	r3, r3, #1
 8000928:	409a      	lsls	r2, r3
 800092a:	0013      	movs	r3, r2
 800092c:	697a      	ldr	r2, [r7, #20]
 800092e:	4313      	orrs	r3, r2
 8000930:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	697a      	ldr	r2, [r7, #20]
 8000936:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	685b      	ldr	r3, [r3, #4]
 800093c:	2b01      	cmp	r3, #1
 800093e:	d00b      	beq.n	8000958 <HAL_GPIO_Init+0xd8>
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	685b      	ldr	r3, [r3, #4]
 8000944:	2b02      	cmp	r3, #2
 8000946:	d007      	beq.n	8000958 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800094c:	2b11      	cmp	r3, #17
 800094e:	d003      	beq.n	8000958 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	685b      	ldr	r3, [r3, #4]
 8000954:	2b12      	cmp	r3, #18
 8000956:	d130      	bne.n	80009ba <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	689b      	ldr	r3, [r3, #8]
 800095c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800095e:	693b      	ldr	r3, [r7, #16]
 8000960:	005b      	lsls	r3, r3, #1
 8000962:	2203      	movs	r2, #3
 8000964:	409a      	lsls	r2, r3
 8000966:	0013      	movs	r3, r2
 8000968:	43da      	mvns	r2, r3
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	4013      	ands	r3, r2
 800096e:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * 2U));
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	68da      	ldr	r2, [r3, #12]
 8000974:	693b      	ldr	r3, [r7, #16]
 8000976:	005b      	lsls	r3, r3, #1
 8000978:	409a      	lsls	r2, r3
 800097a:	0013      	movs	r3, r2
 800097c:	697a      	ldr	r2, [r7, #20]
 800097e:	4313      	orrs	r3, r2
 8000980:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	697a      	ldr	r2, [r7, #20]
 8000986:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	685b      	ldr	r3, [r3, #4]
 800098c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800098e:	2201      	movs	r2, #1
 8000990:	693b      	ldr	r3, [r7, #16]
 8000992:	409a      	lsls	r2, r3
 8000994:	0013      	movs	r3, r2
 8000996:	43da      	mvns	r2, r3
 8000998:	697b      	ldr	r3, [r7, #20]
 800099a:	4013      	ands	r3, r2
 800099c:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	685b      	ldr	r3, [r3, #4]
 80009a2:	091b      	lsrs	r3, r3, #4
 80009a4:	2201      	movs	r2, #1
 80009a6:	401a      	ands	r2, r3
 80009a8:	693b      	ldr	r3, [r7, #16]
 80009aa:	409a      	lsls	r2, r3
 80009ac:	0013      	movs	r3, r2
 80009ae:	697a      	ldr	r2, [r7, #20]
 80009b0:	4313      	orrs	r3, r2
 80009b2:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	697a      	ldr	r2, [r7, #20]
 80009b8:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	685b      	ldr	r3, [r3, #4]
 80009be:	2b03      	cmp	r3, #3
 80009c0:	d017      	beq.n	80009f2 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	68db      	ldr	r3, [r3, #12]
 80009c6:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80009c8:	693b      	ldr	r3, [r7, #16]
 80009ca:	005b      	lsls	r3, r3, #1
 80009cc:	2203      	movs	r2, #3
 80009ce:	409a      	lsls	r2, r3
 80009d0:	0013      	movs	r3, r2
 80009d2:	43da      	mvns	r2, r3
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	4013      	ands	r3, r2
 80009d8:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * 2U));
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	689a      	ldr	r2, [r3, #8]
 80009de:	693b      	ldr	r3, [r7, #16]
 80009e0:	005b      	lsls	r3, r3, #1
 80009e2:	409a      	lsls	r2, r3
 80009e4:	0013      	movs	r3, r2
 80009e6:	697a      	ldr	r2, [r7, #20]
 80009e8:	4313      	orrs	r3, r2
 80009ea:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	697a      	ldr	r2, [r7, #20]
 80009f0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	685a      	ldr	r2, [r3, #4]
 80009f6:	2380      	movs	r3, #128	; 0x80
 80009f8:	055b      	lsls	r3, r3, #21
 80009fa:	4013      	ands	r3, r2
 80009fc:	d100      	bne.n	8000a00 <HAL_GPIO_Init+0x180>
 80009fe:	e092      	b.n	8000b26 <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8000a00:	4a50      	ldr	r2, [pc, #320]	; (8000b44 <HAL_GPIO_Init+0x2c4>)
 8000a02:	693b      	ldr	r3, [r7, #16]
 8000a04:	089b      	lsrs	r3, r3, #2
 8000a06:	3318      	adds	r3, #24
 8000a08:	009b      	lsls	r3, r3, #2
 8000a0a:	589b      	ldr	r3, [r3, r2]
 8000a0c:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8000a0e:	693b      	ldr	r3, [r7, #16]
 8000a10:	2203      	movs	r2, #3
 8000a12:	4013      	ands	r3, r2
 8000a14:	00db      	lsls	r3, r3, #3
 8000a16:	220f      	movs	r2, #15
 8000a18:	409a      	lsls	r2, r3
 8000a1a:	0013      	movs	r3, r2
 8000a1c:	43da      	mvns	r2, r3
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	4013      	ands	r3, r2
 8000a22:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8000a24:	687a      	ldr	r2, [r7, #4]
 8000a26:	23a0      	movs	r3, #160	; 0xa0
 8000a28:	05db      	lsls	r3, r3, #23
 8000a2a:	429a      	cmp	r2, r3
 8000a2c:	d013      	beq.n	8000a56 <HAL_GPIO_Init+0x1d6>
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	4a45      	ldr	r2, [pc, #276]	; (8000b48 <HAL_GPIO_Init+0x2c8>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d00d      	beq.n	8000a52 <HAL_GPIO_Init+0x1d2>
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4a44      	ldr	r2, [pc, #272]	; (8000b4c <HAL_GPIO_Init+0x2cc>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d007      	beq.n	8000a4e <HAL_GPIO_Init+0x1ce>
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	4a43      	ldr	r2, [pc, #268]	; (8000b50 <HAL_GPIO_Init+0x2d0>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d101      	bne.n	8000a4a <HAL_GPIO_Init+0x1ca>
 8000a46:	2305      	movs	r3, #5
 8000a48:	e006      	b.n	8000a58 <HAL_GPIO_Init+0x1d8>
 8000a4a:	2306      	movs	r3, #6
 8000a4c:	e004      	b.n	8000a58 <HAL_GPIO_Init+0x1d8>
 8000a4e:	2302      	movs	r3, #2
 8000a50:	e002      	b.n	8000a58 <HAL_GPIO_Init+0x1d8>
 8000a52:	2301      	movs	r3, #1
 8000a54:	e000      	b.n	8000a58 <HAL_GPIO_Init+0x1d8>
 8000a56:	2300      	movs	r3, #0
 8000a58:	693a      	ldr	r2, [r7, #16]
 8000a5a:	2103      	movs	r1, #3
 8000a5c:	400a      	ands	r2, r1
 8000a5e:	00d2      	lsls	r2, r2, #3
 8000a60:	4093      	lsls	r3, r2
 8000a62:	697a      	ldr	r2, [r7, #20]
 8000a64:	4313      	orrs	r3, r2
 8000a66:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8000a68:	4936      	ldr	r1, [pc, #216]	; (8000b44 <HAL_GPIO_Init+0x2c4>)
 8000a6a:	693b      	ldr	r3, [r7, #16]
 8000a6c:	089b      	lsrs	r3, r3, #2
 8000a6e:	3318      	adds	r3, #24
 8000a70:	009b      	lsls	r3, r3, #2
 8000a72:	697a      	ldr	r2, [r7, #20]
 8000a74:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8000a76:	4a33      	ldr	r2, [pc, #204]	; (8000b44 <HAL_GPIO_Init+0x2c4>)
 8000a78:	2380      	movs	r3, #128	; 0x80
 8000a7a:	58d3      	ldr	r3, [r2, r3]
 8000a7c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	43da      	mvns	r2, r3
 8000a82:	697b      	ldr	r3, [r7, #20]
 8000a84:	4013      	ands	r3, r2
 8000a86:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	685a      	ldr	r2, [r3, #4]
 8000a8c:	2380      	movs	r3, #128	; 0x80
 8000a8e:	025b      	lsls	r3, r3, #9
 8000a90:	4013      	ands	r3, r2
 8000a92:	d003      	beq.n	8000a9c <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 8000a94:	697a      	ldr	r2, [r7, #20]
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8000a9c:	4929      	ldr	r1, [pc, #164]	; (8000b44 <HAL_GPIO_Init+0x2c4>)
 8000a9e:	2280      	movs	r2, #128	; 0x80
 8000aa0:	697b      	ldr	r3, [r7, #20]
 8000aa2:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8000aa4:	4a27      	ldr	r2, [pc, #156]	; (8000b44 <HAL_GPIO_Init+0x2c4>)
 8000aa6:	2384      	movs	r3, #132	; 0x84
 8000aa8:	58d3      	ldr	r3, [r2, r3]
 8000aaa:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	43da      	mvns	r2, r3
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	4013      	ands	r3, r2
 8000ab4:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	685a      	ldr	r2, [r3, #4]
 8000aba:	2380      	movs	r3, #128	; 0x80
 8000abc:	029b      	lsls	r3, r3, #10
 8000abe:	4013      	ands	r3, r2
 8000ac0:	d003      	beq.n	8000aca <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 8000ac2:	697a      	ldr	r2, [r7, #20]
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	4313      	orrs	r3, r2
 8000ac8:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8000aca:	491e      	ldr	r1, [pc, #120]	; (8000b44 <HAL_GPIO_Init+0x2c4>)
 8000acc:	2284      	movs	r2, #132	; 0x84
 8000ace:	697b      	ldr	r3, [r7, #20]
 8000ad0:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8000ad2:	4b1c      	ldr	r3, [pc, #112]	; (8000b44 <HAL_GPIO_Init+0x2c4>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	43da      	mvns	r2, r3
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	4013      	ands	r3, r2
 8000ae0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	685a      	ldr	r2, [r3, #4]
 8000ae6:	2380      	movs	r3, #128	; 0x80
 8000ae8:	035b      	lsls	r3, r3, #13
 8000aea:	4013      	ands	r3, r2
 8000aec:	d003      	beq.n	8000af6 <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8000aee:	697a      	ldr	r2, [r7, #20]
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	4313      	orrs	r3, r2
 8000af4:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8000af6:	4b13      	ldr	r3, [pc, #76]	; (8000b44 <HAL_GPIO_Init+0x2c4>)
 8000af8:	697a      	ldr	r2, [r7, #20]
 8000afa:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8000afc:	4b11      	ldr	r3, [pc, #68]	; (8000b44 <HAL_GPIO_Init+0x2c4>)
 8000afe:	685b      	ldr	r3, [r3, #4]
 8000b00:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	43da      	mvns	r2, r3
 8000b06:	697b      	ldr	r3, [r7, #20]
 8000b08:	4013      	ands	r3, r2
 8000b0a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	685a      	ldr	r2, [r3, #4]
 8000b10:	2380      	movs	r3, #128	; 0x80
 8000b12:	039b      	lsls	r3, r3, #14
 8000b14:	4013      	ands	r3, r2
 8000b16:	d003      	beq.n	8000b20 <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 8000b18:	697a      	ldr	r2, [r7, #20]
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8000b20:	4b08      	ldr	r3, [pc, #32]	; (8000b44 <HAL_GPIO_Init+0x2c4>)
 8000b22:	697a      	ldr	r2, [r7, #20]
 8000b24:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8000b26:	693b      	ldr	r3, [r7, #16]
 8000b28:	3301      	adds	r3, #1
 8000b2a:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	681a      	ldr	r2, [r3, #0]
 8000b30:	693b      	ldr	r3, [r7, #16]
 8000b32:	40da      	lsrs	r2, r3
 8000b34:	1e13      	subs	r3, r2, #0
 8000b36:	d000      	beq.n	8000b3a <HAL_GPIO_Init+0x2ba>
 8000b38:	e6aa      	b.n	8000890 <HAL_GPIO_Init+0x10>
  }
}
 8000b3a:	46c0      	nop			; (mov r8, r8)
 8000b3c:	46c0      	nop			; (mov r8, r8)
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	b006      	add	sp, #24
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	40021800 	.word	0x40021800
 8000b48:	50000400 	.word	0x50000400
 8000b4c:	50000800 	.word	0x50000800
 8000b50:	50001400 	.word	0x50001400

08000b54 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b084      	sub	sp, #16
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
 8000b5c:	000a      	movs	r2, r1
 8000b5e:	1cbb      	adds	r3, r7, #2
 8000b60:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	691b      	ldr	r3, [r3, #16]
 8000b66:	1cba      	adds	r2, r7, #2
 8000b68:	8812      	ldrh	r2, [r2, #0]
 8000b6a:	4013      	ands	r3, r2
 8000b6c:	d004      	beq.n	8000b78 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000b6e:	230f      	movs	r3, #15
 8000b70:	18fb      	adds	r3, r7, r3
 8000b72:	2201      	movs	r2, #1
 8000b74:	701a      	strb	r2, [r3, #0]
 8000b76:	e003      	b.n	8000b80 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000b78:	230f      	movs	r3, #15
 8000b7a:	18fb      	adds	r3, r7, r3
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000b80:	230f      	movs	r3, #15
 8000b82:	18fb      	adds	r3, r7, r3
 8000b84:	781b      	ldrb	r3, [r3, #0]
}
 8000b86:	0018      	movs	r0, r3
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	b004      	add	sp, #16
 8000b8c:	bd80      	pop	{r7, pc}

08000b8e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b8e:	b580      	push	{r7, lr}
 8000b90:	b082      	sub	sp, #8
 8000b92:	af00      	add	r7, sp, #0
 8000b94:	6078      	str	r0, [r7, #4]
 8000b96:	0008      	movs	r0, r1
 8000b98:	0011      	movs	r1, r2
 8000b9a:	1cbb      	adds	r3, r7, #2
 8000b9c:	1c02      	adds	r2, r0, #0
 8000b9e:	801a      	strh	r2, [r3, #0]
 8000ba0:	1c7b      	adds	r3, r7, #1
 8000ba2:	1c0a      	adds	r2, r1, #0
 8000ba4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ba6:	1c7b      	adds	r3, r7, #1
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d004      	beq.n	8000bb8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000bae:	1cbb      	adds	r3, r7, #2
 8000bb0:	881a      	ldrh	r2, [r3, #0]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000bb6:	e003      	b.n	8000bc0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000bb8:	1cbb      	adds	r3, r7, #2
 8000bba:	881a      	ldrh	r2, [r3, #0]
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000bc0:	46c0      	nop			; (mov r8, r8)
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	b002      	add	sp, #8
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b086      	sub	sp, #24
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d101      	bne.n	8000bda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	e1d0      	b.n	8000f7c <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	2201      	movs	r2, #1
 8000be0:	4013      	ands	r3, r2
 8000be2:	d100      	bne.n	8000be6 <HAL_RCC_OscConfig+0x1e>
 8000be4:	e069      	b.n	8000cba <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000be6:	4bc8      	ldr	r3, [pc, #800]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000be8:	689b      	ldr	r3, [r3, #8]
 8000bea:	2238      	movs	r2, #56	; 0x38
 8000bec:	4013      	ands	r3, r2
 8000bee:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	2b08      	cmp	r3, #8
 8000bf4:	d105      	bne.n	8000c02 <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d15d      	bne.n	8000cba <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	e1bc      	b.n	8000f7c <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	685a      	ldr	r2, [r3, #4]
 8000c06:	2380      	movs	r3, #128	; 0x80
 8000c08:	025b      	lsls	r3, r3, #9
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	d107      	bne.n	8000c1e <HAL_RCC_OscConfig+0x56>
 8000c0e:	4bbe      	ldr	r3, [pc, #760]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	4bbd      	ldr	r3, [pc, #756]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000c14:	2180      	movs	r1, #128	; 0x80
 8000c16:	0249      	lsls	r1, r1, #9
 8000c18:	430a      	orrs	r2, r1
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	e020      	b.n	8000c60 <HAL_RCC_OscConfig+0x98>
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	685a      	ldr	r2, [r3, #4]
 8000c22:	23a0      	movs	r3, #160	; 0xa0
 8000c24:	02db      	lsls	r3, r3, #11
 8000c26:	429a      	cmp	r2, r3
 8000c28:	d10e      	bne.n	8000c48 <HAL_RCC_OscConfig+0x80>
 8000c2a:	4bb7      	ldr	r3, [pc, #732]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000c2c:	681a      	ldr	r2, [r3, #0]
 8000c2e:	4bb6      	ldr	r3, [pc, #728]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000c30:	2180      	movs	r1, #128	; 0x80
 8000c32:	02c9      	lsls	r1, r1, #11
 8000c34:	430a      	orrs	r2, r1
 8000c36:	601a      	str	r2, [r3, #0]
 8000c38:	4bb3      	ldr	r3, [pc, #716]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	4bb2      	ldr	r3, [pc, #712]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000c3e:	2180      	movs	r1, #128	; 0x80
 8000c40:	0249      	lsls	r1, r1, #9
 8000c42:	430a      	orrs	r2, r1
 8000c44:	601a      	str	r2, [r3, #0]
 8000c46:	e00b      	b.n	8000c60 <HAL_RCC_OscConfig+0x98>
 8000c48:	4baf      	ldr	r3, [pc, #700]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	4bae      	ldr	r3, [pc, #696]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000c4e:	49af      	ldr	r1, [pc, #700]	; (8000f0c <HAL_RCC_OscConfig+0x344>)
 8000c50:	400a      	ands	r2, r1
 8000c52:	601a      	str	r2, [r3, #0]
 8000c54:	4bac      	ldr	r3, [pc, #688]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000c56:	681a      	ldr	r2, [r3, #0]
 8000c58:	4bab      	ldr	r3, [pc, #684]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000c5a:	49ad      	ldr	r1, [pc, #692]	; (8000f10 <HAL_RCC_OscConfig+0x348>)
 8000c5c:	400a      	ands	r2, r1
 8000c5e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d014      	beq.n	8000c92 <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c68:	f7ff fd22 	bl	80006b0 <HAL_GetTick>
 8000c6c:	0003      	movs	r3, r0
 8000c6e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000c70:	e008      	b.n	8000c84 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8000c72:	f7ff fd1d 	bl	80006b0 <HAL_GetTick>
 8000c76:	0002      	movs	r2, r0
 8000c78:	693b      	ldr	r3, [r7, #16]
 8000c7a:	1ad3      	subs	r3, r2, r3
 8000c7c:	2b64      	cmp	r3, #100	; 0x64
 8000c7e:	d901      	bls.n	8000c84 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8000c80:	2303      	movs	r3, #3
 8000c82:	e17b      	b.n	8000f7c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000c84:	4ba0      	ldr	r3, [pc, #640]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000c86:	681a      	ldr	r2, [r3, #0]
 8000c88:	2380      	movs	r3, #128	; 0x80
 8000c8a:	029b      	lsls	r3, r3, #10
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	d0f0      	beq.n	8000c72 <HAL_RCC_OscConfig+0xaa>
 8000c90:	e013      	b.n	8000cba <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c92:	f7ff fd0d 	bl	80006b0 <HAL_GetTick>
 8000c96:	0003      	movs	r3, r0
 8000c98:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000c9a:	e008      	b.n	8000cae <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8000c9c:	f7ff fd08 	bl	80006b0 <HAL_GetTick>
 8000ca0:	0002      	movs	r2, r0
 8000ca2:	693b      	ldr	r3, [r7, #16]
 8000ca4:	1ad3      	subs	r3, r2, r3
 8000ca6:	2b64      	cmp	r3, #100	; 0x64
 8000ca8:	d901      	bls.n	8000cae <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8000caa:	2303      	movs	r3, #3
 8000cac:	e166      	b.n	8000f7c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000cae:	4b96      	ldr	r3, [pc, #600]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	2380      	movs	r3, #128	; 0x80
 8000cb4:	029b      	lsls	r3, r3, #10
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	d1f0      	bne.n	8000c9c <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	2202      	movs	r2, #2
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	d100      	bne.n	8000cc6 <HAL_RCC_OscConfig+0xfe>
 8000cc4:	e086      	b.n	8000dd4 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000cc6:	4b90      	ldr	r3, [pc, #576]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000cc8:	689b      	ldr	r3, [r3, #8]
 8000cca:	2238      	movs	r2, #56	; 0x38
 8000ccc:	4013      	ands	r3, r2
 8000cce:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d12f      	bne.n	8000d36 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	68db      	ldr	r3, [r3, #12]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d101      	bne.n	8000ce2 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	e14c      	b.n	8000f7c <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ce2:	4b89      	ldr	r3, [pc, #548]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000ce4:	685b      	ldr	r3, [r3, #4]
 8000ce6:	4a8b      	ldr	r2, [pc, #556]	; (8000f14 <HAL_RCC_OscConfig+0x34c>)
 8000ce8:	4013      	ands	r3, r2
 8000cea:	0019      	movs	r1, r3
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	695b      	ldr	r3, [r3, #20]
 8000cf0:	021a      	lsls	r2, r3, #8
 8000cf2:	4b85      	ldr	r3, [pc, #532]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000cf4:	430a      	orrs	r2, r1
 8000cf6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d112      	bne.n	8000d24 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000cfe:	4b82      	ldr	r3, [pc, #520]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	4a85      	ldr	r2, [pc, #532]	; (8000f18 <HAL_RCC_OscConfig+0x350>)
 8000d04:	4013      	ands	r3, r2
 8000d06:	0019      	movs	r1, r3
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	691a      	ldr	r2, [r3, #16]
 8000d0c:	4b7e      	ldr	r3, [pc, #504]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000d0e:	430a      	orrs	r2, r1
 8000d10:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000d12:	4b7d      	ldr	r3, [pc, #500]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	0adb      	lsrs	r3, r3, #11
 8000d18:	2207      	movs	r2, #7
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	4a7f      	ldr	r2, [pc, #508]	; (8000f1c <HAL_RCC_OscConfig+0x354>)
 8000d1e:	40da      	lsrs	r2, r3
 8000d20:	4b7f      	ldr	r3, [pc, #508]	; (8000f20 <HAL_RCC_OscConfig+0x358>)
 8000d22:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000d24:	4b7f      	ldr	r3, [pc, #508]	; (8000f24 <HAL_RCC_OscConfig+0x35c>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	0018      	movs	r0, r3
 8000d2a:	f7ff fc65 	bl	80005f8 <HAL_InitTick>
 8000d2e:	1e03      	subs	r3, r0, #0
 8000d30:	d050      	beq.n	8000dd4 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8000d32:	2301      	movs	r3, #1
 8000d34:	e122      	b.n	8000f7c <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	68db      	ldr	r3, [r3, #12]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d030      	beq.n	8000da0 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000d3e:	4b72      	ldr	r3, [pc, #456]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4a75      	ldr	r2, [pc, #468]	; (8000f18 <HAL_RCC_OscConfig+0x350>)
 8000d44:	4013      	ands	r3, r2
 8000d46:	0019      	movs	r1, r3
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	691a      	ldr	r2, [r3, #16]
 8000d4c:	4b6e      	ldr	r3, [pc, #440]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000d4e:	430a      	orrs	r2, r1
 8000d50:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8000d52:	4b6d      	ldr	r3, [pc, #436]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000d54:	681a      	ldr	r2, [r3, #0]
 8000d56:	4b6c      	ldr	r3, [pc, #432]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000d58:	2180      	movs	r1, #128	; 0x80
 8000d5a:	0049      	lsls	r1, r1, #1
 8000d5c:	430a      	orrs	r2, r1
 8000d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d60:	f7ff fca6 	bl	80006b0 <HAL_GetTick>
 8000d64:	0003      	movs	r3, r0
 8000d66:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d68:	e008      	b.n	8000d7c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8000d6a:	f7ff fca1 	bl	80006b0 <HAL_GetTick>
 8000d6e:	0002      	movs	r2, r0
 8000d70:	693b      	ldr	r3, [r7, #16]
 8000d72:	1ad3      	subs	r3, r2, r3
 8000d74:	2b02      	cmp	r3, #2
 8000d76:	d901      	bls.n	8000d7c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000d78:	2303      	movs	r3, #3
 8000d7a:	e0ff      	b.n	8000f7c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d7c:	4b62      	ldr	r3, [pc, #392]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000d7e:	681a      	ldr	r2, [r3, #0]
 8000d80:	2380      	movs	r3, #128	; 0x80
 8000d82:	00db      	lsls	r3, r3, #3
 8000d84:	4013      	ands	r3, r2
 8000d86:	d0f0      	beq.n	8000d6a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d88:	4b5f      	ldr	r3, [pc, #380]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000d8a:	685b      	ldr	r3, [r3, #4]
 8000d8c:	4a61      	ldr	r2, [pc, #388]	; (8000f14 <HAL_RCC_OscConfig+0x34c>)
 8000d8e:	4013      	ands	r3, r2
 8000d90:	0019      	movs	r1, r3
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	695b      	ldr	r3, [r3, #20]
 8000d96:	021a      	lsls	r2, r3, #8
 8000d98:	4b5b      	ldr	r3, [pc, #364]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000d9a:	430a      	orrs	r2, r1
 8000d9c:	605a      	str	r2, [r3, #4]
 8000d9e:	e019      	b.n	8000dd4 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8000da0:	4b59      	ldr	r3, [pc, #356]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	4b58      	ldr	r3, [pc, #352]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000da6:	4960      	ldr	r1, [pc, #384]	; (8000f28 <HAL_RCC_OscConfig+0x360>)
 8000da8:	400a      	ands	r2, r1
 8000daa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000dac:	f7ff fc80 	bl	80006b0 <HAL_GetTick>
 8000db0:	0003      	movs	r3, r0
 8000db2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000db4:	e008      	b.n	8000dc8 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8000db6:	f7ff fc7b 	bl	80006b0 <HAL_GetTick>
 8000dba:	0002      	movs	r2, r0
 8000dbc:	693b      	ldr	r3, [r7, #16]
 8000dbe:	1ad3      	subs	r3, r2, r3
 8000dc0:	2b02      	cmp	r3, #2
 8000dc2:	d901      	bls.n	8000dc8 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8000dc4:	2303      	movs	r3, #3
 8000dc6:	e0d9      	b.n	8000f7c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000dc8:	4b4f      	ldr	r3, [pc, #316]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	2380      	movs	r3, #128	; 0x80
 8000dce:	00db      	lsls	r3, r3, #3
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	d1f0      	bne.n	8000db6 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	2208      	movs	r2, #8
 8000dda:	4013      	ands	r3, r2
 8000ddc:	d042      	beq.n	8000e64 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8000dde:	4b4a      	ldr	r3, [pc, #296]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000de0:	689b      	ldr	r3, [r3, #8]
 8000de2:	2238      	movs	r2, #56	; 0x38
 8000de4:	4013      	ands	r3, r2
 8000de6:	2b18      	cmp	r3, #24
 8000de8:	d105      	bne.n	8000df6 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	699b      	ldr	r3, [r3, #24]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d138      	bne.n	8000e64 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8000df2:	2301      	movs	r3, #1
 8000df4:	e0c2      	b.n	8000f7c <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	699b      	ldr	r3, [r3, #24]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d019      	beq.n	8000e32 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8000dfe:	4b42      	ldr	r3, [pc, #264]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000e00:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e02:	4b41      	ldr	r3, [pc, #260]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000e04:	2101      	movs	r1, #1
 8000e06:	430a      	orrs	r2, r1
 8000e08:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e0a:	f7ff fc51 	bl	80006b0 <HAL_GetTick>
 8000e0e:	0003      	movs	r3, r0
 8000e10:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8000e12:	e008      	b.n	8000e26 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8000e14:	f7ff fc4c 	bl	80006b0 <HAL_GetTick>
 8000e18:	0002      	movs	r2, r0
 8000e1a:	693b      	ldr	r3, [r7, #16]
 8000e1c:	1ad3      	subs	r3, r2, r3
 8000e1e:	2b02      	cmp	r3, #2
 8000e20:	d901      	bls.n	8000e26 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 8000e22:	2303      	movs	r3, #3
 8000e24:	e0aa      	b.n	8000f7c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8000e26:	4b38      	ldr	r3, [pc, #224]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000e28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e2a:	2202      	movs	r2, #2
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	d0f1      	beq.n	8000e14 <HAL_RCC_OscConfig+0x24c>
 8000e30:	e018      	b.n	8000e64 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8000e32:	4b35      	ldr	r3, [pc, #212]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000e34:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000e36:	4b34      	ldr	r3, [pc, #208]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000e38:	2101      	movs	r1, #1
 8000e3a:	438a      	bics	r2, r1
 8000e3c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e3e:	f7ff fc37 	bl	80006b0 <HAL_GetTick>
 8000e42:	0003      	movs	r3, r0
 8000e44:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8000e46:	e008      	b.n	8000e5a <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8000e48:	f7ff fc32 	bl	80006b0 <HAL_GetTick>
 8000e4c:	0002      	movs	r2, r0
 8000e4e:	693b      	ldr	r3, [r7, #16]
 8000e50:	1ad3      	subs	r3, r2, r3
 8000e52:	2b02      	cmp	r3, #2
 8000e54:	d901      	bls.n	8000e5a <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 8000e56:	2303      	movs	r3, #3
 8000e58:	e090      	b.n	8000f7c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8000e5a:	4b2b      	ldr	r3, [pc, #172]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000e5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e5e:	2202      	movs	r2, #2
 8000e60:	4013      	ands	r3, r2
 8000e62:	d1f1      	bne.n	8000e48 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	2204      	movs	r2, #4
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	d100      	bne.n	8000e70 <HAL_RCC_OscConfig+0x2a8>
 8000e6e:	e084      	b.n	8000f7a <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e70:	230f      	movs	r3, #15
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	2200      	movs	r2, #0
 8000e76:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8000e78:	4b23      	ldr	r3, [pc, #140]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000e7a:	689b      	ldr	r3, [r3, #8]
 8000e7c:	2238      	movs	r2, #56	; 0x38
 8000e7e:	4013      	ands	r3, r2
 8000e80:	2b20      	cmp	r3, #32
 8000e82:	d106      	bne.n	8000e92 <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	689b      	ldr	r3, [r3, #8]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d000      	beq.n	8000e8e <HAL_RCC_OscConfig+0x2c6>
 8000e8c:	e075      	b.n	8000f7a <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	e074      	b.n	8000f7c <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	689b      	ldr	r3, [r3, #8]
 8000e96:	2b01      	cmp	r3, #1
 8000e98:	d106      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x2e0>
 8000e9a:	4b1b      	ldr	r3, [pc, #108]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000e9c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000e9e:	4b1a      	ldr	r3, [pc, #104]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000ea0:	2101      	movs	r1, #1
 8000ea2:	430a      	orrs	r2, r1
 8000ea4:	65da      	str	r2, [r3, #92]	; 0x5c
 8000ea6:	e01c      	b.n	8000ee2 <HAL_RCC_OscConfig+0x31a>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	689b      	ldr	r3, [r3, #8]
 8000eac:	2b05      	cmp	r3, #5
 8000eae:	d10c      	bne.n	8000eca <HAL_RCC_OscConfig+0x302>
 8000eb0:	4b15      	ldr	r3, [pc, #84]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000eb2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000eb4:	4b14      	ldr	r3, [pc, #80]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000eb6:	2104      	movs	r1, #4
 8000eb8:	430a      	orrs	r2, r1
 8000eba:	65da      	str	r2, [r3, #92]	; 0x5c
 8000ebc:	4b12      	ldr	r3, [pc, #72]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000ebe:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000ec0:	4b11      	ldr	r3, [pc, #68]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000ec2:	2101      	movs	r1, #1
 8000ec4:	430a      	orrs	r2, r1
 8000ec6:	65da      	str	r2, [r3, #92]	; 0x5c
 8000ec8:	e00b      	b.n	8000ee2 <HAL_RCC_OscConfig+0x31a>
 8000eca:	4b0f      	ldr	r3, [pc, #60]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000ecc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000ece:	4b0e      	ldr	r3, [pc, #56]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000ed0:	2101      	movs	r1, #1
 8000ed2:	438a      	bics	r2, r1
 8000ed4:	65da      	str	r2, [r3, #92]	; 0x5c
 8000ed6:	4b0c      	ldr	r3, [pc, #48]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000ed8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000eda:	4b0b      	ldr	r3, [pc, #44]	; (8000f08 <HAL_RCC_OscConfig+0x340>)
 8000edc:	2104      	movs	r1, #4
 8000ede:	438a      	bics	r2, r1
 8000ee0:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	689b      	ldr	r3, [r3, #8]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d028      	beq.n	8000f3c <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000eea:	f7ff fbe1 	bl	80006b0 <HAL_GetTick>
 8000eee:	0003      	movs	r3, r0
 8000ef0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8000ef2:	e01d      	b.n	8000f30 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ef4:	f7ff fbdc 	bl	80006b0 <HAL_GetTick>
 8000ef8:	0002      	movs	r2, r0
 8000efa:	693b      	ldr	r3, [r7, #16]
 8000efc:	1ad3      	subs	r3, r2, r3
 8000efe:	4a0b      	ldr	r2, [pc, #44]	; (8000f2c <HAL_RCC_OscConfig+0x364>)
 8000f00:	4293      	cmp	r3, r2
 8000f02:	d915      	bls.n	8000f30 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8000f04:	2303      	movs	r3, #3
 8000f06:	e039      	b.n	8000f7c <HAL_RCC_OscConfig+0x3b4>
 8000f08:	40021000 	.word	0x40021000
 8000f0c:	fffeffff 	.word	0xfffeffff
 8000f10:	fffbffff 	.word	0xfffbffff
 8000f14:	ffff80ff 	.word	0xffff80ff
 8000f18:	ffffc7ff 	.word	0xffffc7ff
 8000f1c:	02dc6c00 	.word	0x02dc6c00
 8000f20:	20000000 	.word	0x20000000
 8000f24:	20000004 	.word	0x20000004
 8000f28:	fffffeff 	.word	0xfffffeff
 8000f2c:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8000f30:	4b14      	ldr	r3, [pc, #80]	; (8000f84 <HAL_RCC_OscConfig+0x3bc>)
 8000f32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f34:	2202      	movs	r2, #2
 8000f36:	4013      	ands	r3, r2
 8000f38:	d0dc      	beq.n	8000ef4 <HAL_RCC_OscConfig+0x32c>
 8000f3a:	e013      	b.n	8000f64 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f3c:	f7ff fbb8 	bl	80006b0 <HAL_GetTick>
 8000f40:	0003      	movs	r3, r0
 8000f42:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8000f44:	e009      	b.n	8000f5a <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f46:	f7ff fbb3 	bl	80006b0 <HAL_GetTick>
 8000f4a:	0002      	movs	r2, r0
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	1ad3      	subs	r3, r2, r3
 8000f50:	4a0d      	ldr	r2, [pc, #52]	; (8000f88 <HAL_RCC_OscConfig+0x3c0>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d901      	bls.n	8000f5a <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8000f56:	2303      	movs	r3, #3
 8000f58:	e010      	b.n	8000f7c <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8000f5a:	4b0a      	ldr	r3, [pc, #40]	; (8000f84 <HAL_RCC_OscConfig+0x3bc>)
 8000f5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f5e:	2202      	movs	r2, #2
 8000f60:	4013      	ands	r3, r2
 8000f62:	d1f0      	bne.n	8000f46 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8000f64:	230f      	movs	r3, #15
 8000f66:	18fb      	adds	r3, r7, r3
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d105      	bne.n	8000f7a <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8000f6e:	4b05      	ldr	r3, [pc, #20]	; (8000f84 <HAL_RCC_OscConfig+0x3bc>)
 8000f70:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000f72:	4b04      	ldr	r3, [pc, #16]	; (8000f84 <HAL_RCC_OscConfig+0x3bc>)
 8000f74:	4905      	ldr	r1, [pc, #20]	; (8000f8c <HAL_RCC_OscConfig+0x3c4>)
 8000f76:	400a      	ands	r2, r1
 8000f78:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
  return HAL_OK;
 8000f7a:	2300      	movs	r3, #0
}
 8000f7c:	0018      	movs	r0, r3
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	b006      	add	sp, #24
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	40021000 	.word	0x40021000
 8000f88:	00001388 	.word	0x00001388
 8000f8c:	efffffff 	.word	0xefffffff

08000f90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d101      	bne.n	8000fa4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	e0e9      	b.n	8001178 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000fa4:	4b76      	ldr	r3, [pc, #472]	; (8001180 <HAL_RCC_ClockConfig+0x1f0>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	2207      	movs	r2, #7
 8000faa:	4013      	ands	r3, r2
 8000fac:	683a      	ldr	r2, [r7, #0]
 8000fae:	429a      	cmp	r2, r3
 8000fb0:	d91e      	bls.n	8000ff0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fb2:	4b73      	ldr	r3, [pc, #460]	; (8001180 <HAL_RCC_ClockConfig+0x1f0>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	2207      	movs	r2, #7
 8000fb8:	4393      	bics	r3, r2
 8000fba:	0019      	movs	r1, r3
 8000fbc:	4b70      	ldr	r3, [pc, #448]	; (8001180 <HAL_RCC_ClockConfig+0x1f0>)
 8000fbe:	683a      	ldr	r2, [r7, #0]
 8000fc0:	430a      	orrs	r2, r1
 8000fc2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8000fc4:	f7ff fb74 	bl	80006b0 <HAL_GetTick>
 8000fc8:	0003      	movs	r3, r0
 8000fca:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000fcc:	e009      	b.n	8000fe2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8000fce:	f7ff fb6f 	bl	80006b0 <HAL_GetTick>
 8000fd2:	0002      	movs	r2, r0
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	1ad3      	subs	r3, r2, r3
 8000fd8:	4a6a      	ldr	r2, [pc, #424]	; (8001184 <HAL_RCC_ClockConfig+0x1f4>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d901      	bls.n	8000fe2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8000fde:	2303      	movs	r3, #3
 8000fe0:	e0ca      	b.n	8001178 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000fe2:	4b67      	ldr	r3, [pc, #412]	; (8001180 <HAL_RCC_ClockConfig+0x1f0>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	2207      	movs	r2, #7
 8000fe8:	4013      	ands	r3, r2
 8000fea:	683a      	ldr	r2, [r7, #0]
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d1ee      	bne.n	8000fce <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	2202      	movs	r2, #2
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	d017      	beq.n	800102a <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	2204      	movs	r2, #4
 8001000:	4013      	ands	r3, r2
 8001002:	d008      	beq.n	8001016 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001004:	4b60      	ldr	r3, [pc, #384]	; (8001188 <HAL_RCC_ClockConfig+0x1f8>)
 8001006:	689b      	ldr	r3, [r3, #8]
 8001008:	4a60      	ldr	r2, [pc, #384]	; (800118c <HAL_RCC_ClockConfig+0x1fc>)
 800100a:	401a      	ands	r2, r3
 800100c:	4b5e      	ldr	r3, [pc, #376]	; (8001188 <HAL_RCC_ClockConfig+0x1f8>)
 800100e:	21b0      	movs	r1, #176	; 0xb0
 8001010:	0109      	lsls	r1, r1, #4
 8001012:	430a      	orrs	r2, r1
 8001014:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001016:	4b5c      	ldr	r3, [pc, #368]	; (8001188 <HAL_RCC_ClockConfig+0x1f8>)
 8001018:	689b      	ldr	r3, [r3, #8]
 800101a:	4a5d      	ldr	r2, [pc, #372]	; (8001190 <HAL_RCC_ClockConfig+0x200>)
 800101c:	4013      	ands	r3, r2
 800101e:	0019      	movs	r1, r3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	68da      	ldr	r2, [r3, #12]
 8001024:	4b58      	ldr	r3, [pc, #352]	; (8001188 <HAL_RCC_ClockConfig+0x1f8>)
 8001026:	430a      	orrs	r2, r1
 8001028:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	2201      	movs	r2, #1
 8001030:	4013      	ands	r3, r2
 8001032:	d055      	beq.n	80010e0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 8001034:	4b54      	ldr	r3, [pc, #336]	; (8001188 <HAL_RCC_ClockConfig+0x1f8>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	221c      	movs	r2, #28
 800103a:	4393      	bics	r3, r2
 800103c:	0019      	movs	r1, r3
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	689a      	ldr	r2, [r3, #8]
 8001042:	4b51      	ldr	r3, [pc, #324]	; (8001188 <HAL_RCC_ClockConfig+0x1f8>)
 8001044:	430a      	orrs	r2, r1
 8001046:	601a      	str	r2, [r3, #0]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	2b01      	cmp	r3, #1
 800104e:	d107      	bne.n	8001060 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001050:	4b4d      	ldr	r3, [pc, #308]	; (8001188 <HAL_RCC_ClockConfig+0x1f8>)
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	2380      	movs	r3, #128	; 0x80
 8001056:	029b      	lsls	r3, r3, #10
 8001058:	4013      	ands	r3, r2
 800105a:	d11f      	bne.n	800109c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800105c:	2301      	movs	r3, #1
 800105e:	e08b      	b.n	8001178 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d107      	bne.n	8001078 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001068:	4b47      	ldr	r3, [pc, #284]	; (8001188 <HAL_RCC_ClockConfig+0x1f8>)
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	2380      	movs	r3, #128	; 0x80
 800106e:	00db      	lsls	r3, r3, #3
 8001070:	4013      	ands	r3, r2
 8001072:	d113      	bne.n	800109c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	e07f      	b.n	8001178 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	2b03      	cmp	r3, #3
 800107e:	d106      	bne.n	800108e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8001080:	4b41      	ldr	r3, [pc, #260]	; (8001188 <HAL_RCC_ClockConfig+0x1f8>)
 8001082:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001084:	2202      	movs	r2, #2
 8001086:	4013      	ands	r3, r2
 8001088:	d108      	bne.n	800109c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800108a:	2301      	movs	r3, #1
 800108c:	e074      	b.n	8001178 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800108e:	4b3e      	ldr	r3, [pc, #248]	; (8001188 <HAL_RCC_ClockConfig+0x1f8>)
 8001090:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001092:	2202      	movs	r2, #2
 8001094:	4013      	ands	r3, r2
 8001096:	d101      	bne.n	800109c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001098:	2301      	movs	r3, #1
 800109a:	e06d      	b.n	8001178 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800109c:	4b3a      	ldr	r3, [pc, #232]	; (8001188 <HAL_RCC_ClockConfig+0x1f8>)
 800109e:	689b      	ldr	r3, [r3, #8]
 80010a0:	2207      	movs	r2, #7
 80010a2:	4393      	bics	r3, r2
 80010a4:	0019      	movs	r1, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	685a      	ldr	r2, [r3, #4]
 80010aa:	4b37      	ldr	r3, [pc, #220]	; (8001188 <HAL_RCC_ClockConfig+0x1f8>)
 80010ac:	430a      	orrs	r2, r1
 80010ae:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80010b0:	f7ff fafe 	bl	80006b0 <HAL_GetTick>
 80010b4:	0003      	movs	r3, r0
 80010b6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010b8:	e009      	b.n	80010ce <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80010ba:	f7ff faf9 	bl	80006b0 <HAL_GetTick>
 80010be:	0002      	movs	r2, r0
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	4a2f      	ldr	r2, [pc, #188]	; (8001184 <HAL_RCC_ClockConfig+0x1f4>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d901      	bls.n	80010ce <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80010ca:	2303      	movs	r3, #3
 80010cc:	e054      	b.n	8001178 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010ce:	4b2e      	ldr	r3, [pc, #184]	; (8001188 <HAL_RCC_ClockConfig+0x1f8>)
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	2238      	movs	r2, #56	; 0x38
 80010d4:	401a      	ands	r2, r3
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	00db      	lsls	r3, r3, #3
 80010dc:	429a      	cmp	r2, r3
 80010de:	d1ec      	bne.n	80010ba <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80010e0:	4b27      	ldr	r3, [pc, #156]	; (8001180 <HAL_RCC_ClockConfig+0x1f0>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2207      	movs	r2, #7
 80010e6:	4013      	ands	r3, r2
 80010e8:	683a      	ldr	r2, [r7, #0]
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d21e      	bcs.n	800112c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010ee:	4b24      	ldr	r3, [pc, #144]	; (8001180 <HAL_RCC_ClockConfig+0x1f0>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	2207      	movs	r2, #7
 80010f4:	4393      	bics	r3, r2
 80010f6:	0019      	movs	r1, r3
 80010f8:	4b21      	ldr	r3, [pc, #132]	; (8001180 <HAL_RCC_ClockConfig+0x1f0>)
 80010fa:	683a      	ldr	r2, [r7, #0]
 80010fc:	430a      	orrs	r2, r1
 80010fe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001100:	f7ff fad6 	bl	80006b0 <HAL_GetTick>
 8001104:	0003      	movs	r3, r0
 8001106:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001108:	e009      	b.n	800111e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800110a:	f7ff fad1 	bl	80006b0 <HAL_GetTick>
 800110e:	0002      	movs	r2, r0
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	4a1b      	ldr	r2, [pc, #108]	; (8001184 <HAL_RCC_ClockConfig+0x1f4>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d901      	bls.n	800111e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800111a:	2303      	movs	r3, #3
 800111c:	e02c      	b.n	8001178 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800111e:	4b18      	ldr	r3, [pc, #96]	; (8001180 <HAL_RCC_ClockConfig+0x1f0>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	2207      	movs	r2, #7
 8001124:	4013      	ands	r3, r2
 8001126:	683a      	ldr	r2, [r7, #0]
 8001128:	429a      	cmp	r2, r3
 800112a:	d1ee      	bne.n	800110a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	2204      	movs	r2, #4
 8001132:	4013      	ands	r3, r2
 8001134:	d009      	beq.n	800114a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001136:	4b14      	ldr	r3, [pc, #80]	; (8001188 <HAL_RCC_ClockConfig+0x1f8>)
 8001138:	689b      	ldr	r3, [r3, #8]
 800113a:	4a16      	ldr	r2, [pc, #88]	; (8001194 <HAL_RCC_ClockConfig+0x204>)
 800113c:	4013      	ands	r3, r2
 800113e:	0019      	movs	r1, r3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	691a      	ldr	r2, [r3, #16]
 8001144:	4b10      	ldr	r3, [pc, #64]	; (8001188 <HAL_RCC_ClockConfig+0x1f8>)
 8001146:	430a      	orrs	r2, r1
 8001148:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800114a:	f000 f82b 	bl	80011a4 <HAL_RCC_GetSysClockFreq>
 800114e:	0001      	movs	r1, r0
 8001150:	4b0d      	ldr	r3, [pc, #52]	; (8001188 <HAL_RCC_ClockConfig+0x1f8>)
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	0a1b      	lsrs	r3, r3, #8
 8001156:	220f      	movs	r2, #15
 8001158:	401a      	ands	r2, r3
 800115a:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <HAL_RCC_ClockConfig+0x208>)
 800115c:	0092      	lsls	r2, r2, #2
 800115e:	58d3      	ldr	r3, [r2, r3]
 8001160:	221f      	movs	r2, #31
 8001162:	4013      	ands	r3, r2
 8001164:	000a      	movs	r2, r1
 8001166:	40da      	lsrs	r2, r3
 8001168:	4b0c      	ldr	r3, [pc, #48]	; (800119c <HAL_RCC_ClockConfig+0x20c>)
 800116a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800116c:	4b0c      	ldr	r3, [pc, #48]	; (80011a0 <HAL_RCC_ClockConfig+0x210>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	0018      	movs	r0, r3
 8001172:	f7ff fa41 	bl	80005f8 <HAL_InitTick>
 8001176:	0003      	movs	r3, r0
}
 8001178:	0018      	movs	r0, r3
 800117a:	46bd      	mov	sp, r7
 800117c:	b004      	add	sp, #16
 800117e:	bd80      	pop	{r7, pc}
 8001180:	40022000 	.word	0x40022000
 8001184:	00001388 	.word	0x00001388
 8001188:	40021000 	.word	0x40021000
 800118c:	ffff84ff 	.word	0xffff84ff
 8001190:	fffff0ff 	.word	0xfffff0ff
 8001194:	ffff8fff 	.word	0xffff8fff
 8001198:	080023e4 	.word	0x080023e4
 800119c:	20000000 	.word	0x20000000
 80011a0:	20000004 	.word	0x20000004

080011a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80011aa:	4b1c      	ldr	r3, [pc, #112]	; (800121c <HAL_RCC_GetSysClockFreq+0x78>)
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	2238      	movs	r2, #56	; 0x38
 80011b0:	4013      	ands	r3, r2
 80011b2:	d10f      	bne.n	80011d4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80011b4:	4b19      	ldr	r3, [pc, #100]	; (800121c <HAL_RCC_GetSysClockFreq+0x78>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	0adb      	lsrs	r3, r3, #11
 80011ba:	2207      	movs	r2, #7
 80011bc:	4013      	ands	r3, r2
 80011be:	2201      	movs	r2, #1
 80011c0:	409a      	lsls	r2, r3
 80011c2:	0013      	movs	r3, r2
 80011c4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80011c6:	6839      	ldr	r1, [r7, #0]
 80011c8:	4815      	ldr	r0, [pc, #84]	; (8001220 <HAL_RCC_GetSysClockFreq+0x7c>)
 80011ca:	f7fe ff9d 	bl	8000108 <__udivsi3>
 80011ce:	0003      	movs	r3, r0
 80011d0:	607b      	str	r3, [r7, #4]
 80011d2:	e01e      	b.n	8001212 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80011d4:	4b11      	ldr	r3, [pc, #68]	; (800121c <HAL_RCC_GetSysClockFreq+0x78>)
 80011d6:	689b      	ldr	r3, [r3, #8]
 80011d8:	2238      	movs	r2, #56	; 0x38
 80011da:	4013      	ands	r3, r2
 80011dc:	2b08      	cmp	r3, #8
 80011de:	d102      	bne.n	80011e6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80011e0:	4b10      	ldr	r3, [pc, #64]	; (8001224 <HAL_RCC_GetSysClockFreq+0x80>)
 80011e2:	607b      	str	r3, [r7, #4]
 80011e4:	e015      	b.n	8001212 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80011e6:	4b0d      	ldr	r3, [pc, #52]	; (800121c <HAL_RCC_GetSysClockFreq+0x78>)
 80011e8:	689b      	ldr	r3, [r3, #8]
 80011ea:	2238      	movs	r2, #56	; 0x38
 80011ec:	4013      	ands	r3, r2
 80011ee:	2b20      	cmp	r3, #32
 80011f0:	d103      	bne.n	80011fa <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80011f2:	2380      	movs	r3, #128	; 0x80
 80011f4:	021b      	lsls	r3, r3, #8
 80011f6:	607b      	str	r3, [r7, #4]
 80011f8:	e00b      	b.n	8001212 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80011fa:	4b08      	ldr	r3, [pc, #32]	; (800121c <HAL_RCC_GetSysClockFreq+0x78>)
 80011fc:	689b      	ldr	r3, [r3, #8]
 80011fe:	2238      	movs	r2, #56	; 0x38
 8001200:	4013      	ands	r3, r2
 8001202:	2b18      	cmp	r3, #24
 8001204:	d103      	bne.n	800120e <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001206:	23fa      	movs	r3, #250	; 0xfa
 8001208:	01db      	lsls	r3, r3, #7
 800120a:	607b      	str	r3, [r7, #4]
 800120c:	e001      	b.n	8001212 <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else
  {
    sysclockfreq = 0U;
 800120e:	2300      	movs	r3, #0
 8001210:	607b      	str	r3, [r7, #4]
  }

  return sysclockfreq;
 8001212:	687b      	ldr	r3, [r7, #4]
}
 8001214:	0018      	movs	r0, r3
 8001216:	46bd      	mov	sp, r7
 8001218:	b002      	add	sp, #8
 800121a:	bd80      	pop	{r7, pc}
 800121c:	40021000 	.word	0x40021000
 8001220:	02dc6c00 	.word	0x02dc6c00
 8001224:	007a1200 	.word	0x007a1200

08001228 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d101      	bne.n	800123a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001236:	2301      	movs	r3, #1
 8001238:	e04a      	b.n	80012d0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	223d      	movs	r2, #61	; 0x3d
 800123e:	5c9b      	ldrb	r3, [r3, r2]
 8001240:	b2db      	uxtb	r3, r3
 8001242:	2b00      	cmp	r3, #0
 8001244:	d107      	bne.n	8001256 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	223c      	movs	r2, #60	; 0x3c
 800124a:	2100      	movs	r1, #0
 800124c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	0018      	movs	r0, r3
 8001252:	f7ff f93b 	bl	80004cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	223d      	movs	r2, #61	; 0x3d
 800125a:	2102      	movs	r1, #2
 800125c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	3304      	adds	r3, #4
 8001266:	0019      	movs	r1, r3
 8001268:	0010      	movs	r0, r2
 800126a:	f000 fa7b 	bl	8001764 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2248      	movs	r2, #72	; 0x48
 8001272:	2101      	movs	r1, #1
 8001274:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	223e      	movs	r2, #62	; 0x3e
 800127a:	2101      	movs	r1, #1
 800127c:	5499      	strb	r1, [r3, r2]
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	223f      	movs	r2, #63	; 0x3f
 8001282:	2101      	movs	r1, #1
 8001284:	5499      	strb	r1, [r3, r2]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2240      	movs	r2, #64	; 0x40
 800128a:	2101      	movs	r1, #1
 800128c:	5499      	strb	r1, [r3, r2]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2241      	movs	r2, #65	; 0x41
 8001292:	2101      	movs	r1, #1
 8001294:	5499      	strb	r1, [r3, r2]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2242      	movs	r2, #66	; 0x42
 800129a:	2101      	movs	r1, #1
 800129c:	5499      	strb	r1, [r3, r2]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	2243      	movs	r2, #67	; 0x43
 80012a2:	2101      	movs	r1, #1
 80012a4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2244      	movs	r2, #68	; 0x44
 80012aa:	2101      	movs	r1, #1
 80012ac:	5499      	strb	r1, [r3, r2]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2245      	movs	r2, #69	; 0x45
 80012b2:	2101      	movs	r1, #1
 80012b4:	5499      	strb	r1, [r3, r2]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	2246      	movs	r2, #70	; 0x46
 80012ba:	2101      	movs	r1, #1
 80012bc:	5499      	strb	r1, [r3, r2]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2247      	movs	r2, #71	; 0x47
 80012c2:	2101      	movs	r1, #1
 80012c4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	223d      	movs	r2, #61	; 0x3d
 80012ca:	2101      	movs	r1, #1
 80012cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80012ce:	2300      	movs	r3, #0
}
 80012d0:	0018      	movs	r0, r3
 80012d2:	46bd      	mov	sp, r7
 80012d4:	b002      	add	sp, #8
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	223d      	movs	r2, #61	; 0x3d
 80012e4:	5c9b      	ldrb	r3, [r3, r2]
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d001      	beq.n	80012f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80012ec:	2301      	movs	r3, #1
 80012ee:	e037      	b.n	8001360 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	223d      	movs	r2, #61	; 0x3d
 80012f4:	2102      	movs	r1, #2
 80012f6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	68da      	ldr	r2, [r3, #12]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	2101      	movs	r1, #1
 8001304:	430a      	orrs	r2, r1
 8001306:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a16      	ldr	r2, [pc, #88]	; (8001368 <HAL_TIM_Base_Start_IT+0x90>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d004      	beq.n	800131c <HAL_TIM_Base_Start_IT+0x44>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4a15      	ldr	r2, [pc, #84]	; (800136c <HAL_TIM_Base_Start_IT+0x94>)
 8001318:	4293      	cmp	r3, r2
 800131a:	d116      	bne.n	800134a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	4a13      	ldr	r2, [pc, #76]	; (8001370 <HAL_TIM_Base_Start_IT+0x98>)
 8001324:	4013      	ands	r3, r2
 8001326:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	2b06      	cmp	r3, #6
 800132c:	d016      	beq.n	800135c <HAL_TIM_Base_Start_IT+0x84>
 800132e:	68fa      	ldr	r2, [r7, #12]
 8001330:	2380      	movs	r3, #128	; 0x80
 8001332:	025b      	lsls	r3, r3, #9
 8001334:	429a      	cmp	r2, r3
 8001336:	d011      	beq.n	800135c <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	2101      	movs	r1, #1
 8001344:	430a      	orrs	r2, r1
 8001346:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001348:	e008      	b.n	800135c <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	681a      	ldr	r2, [r3, #0]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2101      	movs	r1, #1
 8001356:	430a      	orrs	r2, r1
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	e000      	b.n	800135e <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800135c:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800135e:	2300      	movs	r3, #0
}
 8001360:	0018      	movs	r0, r3
 8001362:	46bd      	mov	sp, r7
 8001364:	b004      	add	sp, #16
 8001366:	bd80      	pop	{r7, pc}
 8001368:	40012c00 	.word	0x40012c00
 800136c:	40000400 	.word	0x40000400
 8001370:	00010007 	.word	0x00010007

08001374 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	68db      	ldr	r3, [r3, #12]
 8001382:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	691b      	ldr	r3, [r3, #16]
 800138a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	2202      	movs	r2, #2
 8001390:	4013      	ands	r3, r2
 8001392:	d021      	beq.n	80013d8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	2202      	movs	r2, #2
 8001398:	4013      	ands	r3, r2
 800139a:	d01d      	beq.n	80013d8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2203      	movs	r2, #3
 80013a2:	4252      	negs	r2, r2
 80013a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2201      	movs	r2, #1
 80013aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	699b      	ldr	r3, [r3, #24]
 80013b2:	2203      	movs	r2, #3
 80013b4:	4013      	ands	r3, r2
 80013b6:	d004      	beq.n	80013c2 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	0018      	movs	r0, r3
 80013bc:	f000 f9ba 	bl	8001734 <HAL_TIM_IC_CaptureCallback>
 80013c0:	e007      	b.n	80013d2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	0018      	movs	r0, r3
 80013c6:	f000 f9ad 	bl	8001724 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	0018      	movs	r0, r3
 80013ce:	f000 f9b9 	bl	8001744 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2200      	movs	r2, #0
 80013d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	2204      	movs	r2, #4
 80013dc:	4013      	ands	r3, r2
 80013de:	d022      	beq.n	8001426 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	2204      	movs	r2, #4
 80013e4:	4013      	ands	r3, r2
 80013e6:	d01e      	beq.n	8001426 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	2205      	movs	r2, #5
 80013ee:	4252      	negs	r2, r2
 80013f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2202      	movs	r2, #2
 80013f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	699a      	ldr	r2, [r3, #24]
 80013fe:	23c0      	movs	r3, #192	; 0xc0
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	4013      	ands	r3, r2
 8001404:	d004      	beq.n	8001410 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	0018      	movs	r0, r3
 800140a:	f000 f993 	bl	8001734 <HAL_TIM_IC_CaptureCallback>
 800140e:	e007      	b.n	8001420 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	0018      	movs	r0, r3
 8001414:	f000 f986 	bl	8001724 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	0018      	movs	r0, r3
 800141c:	f000 f992 	bl	8001744 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2200      	movs	r2, #0
 8001424:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001426:	68bb      	ldr	r3, [r7, #8]
 8001428:	2208      	movs	r2, #8
 800142a:	4013      	ands	r3, r2
 800142c:	d021      	beq.n	8001472 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	2208      	movs	r2, #8
 8001432:	4013      	ands	r3, r2
 8001434:	d01d      	beq.n	8001472 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	2209      	movs	r2, #9
 800143c:	4252      	negs	r2, r2
 800143e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2204      	movs	r2, #4
 8001444:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	69db      	ldr	r3, [r3, #28]
 800144c:	2203      	movs	r2, #3
 800144e:	4013      	ands	r3, r2
 8001450:	d004      	beq.n	800145c <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	0018      	movs	r0, r3
 8001456:	f000 f96d 	bl	8001734 <HAL_TIM_IC_CaptureCallback>
 800145a:	e007      	b.n	800146c <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	0018      	movs	r0, r3
 8001460:	f000 f960 	bl	8001724 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	0018      	movs	r0, r3
 8001468:	f000 f96c 	bl	8001744 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2200      	movs	r2, #0
 8001470:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	2210      	movs	r2, #16
 8001476:	4013      	ands	r3, r2
 8001478:	d022      	beq.n	80014c0 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	2210      	movs	r2, #16
 800147e:	4013      	ands	r3, r2
 8001480:	d01e      	beq.n	80014c0 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	2211      	movs	r2, #17
 8001488:	4252      	negs	r2, r2
 800148a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2208      	movs	r2, #8
 8001490:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	69da      	ldr	r2, [r3, #28]
 8001498:	23c0      	movs	r3, #192	; 0xc0
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	4013      	ands	r3, r2
 800149e:	d004      	beq.n	80014aa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	0018      	movs	r0, r3
 80014a4:	f000 f946 	bl	8001734 <HAL_TIM_IC_CaptureCallback>
 80014a8:	e007      	b.n	80014ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	0018      	movs	r0, r3
 80014ae:	f000 f939 	bl	8001724 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	0018      	movs	r0, r3
 80014b6:	f000 f945 	bl	8001744 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2200      	movs	r2, #0
 80014be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	2201      	movs	r2, #1
 80014c4:	4013      	ands	r3, r2
 80014c6:	d00c      	beq.n	80014e2 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	2201      	movs	r2, #1
 80014cc:	4013      	ands	r3, r2
 80014ce:	d008      	beq.n	80014e2 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2202      	movs	r2, #2
 80014d6:	4252      	negs	r2, r2
 80014d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	0018      	movs	r0, r3
 80014de:	f000 facf 	bl	8001a80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	2280      	movs	r2, #128	; 0x80
 80014e6:	4013      	ands	r3, r2
 80014e8:	d00c      	beq.n	8001504 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	2280      	movs	r2, #128	; 0x80
 80014ee:	4013      	ands	r3, r2
 80014f0:	d008      	beq.n	8001504 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	2281      	movs	r2, #129	; 0x81
 80014f8:	4252      	negs	r2, r2
 80014fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	0018      	movs	r0, r3
 8001500:	f000 faa2 	bl	8001a48 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8001504:	68ba      	ldr	r2, [r7, #8]
 8001506:	2380      	movs	r3, #128	; 0x80
 8001508:	005b      	lsls	r3, r3, #1
 800150a:	4013      	ands	r3, r2
 800150c:	d00b      	beq.n	8001526 <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	2280      	movs	r2, #128	; 0x80
 8001512:	4013      	ands	r3, r2
 8001514:	d007      	beq.n	8001526 <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a16      	ldr	r2, [pc, #88]	; (8001574 <HAL_TIM_IRQHandler+0x200>)
 800151c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	0018      	movs	r0, r3
 8001522:	f000 fa99 	bl	8001a58 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001526:	68bb      	ldr	r3, [r7, #8]
 8001528:	2240      	movs	r2, #64	; 0x40
 800152a:	4013      	ands	r3, r2
 800152c:	d00c      	beq.n	8001548 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	2240      	movs	r2, #64	; 0x40
 8001532:	4013      	ands	r3, r2
 8001534:	d008      	beq.n	8001548 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	2241      	movs	r2, #65	; 0x41
 800153c:	4252      	negs	r2, r2
 800153e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	0018      	movs	r0, r3
 8001544:	f000 f906 	bl	8001754 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	2220      	movs	r2, #32
 800154c:	4013      	ands	r3, r2
 800154e:	d00c      	beq.n	800156a <HAL_TIM_IRQHandler+0x1f6>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	2220      	movs	r2, #32
 8001554:	4013      	ands	r3, r2
 8001556:	d008      	beq.n	800156a <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	2221      	movs	r2, #33	; 0x21
 800155e:	4252      	negs	r2, r2
 8001560:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	0018      	movs	r0, r3
 8001566:	f000 fa67 	bl	8001a38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800156a:	46c0      	nop			; (mov r8, r8)
 800156c:	46bd      	mov	sp, r7
 800156e:	b004      	add	sp, #16
 8001570:	bd80      	pop	{r7, pc}
 8001572:	46c0      	nop			; (mov r8, r8)
 8001574:	fffffeff 	.word	0xfffffeff

08001578 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001582:	230f      	movs	r3, #15
 8001584:	18fb      	adds	r3, r7, r3
 8001586:	2200      	movs	r2, #0
 8001588:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	223c      	movs	r2, #60	; 0x3c
 800158e:	5c9b      	ldrb	r3, [r3, r2]
 8001590:	2b01      	cmp	r3, #1
 8001592:	d101      	bne.n	8001598 <HAL_TIM_ConfigClockSource+0x20>
 8001594:	2302      	movs	r3, #2
 8001596:	e0bc      	b.n	8001712 <HAL_TIM_ConfigClockSource+0x19a>
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	223c      	movs	r2, #60	; 0x3c
 800159c:	2101      	movs	r1, #1
 800159e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	223d      	movs	r2, #61	; 0x3d
 80015a4:	2102      	movs	r1, #2
 80015a6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	689b      	ldr	r3, [r3, #8]
 80015ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	4a5a      	ldr	r2, [pc, #360]	; (800171c <HAL_TIM_ConfigClockSource+0x1a4>)
 80015b4:	4013      	ands	r3, r2
 80015b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	4a59      	ldr	r2, [pc, #356]	; (8001720 <HAL_TIM_ConfigClockSource+0x1a8>)
 80015bc:	4013      	ands	r3, r2
 80015be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	68ba      	ldr	r2, [r7, #8]
 80015c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	2280      	movs	r2, #128	; 0x80
 80015ce:	0192      	lsls	r2, r2, #6
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d040      	beq.n	8001656 <HAL_TIM_ConfigClockSource+0xde>
 80015d4:	2280      	movs	r2, #128	; 0x80
 80015d6:	0192      	lsls	r2, r2, #6
 80015d8:	4293      	cmp	r3, r2
 80015da:	d900      	bls.n	80015de <HAL_TIM_ConfigClockSource+0x66>
 80015dc:	e088      	b.n	80016f0 <HAL_TIM_ConfigClockSource+0x178>
 80015de:	2280      	movs	r2, #128	; 0x80
 80015e0:	0152      	lsls	r2, r2, #5
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d100      	bne.n	80015e8 <HAL_TIM_ConfigClockSource+0x70>
 80015e6:	e088      	b.n	80016fa <HAL_TIM_ConfigClockSource+0x182>
 80015e8:	2280      	movs	r2, #128	; 0x80
 80015ea:	0152      	lsls	r2, r2, #5
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d900      	bls.n	80015f2 <HAL_TIM_ConfigClockSource+0x7a>
 80015f0:	e07e      	b.n	80016f0 <HAL_TIM_ConfigClockSource+0x178>
 80015f2:	2b70      	cmp	r3, #112	; 0x70
 80015f4:	d018      	beq.n	8001628 <HAL_TIM_ConfigClockSource+0xb0>
 80015f6:	d900      	bls.n	80015fa <HAL_TIM_ConfigClockSource+0x82>
 80015f8:	e07a      	b.n	80016f0 <HAL_TIM_ConfigClockSource+0x178>
 80015fa:	2b60      	cmp	r3, #96	; 0x60
 80015fc:	d04f      	beq.n	800169e <HAL_TIM_ConfigClockSource+0x126>
 80015fe:	d900      	bls.n	8001602 <HAL_TIM_ConfigClockSource+0x8a>
 8001600:	e076      	b.n	80016f0 <HAL_TIM_ConfigClockSource+0x178>
 8001602:	2b50      	cmp	r3, #80	; 0x50
 8001604:	d03b      	beq.n	800167e <HAL_TIM_ConfigClockSource+0x106>
 8001606:	d900      	bls.n	800160a <HAL_TIM_ConfigClockSource+0x92>
 8001608:	e072      	b.n	80016f0 <HAL_TIM_ConfigClockSource+0x178>
 800160a:	2b40      	cmp	r3, #64	; 0x40
 800160c:	d057      	beq.n	80016be <HAL_TIM_ConfigClockSource+0x146>
 800160e:	d900      	bls.n	8001612 <HAL_TIM_ConfigClockSource+0x9a>
 8001610:	e06e      	b.n	80016f0 <HAL_TIM_ConfigClockSource+0x178>
 8001612:	2b30      	cmp	r3, #48	; 0x30
 8001614:	d063      	beq.n	80016de <HAL_TIM_ConfigClockSource+0x166>
 8001616:	d86b      	bhi.n	80016f0 <HAL_TIM_ConfigClockSource+0x178>
 8001618:	2b20      	cmp	r3, #32
 800161a:	d060      	beq.n	80016de <HAL_TIM_ConfigClockSource+0x166>
 800161c:	d868      	bhi.n	80016f0 <HAL_TIM_ConfigClockSource+0x178>
 800161e:	2b00      	cmp	r3, #0
 8001620:	d05d      	beq.n	80016de <HAL_TIM_ConfigClockSource+0x166>
 8001622:	2b10      	cmp	r3, #16
 8001624:	d05b      	beq.n	80016de <HAL_TIM_ConfigClockSource+0x166>
 8001626:	e063      	b.n	80016f0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001638:	f000 f97c 	bl	8001934 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	2277      	movs	r2, #119	; 0x77
 8001648:	4313      	orrs	r3, r2
 800164a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	68ba      	ldr	r2, [r7, #8]
 8001652:	609a      	str	r2, [r3, #8]
      break;
 8001654:	e052      	b.n	80016fc <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001666:	f000 f965 	bl	8001934 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	689a      	ldr	r2, [r3, #8]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	2180      	movs	r1, #128	; 0x80
 8001676:	01c9      	lsls	r1, r1, #7
 8001678:	430a      	orrs	r2, r1
 800167a:	609a      	str	r2, [r3, #8]
      break;
 800167c:	e03e      	b.n	80016fc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800168a:	001a      	movs	r2, r3
 800168c:	f000 f8d6 	bl	800183c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2150      	movs	r1, #80	; 0x50
 8001696:	0018      	movs	r0, r3
 8001698:	f000 f930 	bl	80018fc <TIM_ITRx_SetConfig>
      break;
 800169c:	e02e      	b.n	80016fc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80016aa:	001a      	movs	r2, r3
 80016ac:	f000 f8f4 	bl	8001898 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2160      	movs	r1, #96	; 0x60
 80016b6:	0018      	movs	r0, r3
 80016b8:	f000 f920 	bl	80018fc <TIM_ITRx_SetConfig>
      break;
 80016bc:	e01e      	b.n	80016fc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80016ca:	001a      	movs	r2, r3
 80016cc:	f000 f8b6 	bl	800183c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	2140      	movs	r1, #64	; 0x40
 80016d6:	0018      	movs	r0, r3
 80016d8:	f000 f910 	bl	80018fc <TIM_ITRx_SetConfig>
      break;
 80016dc:	e00e      	b.n	80016fc <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	0019      	movs	r1, r3
 80016e8:	0010      	movs	r0, r2
 80016ea:	f000 f907 	bl	80018fc <TIM_ITRx_SetConfig>
      break;
 80016ee:	e005      	b.n	80016fc <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80016f0:	230f      	movs	r3, #15
 80016f2:	18fb      	adds	r3, r7, r3
 80016f4:	2201      	movs	r2, #1
 80016f6:	701a      	strb	r2, [r3, #0]
      break;
 80016f8:	e000      	b.n	80016fc <HAL_TIM_ConfigClockSource+0x184>
      break;
 80016fa:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	223d      	movs	r2, #61	; 0x3d
 8001700:	2101      	movs	r1, #1
 8001702:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	223c      	movs	r2, #60	; 0x3c
 8001708:	2100      	movs	r1, #0
 800170a:	5499      	strb	r1, [r3, r2]

  return status;
 800170c:	230f      	movs	r3, #15
 800170e:	18fb      	adds	r3, r7, r3
 8001710:	781b      	ldrb	r3, [r3, #0]
}
 8001712:	0018      	movs	r0, r3
 8001714:	46bd      	mov	sp, r7
 8001716:	b004      	add	sp, #16
 8001718:	bd80      	pop	{r7, pc}
 800171a:	46c0      	nop			; (mov r8, r8)
 800171c:	ffceff88 	.word	0xffceff88
 8001720:	ffff00ff 	.word	0xffff00ff

08001724 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800172c:	46c0      	nop			; (mov r8, r8)
 800172e:	46bd      	mov	sp, r7
 8001730:	b002      	add	sp, #8
 8001732:	bd80      	pop	{r7, pc}

08001734 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800173c:	46c0      	nop			; (mov r8, r8)
 800173e:	46bd      	mov	sp, r7
 8001740:	b002      	add	sp, #8
 8001742:	bd80      	pop	{r7, pc}

08001744 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800174c:	46c0      	nop			; (mov r8, r8)
 800174e:	46bd      	mov	sp, r7
 8001750:	b002      	add	sp, #8
 8001752:	bd80      	pop	{r7, pc}

08001754 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800175c:	46c0      	nop			; (mov r8, r8)
 800175e:	46bd      	mov	sp, r7
 8001760:	b002      	add	sp, #8
 8001762:	bd80      	pop	{r7, pc}

08001764 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b084      	sub	sp, #16
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	4a2b      	ldr	r2, [pc, #172]	; (8001824 <TIM_Base_SetConfig+0xc0>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d003      	beq.n	8001784 <TIM_Base_SetConfig+0x20>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	4a2a      	ldr	r2, [pc, #168]	; (8001828 <TIM_Base_SetConfig+0xc4>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d108      	bne.n	8001796 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	2270      	movs	r2, #112	; 0x70
 8001788:	4393      	bics	r3, r2
 800178a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	68fa      	ldr	r2, [r7, #12]
 8001792:	4313      	orrs	r3, r2
 8001794:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4a22      	ldr	r2, [pc, #136]	; (8001824 <TIM_Base_SetConfig+0xc0>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d00f      	beq.n	80017be <TIM_Base_SetConfig+0x5a>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4a21      	ldr	r2, [pc, #132]	; (8001828 <TIM_Base_SetConfig+0xc4>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d00b      	beq.n	80017be <TIM_Base_SetConfig+0x5a>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a20      	ldr	r2, [pc, #128]	; (800182c <TIM_Base_SetConfig+0xc8>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d007      	beq.n	80017be <TIM_Base_SetConfig+0x5a>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4a1f      	ldr	r2, [pc, #124]	; (8001830 <TIM_Base_SetConfig+0xcc>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d003      	beq.n	80017be <TIM_Base_SetConfig+0x5a>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4a1e      	ldr	r2, [pc, #120]	; (8001834 <TIM_Base_SetConfig+0xd0>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d108      	bne.n	80017d0 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	4a1d      	ldr	r2, [pc, #116]	; (8001838 <TIM_Base_SetConfig+0xd4>)
 80017c2:	4013      	ands	r3, r2
 80017c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	68db      	ldr	r3, [r3, #12]
 80017ca:	68fa      	ldr	r2, [r7, #12]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	2280      	movs	r2, #128	; 0x80
 80017d4:	4393      	bics	r3, r2
 80017d6:	001a      	movs	r2, r3
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	695b      	ldr	r3, [r3, #20]
 80017dc:	4313      	orrs	r3, r2
 80017de:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	68fa      	ldr	r2, [r7, #12]
 80017e4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	689a      	ldr	r2, [r3, #8]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a0a      	ldr	r2, [pc, #40]	; (8001824 <TIM_Base_SetConfig+0xc0>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d007      	beq.n	800180e <TIM_Base_SetConfig+0xaa>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a0b      	ldr	r2, [pc, #44]	; (8001830 <TIM_Base_SetConfig+0xcc>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d003      	beq.n	800180e <TIM_Base_SetConfig+0xaa>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a0a      	ldr	r2, [pc, #40]	; (8001834 <TIM_Base_SetConfig+0xd0>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d103      	bne.n	8001816 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	691a      	ldr	r2, [r3, #16]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2201      	movs	r2, #1
 800181a:	615a      	str	r2, [r3, #20]
}
 800181c:	46c0      	nop			; (mov r8, r8)
 800181e:	46bd      	mov	sp, r7
 8001820:	b004      	add	sp, #16
 8001822:	bd80      	pop	{r7, pc}
 8001824:	40012c00 	.word	0x40012c00
 8001828:	40000400 	.word	0x40000400
 800182c:	40002000 	.word	0x40002000
 8001830:	40014400 	.word	0x40014400
 8001834:	40014800 	.word	0x40014800
 8001838:	fffffcff 	.word	0xfffffcff

0800183c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b086      	sub	sp, #24
 8001840:	af00      	add	r7, sp, #0
 8001842:	60f8      	str	r0, [r7, #12]
 8001844:	60b9      	str	r1, [r7, #8]
 8001846:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	6a1b      	ldr	r3, [r3, #32]
 800184c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	6a1b      	ldr	r3, [r3, #32]
 8001852:	2201      	movs	r2, #1
 8001854:	4393      	bics	r3, r2
 8001856:	001a      	movs	r2, r3
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	699b      	ldr	r3, [r3, #24]
 8001860:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	22f0      	movs	r2, #240	; 0xf0
 8001866:	4393      	bics	r3, r2
 8001868:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	011b      	lsls	r3, r3, #4
 800186e:	693a      	ldr	r2, [r7, #16]
 8001870:	4313      	orrs	r3, r2
 8001872:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	220a      	movs	r2, #10
 8001878:	4393      	bics	r3, r2
 800187a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800187c:	697a      	ldr	r2, [r7, #20]
 800187e:	68bb      	ldr	r3, [r7, #8]
 8001880:	4313      	orrs	r3, r2
 8001882:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	693a      	ldr	r2, [r7, #16]
 8001888:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	697a      	ldr	r2, [r7, #20]
 800188e:	621a      	str	r2, [r3, #32]
}
 8001890:	46c0      	nop			; (mov r8, r8)
 8001892:	46bd      	mov	sp, r7
 8001894:	b006      	add	sp, #24
 8001896:	bd80      	pop	{r7, pc}

08001898 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b086      	sub	sp, #24
 800189c:	af00      	add	r7, sp, #0
 800189e:	60f8      	str	r0, [r7, #12]
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	6a1b      	ldr	r3, [r3, #32]
 80018a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	6a1b      	ldr	r3, [r3, #32]
 80018ae:	2210      	movs	r2, #16
 80018b0:	4393      	bics	r3, r2
 80018b2:	001a      	movs	r2, r3
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	699b      	ldr	r3, [r3, #24]
 80018bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	4a0d      	ldr	r2, [pc, #52]	; (80018f8 <TIM_TI2_ConfigInputStage+0x60>)
 80018c2:	4013      	ands	r3, r2
 80018c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	031b      	lsls	r3, r3, #12
 80018ca:	693a      	ldr	r2, [r7, #16]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	22a0      	movs	r2, #160	; 0xa0
 80018d4:	4393      	bics	r3, r2
 80018d6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	011b      	lsls	r3, r3, #4
 80018dc:	697a      	ldr	r2, [r7, #20]
 80018de:	4313      	orrs	r3, r2
 80018e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	693a      	ldr	r2, [r7, #16]
 80018e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	697a      	ldr	r2, [r7, #20]
 80018ec:	621a      	str	r2, [r3, #32]
}
 80018ee:	46c0      	nop			; (mov r8, r8)
 80018f0:	46bd      	mov	sp, r7
 80018f2:	b006      	add	sp, #24
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	46c0      	nop			; (mov r8, r8)
 80018f8:	ffff0fff 	.word	0xffff0fff

080018fc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
 8001904:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	4a08      	ldr	r2, [pc, #32]	; (8001930 <TIM_ITRx_SetConfig+0x34>)
 8001910:	4013      	ands	r3, r2
 8001912:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001914:	683a      	ldr	r2, [r7, #0]
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	4313      	orrs	r3, r2
 800191a:	2207      	movs	r2, #7
 800191c:	4313      	orrs	r3, r2
 800191e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	68fa      	ldr	r2, [r7, #12]
 8001924:	609a      	str	r2, [r3, #8]
}
 8001926:	46c0      	nop			; (mov r8, r8)
 8001928:	46bd      	mov	sp, r7
 800192a:	b004      	add	sp, #16
 800192c:	bd80      	pop	{r7, pc}
 800192e:	46c0      	nop			; (mov r8, r8)
 8001930:	ffcfff8f 	.word	0xffcfff8f

08001934 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b086      	sub	sp, #24
 8001938:	af00      	add	r7, sp, #0
 800193a:	60f8      	str	r0, [r7, #12]
 800193c:	60b9      	str	r1, [r7, #8]
 800193e:	607a      	str	r2, [r7, #4]
 8001940:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	4a09      	ldr	r2, [pc, #36]	; (8001970 <TIM_ETR_SetConfig+0x3c>)
 800194c:	4013      	ands	r3, r2
 800194e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	021a      	lsls	r2, r3, #8
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	431a      	orrs	r2, r3
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	4313      	orrs	r3, r2
 800195c:	697a      	ldr	r2, [r7, #20]
 800195e:	4313      	orrs	r3, r2
 8001960:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	697a      	ldr	r2, [r7, #20]
 8001966:	609a      	str	r2, [r3, #8]
}
 8001968:	46c0      	nop			; (mov r8, r8)
 800196a:	46bd      	mov	sp, r7
 800196c:	b006      	add	sp, #24
 800196e:	bd80      	pop	{r7, pc}
 8001970:	ffff00ff 	.word	0xffff00ff

08001974 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	223c      	movs	r2, #60	; 0x3c
 8001982:	5c9b      	ldrb	r3, [r3, r2]
 8001984:	2b01      	cmp	r3, #1
 8001986:	d101      	bne.n	800198c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001988:	2302      	movs	r3, #2
 800198a:	e04a      	b.n	8001a22 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	223c      	movs	r2, #60	; 0x3c
 8001990:	2101      	movs	r1, #1
 8001992:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	223d      	movs	r2, #61	; 0x3d
 8001998:	2102      	movs	r1, #2
 800199a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a1e      	ldr	r2, [pc, #120]	; (8001a2c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d108      	bne.n	80019c8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	4a1d      	ldr	r2, [pc, #116]	; (8001a30 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80019ba:	4013      	ands	r3, r2
 80019bc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	68fa      	ldr	r2, [r7, #12]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	2270      	movs	r2, #112	; 0x70
 80019cc:	4393      	bics	r3, r2
 80019ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	68fa      	ldr	r2, [r7, #12]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	68fa      	ldr	r2, [r7, #12]
 80019e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a11      	ldr	r2, [pc, #68]	; (8001a2c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d004      	beq.n	80019f6 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a10      	ldr	r2, [pc, #64]	; (8001a34 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d10c      	bne.n	8001a10 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	2280      	movs	r2, #128	; 0x80
 80019fa:	4393      	bics	r3, r2
 80019fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	68ba      	ldr	r2, [r7, #8]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	68ba      	ldr	r2, [r7, #8]
 8001a0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	223d      	movs	r2, #61	; 0x3d
 8001a14:	2101      	movs	r1, #1
 8001a16:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	223c      	movs	r2, #60	; 0x3c
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a20:	2300      	movs	r3, #0
}
 8001a22:	0018      	movs	r0, r3
 8001a24:	46bd      	mov	sp, r7
 8001a26:	b004      	add	sp, #16
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	46c0      	nop			; (mov r8, r8)
 8001a2c:	40012c00 	.word	0x40012c00
 8001a30:	ff0fffff 	.word	0xff0fffff
 8001a34:	40000400 	.word	0x40000400

08001a38 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001a40:	46c0      	nop			; (mov r8, r8)
 8001a42:	46bd      	mov	sp, r7
 8001a44:	b002      	add	sp, #8
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001a50:	46c0      	nop			; (mov r8, r8)
 8001a52:	46bd      	mov	sp, r7
 8001a54:	b002      	add	sp, #8
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8001a60:	46c0      	nop			; (mov r8, r8)
 8001a62:	46bd      	mov	sp, r7
 8001a64:	b002      	add	sp, #8
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <_1016_TimerSetup>:
void OutputButtonSM(void);
void OutputEnableMonitorSM(void);
void ErrorSM(void);

// Public Function Definitions
void _1016_TimerSetup(void) {
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
	// Start the main timer, this will call the ISR at 100 Hz (10 msec between calls)
	HAL_TIM_Base_Start_IT(&htim3);
 8001a6c:	4b03      	ldr	r3, [pc, #12]	; (8001a7c <_1016_TimerSetup+0x14>)
 8001a6e:	0018      	movs	r0, r3
 8001a70:	f7ff fc32 	bl	80012d8 <HAL_TIM_Base_Start_IT>
}
 8001a74:	46c0      	nop			; (mov r8, r8)
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	46c0      	nop			; (mov r8, r8)
 8001a7c:	20000028 	.word	0x20000028

08001a80 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
	// Check to make sure we've been called by the correct timer
	if (htim == &htim3) {
 8001a88:	687a      	ldr	r2, [r7, #4]
 8001a8a:	4b0f      	ldr	r3, [pc, #60]	; (8001ac8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d117      	bne.n	8001ac0 <HAL_TIM_PeriodElapsedCallback+0x40>
		// We've been called by the correct timer, begin processing

		// Process the POST/Run State machine first
		POSTRunSM();
 8001a90:	f000 f820 	bl	8001ad4 <POSTRunSM>
		// If we're not in Run mode yet, nothing else can run, exit the ISR
		if (stMachPOSTRun!=stRun) return;
 8001a94:	4b0d      	ldr	r3, [pc, #52]	; (8001acc <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	2b08      	cmp	r3, #8
 8001a9a:	d10e      	bne.n	8001aba <HAL_TIM_PeriodElapsedCallback+0x3a>

		// Process the Error State Machine next
		ErrorSM();
 8001a9c:	f000 fbac 	bl	80021f8 <ErrorSM>
		// If the error state machine is in any state other than No Error, exit the ISR
		if (stMachError!=stNoError) return;
 8001aa0:	4b0b      	ldr	r3, [pc, #44]	; (8001ad0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d10a      	bne.n	8001abe <HAL_TIM_PeriodElapsedCallback+0x3e>

		// Process the Config Button Input State Machine
		ConfigButtonSM();
 8001aa8:	f000 f90a 	bl	8001cc0 <ConfigButtonSM>

		// Process the Config State Machine
		ConfigSM();
 8001aac:	f000 f98e 	bl	8001dcc <ConfigSM>

		// Process the Output Button State Machine
		OutputButtonSM();
 8001ab0:	f000 fa84 	bl	8001fbc <OutputButtonSM>

		// Process the Output Enable and Monitoring State Machine
		OutputEnableMonitorSM();
 8001ab4:	f000 fb08 	bl	80020c8 <OutputEnableMonitorSM>
 8001ab8:	e002      	b.n	8001ac0 <HAL_TIM_PeriodElapsedCallback+0x40>
		if (stMachPOSTRun!=stRun) return;
 8001aba:	46c0      	nop			; (mov r8, r8)
 8001abc:	e000      	b.n	8001ac0 <HAL_TIM_PeriodElapsedCallback+0x40>
		if (stMachError!=stNoError) return;
 8001abe:	46c0      	nop			; (mov r8, r8)
	}
}
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	b002      	add	sp, #8
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	46c0      	nop			; (mov r8, r8)
 8001ac8:	20000028 	.word	0x20000028
 8001acc:	20000078 	.word	0x20000078
 8001ad0:	2000009c 	.word	0x2000009c

08001ad4 <POSTRunSM>:

// Private Functions
// POST/Run State Machine Function
void POSTRunSM(void) {
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
	// Handles the POST/Run state machine
	switch(stMachPOSTRun) {
 8001ad8:	4b76      	ldr	r3, [pc, #472]	; (8001cb4 <POSTRunSM+0x1e0>)
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	2b08      	cmp	r3, #8
 8001ade:	d900      	bls.n	8001ae2 <POSTRunSM+0xe>
 8001ae0:	e0e4      	b.n	8001cac <POSTRunSM+0x1d8>
 8001ae2:	009a      	lsls	r2, r3, #2
 8001ae4:	4b74      	ldr	r3, [pc, #464]	; (8001cb8 <POSTRunSM+0x1e4>)
 8001ae6:	18d3      	adds	r3, r2, r3
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	469f      	mov	pc, r3
		case stPowerOnDelay:
			// We're in the power-on delay period, wait 1 second (100 ticks)
			stMachPOSTRunDelayCtr++;
 8001aec:	4b73      	ldr	r3, [pc, #460]	; (8001cbc <POSTRunSM+0x1e8>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	1c5a      	adds	r2, r3, #1
 8001af2:	4b72      	ldr	r3, [pc, #456]	; (8001cbc <POSTRunSM+0x1e8>)
 8001af4:	601a      	str	r2, [r3, #0]
			// If 1 second has elapsed, advance state
			if (stMachPOSTRunDelayCtr>=100) {
 8001af6:	4b71      	ldr	r3, [pc, #452]	; (8001cbc <POSTRunSM+0x1e8>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2b63      	cmp	r3, #99	; 0x63
 8001afc:	dc00      	bgt.n	8001b00 <POSTRunSM+0x2c>
 8001afe:	e0d2      	b.n	8001ca6 <POSTRunSM+0x1d2>
				stMachPOSTRunDelayCtr=0;
 8001b00:	4b6e      	ldr	r3, [pc, #440]	; (8001cbc <POSTRunSM+0x1e8>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	601a      	str	r2, [r3, #0]
				stMachPOSTRun=stLEDTest1;
 8001b06:	4b6b      	ldr	r3, [pc, #428]	; (8001cb4 <POSTRunSM+0x1e0>)
 8001b08:	2201      	movs	r2, #1
 8001b0a:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001b0c:	e0cb      	b.n	8001ca6 <POSTRunSM+0x1d2>
		case stLEDTest1:
			// Ready to test LED 1 (Top Rail 5V)
			stMachPOSTRunDelayCtr++;
 8001b0e:	4b6b      	ldr	r3, [pc, #428]	; (8001cbc <POSTRunSM+0x1e8>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	1c5a      	adds	r2, r3, #1
 8001b14:	4b69      	ldr	r3, [pc, #420]	; (8001cbc <POSTRunSM+0x1e8>)
 8001b16:	601a      	str	r2, [r3, #0]
			// If 0.25 second has elapsed, advance state
			if (stMachPOSTRunDelayCtr>=25) {
 8001b18:	4b68      	ldr	r3, [pc, #416]	; (8001cbc <POSTRunSM+0x1e8>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	2b18      	cmp	r3, #24
 8001b1e:	dd0d      	ble.n	8001b3c <POSTRunSM+0x68>
				stMachPOSTRunDelayCtr=0;
 8001b20:	4b66      	ldr	r3, [pc, #408]	; (8001cbc <POSTRunSM+0x1e8>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(LED_5VT_GPIO_Port, LED_5VT_Pin, GPIO_PIN_SET);
 8001b26:	23a0      	movs	r3, #160	; 0xa0
 8001b28:	05db      	lsls	r3, r3, #23
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	2104      	movs	r1, #4
 8001b2e:	0018      	movs	r0, r3
 8001b30:	f7ff f82d 	bl	8000b8e <HAL_GPIO_WritePin>
				stMachPOSTRun=stLEDTest2;
 8001b34:	4b5f      	ldr	r3, [pc, #380]	; (8001cb4 <POSTRunSM+0x1e0>)
 8001b36:	2202      	movs	r2, #2
 8001b38:	701a      	strb	r2, [r3, #0]
			} else
			{
				HAL_GPIO_WritePin(LED_5VT_GPIO_Port, LED_5VT_Pin, GPIO_PIN_RESET);
			}
			break;
 8001b3a:	e0b7      	b.n	8001cac <POSTRunSM+0x1d8>
				HAL_GPIO_WritePin(LED_5VT_GPIO_Port, LED_5VT_Pin, GPIO_PIN_RESET);
 8001b3c:	23a0      	movs	r3, #160	; 0xa0
 8001b3e:	05db      	lsls	r3, r3, #23
 8001b40:	2200      	movs	r2, #0
 8001b42:	2104      	movs	r1, #4
 8001b44:	0018      	movs	r0, r3
 8001b46:	f7ff f822 	bl	8000b8e <HAL_GPIO_WritePin>
			break;
 8001b4a:	e0af      	b.n	8001cac <POSTRunSM+0x1d8>
		case stLEDTest2:
			// Ready to test LED 2 (Top Rail 3V3)
			stMachPOSTRunDelayCtr++;
 8001b4c:	4b5b      	ldr	r3, [pc, #364]	; (8001cbc <POSTRunSM+0x1e8>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	1c5a      	adds	r2, r3, #1
 8001b52:	4b5a      	ldr	r3, [pc, #360]	; (8001cbc <POSTRunSM+0x1e8>)
 8001b54:	601a      	str	r2, [r3, #0]
			// If 0.25 second has elapsed, advance state
			if (stMachPOSTRunDelayCtr>=25) {
 8001b56:	4b59      	ldr	r3, [pc, #356]	; (8001cbc <POSTRunSM+0x1e8>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	2b18      	cmp	r3, #24
 8001b5c:	dd0d      	ble.n	8001b7a <POSTRunSM+0xa6>
				stMachPOSTRunDelayCtr=0;
 8001b5e:	4b57      	ldr	r3, [pc, #348]	; (8001cbc <POSTRunSM+0x1e8>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(LED_3V3T_GPIO_Port, LED_3V3T_Pin, GPIO_PIN_SET);
 8001b64:	23a0      	movs	r3, #160	; 0xa0
 8001b66:	05db      	lsls	r3, r3, #23
 8001b68:	2201      	movs	r2, #1
 8001b6a:	2110      	movs	r1, #16
 8001b6c:	0018      	movs	r0, r3
 8001b6e:	f7ff f80e 	bl	8000b8e <HAL_GPIO_WritePin>
				stMachPOSTRun=stLEDTest3;
 8001b72:	4b50      	ldr	r3, [pc, #320]	; (8001cb4 <POSTRunSM+0x1e0>)
 8001b74:	2203      	movs	r2, #3
 8001b76:	701a      	strb	r2, [r3, #0]
			} else
			{
				HAL_GPIO_WritePin(LED_3V3T_GPIO_Port, LED_3V3T_Pin, GPIO_PIN_RESET);
			}
			break;
 8001b78:	e098      	b.n	8001cac <POSTRunSM+0x1d8>
				HAL_GPIO_WritePin(LED_3V3T_GPIO_Port, LED_3V3T_Pin, GPIO_PIN_RESET);
 8001b7a:	23a0      	movs	r3, #160	; 0xa0
 8001b7c:	05db      	lsls	r3, r3, #23
 8001b7e:	2200      	movs	r2, #0
 8001b80:	2110      	movs	r1, #16
 8001b82:	0018      	movs	r0, r3
 8001b84:	f7ff f803 	bl	8000b8e <HAL_GPIO_WritePin>
			break;
 8001b88:	e090      	b.n	8001cac <POSTRunSM+0x1d8>
		case stLEDTest3:
			// Ready to test LED 3 (Bottom Rail 5V)
			stMachPOSTRunDelayCtr++;
 8001b8a:	4b4c      	ldr	r3, [pc, #304]	; (8001cbc <POSTRunSM+0x1e8>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	1c5a      	adds	r2, r3, #1
 8001b90:	4b4a      	ldr	r3, [pc, #296]	; (8001cbc <POSTRunSM+0x1e8>)
 8001b92:	601a      	str	r2, [r3, #0]
			// If 0.25 second has elapsed, advance state
			if (stMachPOSTRunDelayCtr>=25) {
 8001b94:	4b49      	ldr	r3, [pc, #292]	; (8001cbc <POSTRunSM+0x1e8>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2b18      	cmp	r3, #24
 8001b9a:	dd0d      	ble.n	8001bb8 <POSTRunSM+0xe4>
				stMachPOSTRunDelayCtr=0;
 8001b9c:	4b47      	ldr	r3, [pc, #284]	; (8001cbc <POSTRunSM+0x1e8>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(LED_5VB_GPIO_Port, LED_5VB_Pin, GPIO_PIN_SET);
 8001ba2:	23a0      	movs	r3, #160	; 0xa0
 8001ba4:	05db      	lsls	r3, r3, #23
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	2108      	movs	r1, #8
 8001baa:	0018      	movs	r0, r3
 8001bac:	f7fe ffef 	bl	8000b8e <HAL_GPIO_WritePin>
				stMachPOSTRun=stLEDTest4;
 8001bb0:	4b40      	ldr	r3, [pc, #256]	; (8001cb4 <POSTRunSM+0x1e0>)
 8001bb2:	2204      	movs	r2, #4
 8001bb4:	701a      	strb	r2, [r3, #0]
			} else
			{
				HAL_GPIO_WritePin(LED_5VB_GPIO_Port, LED_5VB_Pin, GPIO_PIN_RESET);
			}
			break;
 8001bb6:	e079      	b.n	8001cac <POSTRunSM+0x1d8>
				HAL_GPIO_WritePin(LED_5VB_GPIO_Port, LED_5VB_Pin, GPIO_PIN_RESET);
 8001bb8:	23a0      	movs	r3, #160	; 0xa0
 8001bba:	05db      	lsls	r3, r3, #23
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	2108      	movs	r1, #8
 8001bc0:	0018      	movs	r0, r3
 8001bc2:	f7fe ffe4 	bl	8000b8e <HAL_GPIO_WritePin>
			break;
 8001bc6:	e071      	b.n	8001cac <POSTRunSM+0x1d8>
		case stLEDTest4:
			// Ready to test LED 4 (Bottom Rail 3V3)
			stMachPOSTRunDelayCtr++;
 8001bc8:	4b3c      	ldr	r3, [pc, #240]	; (8001cbc <POSTRunSM+0x1e8>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	1c5a      	adds	r2, r3, #1
 8001bce:	4b3b      	ldr	r3, [pc, #236]	; (8001cbc <POSTRunSM+0x1e8>)
 8001bd0:	601a      	str	r2, [r3, #0]
			// If 0.25 second has elapsed, advance state
			if (stMachPOSTRunDelayCtr>=25) {
 8001bd2:	4b3a      	ldr	r3, [pc, #232]	; (8001cbc <POSTRunSM+0x1e8>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	2b18      	cmp	r3, #24
 8001bd8:	dd0d      	ble.n	8001bf6 <POSTRunSM+0x122>
				stMachPOSTRunDelayCtr=0;
 8001bda:	4b38      	ldr	r3, [pc, #224]	; (8001cbc <POSTRunSM+0x1e8>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(LED_3V3B_GPIO_Port, LED_3V3B_Pin, GPIO_PIN_SET);
 8001be0:	23a0      	movs	r3, #160	; 0xa0
 8001be2:	05db      	lsls	r3, r3, #23
 8001be4:	2201      	movs	r2, #1
 8001be6:	2120      	movs	r1, #32
 8001be8:	0018      	movs	r0, r3
 8001bea:	f7fe ffd0 	bl	8000b8e <HAL_GPIO_WritePin>
				stMachPOSTRun=stLEDTest5;
 8001bee:	4b31      	ldr	r3, [pc, #196]	; (8001cb4 <POSTRunSM+0x1e0>)
 8001bf0:	2205      	movs	r2, #5
 8001bf2:	701a      	strb	r2, [r3, #0]
			} else
			{
				HAL_GPIO_WritePin(LED_3V3B_GPIO_Port, LED_3V3B_Pin, GPIO_PIN_RESET);
			}
			break;
 8001bf4:	e05a      	b.n	8001cac <POSTRunSM+0x1d8>
				HAL_GPIO_WritePin(LED_3V3B_GPIO_Port, LED_3V3B_Pin, GPIO_PIN_RESET);
 8001bf6:	23a0      	movs	r3, #160	; 0xa0
 8001bf8:	05db      	lsls	r3, r3, #23
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	2120      	movs	r1, #32
 8001bfe:	0018      	movs	r0, r3
 8001c00:	f7fe ffc5 	bl	8000b8e <HAL_GPIO_WritePin>
			break;
 8001c04:	e052      	b.n	8001cac <POSTRunSM+0x1d8>
		case stLEDTest5:
			// Ready to test LED 5 (Output)
			stMachPOSTRunDelayCtr++;
 8001c06:	4b2d      	ldr	r3, [pc, #180]	; (8001cbc <POSTRunSM+0x1e8>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	1c5a      	adds	r2, r3, #1
 8001c0c:	4b2b      	ldr	r3, [pc, #172]	; (8001cbc <POSTRunSM+0x1e8>)
 8001c0e:	601a      	str	r2, [r3, #0]
			// If 0.25 second has elapsed, advance state
			if (stMachPOSTRunDelayCtr>=25) {
 8001c10:	4b2a      	ldr	r3, [pc, #168]	; (8001cbc <POSTRunSM+0x1e8>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2b18      	cmp	r3, #24
 8001c16:	dd0d      	ble.n	8001c34 <POSTRunSM+0x160>
				stMachPOSTRunDelayCtr=0;
 8001c18:	4b28      	ldr	r3, [pc, #160]	; (8001cbc <POSTRunSM+0x1e8>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(LED_Output_GPIO_Port, LED_Output_Pin, GPIO_PIN_SET);
 8001c1e:	23a0      	movs	r3, #160	; 0xa0
 8001c20:	05db      	lsls	r3, r3, #23
 8001c22:	2201      	movs	r2, #1
 8001c24:	2102      	movs	r1, #2
 8001c26:	0018      	movs	r0, r3
 8001c28:	f7fe ffb1 	bl	8000b8e <HAL_GPIO_WritePin>
				stMachPOSTRun=stLEDTest6;
 8001c2c:	4b21      	ldr	r3, [pc, #132]	; (8001cb4 <POSTRunSM+0x1e0>)
 8001c2e:	2206      	movs	r2, #6
 8001c30:	701a      	strb	r2, [r3, #0]
			} else
			{
				HAL_GPIO_WritePin(LED_Output_GPIO_Port, LED_Output_Pin, GPIO_PIN_RESET);
			}
			break;
 8001c32:	e03b      	b.n	8001cac <POSTRunSM+0x1d8>
				HAL_GPIO_WritePin(LED_Output_GPIO_Port, LED_Output_Pin, GPIO_PIN_RESET);
 8001c34:	23a0      	movs	r3, #160	; 0xa0
 8001c36:	05db      	lsls	r3, r3, #23
 8001c38:	2200      	movs	r2, #0
 8001c3a:	2102      	movs	r1, #2
 8001c3c:	0018      	movs	r0, r3
 8001c3e:	f7fe ffa6 	bl	8000b8e <HAL_GPIO_WritePin>
			break;
 8001c42:	e033      	b.n	8001cac <POSTRunSM+0x1d8>
		case stLEDTest6:
			// Ready to test LED 6 (Error)
			stMachPOSTRunDelayCtr++;
 8001c44:	4b1d      	ldr	r3, [pc, #116]	; (8001cbc <POSTRunSM+0x1e8>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	1c5a      	adds	r2, r3, #1
 8001c4a:	4b1c      	ldr	r3, [pc, #112]	; (8001cbc <POSTRunSM+0x1e8>)
 8001c4c:	601a      	str	r2, [r3, #0]
			// If 0.25 second has elapsed, advance state
			if (stMachPOSTRunDelayCtr>=25) {
 8001c4e:	4b1b      	ldr	r3, [pc, #108]	; (8001cbc <POSTRunSM+0x1e8>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	2b18      	cmp	r3, #24
 8001c54:	dd0d      	ble.n	8001c72 <POSTRunSM+0x19e>
				stMachPOSTRunDelayCtr=0;
 8001c56:	4b19      	ldr	r3, [pc, #100]	; (8001cbc <POSTRunSM+0x1e8>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(LED_Error_GPIO_Port, LED_Error_Pin, GPIO_PIN_SET);
 8001c5c:	23a0      	movs	r3, #160	; 0xa0
 8001c5e:	05db      	lsls	r3, r3, #23
 8001c60:	2201      	movs	r2, #1
 8001c62:	2101      	movs	r1, #1
 8001c64:	0018      	movs	r0, r3
 8001c66:	f7fe ff92 	bl	8000b8e <HAL_GPIO_WritePin>
				stMachPOSTRun=stPostLEDTestDelay;
 8001c6a:	4b12      	ldr	r3, [pc, #72]	; (8001cb4 <POSTRunSM+0x1e0>)
 8001c6c:	2207      	movs	r2, #7
 8001c6e:	701a      	strb	r2, [r3, #0]
			} else
			{
				HAL_GPIO_WritePin(LED_Error_GPIO_Port, LED_Error_Pin, GPIO_PIN_RESET);
			}
			break;
 8001c70:	e01c      	b.n	8001cac <POSTRunSM+0x1d8>
				HAL_GPIO_WritePin(LED_Error_GPIO_Port, LED_Error_Pin, GPIO_PIN_RESET);
 8001c72:	23a0      	movs	r3, #160	; 0xa0
 8001c74:	05db      	lsls	r3, r3, #23
 8001c76:	2200      	movs	r2, #0
 8001c78:	2101      	movs	r1, #1
 8001c7a:	0018      	movs	r0, r3
 8001c7c:	f7fe ff87 	bl	8000b8e <HAL_GPIO_WritePin>
			break;
 8001c80:	e014      	b.n	8001cac <POSTRunSM+0x1d8>
		case stPostLEDTestDelay:
			// Delay before entering Run mode, 1 second (100 ticks)
			stMachPOSTRunDelayCtr++;
 8001c82:	4b0e      	ldr	r3, [pc, #56]	; (8001cbc <POSTRunSM+0x1e8>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	1c5a      	adds	r2, r3, #1
 8001c88:	4b0c      	ldr	r3, [pc, #48]	; (8001cbc <POSTRunSM+0x1e8>)
 8001c8a:	601a      	str	r2, [r3, #0]
			// If 1 second has elapsed, advance state
			if (stMachPOSTRunDelayCtr>=100) {
 8001c8c:	4b0b      	ldr	r3, [pc, #44]	; (8001cbc <POSTRunSM+0x1e8>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2b63      	cmp	r3, #99	; 0x63
 8001c92:	dd0a      	ble.n	8001caa <POSTRunSM+0x1d6>
				stMachPOSTRunDelayCtr=0;
 8001c94:	4b09      	ldr	r3, [pc, #36]	; (8001cbc <POSTRunSM+0x1e8>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	601a      	str	r2, [r3, #0]
				stMachPOSTRun=stRun;
 8001c9a:	4b06      	ldr	r3, [pc, #24]	; (8001cb4 <POSTRunSM+0x1e0>)
 8001c9c:	2208      	movs	r2, #8
 8001c9e:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001ca0:	e003      	b.n	8001caa <POSTRunSM+0x1d6>
		case stRun:
			// No action
			break;
 8001ca2:	46c0      	nop			; (mov r8, r8)
 8001ca4:	e002      	b.n	8001cac <POSTRunSM+0x1d8>
			break;
 8001ca6:	46c0      	nop			; (mov r8, r8)
 8001ca8:	e000      	b.n	8001cac <POSTRunSM+0x1d8>
			break;
 8001caa:	46c0      	nop			; (mov r8, r8)
	}
}
 8001cac:	46c0      	nop			; (mov r8, r8)
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	46c0      	nop			; (mov r8, r8)
 8001cb4:	20000078 	.word	0x20000078
 8001cb8:	08002424 	.word	0x08002424
 8001cbc:	2000007c 	.word	0x2000007c

08001cc0 <ConfigButtonSM>:
// Configuration Button State Machine Function
void ConfigButtonSM(void) {
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
	// Handles the Config Button State Machine

	// Check config button
	switch(stMachConfigButton) {
 8001cc4:	4b3e      	ldr	r3, [pc, #248]	; (8001dc0 <ConfigButtonSM+0x100>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	2b03      	cmp	r3, #3
 8001cca:	d04b      	beq.n	8001d64 <ConfigButtonSM+0xa4>
 8001ccc:	dd00      	ble.n	8001cd0 <ConfigButtonSM+0x10>
 8001cce:	e073      	b.n	8001db8 <ConfigButtonSM+0xf8>
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d037      	beq.n	8001d44 <ConfigButtonSM+0x84>
 8001cd4:	dd00      	ble.n	8001cd8 <ConfigButtonSM+0x18>
 8001cd6:	e06f      	b.n	8001db8 <ConfigButtonSM+0xf8>
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d002      	beq.n	8001ce2 <ConfigButtonSM+0x22>
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d00f      	beq.n	8001d00 <ConfigButtonSM+0x40>
					stMachConfigButton=stNotPressed;
				}
			}
			break;
	}
}
 8001ce0:	e06a      	b.n	8001db8 <ConfigButtonSM+0xf8>
			if (HAL_GPIO_ReadPin(Btn_Config_GPIO_Port, Btn_Config_Pin)==GPIO_PIN_RESET) {
 8001ce2:	23a0      	movs	r3, #160	; 0xa0
 8001ce4:	05db      	lsls	r3, r3, #23
 8001ce6:	2140      	movs	r1, #64	; 0x40
 8001ce8:	0018      	movs	r0, r3
 8001cea:	f7fe ff33 	bl	8000b54 <HAL_GPIO_ReadPin>
 8001cee:	1e03      	subs	r3, r0, #0
 8001cf0:	d15b      	bne.n	8001daa <ConfigButtonSM+0xea>
				stMachConfigBtnDebounceDelayCtr=0;
 8001cf2:	4b34      	ldr	r3, [pc, #208]	; (8001dc4 <ConfigButtonSM+0x104>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	601a      	str	r2, [r3, #0]
				stMachConfigButton=stMaybePressedDebounce;
 8001cf8:	4b31      	ldr	r3, [pc, #196]	; (8001dc0 <ConfigButtonSM+0x100>)
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	701a      	strb	r2, [r3, #0]
			break;
 8001cfe:	e054      	b.n	8001daa <ConfigButtonSM+0xea>
			if (HAL_GPIO_ReadPin(Btn_Config_GPIO_Port, Btn_Config_Pin)!=GPIO_PIN_RESET) {
 8001d00:	23a0      	movs	r3, #160	; 0xa0
 8001d02:	05db      	lsls	r3, r3, #23
 8001d04:	2140      	movs	r1, #64	; 0x40
 8001d06:	0018      	movs	r0, r3
 8001d08:	f7fe ff24 	bl	8000b54 <HAL_GPIO_ReadPin>
 8001d0c:	1e03      	subs	r3, r0, #0
 8001d0e:	d006      	beq.n	8001d1e <ConfigButtonSM+0x5e>
				stMachConfigBtnDebounceDelayCtr=0;
 8001d10:	4b2c      	ldr	r3, [pc, #176]	; (8001dc4 <ConfigButtonSM+0x104>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	601a      	str	r2, [r3, #0]
				stMachConfigButton=stNotPressed;
 8001d16:	4b2a      	ldr	r3, [pc, #168]	; (8001dc0 <ConfigButtonSM+0x100>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	701a      	strb	r2, [r3, #0]
			break;
 8001d1c:	e047      	b.n	8001dae <ConfigButtonSM+0xee>
				stMachConfigBtnDebounceDelayCtr++;
 8001d1e:	4b29      	ldr	r3, [pc, #164]	; (8001dc4 <ConfigButtonSM+0x104>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	1c5a      	adds	r2, r3, #1
 8001d24:	4b27      	ldr	r3, [pc, #156]	; (8001dc4 <ConfigButtonSM+0x104>)
 8001d26:	601a      	str	r2, [r3, #0]
				if (stMachConfigBtnDebounceDelayCtr>=5) {
 8001d28:	4b26      	ldr	r3, [pc, #152]	; (8001dc4 <ConfigButtonSM+0x104>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2b04      	cmp	r3, #4
 8001d2e:	dd3e      	ble.n	8001dae <ConfigButtonSM+0xee>
					stMachConfigBtnDebounceDelayCtr=0;
 8001d30:	4b24      	ldr	r3, [pc, #144]	; (8001dc4 <ConfigButtonSM+0x104>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	601a      	str	r2, [r3, #0]
					stMachConfigBtnDetected=1;	// Button press has not yet been detected by other code
 8001d36:	4b24      	ldr	r3, [pc, #144]	; (8001dc8 <ConfigButtonSM+0x108>)
 8001d38:	2201      	movs	r2, #1
 8001d3a:	601a      	str	r2, [r3, #0]
					stMachConfigButton=stPressed;
 8001d3c:	4b20      	ldr	r3, [pc, #128]	; (8001dc0 <ConfigButtonSM+0x100>)
 8001d3e:	2202      	movs	r2, #2
 8001d40:	701a      	strb	r2, [r3, #0]
			break;
 8001d42:	e034      	b.n	8001dae <ConfigButtonSM+0xee>
			if (HAL_GPIO_ReadPin(Btn_Config_GPIO_Port, Btn_Config_Pin)==GPIO_PIN_SET) {
 8001d44:	23a0      	movs	r3, #160	; 0xa0
 8001d46:	05db      	lsls	r3, r3, #23
 8001d48:	2140      	movs	r1, #64	; 0x40
 8001d4a:	0018      	movs	r0, r3
 8001d4c:	f7fe ff02 	bl	8000b54 <HAL_GPIO_ReadPin>
 8001d50:	0003      	movs	r3, r0
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d12d      	bne.n	8001db2 <ConfigButtonSM+0xf2>
				stMachConfigBtnDebounceDelayCtr=0;
 8001d56:	4b1b      	ldr	r3, [pc, #108]	; (8001dc4 <ConfigButtonSM+0x104>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]
				stMachConfigButton=stMaybeNotPressedDebounce;
 8001d5c:	4b18      	ldr	r3, [pc, #96]	; (8001dc0 <ConfigButtonSM+0x100>)
 8001d5e:	2203      	movs	r2, #3
 8001d60:	701a      	strb	r2, [r3, #0]
			break;
 8001d62:	e026      	b.n	8001db2 <ConfigButtonSM+0xf2>
			if (HAL_GPIO_ReadPin(Btn_Config_GPIO_Port, Btn_Config_Pin)!=GPIO_PIN_SET) {
 8001d64:	23a0      	movs	r3, #160	; 0xa0
 8001d66:	05db      	lsls	r3, r3, #23
 8001d68:	2140      	movs	r1, #64	; 0x40
 8001d6a:	0018      	movs	r0, r3
 8001d6c:	f7fe fef2 	bl	8000b54 <HAL_GPIO_ReadPin>
 8001d70:	0003      	movs	r3, r0
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d006      	beq.n	8001d84 <ConfigButtonSM+0xc4>
				stMachConfigBtnDebounceDelayCtr=0;
 8001d76:	4b13      	ldr	r3, [pc, #76]	; (8001dc4 <ConfigButtonSM+0x104>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	601a      	str	r2, [r3, #0]
				stMachConfigButton=stPressed;
 8001d7c:	4b10      	ldr	r3, [pc, #64]	; (8001dc0 <ConfigButtonSM+0x100>)
 8001d7e:	2202      	movs	r2, #2
 8001d80:	701a      	strb	r2, [r3, #0]
			break;
 8001d82:	e018      	b.n	8001db6 <ConfigButtonSM+0xf6>
				stMachConfigBtnDebounceDelayCtr++;
 8001d84:	4b0f      	ldr	r3, [pc, #60]	; (8001dc4 <ConfigButtonSM+0x104>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	1c5a      	adds	r2, r3, #1
 8001d8a:	4b0e      	ldr	r3, [pc, #56]	; (8001dc4 <ConfigButtonSM+0x104>)
 8001d8c:	601a      	str	r2, [r3, #0]
				if (stMachConfigBtnDebounceDelayCtr>=5) {
 8001d8e:	4b0d      	ldr	r3, [pc, #52]	; (8001dc4 <ConfigButtonSM+0x104>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2b04      	cmp	r3, #4
 8001d94:	dd0f      	ble.n	8001db6 <ConfigButtonSM+0xf6>
					stMachConfigBtnDebounceDelayCtr=0;
 8001d96:	4b0b      	ldr	r3, [pc, #44]	; (8001dc4 <ConfigButtonSM+0x104>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	601a      	str	r2, [r3, #0]
					stMachConfigBtnDetected=0;	// Reset button pressed flag
 8001d9c:	4b0a      	ldr	r3, [pc, #40]	; (8001dc8 <ConfigButtonSM+0x108>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	601a      	str	r2, [r3, #0]
					stMachConfigButton=stNotPressed;
 8001da2:	4b07      	ldr	r3, [pc, #28]	; (8001dc0 <ConfigButtonSM+0x100>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	701a      	strb	r2, [r3, #0]
			break;
 8001da8:	e005      	b.n	8001db6 <ConfigButtonSM+0xf6>
			break;
 8001daa:	46c0      	nop			; (mov r8, r8)
 8001dac:	e004      	b.n	8001db8 <ConfigButtonSM+0xf8>
			break;
 8001dae:	46c0      	nop			; (mov r8, r8)
 8001db0:	e002      	b.n	8001db8 <ConfigButtonSM+0xf8>
			break;
 8001db2:	46c0      	nop			; (mov r8, r8)
 8001db4:	e000      	b.n	8001db8 <ConfigButtonSM+0xf8>
			break;
 8001db6:	46c0      	nop			; (mov r8, r8)
}
 8001db8:	46c0      	nop			; (mov r8, r8)
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	46c0      	nop			; (mov r8, r8)
 8001dc0:	20000081 	.word	0x20000081
 8001dc4:	20000084 	.word	0x20000084
 8001dc8:	2000008c 	.word	0x2000008c

08001dcc <ConfigSM>:
// Machine Configuration State Machine Function
void ConfigSM(void) {
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
	// Handles the Config State Machine

	// Check if config button is pressed and the press has not yet been recognized and that the output is off
	if (stMachConfigBtnDetected==1 && stMachOutput==stNotEnabled) {
 8001dd0:	4b77      	ldr	r3, [pc, #476]	; (8001fb0 <ConfigSM+0x1e4>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d164      	bne.n	8001ea2 <ConfigSM+0xd6>
 8001dd8:	4b76      	ldr	r3, [pc, #472]	; (8001fb4 <ConfigSM+0x1e8>)
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d160      	bne.n	8001ea2 <ConfigSM+0xd6>
		// Proceed to the next configuration
		stMachConfig++;
 8001de0:	4b75      	ldr	r3, [pc, #468]	; (8001fb8 <ConfigSM+0x1ec>)
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	3301      	adds	r3, #1
 8001de6:	b2da      	uxtb	r2, r3
 8001de8:	4b73      	ldr	r3, [pc, #460]	; (8001fb8 <ConfigSM+0x1ec>)
 8001dea:	701a      	strb	r2, [r3, #0]
		if (stMachConfig>st3T3B) stMachConfig=st5T5B;
 8001dec:	4b72      	ldr	r3, [pc, #456]	; (8001fb8 <ConfigSM+0x1ec>)
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	2b03      	cmp	r3, #3
 8001df2:	d902      	bls.n	8001dfa <ConfigSM+0x2e>
 8001df4:	4b70      	ldr	r3, [pc, #448]	; (8001fb8 <ConfigSM+0x1ec>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	701a      	strb	r2, [r3, #0]
		// Flag that this button press has been recognized,
		// this makes sure the state only changes once per button press
		stMachConfigBtnDetected=0;
 8001dfa:	4b6d      	ldr	r3, [pc, #436]	; (8001fb0 <ConfigSM+0x1e4>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	601a      	str	r2, [r3, #0]

		// Set up the power output regulators for the selected configuration
		// To select 5V output, we ground out the select line via the open-drain GPIO by setting it low
		// To select 3V3 output, we float the select line via the open-drain GPIO by setting it high
		switch(stMachConfig) {
 8001e00:	4b6d      	ldr	r3, [pc, #436]	; (8001fb8 <ConfigSM+0x1ec>)
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	2b03      	cmp	r3, #3
 8001e06:	d03b      	beq.n	8001e80 <ConfigSM+0xb4>
 8001e08:	dc4b      	bgt.n	8001ea2 <ConfigSM+0xd6>
 8001e0a:	2b02      	cmp	r3, #2
 8001e0c:	d027      	beq.n	8001e5e <ConfigSM+0x92>
 8001e0e:	dc48      	bgt.n	8001ea2 <ConfigSM+0xd6>
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d002      	beq.n	8001e1a <ConfigSM+0x4e>
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d011      	beq.n	8001e3c <ConfigSM+0x70>
 8001e18:	e043      	b.n	8001ea2 <ConfigSM+0xd6>
			case st5T5B:
				HAL_GPIO_WritePin(Select_VRailT_GPIO_Port,Select_VRailT_Pin,GPIO_PIN_RESET);
 8001e1a:	2380      	movs	r3, #128	; 0x80
 8001e1c:	0119      	lsls	r1, r3, #4
 8001e1e:	23a0      	movs	r3, #160	; 0xa0
 8001e20:	05db      	lsls	r3, r3, #23
 8001e22:	2200      	movs	r2, #0
 8001e24:	0018      	movs	r0, r3
 8001e26:	f7fe feb2 	bl	8000b8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Select_VRailB_GPIO_Port,Select_VRailB_Pin,GPIO_PIN_RESET);
 8001e2a:	2380      	movs	r3, #128	; 0x80
 8001e2c:	0059      	lsls	r1, r3, #1
 8001e2e:	23a0      	movs	r3, #160	; 0xa0
 8001e30:	05db      	lsls	r3, r3, #23
 8001e32:	2200      	movs	r2, #0
 8001e34:	0018      	movs	r0, r3
 8001e36:	f7fe feaa 	bl	8000b8e <HAL_GPIO_WritePin>
				break;
 8001e3a:	e032      	b.n	8001ea2 <ConfigSM+0xd6>
			case st5T3B:
				HAL_GPIO_WritePin(Select_VRailT_GPIO_Port,Select_VRailT_Pin,GPIO_PIN_RESET);
 8001e3c:	2380      	movs	r3, #128	; 0x80
 8001e3e:	0119      	lsls	r1, r3, #4
 8001e40:	23a0      	movs	r3, #160	; 0xa0
 8001e42:	05db      	lsls	r3, r3, #23
 8001e44:	2200      	movs	r2, #0
 8001e46:	0018      	movs	r0, r3
 8001e48:	f7fe fea1 	bl	8000b8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Select_VRailB_GPIO_Port,Select_VRailB_Pin,GPIO_PIN_SET);
 8001e4c:	2380      	movs	r3, #128	; 0x80
 8001e4e:	0059      	lsls	r1, r3, #1
 8001e50:	23a0      	movs	r3, #160	; 0xa0
 8001e52:	05db      	lsls	r3, r3, #23
 8001e54:	2201      	movs	r2, #1
 8001e56:	0018      	movs	r0, r3
 8001e58:	f7fe fe99 	bl	8000b8e <HAL_GPIO_WritePin>
				break;
 8001e5c:	e021      	b.n	8001ea2 <ConfigSM+0xd6>
			case st3T5B:
				HAL_GPIO_WritePin(Select_VRailT_GPIO_Port,Select_VRailT_Pin,GPIO_PIN_SET);
 8001e5e:	2380      	movs	r3, #128	; 0x80
 8001e60:	0119      	lsls	r1, r3, #4
 8001e62:	23a0      	movs	r3, #160	; 0xa0
 8001e64:	05db      	lsls	r3, r3, #23
 8001e66:	2201      	movs	r2, #1
 8001e68:	0018      	movs	r0, r3
 8001e6a:	f7fe fe90 	bl	8000b8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Select_VRailB_GPIO_Port,Select_VRailB_Pin,GPIO_PIN_RESET);
 8001e6e:	2380      	movs	r3, #128	; 0x80
 8001e70:	0059      	lsls	r1, r3, #1
 8001e72:	23a0      	movs	r3, #160	; 0xa0
 8001e74:	05db      	lsls	r3, r3, #23
 8001e76:	2200      	movs	r2, #0
 8001e78:	0018      	movs	r0, r3
 8001e7a:	f7fe fe88 	bl	8000b8e <HAL_GPIO_WritePin>
				break;
 8001e7e:	e010      	b.n	8001ea2 <ConfigSM+0xd6>
			case st3T3B:
				HAL_GPIO_WritePin(Select_VRailT_GPIO_Port,Select_VRailT_Pin,GPIO_PIN_SET);
 8001e80:	2380      	movs	r3, #128	; 0x80
 8001e82:	0119      	lsls	r1, r3, #4
 8001e84:	23a0      	movs	r3, #160	; 0xa0
 8001e86:	05db      	lsls	r3, r3, #23
 8001e88:	2201      	movs	r2, #1
 8001e8a:	0018      	movs	r0, r3
 8001e8c:	f7fe fe7f 	bl	8000b8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Select_VRailB_GPIO_Port,Select_VRailB_Pin,GPIO_PIN_SET);
 8001e90:	2380      	movs	r3, #128	; 0x80
 8001e92:	0059      	lsls	r1, r3, #1
 8001e94:	23a0      	movs	r3, #160	; 0xa0
 8001e96:	05db      	lsls	r3, r3, #23
 8001e98:	2201      	movs	r2, #1
 8001e9a:	0018      	movs	r0, r3
 8001e9c:	f7fe fe77 	bl	8000b8e <HAL_GPIO_WritePin>
				break;
 8001ea0:	46c0      	nop			; (mov r8, r8)
	}

	// Set LED indicators
	// To turn LED on, we ground out the LED line via the open-drain GPIO by setting it low
	// To turn LED off, we float the LED line via the open-drain GPIO by setting it high
	switch(stMachConfig) {
 8001ea2:	4b45      	ldr	r3, [pc, #276]	; (8001fb8 <ConfigSM+0x1ec>)
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	2b03      	cmp	r3, #3
 8001ea8:	d061      	beq.n	8001f6e <ConfigSM+0x1a2>
 8001eaa:	dd00      	ble.n	8001eae <ConfigSM+0xe2>
 8001eac:	e07c      	b.n	8001fa8 <ConfigSM+0x1dc>
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d040      	beq.n	8001f34 <ConfigSM+0x168>
 8001eb2:	dd00      	ble.n	8001eb6 <ConfigSM+0xea>
 8001eb4:	e078      	b.n	8001fa8 <ConfigSM+0x1dc>
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d002      	beq.n	8001ec0 <ConfigSM+0xf4>
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d01d      	beq.n	8001efa <ConfigSM+0x12e>
			HAL_GPIO_WritePin(LED_3V3T_GPIO_Port,LED_3V3T_Pin,GPIO_PIN_RESET);
			HAL_GPIO_WritePin(LED_5VB_GPIO_Port,LED_5VB_Pin,GPIO_PIN_SET);
			HAL_GPIO_WritePin(LED_3V3B_GPIO_Port,LED_3V3B_Pin,GPIO_PIN_RESET);
			break;
	}
}
 8001ebe:	e073      	b.n	8001fa8 <ConfigSM+0x1dc>
			HAL_GPIO_WritePin(LED_5VT_GPIO_Port,LED_5VT_Pin,GPIO_PIN_RESET);
 8001ec0:	23a0      	movs	r3, #160	; 0xa0
 8001ec2:	05db      	lsls	r3, r3, #23
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	2104      	movs	r1, #4
 8001ec8:	0018      	movs	r0, r3
 8001eca:	f7fe fe60 	bl	8000b8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_3V3T_GPIO_Port,LED_3V3T_Pin,GPIO_PIN_SET);
 8001ece:	23a0      	movs	r3, #160	; 0xa0
 8001ed0:	05db      	lsls	r3, r3, #23
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	2110      	movs	r1, #16
 8001ed6:	0018      	movs	r0, r3
 8001ed8:	f7fe fe59 	bl	8000b8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_5VB_GPIO_Port,LED_5VB_Pin,GPIO_PIN_RESET);
 8001edc:	23a0      	movs	r3, #160	; 0xa0
 8001ede:	05db      	lsls	r3, r3, #23
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	2108      	movs	r1, #8
 8001ee4:	0018      	movs	r0, r3
 8001ee6:	f7fe fe52 	bl	8000b8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_3V3B_GPIO_Port,LED_3V3B_Pin,GPIO_PIN_SET);
 8001eea:	23a0      	movs	r3, #160	; 0xa0
 8001eec:	05db      	lsls	r3, r3, #23
 8001eee:	2201      	movs	r2, #1
 8001ef0:	2120      	movs	r1, #32
 8001ef2:	0018      	movs	r0, r3
 8001ef4:	f7fe fe4b 	bl	8000b8e <HAL_GPIO_WritePin>
			break;
 8001ef8:	e056      	b.n	8001fa8 <ConfigSM+0x1dc>
			HAL_GPIO_WritePin(LED_5VT_GPIO_Port,LED_5VT_Pin,GPIO_PIN_RESET);
 8001efa:	23a0      	movs	r3, #160	; 0xa0
 8001efc:	05db      	lsls	r3, r3, #23
 8001efe:	2200      	movs	r2, #0
 8001f00:	2104      	movs	r1, #4
 8001f02:	0018      	movs	r0, r3
 8001f04:	f7fe fe43 	bl	8000b8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_3V3T_GPIO_Port,LED_3V3T_Pin,GPIO_PIN_SET);
 8001f08:	23a0      	movs	r3, #160	; 0xa0
 8001f0a:	05db      	lsls	r3, r3, #23
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	2110      	movs	r1, #16
 8001f10:	0018      	movs	r0, r3
 8001f12:	f7fe fe3c 	bl	8000b8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_5VB_GPIO_Port,LED_5VB_Pin,GPIO_PIN_SET);
 8001f16:	23a0      	movs	r3, #160	; 0xa0
 8001f18:	05db      	lsls	r3, r3, #23
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	2108      	movs	r1, #8
 8001f1e:	0018      	movs	r0, r3
 8001f20:	f7fe fe35 	bl	8000b8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_3V3B_GPIO_Port,LED_3V3B_Pin,GPIO_PIN_RESET);
 8001f24:	23a0      	movs	r3, #160	; 0xa0
 8001f26:	05db      	lsls	r3, r3, #23
 8001f28:	2200      	movs	r2, #0
 8001f2a:	2120      	movs	r1, #32
 8001f2c:	0018      	movs	r0, r3
 8001f2e:	f7fe fe2e 	bl	8000b8e <HAL_GPIO_WritePin>
			break;
 8001f32:	e039      	b.n	8001fa8 <ConfigSM+0x1dc>
			HAL_GPIO_WritePin(LED_5VT_GPIO_Port,LED_5VT_Pin,GPIO_PIN_SET);
 8001f34:	23a0      	movs	r3, #160	; 0xa0
 8001f36:	05db      	lsls	r3, r3, #23
 8001f38:	2201      	movs	r2, #1
 8001f3a:	2104      	movs	r1, #4
 8001f3c:	0018      	movs	r0, r3
 8001f3e:	f7fe fe26 	bl	8000b8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_3V3T_GPIO_Port,LED_3V3T_Pin,GPIO_PIN_RESET);
 8001f42:	23a0      	movs	r3, #160	; 0xa0
 8001f44:	05db      	lsls	r3, r3, #23
 8001f46:	2200      	movs	r2, #0
 8001f48:	2110      	movs	r1, #16
 8001f4a:	0018      	movs	r0, r3
 8001f4c:	f7fe fe1f 	bl	8000b8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_5VB_GPIO_Port,LED_5VB_Pin,GPIO_PIN_RESET);
 8001f50:	23a0      	movs	r3, #160	; 0xa0
 8001f52:	05db      	lsls	r3, r3, #23
 8001f54:	2200      	movs	r2, #0
 8001f56:	2108      	movs	r1, #8
 8001f58:	0018      	movs	r0, r3
 8001f5a:	f7fe fe18 	bl	8000b8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_3V3B_GPIO_Port,LED_3V3B_Pin,GPIO_PIN_SET);
 8001f5e:	23a0      	movs	r3, #160	; 0xa0
 8001f60:	05db      	lsls	r3, r3, #23
 8001f62:	2201      	movs	r2, #1
 8001f64:	2120      	movs	r1, #32
 8001f66:	0018      	movs	r0, r3
 8001f68:	f7fe fe11 	bl	8000b8e <HAL_GPIO_WritePin>
			break;
 8001f6c:	e01c      	b.n	8001fa8 <ConfigSM+0x1dc>
			HAL_GPIO_WritePin(LED_5VT_GPIO_Port,LED_5VT_Pin,GPIO_PIN_SET);
 8001f6e:	23a0      	movs	r3, #160	; 0xa0
 8001f70:	05db      	lsls	r3, r3, #23
 8001f72:	2201      	movs	r2, #1
 8001f74:	2104      	movs	r1, #4
 8001f76:	0018      	movs	r0, r3
 8001f78:	f7fe fe09 	bl	8000b8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_3V3T_GPIO_Port,LED_3V3T_Pin,GPIO_PIN_RESET);
 8001f7c:	23a0      	movs	r3, #160	; 0xa0
 8001f7e:	05db      	lsls	r3, r3, #23
 8001f80:	2200      	movs	r2, #0
 8001f82:	2110      	movs	r1, #16
 8001f84:	0018      	movs	r0, r3
 8001f86:	f7fe fe02 	bl	8000b8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_5VB_GPIO_Port,LED_5VB_Pin,GPIO_PIN_SET);
 8001f8a:	23a0      	movs	r3, #160	; 0xa0
 8001f8c:	05db      	lsls	r3, r3, #23
 8001f8e:	2201      	movs	r2, #1
 8001f90:	2108      	movs	r1, #8
 8001f92:	0018      	movs	r0, r3
 8001f94:	f7fe fdfb 	bl	8000b8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_3V3B_GPIO_Port,LED_3V3B_Pin,GPIO_PIN_RESET);
 8001f98:	23a0      	movs	r3, #160	; 0xa0
 8001f9a:	05db      	lsls	r3, r3, #23
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	2120      	movs	r1, #32
 8001fa0:	0018      	movs	r0, r3
 8001fa2:	f7fe fdf4 	bl	8000b8e <HAL_GPIO_WritePin>
			break;
 8001fa6:	46c0      	nop			; (mov r8, r8)
}
 8001fa8:	46c0      	nop			; (mov r8, r8)
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	46c0      	nop			; (mov r8, r8)
 8001fb0:	2000008c 	.word	0x2000008c
 8001fb4:	20000094 	.word	0x20000094
 8001fb8:	20000080 	.word	0x20000080

08001fbc <OutputButtonSM>:
// Output Enable Button State Machine Function
void OutputButtonSM(void) {
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
	// Handles the Output Button State Machine

	// Check output enable button
	switch(stMachOutputButton) {
 8001fc0:	4b3e      	ldr	r3, [pc, #248]	; (80020bc <OutputButtonSM+0x100>)
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	2b03      	cmp	r3, #3
 8001fc6:	d04b      	beq.n	8002060 <OutputButtonSM+0xa4>
 8001fc8:	dd00      	ble.n	8001fcc <OutputButtonSM+0x10>
 8001fca:	e073      	b.n	80020b4 <OutputButtonSM+0xf8>
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	d037      	beq.n	8002040 <OutputButtonSM+0x84>
 8001fd0:	dd00      	ble.n	8001fd4 <OutputButtonSM+0x18>
 8001fd2:	e06f      	b.n	80020b4 <OutputButtonSM+0xf8>
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d002      	beq.n	8001fde <OutputButtonSM+0x22>
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d00f      	beq.n	8001ffc <OutputButtonSM+0x40>
					stMachOutputButton=stNotPressed;
				}
			}
			break;
	}
}
 8001fdc:	e06a      	b.n	80020b4 <OutputButtonSM+0xf8>
			if (HAL_GPIO_ReadPin(Btn_OutputEn_GPIO_Port, Btn_OutputEn_Pin)==GPIO_PIN_RESET) {
 8001fde:	23a0      	movs	r3, #160	; 0xa0
 8001fe0:	05db      	lsls	r3, r3, #23
 8001fe2:	2180      	movs	r1, #128	; 0x80
 8001fe4:	0018      	movs	r0, r3
 8001fe6:	f7fe fdb5 	bl	8000b54 <HAL_GPIO_ReadPin>
 8001fea:	1e03      	subs	r3, r0, #0
 8001fec:	d15b      	bne.n	80020a6 <OutputButtonSM+0xea>
				stMachOutputBtnDebounceDelayCtr=0;
 8001fee:	4b34      	ldr	r3, [pc, #208]	; (80020c0 <OutputButtonSM+0x104>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	601a      	str	r2, [r3, #0]
				stMachOutputButton=stMaybePressedDebounce;
 8001ff4:	4b31      	ldr	r3, [pc, #196]	; (80020bc <OutputButtonSM+0x100>)
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	701a      	strb	r2, [r3, #0]
			break;
 8001ffa:	e054      	b.n	80020a6 <OutputButtonSM+0xea>
			if (HAL_GPIO_ReadPin(Btn_OutputEn_GPIO_Port, Btn_OutputEn_Pin)!=GPIO_PIN_RESET) {
 8001ffc:	23a0      	movs	r3, #160	; 0xa0
 8001ffe:	05db      	lsls	r3, r3, #23
 8002000:	2180      	movs	r1, #128	; 0x80
 8002002:	0018      	movs	r0, r3
 8002004:	f7fe fda6 	bl	8000b54 <HAL_GPIO_ReadPin>
 8002008:	1e03      	subs	r3, r0, #0
 800200a:	d006      	beq.n	800201a <OutputButtonSM+0x5e>
				stMachOutputBtnDebounceDelayCtr=0;
 800200c:	4b2c      	ldr	r3, [pc, #176]	; (80020c0 <OutputButtonSM+0x104>)
 800200e:	2200      	movs	r2, #0
 8002010:	601a      	str	r2, [r3, #0]
				stMachOutputButton=stNotPressed;
 8002012:	4b2a      	ldr	r3, [pc, #168]	; (80020bc <OutputButtonSM+0x100>)
 8002014:	2200      	movs	r2, #0
 8002016:	701a      	strb	r2, [r3, #0]
			break;
 8002018:	e047      	b.n	80020aa <OutputButtonSM+0xee>
				stMachOutputBtnDebounceDelayCtr++;
 800201a:	4b29      	ldr	r3, [pc, #164]	; (80020c0 <OutputButtonSM+0x104>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	1c5a      	adds	r2, r3, #1
 8002020:	4b27      	ldr	r3, [pc, #156]	; (80020c0 <OutputButtonSM+0x104>)
 8002022:	601a      	str	r2, [r3, #0]
				if (stMachOutputBtnDebounceDelayCtr>=5) {
 8002024:	4b26      	ldr	r3, [pc, #152]	; (80020c0 <OutputButtonSM+0x104>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2b04      	cmp	r3, #4
 800202a:	dd3e      	ble.n	80020aa <OutputButtonSM+0xee>
					stMachOutputBtnDebounceDelayCtr=0;
 800202c:	4b24      	ldr	r3, [pc, #144]	; (80020c0 <OutputButtonSM+0x104>)
 800202e:	2200      	movs	r2, #0
 8002030:	601a      	str	r2, [r3, #0]
					stMachOutputBtnDetected=1;	// Button press has not yet been detected by other code
 8002032:	4b24      	ldr	r3, [pc, #144]	; (80020c4 <OutputButtonSM+0x108>)
 8002034:	2201      	movs	r2, #1
 8002036:	601a      	str	r2, [r3, #0]
					stMachOutputButton=stPressed;
 8002038:	4b20      	ldr	r3, [pc, #128]	; (80020bc <OutputButtonSM+0x100>)
 800203a:	2202      	movs	r2, #2
 800203c:	701a      	strb	r2, [r3, #0]
			break;
 800203e:	e034      	b.n	80020aa <OutputButtonSM+0xee>
			if (HAL_GPIO_ReadPin(Btn_OutputEn_GPIO_Port, Btn_OutputEn_Pin)==GPIO_PIN_SET) {
 8002040:	23a0      	movs	r3, #160	; 0xa0
 8002042:	05db      	lsls	r3, r3, #23
 8002044:	2180      	movs	r1, #128	; 0x80
 8002046:	0018      	movs	r0, r3
 8002048:	f7fe fd84 	bl	8000b54 <HAL_GPIO_ReadPin>
 800204c:	0003      	movs	r3, r0
 800204e:	2b01      	cmp	r3, #1
 8002050:	d12d      	bne.n	80020ae <OutputButtonSM+0xf2>
				stMachOutputBtnDebounceDelayCtr=0;
 8002052:	4b1b      	ldr	r3, [pc, #108]	; (80020c0 <OutputButtonSM+0x104>)
 8002054:	2200      	movs	r2, #0
 8002056:	601a      	str	r2, [r3, #0]
				stMachOutputButton=stMaybeNotPressedDebounce;
 8002058:	4b18      	ldr	r3, [pc, #96]	; (80020bc <OutputButtonSM+0x100>)
 800205a:	2203      	movs	r2, #3
 800205c:	701a      	strb	r2, [r3, #0]
			break;
 800205e:	e026      	b.n	80020ae <OutputButtonSM+0xf2>
			if (HAL_GPIO_ReadPin(Btn_OutputEn_GPIO_Port, Btn_OutputEn_Pin)!=GPIO_PIN_SET) {
 8002060:	23a0      	movs	r3, #160	; 0xa0
 8002062:	05db      	lsls	r3, r3, #23
 8002064:	2180      	movs	r1, #128	; 0x80
 8002066:	0018      	movs	r0, r3
 8002068:	f7fe fd74 	bl	8000b54 <HAL_GPIO_ReadPin>
 800206c:	0003      	movs	r3, r0
 800206e:	2b01      	cmp	r3, #1
 8002070:	d006      	beq.n	8002080 <OutputButtonSM+0xc4>
				stMachOutputBtnDebounceDelayCtr=0;
 8002072:	4b13      	ldr	r3, [pc, #76]	; (80020c0 <OutputButtonSM+0x104>)
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
				stMachOutputButton=stPressed;
 8002078:	4b10      	ldr	r3, [pc, #64]	; (80020bc <OutputButtonSM+0x100>)
 800207a:	2202      	movs	r2, #2
 800207c:	701a      	strb	r2, [r3, #0]
			break;
 800207e:	e018      	b.n	80020b2 <OutputButtonSM+0xf6>
				stMachOutputBtnDebounceDelayCtr++;
 8002080:	4b0f      	ldr	r3, [pc, #60]	; (80020c0 <OutputButtonSM+0x104>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	1c5a      	adds	r2, r3, #1
 8002086:	4b0e      	ldr	r3, [pc, #56]	; (80020c0 <OutputButtonSM+0x104>)
 8002088:	601a      	str	r2, [r3, #0]
				if (stMachOutputBtnDebounceDelayCtr>=5) {
 800208a:	4b0d      	ldr	r3, [pc, #52]	; (80020c0 <OutputButtonSM+0x104>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	2b04      	cmp	r3, #4
 8002090:	dd0f      	ble.n	80020b2 <OutputButtonSM+0xf6>
					stMachOutputBtnDebounceDelayCtr=0;
 8002092:	4b0b      	ldr	r3, [pc, #44]	; (80020c0 <OutputButtonSM+0x104>)
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
					stMachOutputBtnDetected=0;	// Reset button pressed flag
 8002098:	4b0a      	ldr	r3, [pc, #40]	; (80020c4 <OutputButtonSM+0x108>)
 800209a:	2200      	movs	r2, #0
 800209c:	601a      	str	r2, [r3, #0]
					stMachOutputButton=stNotPressed;
 800209e:	4b07      	ldr	r3, [pc, #28]	; (80020bc <OutputButtonSM+0x100>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	701a      	strb	r2, [r3, #0]
			break;
 80020a4:	e005      	b.n	80020b2 <OutputButtonSM+0xf6>
			break;
 80020a6:	46c0      	nop			; (mov r8, r8)
 80020a8:	e004      	b.n	80020b4 <OutputButtonSM+0xf8>
			break;
 80020aa:	46c0      	nop			; (mov r8, r8)
 80020ac:	e002      	b.n	80020b4 <OutputButtonSM+0xf8>
			break;
 80020ae:	46c0      	nop			; (mov r8, r8)
 80020b0:	e000      	b.n	80020b4 <OutputButtonSM+0xf8>
			break;
 80020b2:	46c0      	nop			; (mov r8, r8)
}
 80020b4:	46c0      	nop			; (mov r8, r8)
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	46c0      	nop			; (mov r8, r8)
 80020bc:	20000082 	.word	0x20000082
 80020c0:	20000088 	.word	0x20000088
 80020c4:	20000090 	.word	0x20000090

080020c8 <OutputEnableMonitorSM>:
// Output Enable and Monitoring State Machine Function
void OutputEnableMonitorSM(void) {
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
	// Handles the Output Enable and Monitoring State Machine

	switch(stMachOutput) {
 80020cc:	4b44      	ldr	r3, [pc, #272]	; (80021e0 <OutputEnableMonitorSM+0x118>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d038      	beq.n	8002146 <OutputEnableMonitorSM+0x7e>
 80020d4:	dd00      	ble.n	80020d8 <OutputEnableMonitorSM+0x10>
 80020d6:	e07f      	b.n	80021d8 <OutputEnableMonitorSM+0x110>
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d002      	beq.n	80020e2 <OutputEnableMonitorSM+0x1a>
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d022      	beq.n	8002126 <OutputEnableMonitorSM+0x5e>
				// Go to next state
				stMachOutput=stNotEnabled;
			}
			break;
	}
}
 80020e0:	e07a      	b.n	80021d8 <OutputEnableMonitorSM+0x110>
			if (stMachOutputBtnDetected==1 && stMachConfigButton==stNotPressed) {
 80020e2:	4b40      	ldr	r3, [pc, #256]	; (80021e4 <OutputEnableMonitorSM+0x11c>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d000      	beq.n	80020ec <OutputEnableMonitorSM+0x24>
 80020ea:	e070      	b.n	80021ce <OutputEnableMonitorSM+0x106>
 80020ec:	4b3e      	ldr	r3, [pc, #248]	; (80021e8 <OutputEnableMonitorSM+0x120>)
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d16c      	bne.n	80021ce <OutputEnableMonitorSM+0x106>
				HAL_GPIO_WritePin(Output_Enable_GPIO_Port,Output_Enable_Pin,GPIO_PIN_SET);
 80020f4:	2380      	movs	r3, #128	; 0x80
 80020f6:	0159      	lsls	r1, r3, #5
 80020f8:	23a0      	movs	r3, #160	; 0xa0
 80020fa:	05db      	lsls	r3, r3, #23
 80020fc:	2201      	movs	r2, #1
 80020fe:	0018      	movs	r0, r3
 8002100:	f7fe fd45 	bl	8000b8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED_Output_GPIO_Port,LED_Output_Pin,GPIO_PIN_RESET);
 8002104:	23a0      	movs	r3, #160	; 0xa0
 8002106:	05db      	lsls	r3, r3, #23
 8002108:	2200      	movs	r2, #0
 800210a:	2102      	movs	r1, #2
 800210c:	0018      	movs	r0, r3
 800210e:	f7fe fd3e 	bl	8000b8e <HAL_GPIO_WritePin>
				stMachOutputBtnDetected=0;
 8002112:	4b34      	ldr	r3, [pc, #208]	; (80021e4 <OutputEnableMonitorSM+0x11c>)
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]
				stMachOutputWaitStableDelayCtr=0;
 8002118:	4b34      	ldr	r3, [pc, #208]	; (80021ec <OutputEnableMonitorSM+0x124>)
 800211a:	2200      	movs	r2, #0
 800211c:	601a      	str	r2, [r3, #0]
				stMachOutput=stEnabledWaitStable;
 800211e:	4b30      	ldr	r3, [pc, #192]	; (80021e0 <OutputEnableMonitorSM+0x118>)
 8002120:	2201      	movs	r2, #1
 8002122:	701a      	strb	r2, [r3, #0]
			break;
 8002124:	e053      	b.n	80021ce <OutputEnableMonitorSM+0x106>
			stMachOutputWaitStableDelayCtr++;
 8002126:	4b31      	ldr	r3, [pc, #196]	; (80021ec <OutputEnableMonitorSM+0x124>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	1c5a      	adds	r2, r3, #1
 800212c:	4b2f      	ldr	r3, [pc, #188]	; (80021ec <OutputEnableMonitorSM+0x124>)
 800212e:	601a      	str	r2, [r3, #0]
			if (stMachOutputWaitStableDelayCtr>=5) {
 8002130:	4b2e      	ldr	r3, [pc, #184]	; (80021ec <OutputEnableMonitorSM+0x124>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	2b04      	cmp	r3, #4
 8002136:	dd4c      	ble.n	80021d2 <OutputEnableMonitorSM+0x10a>
				stMachOutputWaitStableDelayCtr=0;
 8002138:	4b2c      	ldr	r3, [pc, #176]	; (80021ec <OutputEnableMonitorSM+0x124>)
 800213a:	2200      	movs	r2, #0
 800213c:	601a      	str	r2, [r3, #0]
				stMachOutput=stEnabledMonitor;
 800213e:	4b28      	ldr	r3, [pc, #160]	; (80021e0 <OutputEnableMonitorSM+0x118>)
 8002140:	2202      	movs	r2, #2
 8002142:	701a      	strb	r2, [r3, #0]
			break;
 8002144:	e045      	b.n	80021d2 <OutputEnableMonitorSM+0x10a>
			if (HAL_GPIO_ReadPin(PGood_RailT_GPIO_Port, PGood_RailT_Pin)==GPIO_PIN_RESET ||
 8002146:	4b2a      	ldr	r3, [pc, #168]	; (80021f0 <OutputEnableMonitorSM+0x128>)
 8002148:	2180      	movs	r1, #128	; 0x80
 800214a:	0018      	movs	r0, r3
 800214c:	f7fe fd02 	bl	8000b54 <HAL_GPIO_ReadPin>
 8002150:	1e03      	subs	r3, r0, #0
 8002152:	d006      	beq.n	8002162 <OutputEnableMonitorSM+0x9a>
				HAL_GPIO_ReadPin(PGood_RailB_GPIO_Port, PGood_RailB_Pin)==GPIO_PIN_RESET) {
 8002154:	4b26      	ldr	r3, [pc, #152]	; (80021f0 <OutputEnableMonitorSM+0x128>)
 8002156:	2140      	movs	r1, #64	; 0x40
 8002158:	0018      	movs	r0, r3
 800215a:	f7fe fcfb 	bl	8000b54 <HAL_GPIO_ReadPin>
 800215e:	1e03      	subs	r3, r0, #0
			if (HAL_GPIO_ReadPin(PGood_RailT_GPIO_Port, PGood_RailT_Pin)==GPIO_PIN_RESET ||
 8002160:	d114      	bne.n	800218c <OutputEnableMonitorSM+0xc4>
				stMachError=stErrorDetected;
 8002162:	4b24      	ldr	r3, [pc, #144]	; (80021f4 <OutputEnableMonitorSM+0x12c>)
 8002164:	2201      	movs	r2, #1
 8002166:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(Output_Enable_GPIO_Port,Output_Enable_Pin,GPIO_PIN_RESET);
 8002168:	2380      	movs	r3, #128	; 0x80
 800216a:	0159      	lsls	r1, r3, #5
 800216c:	23a0      	movs	r3, #160	; 0xa0
 800216e:	05db      	lsls	r3, r3, #23
 8002170:	2200      	movs	r2, #0
 8002172:	0018      	movs	r0, r3
 8002174:	f7fe fd0b 	bl	8000b8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED_Output_GPIO_Port,LED_Output_Pin,GPIO_PIN_SET);
 8002178:	23a0      	movs	r3, #160	; 0xa0
 800217a:	05db      	lsls	r3, r3, #23
 800217c:	2201      	movs	r2, #1
 800217e:	2102      	movs	r1, #2
 8002180:	0018      	movs	r0, r3
 8002182:	f7fe fd04 	bl	8000b8e <HAL_GPIO_WritePin>
				stMachOutput=stNotEnabled;
 8002186:	4b16      	ldr	r3, [pc, #88]	; (80021e0 <OutputEnableMonitorSM+0x118>)
 8002188:	2200      	movs	r2, #0
 800218a:	701a      	strb	r2, [r3, #0]
			if (stMachOutputBtnDetected==1 && stMachConfigButton==stNotPressed) {
 800218c:	4b15      	ldr	r3, [pc, #84]	; (80021e4 <OutputEnableMonitorSM+0x11c>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2b01      	cmp	r3, #1
 8002192:	d120      	bne.n	80021d6 <OutputEnableMonitorSM+0x10e>
 8002194:	4b14      	ldr	r3, [pc, #80]	; (80021e8 <OutputEnableMonitorSM+0x120>)
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d11c      	bne.n	80021d6 <OutputEnableMonitorSM+0x10e>
				HAL_GPIO_WritePin(Output_Enable_GPIO_Port,Output_Enable_Pin,GPIO_PIN_RESET);
 800219c:	2380      	movs	r3, #128	; 0x80
 800219e:	0159      	lsls	r1, r3, #5
 80021a0:	23a0      	movs	r3, #160	; 0xa0
 80021a2:	05db      	lsls	r3, r3, #23
 80021a4:	2200      	movs	r2, #0
 80021a6:	0018      	movs	r0, r3
 80021a8:	f7fe fcf1 	bl	8000b8e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED_Output_GPIO_Port,LED_Output_Pin,GPIO_PIN_SET);
 80021ac:	23a0      	movs	r3, #160	; 0xa0
 80021ae:	05db      	lsls	r3, r3, #23
 80021b0:	2201      	movs	r2, #1
 80021b2:	2102      	movs	r1, #2
 80021b4:	0018      	movs	r0, r3
 80021b6:	f7fe fcea 	bl	8000b8e <HAL_GPIO_WritePin>
				stMachOutputBtnDetected=0;
 80021ba:	4b0a      	ldr	r3, [pc, #40]	; (80021e4 <OutputEnableMonitorSM+0x11c>)
 80021bc:	2200      	movs	r2, #0
 80021be:	601a      	str	r2, [r3, #0]
				stMachOutputWaitStableDelayCtr=0;
 80021c0:	4b0a      	ldr	r3, [pc, #40]	; (80021ec <OutputEnableMonitorSM+0x124>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	601a      	str	r2, [r3, #0]
				stMachOutput=stNotEnabled;
 80021c6:	4b06      	ldr	r3, [pc, #24]	; (80021e0 <OutputEnableMonitorSM+0x118>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	701a      	strb	r2, [r3, #0]
			break;
 80021cc:	e003      	b.n	80021d6 <OutputEnableMonitorSM+0x10e>
			break;
 80021ce:	46c0      	nop			; (mov r8, r8)
 80021d0:	e002      	b.n	80021d8 <OutputEnableMonitorSM+0x110>
			break;
 80021d2:	46c0      	nop			; (mov r8, r8)
 80021d4:	e000      	b.n	80021d8 <OutputEnableMonitorSM+0x110>
			break;
 80021d6:	46c0      	nop			; (mov r8, r8)
}
 80021d8:	46c0      	nop			; (mov r8, r8)
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	46c0      	nop			; (mov r8, r8)
 80021e0:	20000094 	.word	0x20000094
 80021e4:	20000090 	.word	0x20000090
 80021e8:	20000081 	.word	0x20000081
 80021ec:	20000098 	.word	0x20000098
 80021f0:	50000400 	.word	0x50000400
 80021f4:	2000009c 	.word	0x2000009c

080021f8 <ErrorSM>:
// Error State Machine Function
void ErrorSM(void) {
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
	// Handles the Error State Machine

	switch(stMachError) {
 80021fc:	4b52      	ldr	r3, [pc, #328]	; (8002348 <ErrorSM+0x150>)
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	2b03      	cmp	r3, #3
 8002202:	d06f      	beq.n	80022e4 <ErrorSM+0xec>
 8002204:	dd00      	ble.n	8002208 <ErrorSM+0x10>
 8002206:	e09c      	b.n	8002342 <ErrorSM+0x14a>
 8002208:	2b02      	cmp	r3, #2
 800220a:	d054      	beq.n	80022b6 <ErrorSM+0xbe>
 800220c:	dd00      	ble.n	8002210 <ErrorSM+0x18>
 800220e:	e098      	b.n	8002342 <ErrorSM+0x14a>
 8002210:	2b00      	cmp	r3, #0
 8002212:	d100      	bne.n	8002216 <ErrorSM+0x1e>
 8002214:	e090      	b.n	8002338 <ErrorSM+0x140>
 8002216:	2b01      	cmp	r3, #1
 8002218:	d000      	beq.n	800221c <ErrorSM+0x24>
					stMachError=stErrorLEDOn;
				}
			}
			break;
	}
}
 800221a:	e092      	b.n	8002342 <ErrorSM+0x14a>
			HAL_GPIO_WritePin(Output_Enable_GPIO_Port,Output_Enable_Pin,GPIO_PIN_RESET);
 800221c:	2380      	movs	r3, #128	; 0x80
 800221e:	0159      	lsls	r1, r3, #5
 8002220:	23a0      	movs	r3, #160	; 0xa0
 8002222:	05db      	lsls	r3, r3, #23
 8002224:	2200      	movs	r2, #0
 8002226:	0018      	movs	r0, r3
 8002228:	f7fe fcb1 	bl	8000b8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_Output_GPIO_Port,LED_Output_Pin,GPIO_PIN_SET);
 800222c:	23a0      	movs	r3, #160	; 0xa0
 800222e:	05db      	lsls	r3, r3, #23
 8002230:	2201      	movs	r2, #1
 8002232:	2102      	movs	r1, #2
 8002234:	0018      	movs	r0, r3
 8002236:	f7fe fcaa 	bl	8000b8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_5VT_GPIO_Port,LED_5VT_Pin,GPIO_PIN_SET);
 800223a:	23a0      	movs	r3, #160	; 0xa0
 800223c:	05db      	lsls	r3, r3, #23
 800223e:	2201      	movs	r2, #1
 8002240:	2104      	movs	r1, #4
 8002242:	0018      	movs	r0, r3
 8002244:	f7fe fca3 	bl	8000b8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_3V3T_GPIO_Port,LED_3V3T_Pin,GPIO_PIN_SET);
 8002248:	23a0      	movs	r3, #160	; 0xa0
 800224a:	05db      	lsls	r3, r3, #23
 800224c:	2201      	movs	r2, #1
 800224e:	2110      	movs	r1, #16
 8002250:	0018      	movs	r0, r3
 8002252:	f7fe fc9c 	bl	8000b8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_5VB_GPIO_Port,LED_5VB_Pin,GPIO_PIN_SET);
 8002256:	23a0      	movs	r3, #160	; 0xa0
 8002258:	05db      	lsls	r3, r3, #23
 800225a:	2201      	movs	r2, #1
 800225c:	2108      	movs	r1, #8
 800225e:	0018      	movs	r0, r3
 8002260:	f7fe fc95 	bl	8000b8e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_3V3B_GPIO_Port,LED_3V3B_Pin,GPIO_PIN_SET);
 8002264:	23a0      	movs	r3, #160	; 0xa0
 8002266:	05db      	lsls	r3, r3, #23
 8002268:	2201      	movs	r2, #1
 800226a:	2120      	movs	r1, #32
 800226c:	0018      	movs	r0, r3
 800226e:	f7fe fc8e 	bl	8000b8e <HAL_GPIO_WritePin>
			stMachConfigButton=stNotPressed;
 8002272:	4b36      	ldr	r3, [pc, #216]	; (800234c <ErrorSM+0x154>)
 8002274:	2200      	movs	r2, #0
 8002276:	701a      	strb	r2, [r3, #0]
			stMachOutputButton=stNotPressed;
 8002278:	4b35      	ldr	r3, [pc, #212]	; (8002350 <ErrorSM+0x158>)
 800227a:	2200      	movs	r2, #0
 800227c:	701a      	strb	r2, [r3, #0]
			stMachConfigBtnDetected=0;
 800227e:	4b35      	ldr	r3, [pc, #212]	; (8002354 <ErrorSM+0x15c>)
 8002280:	2200      	movs	r2, #0
 8002282:	601a      	str	r2, [r3, #0]
			stMachOutputBtnDetected=0;
 8002284:	4b34      	ldr	r3, [pc, #208]	; (8002358 <ErrorSM+0x160>)
 8002286:	2200      	movs	r2, #0
 8002288:	601a      	str	r2, [r3, #0]
			stMachConfigBtnDebounceDelayCtr=0;
 800228a:	4b34      	ldr	r3, [pc, #208]	; (800235c <ErrorSM+0x164>)
 800228c:	2200      	movs	r2, #0
 800228e:	601a      	str	r2, [r3, #0]
			stMachOutputBtnDebounceDelayCtr=0;
 8002290:	4b33      	ldr	r3, [pc, #204]	; (8002360 <ErrorSM+0x168>)
 8002292:	2200      	movs	r2, #0
 8002294:	601a      	str	r2, [r3, #0]
			stMachOutput=stNotEnabled;
 8002296:	4b33      	ldr	r3, [pc, #204]	; (8002364 <ErrorSM+0x16c>)
 8002298:	2200      	movs	r2, #0
 800229a:	701a      	strb	r2, [r3, #0]
			stMachOutputWaitStableDelayCtr=0;
 800229c:	4b32      	ldr	r3, [pc, #200]	; (8002368 <ErrorSM+0x170>)
 800229e:	2200      	movs	r2, #0
 80022a0:	601a      	str	r2, [r3, #0]
			stMachError=stErrorLEDOn;
 80022a2:	4b29      	ldr	r3, [pc, #164]	; (8002348 <ErrorSM+0x150>)
 80022a4:	2202      	movs	r2, #2
 80022a6:	701a      	strb	r2, [r3, #0]
			stMachErrorLEDBlinkCtr=0;
 80022a8:	4b30      	ldr	r3, [pc, #192]	; (800236c <ErrorSM+0x174>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	601a      	str	r2, [r3, #0]
			stMachErrorLEDDelayCtr=0;
 80022ae:	4b30      	ldr	r3, [pc, #192]	; (8002370 <ErrorSM+0x178>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	601a      	str	r2, [r3, #0]
			break;
 80022b4:	e045      	b.n	8002342 <ErrorSM+0x14a>
			HAL_GPIO_WritePin(LED_Error_GPIO_Port,LED_Error_Pin,GPIO_PIN_RESET);
 80022b6:	23a0      	movs	r3, #160	; 0xa0
 80022b8:	05db      	lsls	r3, r3, #23
 80022ba:	2200      	movs	r2, #0
 80022bc:	2101      	movs	r1, #1
 80022be:	0018      	movs	r0, r3
 80022c0:	f7fe fc65 	bl	8000b8e <HAL_GPIO_WritePin>
			stMachErrorLEDDelayCtr++;
 80022c4:	4b2a      	ldr	r3, [pc, #168]	; (8002370 <ErrorSM+0x178>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	1c5a      	adds	r2, r3, #1
 80022ca:	4b29      	ldr	r3, [pc, #164]	; (8002370 <ErrorSM+0x178>)
 80022cc:	601a      	str	r2, [r3, #0]
			if (stMachErrorLEDDelayCtr>=25) {
 80022ce:	4b28      	ldr	r3, [pc, #160]	; (8002370 <ErrorSM+0x178>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	2b18      	cmp	r3, #24
 80022d4:	dd32      	ble.n	800233c <ErrorSM+0x144>
				stMachErrorLEDDelayCtr=0;
 80022d6:	4b26      	ldr	r3, [pc, #152]	; (8002370 <ErrorSM+0x178>)
 80022d8:	2200      	movs	r2, #0
 80022da:	601a      	str	r2, [r3, #0]
				stMachError=stErrorLEDOff;
 80022dc:	4b1a      	ldr	r3, [pc, #104]	; (8002348 <ErrorSM+0x150>)
 80022de:	2203      	movs	r2, #3
 80022e0:	701a      	strb	r2, [r3, #0]
			break;
 80022e2:	e02b      	b.n	800233c <ErrorSM+0x144>
			HAL_GPIO_WritePin(LED_Error_GPIO_Port,LED_Error_Pin,GPIO_PIN_SET);
 80022e4:	23a0      	movs	r3, #160	; 0xa0
 80022e6:	05db      	lsls	r3, r3, #23
 80022e8:	2201      	movs	r2, #1
 80022ea:	2101      	movs	r1, #1
 80022ec:	0018      	movs	r0, r3
 80022ee:	f7fe fc4e 	bl	8000b8e <HAL_GPIO_WritePin>
			stMachErrorLEDDelayCtr++;
 80022f2:	4b1f      	ldr	r3, [pc, #124]	; (8002370 <ErrorSM+0x178>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	1c5a      	adds	r2, r3, #1
 80022f8:	4b1d      	ldr	r3, [pc, #116]	; (8002370 <ErrorSM+0x178>)
 80022fa:	601a      	str	r2, [r3, #0]
			if (stMachErrorLEDDelayCtr>=25) {
 80022fc:	4b1c      	ldr	r3, [pc, #112]	; (8002370 <ErrorSM+0x178>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2b18      	cmp	r3, #24
 8002302:	dd1d      	ble.n	8002340 <ErrorSM+0x148>
				stMachErrorLEDDelayCtr=0;
 8002304:	4b1a      	ldr	r3, [pc, #104]	; (8002370 <ErrorSM+0x178>)
 8002306:	2200      	movs	r2, #0
 8002308:	601a      	str	r2, [r3, #0]
				stMachErrorLEDBlinkCtr++;
 800230a:	4b18      	ldr	r3, [pc, #96]	; (800236c <ErrorSM+0x174>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	1c5a      	adds	r2, r3, #1
 8002310:	4b16      	ldr	r3, [pc, #88]	; (800236c <ErrorSM+0x174>)
 8002312:	601a      	str	r2, [r3, #0]
				if (stMachErrorLEDBlinkCtr>=10) {
 8002314:	4b15      	ldr	r3, [pc, #84]	; (800236c <ErrorSM+0x174>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2b09      	cmp	r3, #9
 800231a:	dd09      	ble.n	8002330 <ErrorSM+0x138>
					stMachErrorLEDBlinkCtr=0;
 800231c:	4b13      	ldr	r3, [pc, #76]	; (800236c <ErrorSM+0x174>)
 800231e:	2200      	movs	r2, #0
 8002320:	601a      	str	r2, [r3, #0]
					stMachErrorLEDDelayCtr=0;
 8002322:	4b13      	ldr	r3, [pc, #76]	; (8002370 <ErrorSM+0x178>)
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]
					stMachError=stNoError;
 8002328:	4b07      	ldr	r3, [pc, #28]	; (8002348 <ErrorSM+0x150>)
 800232a:	2200      	movs	r2, #0
 800232c:	701a      	strb	r2, [r3, #0]
			break;
 800232e:	e007      	b.n	8002340 <ErrorSM+0x148>
					stMachError=stErrorLEDOn;
 8002330:	4b05      	ldr	r3, [pc, #20]	; (8002348 <ErrorSM+0x150>)
 8002332:	2202      	movs	r2, #2
 8002334:	701a      	strb	r2, [r3, #0]
			break;
 8002336:	e003      	b.n	8002340 <ErrorSM+0x148>
			break;
 8002338:	46c0      	nop			; (mov r8, r8)
 800233a:	e002      	b.n	8002342 <ErrorSM+0x14a>
			break;
 800233c:	46c0      	nop			; (mov r8, r8)
 800233e:	e000      	b.n	8002342 <ErrorSM+0x14a>
			break;
 8002340:	46c0      	nop			; (mov r8, r8)
}
 8002342:	46c0      	nop			; (mov r8, r8)
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	2000009c 	.word	0x2000009c
 800234c:	20000081 	.word	0x20000081
 8002350:	20000082 	.word	0x20000082
 8002354:	2000008c 	.word	0x2000008c
 8002358:	20000090 	.word	0x20000090
 800235c:	20000084 	.word	0x20000084
 8002360:	20000088 	.word	0x20000088
 8002364:	20000094 	.word	0x20000094
 8002368:	20000098 	.word	0x20000098
 800236c:	200000a0 	.word	0x200000a0
 8002370:	200000a4 	.word	0x200000a4

08002374 <memset>:
 8002374:	0003      	movs	r3, r0
 8002376:	1882      	adds	r2, r0, r2
 8002378:	4293      	cmp	r3, r2
 800237a:	d100      	bne.n	800237e <memset+0xa>
 800237c:	4770      	bx	lr
 800237e:	7019      	strb	r1, [r3, #0]
 8002380:	3301      	adds	r3, #1
 8002382:	e7f9      	b.n	8002378 <memset+0x4>

08002384 <__libc_init_array>:
 8002384:	b570      	push	{r4, r5, r6, lr}
 8002386:	2600      	movs	r6, #0
 8002388:	4c0c      	ldr	r4, [pc, #48]	; (80023bc <__libc_init_array+0x38>)
 800238a:	4d0d      	ldr	r5, [pc, #52]	; (80023c0 <__libc_init_array+0x3c>)
 800238c:	1b64      	subs	r4, r4, r5
 800238e:	10a4      	asrs	r4, r4, #2
 8002390:	42a6      	cmp	r6, r4
 8002392:	d109      	bne.n	80023a8 <__libc_init_array+0x24>
 8002394:	2600      	movs	r6, #0
 8002396:	f000 f819 	bl	80023cc <_init>
 800239a:	4c0a      	ldr	r4, [pc, #40]	; (80023c4 <__libc_init_array+0x40>)
 800239c:	4d0a      	ldr	r5, [pc, #40]	; (80023c8 <__libc_init_array+0x44>)
 800239e:	1b64      	subs	r4, r4, r5
 80023a0:	10a4      	asrs	r4, r4, #2
 80023a2:	42a6      	cmp	r6, r4
 80023a4:	d105      	bne.n	80023b2 <__libc_init_array+0x2e>
 80023a6:	bd70      	pop	{r4, r5, r6, pc}
 80023a8:	00b3      	lsls	r3, r6, #2
 80023aa:	58eb      	ldr	r3, [r5, r3]
 80023ac:	4798      	blx	r3
 80023ae:	3601      	adds	r6, #1
 80023b0:	e7ee      	b.n	8002390 <__libc_init_array+0xc>
 80023b2:	00b3      	lsls	r3, r6, #2
 80023b4:	58eb      	ldr	r3, [r5, r3]
 80023b6:	4798      	blx	r3
 80023b8:	3601      	adds	r6, #1
 80023ba:	e7f2      	b.n	80023a2 <__libc_init_array+0x1e>
 80023bc:	08002448 	.word	0x08002448
 80023c0:	08002448 	.word	0x08002448
 80023c4:	0800244c 	.word	0x0800244c
 80023c8:	08002448 	.word	0x08002448

080023cc <_init>:
 80023cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023ce:	46c0      	nop			; (mov r8, r8)
 80023d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023d2:	bc08      	pop	{r3}
 80023d4:	469e      	mov	lr, r3
 80023d6:	4770      	bx	lr

080023d8 <_fini>:
 80023d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023da:	46c0      	nop			; (mov r8, r8)
 80023dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023de:	bc08      	pop	{r3}
 80023e0:	469e      	mov	lr, r3
 80023e2:	4770      	bx	lr
