[
    {
        "id": "f1c-1",
        "question": "What does SystemVerilog add to Verilog?",
        "answer": "Verification features like OOP, Constrained Randomization, Assertions, and Functional Coverage."
    },
    {
        "id": "f1c-2",
        "question": "What is the benefit of OOP in verification?",
        "answer": "It allows for reusable, dynamic testbench components (UVM) via classes and inheritance."
    },
    {
        "id": "f1c-3",
        "question": "What is the difference between 'reg/wire' and 'logic'?",
        "answer": "'logic' unifies them, allowing use in both procedural blocks and assignments (with some exceptions)."
    }
]