{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543448996497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543448996502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 17:49:56 2018 " "Processing started: Wed Nov 28 17:49:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543448996502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543448996502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGADEMO -c VGADEMO " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGADEMO -c VGADEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543448996502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543448997524 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543448997524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bitco/documents/ece473/ece473-final-project-master/milestone 4/clock_div/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bitco/documents/ece473/ece473-final-project-master/milestone 4/clock_div/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "../Clock_Div/CLK_DIV.VHD" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/Clock_Div/CLK_DIV.VHD" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008417 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../Clock_Div/CLK_DIV.VHD" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/Clock_Div/CLK_DIV.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008417 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../VGA_Components/DE0VGA.bdf " "Can't analyze file -- file ../VGA_Components/DE0VGA.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543449008421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bitco/documents/ece473/ece473-final-project-master/milestone 4/vga_components/vram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bitco/documents/ece473/ece473-final-project-master/milestone 4/vga_components/vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "../VGA_Components/vram.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/vram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bitco/documents/ece473/ece473-final-project-master/milestone 4/vga_components/vgaclk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bitco/documents/ece473/ece473-final-project-master/milestone 4/vga_components/vgaclk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaclk_0002 " "Found entity 1: vgaclk_0002" {  } { { "../VGA_Components/vgaclk_0002.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/vgaclk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bitco/documents/ece473/ece473-final-project-master/milestone 4/vga_components/vgaclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bitco/documents/ece473/ece473-final-project-master/milestone 4/vga_components/vgaclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaclk " "Found entity 1: vgaclk" {  } { { "../VGA_Components/vgaclk.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/vgaclk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008443 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_control.v(44) " "Verilog HDL information at vga_control.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "../VGA_Components/vga_control.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/vga_control.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543449008447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bitco/documents/ece473/ece473-final-project-master/milestone 4/vga_components/vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bitco/documents/ece473/ece473-final-project-master/milestone 4/vga_components/vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "../VGA_Components/vga_control.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/vga_control.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bitco/documents/ece473/ece473-final-project-master/milestone 4/vga_components/color_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bitco/documents/ece473/ece473-final-project-master/milestone 4/vga_components/color_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_encoder " "Found entity 1: color_encoder" {  } { { "../VGA_Components/color_encoder.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/color_encoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008458 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(170) " "Verilog HDL information at char_engine.v(170): always construct contains both blocking and non-blocking assignments" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 170 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543449008462 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "char_engine.v(204) " "Verilog HDL information at char_engine.v(204): always construct contains both blocking and non-blocking assignments" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 204 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543449008462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bitco/documents/ece473/ece473-final-project-master/milestone 4/vga_components/char_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bitco/documents/ece473/ece473-final-project-master/milestone 4/vga_components/char_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_engine " "Found entity 1: char_engine" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmem " "Found entity 1: instructionmem" {  } { { "instructionmem.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/instructionmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/datamem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgademo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vgademo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGADEMO " "Found entity 1: VGADEMO" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008485 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerfile.v(32) " "Verilog HDL information at registerfile.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "registerfile.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/registerfile.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543449008489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/registerfile.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/pipeline.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/PC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "Add.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Add.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/SignExtend.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift2.v 1 1 " "Found 1 design units, including 1 entities, in source file leftshift2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LeftShift2 " "Found entity 1: LeftShift2" {  } { { "LeftShift2.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/LeftShift2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeros.v 1 1 " "Found 1 design units, including 1 entities, in source file zeros.v" { { "Info" "ISGN_ENTITY_NAME" "1 Zeros " "Found entity 1: Zeros" {  } { { "Zeros.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Zeros.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextend.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroExtend " "Found entity 1: ZeroExtend" {  } { { "ZeroExtend.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ZeroExtend.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.v 1 1 " "Found 1 design units, including 1 entities, in source file add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add4 " "Found entity 1: Add4" {  } { { "Add4.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Add4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_pipe " "Found entity 1: IF_ID_pipe" {  } { { "IF_ID_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/IF_ID_pipe.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_pipe " "Found entity 1: EX_MEM_pipe" {  } { { "EX_MEM_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/EX_MEM_pipe.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_PIPE " "Found entity 1: ID_EX_PIPE" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_pipe " "Found entity 1: MEM_WB_pipe" {  } { { "MEM_WB_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MEM_WB_pipe.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2x32 " "Found entity 1: MUX_2x32" {  } { { "MUX_2x32.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MUX_2x32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding.v 1 1 " "Found 1 design units, including 1 entities, in source file forwarding.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding " "Found entity 1: Forwarding" {  } { { "Forwarding.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Forwarding.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_3x32 " "Found entity 1: MUX_3x32" {  } { { "MUX_3x32.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MUX_3x32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2x5 " "Found entity 1: MUX_2x5" {  } { { "MUX_2x5.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MUX_2x5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cycle_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file cycle_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cycle_Counter " "Found entity 1: Cycle_Counter" {  } { { "Cycle_Counter.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Cycle_Counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jumpsel.v 1 1 " "Found 1 design units, including 1 entities, in source file jumpsel.v" { { "Info" "ISGN_ENTITY_NAME" "1 JumpSel " "Found entity 1: JumpSel" {  } { { "JumpSel.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/JumpSel.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-SYN " "Found design unit 1: mux2x1-SYN" {  } { { "MUX2x1.vhd" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MUX2x1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008710 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2x1 " "Found entity 1: MUX2x1" {  } { { "MUX2x1.vhd" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MUX2x1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_fw.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_fw.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_FW " "Found entity 1: ID_EX_FW" {  } { { "id_ex_fw.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/id_ex_fw.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "br_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file br_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 br_controller " "Found entity 1: br_controller" {  } { { "br_controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/br_controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4x1 " "Found entity 1: MUX_4x1" {  } { { "MUX_4x1.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MUX_4x1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bitco/documents/ece473/milestone4/vga_components/vga_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/bitco/documents/ece473/milestone4/vga_components/vga_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_BLOCK " "Found entity 1: VGA_BLOCK" {  } { { "../../../MILESTONE4/VGA_Components/VGA_BLOCK.bdf" "" { Schematic "C:/Users/bitco/Documents/ECE473/MILESTONE4/VGA_Components/VGA_BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449008744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449008744 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGADEMO " "Elaborating entity \"VGADEMO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543449008978 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ID_EX_FW inst29 " "Block or symbol \"ID_EX_FW\" of instance \"inst29\" overlaps another block or symbol" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { -112 2280 2520 32 "inst29" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1543449008997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_BLOCK VGA_BLOCK:inst4 " "Elaborating entity \"VGA_BLOCK\" for hierarchy \"VGA_BLOCK:inst4\"" {  } { { "VGADEMO.bdf" "inst4" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 216 360 616 664 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control VGA_BLOCK:inst4\|vga_control:inst2 " "Elaborating entity \"vga_control\" for hierarchy \"VGA_BLOCK:inst4\|vga_control:inst2\"" {  } { { "../../../MILESTONE4/VGA_Components/VGA_BLOCK.bdf" "inst2" { Schematic "C:/Users/bitco/Documents/ECE473/MILESTONE4/VGA_Components/VGA_BLOCK.bdf" { { 120 136 320 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_control.v(63) " "Verilog HDL assignment warning at vga_control.v(63): truncated value with size 32 to match size of target (19)" {  } { { "../VGA_Components/vga_control.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/vga_control.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009052 "|VGADEMO|VGA_BLOCK:inst4|vga_control:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaclk VGA_BLOCK:inst4\|vgaclk:inst4 " "Elaborating entity \"vgaclk\" for hierarchy \"VGA_BLOCK:inst4\|vgaclk:inst4\"" {  } { { "../../../MILESTONE4/VGA_Components/VGA_BLOCK.bdf" "inst4" { Schematic "C:/Users/bitco/Documents/ECE473/MILESTONE4/VGA_Components/VGA_BLOCK.bdf" { { 120 -56 104 200 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaclk_0002 VGA_BLOCK:inst4\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst " "Elaborating entity \"vgaclk_0002\" for hierarchy \"VGA_BLOCK:inst4\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\"" {  } { { "../VGA_Components/vgaclk.v" "vgaclk_inst" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/vgaclk.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll VGA_BLOCK:inst4\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"VGA_BLOCK:inst4\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\"" {  } { { "../VGA_Components/vgaclk_0002.v" "altera_pll_i" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/vgaclk_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009114 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543449009117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_BLOCK:inst4\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"VGA_BLOCK:inst4\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\"" {  } { { "../VGA_Components/vgaclk_0002.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/vgaclk_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_BLOCK:inst4\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"VGA_BLOCK:inst4\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.125000 MHz " "Parameter \"output_clock_frequency0\" = \"25.125000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009117 ""}  } { { "../VGA_Components/vgaclk_0002.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/vgaclk_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543449009117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_engine VGA_BLOCK:inst4\|char_engine:inst " "Elaborating entity \"char_engine\" for hierarchy \"VGA_BLOCK:inst4\|char_engine:inst\"" {  } { { "../../../MILESTONE4/VGA_Components/VGA_BLOCK.bdf" "inst" { Schematic "C:/Users/bitco/Documents/ECE473/MILESTONE4/VGA_Components/VGA_BLOCK.bdf" { { 368 136 384 800 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009123 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(273) " "Verilog HDL assignment warning at char_engine.v(273): truncated value with size 32 to match size of target (6)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(274) " "Verilog HDL assignment warning at char_engine.v(274): truncated value with size 32 to match size of target (6)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(275) " "Verilog HDL assignment warning at char_engine.v(275): truncated value with size 32 to match size of target (6)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 char_engine.v(276) " "Verilog HDL assignment warning at char_engine.v(276): truncated value with size 32 to match size of target (6)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 char_engine.v(278) " "Verilog HDL assignment warning at char_engine.v(278): truncated value with size 32 to match size of target (5)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "88 8 char_engine.v(288) " "Verilog HDL assignment warning at char_engine.v(288): truncated value with size 88 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "88 8 char_engine.v(300) " "Verilog HDL assignment warning at char_engine.v(300): truncated value with size 88 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 8 char_engine.v(312) " "Verilog HDL assignment warning at char_engine.v(312): truncated value with size 72 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "80 8 char_engine.v(325) " "Verilog HDL assignment warning at char_engine.v(325): truncated value with size 80 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 8 char_engine.v(338) " "Verilog HDL assignment warning at char_engine.v(338): truncated value with size 56 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(361) " "Verilog HDL assignment warning at char_engine.v(361): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(372) " "Verilog HDL assignment warning at char_engine.v(372): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(383) " "Verilog HDL assignment warning at char_engine.v(383): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(394) " "Verilog HDL assignment warning at char_engine.v(394): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(405) " "Verilog HDL assignment warning at char_engine.v(405): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(416) " "Verilog HDL assignment warning at char_engine.v(416): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(427) " "Verilog HDL assignment warning at char_engine.v(427): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(438) " "Verilog HDL assignment warning at char_engine.v(438): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(449) " "Verilog HDL assignment warning at char_engine.v(449): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(460) " "Verilog HDL assignment warning at char_engine.v(460): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(471) " "Verilog HDL assignment warning at char_engine.v(471): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(482) " "Verilog HDL assignment warning at char_engine.v(482): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(493) " "Verilog HDL assignment warning at char_engine.v(493): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009136 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(504) " "Verilog HDL assignment warning at char_engine.v(504): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009137 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(515) " "Verilog HDL assignment warning at char_engine.v(515): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009137 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "113 8 char_engine.v(526) " "Verilog HDL assignment warning at char_engine.v(526): truncated value with size 113 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009137 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 8 char_engine.v(583) " "Verilog HDL assignment warning at char_engine.v(583): truncated value with size 72 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009137 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 8 char_engine.v(595) " "Verilog HDL assignment warning at char_engine.v(595): truncated value with size 97 to match size of target (8)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009137 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 char_engine.v(713) " "Verilog HDL assignment warning at char_engine.v(713): truncated value with size 32 to match size of target (5)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009137 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 char_engine.v(720) " "Verilog HDL assignment warning at char_engine.v(720): truncated value with size 32 to match size of target (5)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009137 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "char_engine.v(281) " "Verilog HDL Case Statement warning at char_engine.v(281): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 281 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1543449009137 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 char_engine.v(198) " "Verilog HDL assignment warning at char_engine.v(198): truncated value with size 32 to match size of target (16)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009137 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(230) " "Verilog HDL assignment warning at char_engine.v(230): truncated value with size 8 to match size of target (6)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009137 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(235) " "Verilog HDL assignment warning at char_engine.v(235): truncated value with size 8 to match size of target (6)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009137 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(240) " "Verilog HDL assignment warning at char_engine.v(240): truncated value with size 8 to match size of target (6)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009137 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(245) " "Verilog HDL assignment warning at char_engine.v(245): truncated value with size 8 to match size of target (6)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009137 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(254) " "Verilog HDL assignment warning at char_engine.v(254): truncated value with size 8 to match size of target (6)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009138 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(259) " "Verilog HDL assignment warning at char_engine.v(259): truncated value with size 8 to match size of target (6)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009138 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 char_engine.v(264) " "Verilog HDL assignment warning at char_engine.v(264): truncated value with size 8 to match size of target (6)" {  } { { "../VGA_Components/char_engine.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/char_engine.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009138 "|VGADEMO|VGA_BLOCK:inst4|char_engine:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_encoder VGA_BLOCK:inst4\|color_encoder:inst1 " "Elaborating entity \"color_encoder\" for hierarchy \"VGA_BLOCK:inst4\|color_encoder:inst1\"" {  } { { "../../../MILESTONE4/VGA_Components/VGA_BLOCK.bdf" "inst1" { Schematic "C:/Users/bitco/Documents/ECE473/MILESTONE4/VGA_Components/VGA_BLOCK.bdf" { { 120 752 912 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vram VGA_BLOCK:inst4\|vram:inst3 " "Elaborating entity \"vram\" for hierarchy \"VGA_BLOCK:inst4\|vram:inst3\"" {  } { { "../../../MILESTONE4/VGA_Components/VGA_BLOCK.bdf" "inst3" { Schematic "C:/Users/bitco/Documents/ECE473/MILESTONE4/VGA_Components/VGA_BLOCK.bdf" { { 120 520 720 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_BLOCK:inst4\|vram:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_BLOCK:inst4\|vram:inst3\|altsyncram:altsyncram_component\"" {  } { { "../VGA_Components/vram.v" "altsyncram_component" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/vram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_BLOCK:inst4\|vram:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_BLOCK:inst4\|vram:inst3\|altsyncram:altsyncram_component\"" {  } { { "../VGA_Components/vram.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/vram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_BLOCK:inst4\|vram:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_BLOCK:inst4\|vram:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 38400 " "Parameter \"numwords_b\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009227 ""}  } { { "../VGA_Components/vram.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_Components/vram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543449009227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1tn2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1tn2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1tn2 " "Found entity 1: altsyncram_1tn2" {  } { { "db/altsyncram_1tn2.tdf" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/db/altsyncram_1tn2.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449009297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449009297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1tn2 VGA_BLOCK:inst4\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated " "Elaborating entity \"altsyncram_1tn2\" for hierarchy \"VGA_BLOCK:inst4\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/db/decode_3na.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449009358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449009358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na VGA_BLOCK:inst4\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"VGA_BLOCK:inst4\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_1tn2.tdf" "decode2" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/db/altsyncram_1tn2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/db/decode_s2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449009435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449009435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a VGA_BLOCK:inst4\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_s2a:rden_decode_a " "Elaborating entity \"decode_s2a\" for hierarchy \"VGA_BLOCK:inst4\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|decode_s2a:rden_decode_a\"" {  } { { "db/altsyncram_1tn2.tdf" "rden_decode_a" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/db/altsyncram_1tn2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449009548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449009548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb VGA_BLOCK:inst4\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_chb:mux4 " "Elaborating entity \"mux_chb\" for hierarchy \"VGA_BLOCK:inst4\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_chb:mux4\"" {  } { { "db/altsyncram_1tn2.tdf" "mux4" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/db/altsyncram_1tn2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/db/mux_jhb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449009624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449009624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb VGA_BLOCK:inst4\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_jhb:mux5 " "Elaborating entity \"mux_jhb\" for hierarchy \"VGA_BLOCK:inst4\|vram:inst3\|altsyncram:altsyncram_component\|altsyncram_1tn2:auto_generated\|mux_jhb:mux5\"" {  } { { "db/altsyncram_1tn2.tdf" "mux5" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/db/altsyncram_1tn2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4x1 MUX_4x1:inst20 " "Elaborating entity \"MUX_4x1\" for hierarchy \"MUX_4x1:inst20\"" {  } { { "VGADEMO.bdf" "inst20" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { -368 616 696 -256 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MUX_4x1:inst20\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"MUX_4x1:inst20\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX_4x1.v" "LPM_MUX_component" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MUX_4x1.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX_4x1:inst20\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"MUX_4x1:inst20\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX_4x1.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MUX_4x1.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX_4x1:inst20\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"MUX_4x1:inst20\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009732 ""}  } { { "MUX_4x1.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MUX_4x1.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543449009732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sjc " "Found entity 1: mux_sjc" {  } { { "db/mux_sjc.tdf" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/db/mux_sjc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449009792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449009792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sjc MUX_4x1:inst20\|lpm_mux:LPM_MUX_component\|mux_sjc:auto_generated " "Elaborating entity \"mux_sjc\" for hierarchy \"MUX_4x1:inst20\|lpm_mux:LPM_MUX_component\|mux_sjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst11 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst11\"" {  } { { "VGADEMO.bdf" "inst11" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { -384 224 432 -208 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cycle_Counter Cycle_Counter:inst9 " "Elaborating entity \"Cycle_Counter\" for hierarchy \"Cycle_Counter:inst9\"" {  } { { "VGADEMO.bdf" "inst9" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { -336 992 1160 -256 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009814 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Cycle_Counter.v(15) " "Verilog HDL assignment warning at Cycle_Counter.v(15): truncated value with size 32 to match size of target (16)" {  } { { "Cycle_Counter.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Cycle_Counter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543449009815 "|VGADEMO|Cycle_Counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst15 " "Elaborating entity \"PC\" for hierarchy \"PC:inst15\"" {  } { { "VGADEMO.bdf" "inst15" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 88 848 1048 200 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2x32 MUX_2x32:inst25 " "Elaborating entity \"MUX_2x32\" for hierarchy \"MUX_2x32:inst25\"" {  } { { "VGADEMO.bdf" "inst25" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 88 584 728 168 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MUX_2x32:inst25\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"MUX_2x32:inst25\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX_2x32.v" "LPM_MUX_component" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MUX_2x32.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX_2x32:inst25\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"MUX_2x32:inst25\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX_2x32.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MUX_2x32.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX_2x32:inst25\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"MUX_2x32:inst25\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009841 ""}  } { { "MUX_2x32.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MUX_2x32.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543449009841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/db/mux_dlc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449009900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449009900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dlc MUX_2x32:inst25\|lpm_mux:LPM_MUX_component\|mux_dlc:auto_generated " "Elaborating entity \"mux_dlc\" for hierarchy \"MUX_2x32:inst25\|lpm_mux:LPM_MUX_component\|mux_dlc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_PIPE ID_EX_PIPE:inst14 " "Elaborating entity \"ID_EX_PIPE\" for hierarchy \"ID_EX_PIPE:inst14\"" {  } { { "VGADEMO.bdf" "inst14" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 168 2224 2472 472 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2x1 MUX2x1:inst13 " "Elaborating entity \"MUX2x1\" for hierarchy \"MUX2x1:inst13\"" {  } { { "VGADEMO.bdf" "inst13" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 16 2288 2368 96 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MUX2x1:inst13\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"MUX2x1:inst13\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX2x1.vhd" "LPM_MUX_component" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MUX2x1.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX2x1:inst13\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"MUX2x1:inst13\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX2x1.vhd" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MUX2x1.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449009960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX2x1:inst13\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"MUX2x1:inst13\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449009960 ""}  } { { "MUX2x1.vhd" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MUX2x1.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543449009960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_40e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_40e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_40e " "Found entity 1: mux_40e" {  } { { "db/mux_40e.tdf" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/db/mux_40e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449010016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_40e MUX2x1:inst13\|lpm_mux:LPM_MUX_component\|mux_40e:auto_generated " "Elaborating entity \"mux_40e\" for hierarchy \"MUX2x1:inst13\|lpm_mux:LPM_MUX_component\|mux_40e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:inst2 " "Elaborating entity \"Controller\" for hierarchy \"Controller:inst2\"" {  } { { "VGADEMO.bdf" "inst2" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { -136 1784 1976 72 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010039 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_write Controller.v(20) " "Verilog HDL Always Construct warning at Controller.v(20): inferring latch(es) for variable \"reg_write\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543449010043 "|VGADEMO|Controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op2_src Controller.v(20) " "Verilog HDL Always Construct warning at Controller.v(20): inferring latch(es) for variable \"op2_src\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543449010044 "|VGADEMO|Controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_dest Controller.v(20) " "Verilog HDL Always Construct warning at Controller.v(20): inferring latch(es) for variable \"reg_dest\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543449010044 "|VGADEMO|Controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_reg_dst Controller.v(20) " "Verilog HDL Always Construct warning at Controller.v(20): inferring latch(es) for variable \"mem_reg_dst\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543449010044 "|VGADEMO|Controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump_out Controller.v(20) " "Verilog HDL Always Construct warning at Controller.v(20): inferring latch(es) for variable \"jump_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543449010044 "|VGADEMO|Controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j_jump Controller.v(20) " "Verilog HDL Always Construct warning at Controller.v(20): inferring latch(es) for variable \"j_jump\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543449010044 "|VGADEMO|Controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_write Controller.v(20) " "Verilog HDL Always Construct warning at Controller.v(20): inferring latch(es) for variable \"mem_write\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543449010044 "|VGADEMO|Controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jal Controller.v(20) " "Verilog HDL Always Construct warning at Controller.v(20): inferring latch(es) for variable \"jal\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543449010044 "|VGADEMO|Controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stall Controller.v(20) " "Verilog HDL Always Construct warning at Controller.v(20): inferring latch(es) for variable \"stall\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543449010044 "|VGADEMO|Controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jr Controller.v(20) " "Verilog HDL Always Construct warning at Controller.v(20): inferring latch(es) for variable \"jr\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543449010044 "|VGADEMO|Controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jr Controller.v(46) " "Inferred latch for \"jr\" at Controller.v(46)" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010045 "|VGADEMO|Controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall Controller.v(46) " "Inferred latch for \"stall\" at Controller.v(46)" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010046 "|VGADEMO|Controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jal Controller.v(46) " "Inferred latch for \"jal\" at Controller.v(46)" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010046 "|VGADEMO|Controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write Controller.v(46) " "Inferred latch for \"mem_write\" at Controller.v(46)" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010046 "|VGADEMO|Controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "j_jump Controller.v(46) " "Inferred latch for \"j_jump\" at Controller.v(46)" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010046 "|VGADEMO|Controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_out Controller.v(46) " "Inferred latch for \"jump_out\" at Controller.v(46)" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010046 "|VGADEMO|Controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg_dst Controller.v(46) " "Inferred latch for \"mem_reg_dst\" at Controller.v(46)" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010046 "|VGADEMO|Controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_dest Controller.v(46) " "Inferred latch for \"reg_dest\" at Controller.v(46)" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010046 "|VGADEMO|Controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_src\[0\] Controller.v(46) " "Inferred latch for \"op2_src\[0\]\" at Controller.v(46)" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010046 "|VGADEMO|Controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op2_src\[1\] Controller.v(46) " "Inferred latch for \"op2_src\[1\]\" at Controller.v(46)" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010047 "|VGADEMO|Controller:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write Controller.v(46) " "Inferred latch for \"reg_write\" at Controller.v(46)" {  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010047 "|VGADEMO|Controller:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_pipe IF_ID_pipe:inst6 " "Elaborating entity \"IF_ID_pipe\" for hierarchy \"IF_ID_pipe:inst6\"" {  } { { "VGADEMO.bdf" "inst6" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 248 1440 1648 360 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmem instructionmem:inst " "Elaborating entity \"instructionmem\" for hierarchy \"instructionmem:inst\"" {  } { { "VGADEMO.bdf" "inst" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 352 1000 1256 552 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionmem:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructionmem:inst\|altsyncram:altsyncram_component\"" {  } { { "instructionmem.v" "altsyncram_component" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/instructionmem.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionmem:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructionmem:inst\|altsyncram:altsyncram_component\"" {  } { { "instructionmem.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/instructionmem.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionmem:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructionmem:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../../Milestone-3/m3_test2_jal_jr_Code.mif " "Parameter \"init_file\" = \"../../../../Milestone-3/m3_test2_jal_jr_Code.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010175 ""}  } { { "instructionmem.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/instructionmem.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543449010175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sho2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sho2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sho2 " "Found entity 1: altsyncram_sho2" {  } { { "db/altsyncram_sho2.tdf" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/db/altsyncram_sho2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449010261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sho2 instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_sho2:auto_generated " "Elaborating entity \"altsyncram_sho2\" for hierarchy \"instructionmem:inst\|altsyncram:altsyncram_component\|altsyncram_sho2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zeros Zeros:inst27 " "Elaborating entity \"Zeros\" for hierarchy \"Zeros:inst27\"" {  } { { "VGADEMO.bdf" "inst27" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { -88 1384 1528 -8 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_FW ID_EX_FW:inst29 " "Elaborating entity \"ID_EX_FW\" for hierarchy \"ID_EX_FW:inst29\"" {  } { { "VGADEMO.bdf" "inst29" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { -112 2280 2520 32 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:inst5 " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:inst5\"" {  } { { "VGADEMO.bdf" "inst5" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 216 1792 2088 424 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_pipe MEM_WB_pipe:inst17 " "Elaborating entity \"MEM_WB_pipe\" for hierarchy \"MEM_WB_pipe:inst17\"" {  } { { "VGADEMO.bdf" "inst17" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 104 4296 4552 280 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_pipe EX_MEM_pipe:inst36 " "Elaborating entity \"EX_MEM_pipe\" for hierarchy \"EX_MEM_pipe:inst36\"" {  } { { "VGADEMO.bdf" "inst36" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 136 3616 3864 312 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst16 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst16\"" {  } { { "VGADEMO.bdf" "inst16" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 168 3336 3520 280 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010417 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(58) " "Verilog HDL warning at ALU.v(58): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 58 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1543449010421 "|VGADEMO|ALU:inst16"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(62) " "Verilog HDL warning at ALU.v(62): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 62 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1543449010421 "|VGADEMO|ALU:inst16"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(66) " "Verilog HDL warning at ALU.v(66): converting signed shift amount to unsigned" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 66 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1543449010421 "|VGADEMO|ALU:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU.v(17) " "Verilog HDL Always Construct warning at ALU.v(17): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543449010421 "|VGADEMO|ALU:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i ALU.v(17) " "Verilog HDL Always Construct warning at ALU.v(17): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543449010421 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.v(122) " "Inferred latch for \"result\[0\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010422 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.v(122) " "Inferred latch for \"result\[1\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010422 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.v(122) " "Inferred latch for \"result\[2\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010422 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.v(122) " "Inferred latch for \"result\[3\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010422 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.v(122) " "Inferred latch for \"result\[4\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010422 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.v(122) " "Inferred latch for \"result\[5\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010422 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.v(122) " "Inferred latch for \"result\[6\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010422 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.v(122) " "Inferred latch for \"result\[7\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010422 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.v(122) " "Inferred latch for \"result\[8\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010422 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.v(122) " "Inferred latch for \"result\[9\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010422 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.v(122) " "Inferred latch for \"result\[10\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010422 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.v(122) " "Inferred latch for \"result\[11\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010422 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.v(122) " "Inferred latch for \"result\[12\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010422 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.v(122) " "Inferred latch for \"result\[13\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010422 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.v(122) " "Inferred latch for \"result\[14\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010422 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.v(122) " "Inferred latch for \"result\[15\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010422 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] ALU.v(122) " "Inferred latch for \"result\[16\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010423 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] ALU.v(122) " "Inferred latch for \"result\[17\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010423 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] ALU.v(122) " "Inferred latch for \"result\[18\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010423 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] ALU.v(122) " "Inferred latch for \"result\[19\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010423 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] ALU.v(122) " "Inferred latch for \"result\[20\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010423 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] ALU.v(122) " "Inferred latch for \"result\[21\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010423 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] ALU.v(122) " "Inferred latch for \"result\[22\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010423 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] ALU.v(122) " "Inferred latch for \"result\[23\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010423 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] ALU.v(122) " "Inferred latch for \"result\[24\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010423 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] ALU.v(122) " "Inferred latch for \"result\[25\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010423 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] ALU.v(122) " "Inferred latch for \"result\[26\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010423 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] ALU.v(122) " "Inferred latch for \"result\[27\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010423 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] ALU.v(122) " "Inferred latch for \"result\[28\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010423 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] ALU.v(122) " "Inferred latch for \"result\[29\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010423 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] ALU.v(122) " "Inferred latch for \"result\[30\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010423 "|VGADEMO|ALU:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] ALU.v(122) " "Inferred latch for \"result\[31\]\" at ALU.v(122)" {  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010423 "|VGADEMO|ALU:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_3x32 MUX_3x32:inst21 " "Elaborating entity \"MUX_3x32\" for hierarchy \"MUX_3x32:inst21\"" {  } { { "VGADEMO.bdf" "inst21" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { -48 2832 2976 48 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MUX_3x32:inst21\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"MUX_3x32:inst21\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX_3x32.v" "LPM_MUX_component" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MUX_3x32.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX_3x32:inst21\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"MUX_3x32:inst21\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX_3x32.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MUX_3x32.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX_3x32:inst21\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"MUX_3x32:inst21\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 3 " "Parameter \"lpm_size\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010446 ""}  } { { "MUX_3x32.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MUX_3x32.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543449010446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/db/mux_flc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449010511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_flc MUX_3x32:inst21\|lpm_mux:LPM_MUX_component\|mux_flc:auto_generated " "Elaborating entity \"mux_flc\" for hierarchy \"MUX_3x32:inst21\|lpm_mux:LPM_MUX_component\|mux_flc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding Forwarding:inst18 " "Elaborating entity \"Forwarding\" for hierarchy \"Forwarding:inst18\"" {  } { { "VGADEMO.bdf" "inst18" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 544 2760 3024 688 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2x5 MUX_2x5:inst32 " "Elaborating entity \"MUX_2x5\" for hierarchy \"MUX_2x5:inst32\"" {  } { { "VGADEMO.bdf" "inst32" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 304 3240 3384 384 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MUX_2x5:inst32\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"MUX_2x5:inst32\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX_2x5.v" "LPM_MUX_component" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MUX_2x5.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX_2x5:inst32\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"MUX_2x5:inst32\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX_2x5.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MUX_2x5.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX_2x5:inst32\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"MUX_2x5:inst32\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010660 ""}  } { { "MUX_2x5.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/MUX_2x5.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543449010660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tjc " "Found entity 1: mux_tjc" {  } { { "db/mux_tjc.tdf" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/db/mux_tjc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449010731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tjc MUX_2x5:inst32\|lpm_mux:LPM_MUX_component\|mux_tjc:auto_generated " "Elaborating entity \"mux_tjc\" for hierarchy \"MUX_2x5:inst32\|lpm_mux:LPM_MUX_component\|mux_tjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem datamem:inst1 " "Elaborating entity \"datamem\" for hierarchy \"datamem:inst1\"" {  } { { "VGADEMO.bdf" "inst1" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 328 3936 4192 528 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datamem:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datamem:inst1\|altsyncram:altsyncram_component\"" {  } { { "datamem.v" "altsyncram_component" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/datamem.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datamem:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datamem:inst1\|altsyncram:altsyncram_component\"" {  } { { "datamem.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/datamem.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datamem:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"datamem:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../Milestone-3/m3_test3_sum_Data.mif " "Parameter \"init_file\" = \"../../../Milestone-3/m3_test3_sum_Data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543449010831 ""}  } { { "datamem.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/datamem.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543449010831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k4o2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k4o2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k4o2 " "Found entity 1: altsyncram_k4o2" {  } { { "db/altsyncram_k4o2.tdf" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/db/altsyncram_k4o2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543449010901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449010901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k4o2 datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_k4o2:auto_generated " "Elaborating entity \"altsyncram_k4o2\" for hierarchy \"datamem:inst1\|altsyncram:altsyncram_component\|altsyncram_k4o2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449010907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:inst10 " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:inst10\"" {  } { { "VGADEMO.bdf" "inst10" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 472 1776 1944 552 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449011038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroExtend ZeroExtend:inst28 " "Elaborating entity \"ZeroExtend\" for hierarchy \"ZeroExtend:inst28\"" {  } { { "VGADEMO.bdf" "inst28" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 552 1776 1944 632 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449011041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add4 Add4:inst12 " "Elaborating entity \"Add4\" for hierarchy \"Add4:inst12\"" {  } { { "VGADEMO.bdf" "inst12" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 88 1136 1304 168 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449011076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JumpSel JumpSel:inst23 " "Elaborating entity \"JumpSel\" for hierarchy \"JumpSel:inst23\"" {  } { { "VGADEMO.bdf" "inst23" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 448 3208 3440 688 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449011080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "br_controller br_controller:inst30 " "Elaborating entity \"br_controller\" for hierarchy \"br_controller:inst30\"" {  } { { "VGADEMO.bdf" "inst30" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 496 2288 2528 704 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449011085 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX_4x1:inst20\|lpm_mux:LPM_MUX_component\|mux_sjc:auto_generated\|l2_w0_n0_mux_dataout~0 " "Found clock multiplexer MUX_4x1:inst20\|lpm_mux:LPM_MUX_component\|mux_sjc:auto_generated\|l2_w0_n0_mux_dataout~0" {  } { { "db/mux_sjc.tdf" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/db/mux_sjc.tdf" 31 2 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1543449012804 "|VGADEMO|MUX_4x1:inst20|lpm_mux:LPM_MUX_component|mux_sjc:auto_generated|l2_w0_n0_mux_dataout~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1543449012804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[31\] " "Latch ALU:inst16\|result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022810 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022810 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[30\] " "Latch ALU:inst16\|result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022810 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022810 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[29\] " "Latch ALU:inst16\|result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022810 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022810 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[28\] " "Latch ALU:inst16\|result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022810 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022810 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[27\] " "Latch ALU:inst16\|result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022810 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022810 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[26\] " "Latch ALU:inst16\|result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022810 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022810 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[25\] " "Latch ALU:inst16\|result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022810 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022810 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[24\] " "Latch ALU:inst16\|result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022810 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022810 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[23\] " "Latch ALU:inst16\|result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022811 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022811 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[22\] " "Latch ALU:inst16\|result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022811 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022811 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[21\] " "Latch ALU:inst16\|result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022811 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022811 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[20\] " "Latch ALU:inst16\|result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022811 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022811 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[19\] " "Latch ALU:inst16\|result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022811 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022811 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[18\] " "Latch ALU:inst16\|result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022811 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022811 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[17\] " "Latch ALU:inst16\|result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022811 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022811 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[16\] " "Latch ALU:inst16\|result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022812 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022812 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[15\] " "Latch ALU:inst16\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022812 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022812 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[14\] " "Latch ALU:inst16\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022812 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022812 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[13\] " "Latch ALU:inst16\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022812 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022812 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[12\] " "Latch ALU:inst16\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022812 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022812 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[11\] " "Latch ALU:inst16\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022812 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022812 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[10\] " "Latch ALU:inst16\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022813 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022813 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[9\] " "Latch ALU:inst16\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022813 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022813 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[8\] " "Latch ALU:inst16\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022813 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022813 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[7\] " "Latch ALU:inst16\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022813 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022813 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[6\] " "Latch ALU:inst16\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022813 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022813 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[5\] " "Latch ALU:inst16\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022813 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022813 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[4\] " "Latch ALU:inst16\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022813 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022813 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[3\] " "Latch ALU:inst16\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022813 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022813 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[2\] " "Latch ALU:inst16\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022813 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022813 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[1\] " "Latch ALU:inst16\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022814 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022814 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst16\|result\[0\] " "Latch ALU:inst16\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022814 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR ID_EX_PIPE:inst14\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal ID_EX_PIPE:inst14\|instr_out\[26\]" {  } { { "ID_EX_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ID_EX_pipe.v" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022814 ""}  } { { "ALU.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/ALU.v" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|jump_out " "Latch Controller:inst2\|jump_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID_pipe:inst6\|instr_out\[27\] " "Ports D and ENA on the latch are fed by the same signal IF_ID_pipe:inst6\|instr_out\[27\]" {  } { { "IF_ID_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/IF_ID_pipe.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022814 ""}  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|jr " "Latch Controller:inst2\|jr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID_pipe:inst6\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal IF_ID_pipe:inst6\|instr_out\[26\]" {  } { { "IF_ID_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/IF_ID_pipe.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022814 ""}  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|stall " "Latch Controller:inst2\|stall has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID_pipe:inst6\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal IF_ID_pipe:inst6\|instr_out\[26\]" {  } { { "IF_ID_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/IF_ID_pipe.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022814 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR IF_ID_pipe:inst6\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal IF_ID_pipe:inst6\|instr_out\[26\]" {  } { { "IF_ID_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/IF_ID_pipe.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022814 ""}  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|jal " "Latch Controller:inst2\|jal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID_pipe:inst6\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal IF_ID_pipe:inst6\|instr_out\[26\]" {  } { { "IF_ID_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/IF_ID_pipe.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022814 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR IF_ID_pipe:inst6\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal IF_ID_pipe:inst6\|instr_out\[26\]" {  } { { "IF_ID_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/IF_ID_pipe.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022814 ""}  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|reg_dest " "Latch Controller:inst2\|reg_dest has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID_pipe:inst6\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal IF_ID_pipe:inst6\|instr_out\[26\]" {  } { { "IF_ID_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/IF_ID_pipe.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022814 ""}  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|mem_write " "Latch Controller:inst2\|mem_write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID_pipe:inst6\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal IF_ID_pipe:inst6\|instr_out\[26\]" {  } { { "IF_ID_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/IF_ID_pipe.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022814 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR IF_ID_pipe:inst6\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal IF_ID_pipe:inst6\|instr_out\[26\]" {  } { { "IF_ID_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/IF_ID_pipe.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022814 ""}  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|op2_src\[1\] " "Latch Controller:inst2\|op2_src\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID_pipe:inst6\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal IF_ID_pipe:inst6\|instr_out\[26\]" {  } { { "IF_ID_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/IF_ID_pipe.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022814 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR IF_ID_pipe:inst6\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal IF_ID_pipe:inst6\|instr_out\[26\]" {  } { { "IF_ID_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/IF_ID_pipe.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022814 ""}  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|op2_src\[0\] " "Latch Controller:inst2\|op2_src\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID_pipe:inst6\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal IF_ID_pipe:inst6\|instr_out\[26\]" {  } { { "IF_ID_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/IF_ID_pipe.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022815 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR IF_ID_pipe:inst6\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal IF_ID_pipe:inst6\|instr_out\[26\]" {  } { { "IF_ID_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/IF_ID_pipe.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022815 ""}  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|j_jump " "Latch Controller:inst2\|j_jump has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID_pipe:inst6\|instr_out\[27\] " "Ports D and ENA on the latch are fed by the same signal IF_ID_pipe:inst6\|instr_out\[27\]" {  } { { "IF_ID_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/IF_ID_pipe.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022815 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR IF_ID_pipe:inst6\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal IF_ID_pipe:inst6\|instr_out\[26\]" {  } { { "IF_ID_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/IF_ID_pipe.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022815 ""}  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|mem_reg_dst " "Latch Controller:inst2\|mem_reg_dst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID_pipe:inst6\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal IF_ID_pipe:inst6\|instr_out\[26\]" {  } { { "IF_ID_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/IF_ID_pipe.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022815 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR IF_ID_pipe:inst6\|instr_out\[26\] " "Ports ENA and CLR on the latch are fed by the same signal IF_ID_pipe:inst6\|instr_out\[26\]" {  } { { "IF_ID_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/IF_ID_pipe.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022815 ""}  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022815 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:inst2\|reg_write " "Latch Controller:inst2\|reg_write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IF_ID_pipe:inst6\|instr_out\[26\] " "Ports D and ENA on the latch are fed by the same signal IF_ID_pipe:inst6\|instr_out\[26\]" {  } { { "IF_ID_pipe.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/IF_ID_pipe.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543449022815 ""}  } { { "Controller.v" "" { Text "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/Controller.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543449022815 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 312 4616 4792 328 "LEDR\[2\]" "" } { 216 4680 4856 232 "LEDR\[3\]" "" } { 440 2504 2680 456 "LEDR\[4\]" "" } { 608 2544 2720 624 "LEDR\[5\]" "" } { 408 3744 3920 424 "LEDR\[1\]" "" } { -160 2024 2200 -144 "LEDR\[0\]" "" } { 472 2488 2664 488 "LEDR\[6\]" "" } { 480 0 176 496 "LEDR\[7\]" "" } { 496 0 176 512 "LEDR\[8\]" "" } { 512 0 176 528 "LEDR\[9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543449057844 "|VGADEMO|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 312 4616 4792 328 "LEDR\[2\]" "" } { 216 4680 4856 232 "LEDR\[3\]" "" } { 440 2504 2680 456 "LEDR\[4\]" "" } { 608 2544 2720 624 "LEDR\[5\]" "" } { 408 3744 3920 424 "LEDR\[1\]" "" } { -160 2024 2200 -144 "LEDR\[0\]" "" } { 472 2488 2664 488 "LEDR\[6\]" "" } { 480 0 176 496 "LEDR\[7\]" "" } { 496 0 176 512 "LEDR\[8\]" "" } { 512 0 176 528 "LEDR\[9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543449057844 "|VGADEMO|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 312 4616 4792 328 "LEDR\[2\]" "" } { 216 4680 4856 232 "LEDR\[3\]" "" } { 440 2504 2680 456 "LEDR\[4\]" "" } { 608 2544 2720 624 "LEDR\[5\]" "" } { 408 3744 3920 424 "LEDR\[1\]" "" } { -160 2024 2200 -144 "LEDR\[0\]" "" } { 472 2488 2664 488 "LEDR\[6\]" "" } { 480 0 176 496 "LEDR\[7\]" "" } { 496 0 176 512 "LEDR\[8\]" "" } { 512 0 176 528 "LEDR\[9\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543449057844 "|VGADEMO|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 304 744 920 320 "VGA_B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543449057844 "|VGADEMO|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 304 744 920 320 "VGA_B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543449057844 "|VGADEMO|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 304 744 920 320 "VGA_B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543449057844 "|VGADEMO|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 304 744 920 320 "VGA_B\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543449057844 "|VGADEMO|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 240 744 920 256 "VGA_R\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543449057844 "|VGADEMO|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 240 744 920 256 "VGA_R\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543449057844 "|VGADEMO|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 240 744 920 256 "VGA_R\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543449057844 "|VGADEMO|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { 240 744 920 256 "VGA_R\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543449057844 "|VGADEMO|VGA_R[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543449057844 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543449058196 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "62 " "62 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543449067852 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV 24 " "Ignored 24 assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543449068018 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1543449068018 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/output_files/VGADEMO.map.smsg " "Generated suppressed messages file C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/output_files/VGADEMO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449068229 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543449068893 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543449068893 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST VGA_BLOCK:inst4\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance VGA_BLOCK:inst4\|vgaclk:inst4\|vgaclk_0002:vgaclk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1543449069092 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1543449069092 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { -280 760 936 -264 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543449069401 "|VGADEMO|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { -280 760 936 -264 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543449069401 "|VGADEMO|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { -280 760 936 -264 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543449069401 "|VGADEMO|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { -280 760 936 -264 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543449069401 "|VGADEMO|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { -280 760 936 -264 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543449069401 "|VGADEMO|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { -280 760 936 -264 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543449069401 "|VGADEMO|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "VGADEMO.bdf" "" { Schematic "C:/Users/bitco/Documents/ECE473/ECE473-Final-Project-master/Milestone 4/VGA_DEMO/VGADEMO.bdf" { { -280 760 936 -264 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543449069401 "|VGADEMO|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543449069401 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5607 " "Implemented 5607 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543449069417 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543449069417 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5467 " "Implemented 5467 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543449069417 ""} { "Info" "ICUT_CUT_TM_RAMS" "102 " "Implemented 102 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543449069417 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543449069417 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1543449069417 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543449069417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 232 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 232 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543449069496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 17:51:09 2018 " "Processing ended: Wed Nov 28 17:51:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543449069496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543449069496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543449069496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543449069496 ""}
