
---------- Begin Simulation Statistics ----------
final_tick                               161119932000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 397276                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664864                       # Number of bytes of host memory used
host_op_rate                                   398056                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   251.71                       # Real time elapsed on the host
host_tick_rate                              640090485                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.161120                       # Number of seconds simulated
sim_ticks                                161119932000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.611199                       # CPI: cycles per instruction
system.cpu.discardedOps                        189371                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        28556136                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.620656                       # IPC: instructions per cycle
system.cpu.numCycles                        161119932                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132563796                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       224353                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        465667                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          400                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       593906                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        11097                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1190460                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          11107                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485830                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735524                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81000                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103787                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101815                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.906264                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65391                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             671                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              383                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51418921                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51418921                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51419415                       # number of overall hits
system.cpu.dcache.overall_hits::total        51419415                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       641730                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         641730                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       649655                       # number of overall misses
system.cpu.dcache.overall_misses::total        649655                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36780069000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36780069000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36780069000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36780069000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52060651                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52060651                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52069070                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52069070                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012327                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012327                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012477                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012477                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57313.931093                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57313.931093                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56614.770917                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56614.770917                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       104285                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3078                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.880767                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       504427                       # number of writebacks
system.cpu.dcache.writebacks::total            504427                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53790                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53790                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       587940                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       587940                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       595862                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       595862                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33908169000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33908169000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34737677999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34737677999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011293                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011293                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011444                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011444                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57672.839065                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57672.839065                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58298.193204                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58298.193204                       # average overall mshr miss latency
system.cpu.dcache.replacements                 593814                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40795205                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40795205                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       316367                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        316367                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14903535000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14903535000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41111572                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41111572                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47108.374135                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47108.374135                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          764                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          764                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       315603                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315603                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14235072000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14235072000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007677                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007677                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45104.362126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45104.362126                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10623716                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10623716                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       325363                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       325363                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21876534000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21876534000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029716                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029716                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67237.313401                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67237.313401                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53026                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53026                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       272337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       272337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19673097000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19673097000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72238.061666                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72238.061666                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          494                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           494                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7925                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7925                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.941323                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.941323                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7922                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    829508999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    829508999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.940967                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.940967                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104709.542918                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104709.542918                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 161119932000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.752850                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52015353                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            595862                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.294295                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.752850                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987672                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987672                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52665008                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52665008                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 161119932000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 161119932000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 161119932000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685681                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474949                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024764                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277927                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277927                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277927                       # number of overall hits
system.cpu.icache.overall_hits::total        10277927                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          694                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            694                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          694                       # number of overall misses
system.cpu.icache.overall_misses::total           694                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69933000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69933000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69933000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69933000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278621                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278621                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278621                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278621                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100768.011527                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100768.011527                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100768.011527                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100768.011527                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.icache.writebacks::total                90                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          694                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68545000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68545000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68545000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68545000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98768.011527                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98768.011527                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98768.011527                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98768.011527                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277927                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277927                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          694                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           694                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69933000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69933000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100768.011527                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100768.011527                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68545000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68545000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98768.011527                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98768.011527                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 161119932000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           500.076840                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278621                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14810.693084                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   500.076840                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.244178                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.244178                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          604                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          604                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279315                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279315                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 161119932000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 161119932000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 161119932000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 161119932000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               355183                       # number of demand (read+write) hits
system.l2.demand_hits::total                   355216                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  33                       # number of overall hits
system.l2.overall_hits::.cpu.data              355183                       # number of overall hits
system.l2.overall_hits::total                  355216                       # number of overall hits
system.l2.demand_misses::.cpu.inst                661                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             240679                       # number of demand (read+write) misses
system.l2.demand_misses::total                 241340                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               661                       # number of overall misses
system.l2.overall_misses::.cpu.data            240679                       # number of overall misses
system.l2.overall_misses::total                241340                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65733000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  25361313000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25427046000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65733000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  25361313000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25427046000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           595862                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               596556                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          595862                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              596556                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.952450                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.403917                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.404555                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.952450                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.403917                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.404555                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99444.780635                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105374.016844                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105357.777409                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99444.780635                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105374.016844                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105357.777409                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              152141                       # number of writebacks
system.l2.writebacks::total                    152141                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        240674                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            241335                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       240674                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           241335                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52513000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20547453000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20599966000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52513000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20547453000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20599966000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.403909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.404547                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.403909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.404547                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79444.780635                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85374.627089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85358.385647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79444.780635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85374.627089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85358.385647                       # average overall mshr miss latency
system.l2.replacements                         230788                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       504427                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           504427                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       504427                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       504427                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           83                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               83                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           83                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           83                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4651                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4651                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            121034                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                121034                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          151332                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              151332                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16261708000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16261708000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        272366                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            272366                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.555620                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.555620                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107457.167023                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107457.167023                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       151332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         151332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13235068000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13235068000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.555620                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.555620                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87457.167023                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87457.167023                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65733000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65733000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.952450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.952450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99444.780635                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99444.780635                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52513000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52513000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.952450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79444.780635                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79444.780635                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        234149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            234149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        89347                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           89347                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9099605000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9099605000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       323496                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        323496                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.276192                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.276192                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101845.669133                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101845.669133                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        89342                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        89342                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7312385000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7312385000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.276177                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.276177                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81847.115578                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81847.115578                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 161119932000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16129.146328                       # Cycle average of tags in use
system.l2.tags.total_refs                     1185404                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    247172                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.795867                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     320.622603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        20.079248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15788.444478                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.019569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.963650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984445                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1595                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8726                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5952                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2627292                       # Number of tag accesses
system.l2.tags.data_accesses                  2627292                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 161119932000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    152114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    240230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008609052500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8960                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8960                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              664541                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143425                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      241335                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     152141                       # Number of write requests accepted
system.mem_ctrls.readBursts                    241335                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   152141                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    444                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    27                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                241335                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               152141                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  190354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.883594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.863000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.873608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8874     99.04%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           17      0.19%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           61      0.68%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8960                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.974219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.942507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.042090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4683     52.27%     52.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              103      1.15%     53.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3911     43.65%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              252      2.81%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8960                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   28416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                15445440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9737024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     95.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  161104531000                       # Total gap between requests
system.mem_ctrls.avgGap                     409439.28                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     15374720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9733696                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 262562.176354443829                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 95424072.050874501467                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 60412736.519774600863                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          661                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       240674                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       152141                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18564500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8170554500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3799168910250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28085.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33948.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  24971368.07                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     15403136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      15445440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9737024                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9737024                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          661                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       240674                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         241335                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       152141                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        152141                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       262562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     95600438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         95863000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       262562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       262562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     60433392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        60433392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     60433392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       262562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     95600438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       156296392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               240891                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              152089                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        15341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        14753                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        15137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        14633                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        14474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        15823                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        15279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        15166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        15034                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         9307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9742                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9726                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9779                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9901                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8910                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9211                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9593                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9527                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3672412750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1204455000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8189119000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15245.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33995.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              140277                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              90330                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            58.23                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.39                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       162373                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   154.894718                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.818573                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   220.755284                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       118698     73.10%     73.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19744     12.16%     85.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5199      3.20%     88.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1441      0.89%     89.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9188      5.66%     95.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          693      0.43%     95.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          556      0.34%     95.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          548      0.34%     96.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6306      3.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       162373                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              15417024                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9733696                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               95.686634                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               60.412737                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.22                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               58.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 161119932000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       575426880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       305846640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      857649660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     395362800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12718130880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  37737462180                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  30091138560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   82681017600                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   513.164427                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  77833323750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5379920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  77906688250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       583916340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       310358895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      862312080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     398541780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12718130880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  37363060530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  30406424160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   82642744665                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   512.926884                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  78652005250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5379920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  77088006750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 161119932000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              90003                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       152141                       # Transaction distribution
system.membus.trans_dist::CleanEvict            72191                       # Transaction distribution
system.membus.trans_dist::ReadExReq            151332                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151332                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         90003                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       707002                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 707002                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     25182464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                25182464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            241335                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  241335    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              241335                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 161119932000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1074231000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1308673750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            324190                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       656568                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           90                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          168034                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           272366                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          272366                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       323496                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1478                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1785538                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1787016                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     70418496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               70468672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          230788                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9737024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           827344                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013923                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.117274                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 815835     98.61%     98.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11499      1.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             827344                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 161119932000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2199494000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2082000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1787590995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
