#Start recording tcl command: 11/4/2022 14:59:40
#Project Location: C:/Users/eidos/GitHub/FPGA_PWM_FSM_Practice/common/db/work; Project name: study_001
prj_project open "C:/Users/eidos/GitHub/FPGA_PWM_FSM_Practice/common/db/work/study_001.ldf"
prj_run Synthesis -impl impl1
#Stop recording: 11/4/2022 15:00:03
