--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml i2c_via_uart.twx i2c_via_uart.ncd -o i2c_via_uart.twr
i2c_via_uart.pcf -ucf system_pins.ucf

Design file:              i2c_via_uart.ncd
Physical constraint file: i2c_via_uart.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock iCLK
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
iBAUD_SW<0>     |    3.401(R)|      SLOW  |   -1.466(R)|      FAST  |iCLK_BUFGP        |   0.000|
iBAUD_SW<1>     |    1.229(R)|      SLOW  |    0.374(R)|      SLOW  |iCLK_BUFGP        |   0.000|
iBAUD_SW<2>     |    2.930(R)|      SLOW  |   -1.198(R)|      SLOW  |iCLK_BUFGP        |   0.000|
iCTS            |    4.559(R)|      SLOW  |   -2.337(R)|      FAST  |iCLK_BUFGP        |   0.000|
iDATA_BIT_SW<0> |    3.554(R)|      SLOW  |   -1.912(R)|      FAST  |iCLK_BUFGP        |   0.000|
iDATA_BIT_SW<1> |    3.874(R)|      SLOW  |   -1.904(R)|      FAST  |iCLK_BUFGP        |   0.000|
iHANDSHAKE_EN_SW|    4.660(R)|      SLOW  |   -2.179(R)|      FAST  |iCLK_BUFGP        |   0.000|
iPARITY_EN_SW   |    5.207(R)|      SLOW  |   -0.244(R)|      SLOW  |iCLK_BUFGP        |   0.000|
iPARITY_SW      |    8.237(R)|      SLOW  |   -3.434(R)|      FAST  |iCLK_BUFGP        |   0.000|
iRX             |    4.688(R)|      SLOW  |   -2.321(R)|      FAST  |iCLK_BUFGP        |   0.000|
inRST           |    8.064(R)|      SLOW  |   -0.518(R)|      SLOW  |iCLK_BUFGP        |   0.000|
ioLCD_D<3>      |    5.308(R)|      SLOW  |   -2.371(R)|      FAST  |iCLK_BUFGP        |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock iCLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ioLCD_D<0>  |        18.937(R)|      SLOW  |         6.225(R)|      FAST  |iCLK_BUFGP        |   0.000|
ioLCD_D<1>  |        18.326(R)|      SLOW  |         6.207(R)|      FAST  |iCLK_BUFGP        |   0.000|
ioLCD_D<2>  |        19.893(R)|      SLOW  |         6.747(R)|      FAST  |iCLK_BUFGP        |   0.000|
ioLCD_D<3>  |        17.706(R)|      SLOW  |         5.741(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLCD_E      |        15.314(R)|      SLOW  |         6.764(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLCD_RS     |        15.398(R)|      SLOW  |         6.559(R)|      FAST  |iCLK_BUFGP        |   0.000|
oLCD_RW     |        15.446(R)|      SLOW  |         7.020(R)|      FAST  |iCLK_BUFGP        |   0.000|
oTX         |        16.103(R)|      SLOW  |         5.905(R)|      FAST  |iCLK_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    6.208|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
iPARITY_SW     |oTX            |   14.820|
---------------+---------------+---------+


Analysis completed Tue Jun 12 15:07:42 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



