TRACE::2024-05-29.19:41:09::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:09::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-29.19:41:09::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2024-05-29.19:41:09::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-05-29.19:41:09::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2024-05-29.19:41:09::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-05-29.19:41:09::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2024-05-29.19:41:09::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2024-05-29.19:41:09::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2024-05-29.19:41:09::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:09::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:09::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:09::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:09::SCWDomain::checking for install qemu data   : 
TRACE::2024-05-29.19:41:09::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:09::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:09::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:09::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:09::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:09::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:09::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:09::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-05-29.19:41:09::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:09::SCWMssOS::mss does not exists at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:09::SCWMssOS::Creating sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:09::SCWMssOS::Adding the swdes entry, created swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:09::SCWMssOS::updating the scw layer changes to swdes at   C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:09::SCWMssOS::Writing mss at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:09::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-05-29.19:41:09::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-05-29.19:41:09::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-05-29.19:41:09::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-05-29.19:41:09::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-05-29.19:41:11::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-29.19:41:11::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::Commit changes completed.
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:41:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:41:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:41:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d14574",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-05-29.19:41:11::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-05-29.19:41:11::SCWPlatform::Sanity checking of platform is completed
LOG::2024-05-29.19:41:11::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-05-29.19:41:11::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-05-29.19:41:11::SCWSystem::Not a boot domain 
LOG::2024-05-29.19:41:11::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-05-29.19:41:11::SCWDomain::Generating domain artifcats
TRACE::2024-05-29.19:41:11::SCWMssOS::Generating standalone artifcats
TRACE::2024-05-29.19:41:11::SCWMssOS:: Copying the user libraries. 
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:41:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-05-29.19:41:11::SCWMssOS::Mss edits present, copying mssfile into export location C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-05-29.19:41:11::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-05-29.19:41:11::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2024-05-29.19:41:11::SCWMssOS::skipping the bsp build ... 
TRACE::2024-05-29.19:41:11::SCWMssOS::Copying to export directory.
TRACE::2024-05-29.19:41:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-05-29.19:41:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-05-29.19:41:11::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-05-29.19:41:11::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-05-29.19:41:11::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-05-29.19:41:11::SCWPlatform::Started preparing the platform 
TRACE::2024-05-29.19:41:11::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-05-29.19:41:11::SCWSystem::dir created 
TRACE::2024-05-29.19:41:11::SCWSystem::Writing the bif 
TRACE::2024-05-29.19:41:11::SCWPlatform::Started writing the spfm file 
TRACE::2024-05-29.19:41:11::SCWPlatform::Started writing the xpfm file 
TRACE::2024-05-29.19:41:11::SCWPlatform::Completed generating the platform
TRACE::2024-05-29.19:41:11::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-29.19:41:11::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-29.19:41:11::SCWMssOS::Commit changes completed.
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:41:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:41:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:41:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d14574",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-05-29.19:41:11::SCWPlatform::updated the xpfm file.
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:41:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-29.19:41:11::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-29.19:41:11::SCWMssOS::Commit changes completed.
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:41:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:41:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:41:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d14574",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:41:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:41:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-29.19:41:11::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-29.19:41:11::SCWMssOS::Commit changes completed.
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:41:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:41:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:41:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d14574",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-05-29.19:41:11::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-05-29.19:41:11::SCWPlatform::Sanity checking of platform is completed
LOG::2024-05-29.19:41:11::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-05-29.19:41:11::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-05-29.19:41:11::SCWDomain::Generating domain artifcats
TRACE::2024-05-29.19:41:11::SCWMssOS::Generating standalone artifcats
TRACE::2024-05-29.19:41:11::SCWMssOS:: Copying the user libraries. 
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:41:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-05-29.19:41:11::SCWMssOS::Mss edits present, copying mssfile into export location C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-05-29.19:41:11::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-05-29.19:41:11::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2024-05-29.19:41:11::SCWMssOS::skipping the bsp build ... 
TRACE::2024-05-29.19:41:11::SCWMssOS::Copying to export directory.
TRACE::2024-05-29.19:41:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-05-29.19:41:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-05-29.19:41:11::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-05-29.19:41:11::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-05-29.19:41:11::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-05-29.19:41:11::SCWPlatform::Started preparing the platform 
TRACE::2024-05-29.19:41:11::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-05-29.19:41:11::SCWSystem::dir created 
TRACE::2024-05-29.19:41:11::SCWSystem::Writing the bif 
TRACE::2024-05-29.19:41:11::SCWPlatform::Started writing the spfm file 
TRACE::2024-05-29.19:41:11::SCWPlatform::Started writing the xpfm file 
TRACE::2024-05-29.19:41:11::SCWPlatform::Completed generating the platform
TRACE::2024-05-29.19:41:11::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-29.19:41:11::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-29.19:41:11::SCWMssOS::Commit changes completed.
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:41:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:41:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:41:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:41:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:41:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:41:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:41:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:41:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:41:11::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d14574",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-05-29.19:41:11::SCWPlatform::updated the xpfm file.
LOG::2024-05-29.19:42:47::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-05-29.19:42:47::SCWPlatform::Sanity checking of platform is completed
LOG::2024-05-29.19:42:47::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-05-29.19:42:47::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-05-29.19:42:47::SCWSystem::Not a boot domain 
LOG::2024-05-29.19:42:47::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-05-29.19:42:47::SCWDomain::Generating domain artifcats
TRACE::2024-05-29.19:42:47::SCWMssOS::Generating standalone artifcats
TRACE::2024-05-29.19:42:47::SCWMssOS:: Copying the user libraries. 
TRACE::2024-05-29.19:42:47::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:42:47::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:42:47::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:42:47::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:42:47::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:42:47::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:42:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:42:47::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:42:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:42:47::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:42:47::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:42:47::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:42:47::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-05-29.19:42:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:42:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-05-29.19:42:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-05-29.19:42:47::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2024-05-29.19:42:47::SCWMssOS::doing bsp build ... 
TRACE::2024-05-29.19:42:47::SCWMssOS::System Command Ran  C: & cd  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-05-29.19:42:48::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-05-29.19:42:48::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-05-29.19:42:48::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2024-05-29.19:42:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-29.19:42:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-29.19:42:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-29.19:42:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-29.19:42:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.19:42:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-29.19:42:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-29.19:42:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.19:42:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-29.19:42:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-29.19:42:48::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-29.19:42:48::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.19:42:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-29.19:42:48::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-05-29.19:42:48::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-05-29.19:42:48::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.19:42:48::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-29.19:42:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-05-29.19:42:48::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-05-29.19:42:48::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.19:42:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-29.19:42:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-29.19:42:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-29.19:42:48::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.19:42:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-29.19:42:48::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-29.19:42:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-29.19:42:48::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.19:42:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-29.19:42:48::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-29.19:42:48::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-29.19:42:48::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.19:42:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-29.19:42:48::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-05-29.19:42:48::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-05-29.19:42:48::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.19:42:48::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-29.19:42:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-05-29.19:42:49::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-05-29.19:42:49::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.19:42:49::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-05-29.19:42:50::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-05-29.19:42:50::SCWMssOS::make --no-print-directory archive

TRACE::2024-05-29.19:42:50::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-05-29.19:42:50::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-05-29.19:42:50::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-05-29.19:42:50::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-05-29.19:42:50::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-05-29.19:42:50::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-05-29.19:42:50::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-05-29.19:42:50::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-05-29.19:42:50::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-05-29.19:42:50::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-05-29.19:42:50::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-05-29.19:42:50::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-05-29.19:42:50::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-05-29.19:42:50::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-05-29.19:42:50::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-05-29.19:42:50::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-05-29.19:42:50::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-05-29.19:42:50::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2024-05-29.19:42:50::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2024-05-29.19:42:50::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2024-05-29.19:42:50::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-05-29.19:42:50::SCWMssOS::'Finished building libraries'

TRACE::2024-05-29.19:42:50::SCWMssOS::Copying to export directory.
TRACE::2024-05-29.19:42:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-05-29.19:42:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-05-29.19:42:50::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-05-29.19:42:50::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-05-29.19:42:50::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-05-29.19:42:50::SCWPlatform::Started preparing the platform 
TRACE::2024-05-29.19:42:50::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-05-29.19:42:50::SCWSystem::dir created 
TRACE::2024-05-29.19:42:50::SCWSystem::Writing the bif 
TRACE::2024-05-29.19:42:50::SCWPlatform::Started writing the spfm file 
TRACE::2024-05-29.19:42:50::SCWPlatform::Started writing the xpfm file 
TRACE::2024-05-29.19:42:50::SCWPlatform::Completed generating the platform
TRACE::2024-05-29.19:42:50::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:42:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-29.19:42:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-29.19:42:50::SCWMssOS::Commit changes completed.
TRACE::2024-05-29.19:42:50::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:42:50::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:42:50::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:42:50::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:42:50::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:42:50::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:42:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:42:50::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:42:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:42:50::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:42:50::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:42:50::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:42:50::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:42:50::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:42:50::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:42:50::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:42:50::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:42:50::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:42:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:42:50::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:42:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:42:50::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:42:50::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:42:50::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:42:50::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:42:50::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:42:50::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:42:50::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:42:50::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:42:50::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:42:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:42:50::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:42:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:42:50::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:42:50::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:42:50::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:42:50::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d14574",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-05-29.19:42:50::SCWPlatform::updated the xpfm file.
TRACE::2024-05-29.19:42:50::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:42:50::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:42:50::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:42:50::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.19:42:50::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.19:42:50::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.19:42:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-05-29.19:42:50::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-29.19:42:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.19:42:50::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.19:42:50::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.19:42:50::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:09::SCWPlatform::Clearing the existing platform
TRACE::2024-05-29.20:00:09::SCWSystem::Clearing the existing sysconfig
TRACE::2024-05-29.20:00:09::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:09::SCWSystem::Clearing the domains completed.
TRACE::2024-05-29.20:00:09::SCWPlatform::Clearing the opened hw db.
TRACE::2024-05-29.20:00:09::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform:: Platform location is C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:00:09::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:00:09::SCWPlatform::Removing the HwDB with name C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:00:09::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:00:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-29.20:00:09::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2024-05-29.20:00:09::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-05-29.20:00:09::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-05-29.20:00:09::SCWDomain::checking for install qemu data   : 
TRACE::2024-05-29.20:00:09::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:00:09::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:00:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-05-29.20:00:09::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-05-29.20:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:00:09::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:00:09::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:00:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-05-29.20:00:09::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-05-29.20:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:00:09::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:00:09::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:00:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-05-29.20:00:09::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-05-29.20:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:00:09::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:00:09::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:00:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-05-29.20:00:09::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-05-29.20:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:00:09::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-05-29.20:00:09::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:09::SCWMssOS::mss exists loading the mss file  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:09::SCWMssOS::Opened the sw design from mss  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:09::SCWMssOS::Adding the swdes entry C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-29.20:00:09::SCWMssOS::updating the scw layer about changes
TRACE::2024-05-29.20:00:09::SCWMssOS::Opened the sw design.  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:09::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-29.20:00:09::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-29.20:00:09::SCWMssOS::Commit changes completed.
TRACE::2024-05-29.20:00:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-05-29.20:00:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-05-29.20:00:09::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:00:09::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:00:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-05-29.20:00:09::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-05-29.20:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:00:09::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:09::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.20:00:09::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:09::SCWReader::No isolation master present  
TRACE::2024-05-29.20:00:13::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform:: Platform location is C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa
TRACE::2024-05-29.20:00:13::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:00:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:00:13::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-05-29.20:00:13::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:00:13::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:00:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-05-29.20:00:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-05-29.20:00:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:00:13::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:00:13::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:00:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-05-29.20:00:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-05-29.20:00:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:00:13::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:13::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.20:00:13::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:13::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa
TRACE::2024-05-29.20:00:13::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:00:13::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2024-05-29.20:00:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:00:13::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-29.20:00:13::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-29.20:00:13::SCWMssOS::Commit changes completed.
TRACE::2024-05-29.20:00:13::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-05-29.20:00:13::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:13::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:00:13::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:00:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-29.20:00:13::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2024-05-29.20:00:13::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-29.20:00:13::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:13::SCWMssOS::Commit changes completed.
TRACE::2024-05-29.20:00:13::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:00:13::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:13::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:00:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-05-29.20:00:13::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-05-29.20:00:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:00:13::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:13::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.20:00:13::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:13::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d145741",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-05-29.20:00:19::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-05-29.20:00:19::SCWPlatform::Sanity checking of platform is completed
LOG::2024-05-29.20:00:19::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-05-29.20:00:19::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-05-29.20:00:19::SCWSystem::Not a boot domain 
LOG::2024-05-29.20:00:19::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-05-29.20:00:19::SCWDomain::Generating domain artifcats
TRACE::2024-05-29.20:00:19::SCWMssOS::Generating standalone artifcats
TRACE::2024-05-29.20:00:19::SCWMssOS:: Copying the user libraries. 
TRACE::2024-05-29.20:00:19::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:19::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:19::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:19::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:00:19::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:19::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:00:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-05-29.20:00:19::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-05-29.20:00:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:00:19::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:19::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.20:00:19::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:19::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-05-29.20:00:19::SCWMssOS::Mss edits present, copying mssfile into export location C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:19::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-05-29.20:00:20::SCWMssOS::doing bsp build ... 
TRACE::2024-05-29.20:00:20::SCWMssOS::System Command Ran  C: & cd  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-05-29.20:00:20::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-05-29.20:00:20::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-05-29.20:00:20::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2024-05-29.20:00:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-29.20:00:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-29.20:00:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-29.20:00:20::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:00:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-29.20:00:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-29.20:00:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-29.20:00:20::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:00:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-29.20:00:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-29.20:00:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-29.20:00:20::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:00:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-29.20:00:20::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-05-29.20:00:20::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-05-29.20:00:20::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:00:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-29.20:00:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-05-29.20:00:20::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-05-29.20:00:20::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:00:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-29.20:00:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-29.20:00:21::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-29.20:00:21::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:00:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-29.20:00:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-29.20:00:21::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-29.20:00:21::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:00:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-29.20:00:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-29.20:00:21::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-29.20:00:21::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:00:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-29.20:00:21::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-05-29.20:00:21::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-05-29.20:00:21::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:00:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-29.20:00:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-05-29.20:00:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-05-29.20:00:21::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:00:21::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-05-29.20:00:22::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-05-29.20:00:22::SCWMssOS::make --no-print-directory archive

TRACE::2024-05-29.20:00:22::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-05-29.20:00:22::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-05-29.20:00:22::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-05-29.20:00:22::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-05-29.20:00:22::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-05-29.20:00:22::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-05-29.20:00:22::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-05-29.20:00:22::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-05-29.20:00:22::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-05-29.20:00:22::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-05-29.20:00:22::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-05-29.20:00:22::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-05-29.20:00:22::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-05-29.20:00:22::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-05-29.20:00:22::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-05-29.20:00:22::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-05-29.20:00:22::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-05-29.20:00:22::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2024-05-29.20:00:22::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2024-05-29.20:00:22::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2024-05-29.20:00:22::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-05-29.20:00:22::SCWMssOS::'Finished building libraries'

TRACE::2024-05-29.20:00:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-05-29.20:00:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-05-29.20:00:22::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-05-29.20:00:22::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-05-29.20:00:22::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-05-29.20:00:22::SCWPlatform::Started preparing the platform 
TRACE::2024-05-29.20:00:22::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-05-29.20:00:22::SCWSystem::dir created 
TRACE::2024-05-29.20:00:22::SCWSystem::Writing the bif 
TRACE::2024-05-29.20:00:22::SCWPlatform::Started writing the spfm file 
TRACE::2024-05-29.20:00:22::SCWPlatform::Started writing the xpfm file 
TRACE::2024-05-29.20:00:22::SCWPlatform::Completed generating the platform
TRACE::2024-05-29.20:00:22::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-29.20:00:22::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:22::SCWMssOS::Commit changes completed.
TRACE::2024-05-29.20:00:22::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:22::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:22::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:22::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:00:22::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:22::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:00:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-05-29.20:00:22::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-05-29.20:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:00:22::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:22::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.20:00:22::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d14574",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-05-29.20:00:22::SCWPlatform::updated the xpfm file.
TRACE::2024-05-29.20:00:22::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:22::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:22::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:22::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:00:22::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:00:22::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:00:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-05-29.20:00:22::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-05-29.20:00:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:00:22::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:00:22::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.20:00:22::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:11::SCWPlatform::Clearing the existing platform
TRACE::2024-05-29.20:25:11::SCWSystem::Clearing the existing sysconfig
TRACE::2024-05-29.20:25:11::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:11::SCWSystem::Clearing the domains completed.
TRACE::2024-05-29.20:25:11::SCWPlatform::Clearing the opened hw db.
TRACE::2024-05-29.20:25:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform:: Platform location is C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:25:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:25:11::SCWPlatform::Removing the HwDB with name C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:25:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:25:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-29.20:25:11::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2024-05-29.20:25:11::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-05-29.20:25:11::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-05-29.20:25:11::SCWDomain::checking for install qemu data   : 
TRACE::2024-05-29.20:25:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:25:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:25:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-05-29.20:25:11::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-05-29.20:25:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:25:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:25:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:25:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-05-29.20:25:11::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-05-29.20:25:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:25:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:25:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:25:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-05-29.20:25:11::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-05-29.20:25:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:25:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:25:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:25:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-05-29.20:25:11::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-05-29.20:25:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:25:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-05-29.20:25:11::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:11::SCWMssOS::mss exists loading the mss file  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:11::SCWMssOS::Opened the sw design from mss  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:11::SCWMssOS::Adding the swdes entry C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-29.20:25:11::SCWMssOS::updating the scw layer about changes
TRACE::2024-05-29.20:25:11::SCWMssOS::Opened the sw design.  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:11::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-29.20:25:11::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-29.20:25:11::SCWMssOS::Commit changes completed.
TRACE::2024-05-29.20:25:11::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-05-29.20:25:11::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-05-29.20:25:11::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:25:11::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:11::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:25:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-05-29.20:25:11::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-05-29.20:25:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:25:11::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:11::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.20:25:11::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:11::SCWReader::No isolation master present  
TRACE::2024-05-29.20:25:14::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform:: Platform location is C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa
TRACE::2024-05-29.20:25:14::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:25:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:25:14::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-05-29.20:25:14::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:25:14::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:25:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-05-29.20:25:14::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-05-29.20:25:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:25:14::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:25:14::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:25:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2024-05-29.20:25:14::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2024-05-29.20:25:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:25:14::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:14::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.20:25:14::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:14::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa
TRACE::2024-05-29.20:25:14::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:25:14::SCWPlatform::update - Opened existing hwdb design_1_wrapper_7
TRACE::2024-05-29.20:25:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:25:14::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-29.20:25:14::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-29.20:25:14::SCWMssOS::Commit changes completed.
TRACE::2024-05-29.20:25:14::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-05-29.20:25:14::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:14::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:25:14::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:25:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-29.20:25:14::SCWPlatform::Opened new HwDB with name design_1_wrapper_8
TRACE::2024-05-29.20:25:14::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-29.20:25:14::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:14::SCWMssOS::Commit changes completed.
TRACE::2024-05-29.20:25:14::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:25:14::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:14::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:25:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-05-29.20:25:14::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-05-29.20:25:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:25:14::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:14::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.20:25:14::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:14::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d145741",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-05-29.20:25:20::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-05-29.20:25:20::SCWPlatform::Sanity checking of platform is completed
LOG::2024-05-29.20:25:20::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-05-29.20:25:20::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-05-29.20:25:20::SCWSystem::Not a boot domain 
LOG::2024-05-29.20:25:20::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-05-29.20:25:20::SCWDomain::Generating domain artifcats
TRACE::2024-05-29.20:25:20::SCWMssOS::Generating standalone artifcats
TRACE::2024-05-29.20:25:20::SCWMssOS:: Copying the user libraries. 
TRACE::2024-05-29.20:25:20::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:20::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:20::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:20::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:25:20::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:20::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:25:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-05-29.20:25:20::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-05-29.20:25:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:25:20::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:20::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.20:25:20::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:20::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-05-29.20:25:20::SCWMssOS::Mss edits present, copying mssfile into export location C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:20::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-05-29.20:25:21::SCWMssOS::doing bsp build ... 
TRACE::2024-05-29.20:25:21::SCWMssOS::System Command Ran  C: & cd  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-05-29.20:25:21::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-05-29.20:25:21::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-05-29.20:25:21::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2024-05-29.20:25:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-29.20:25:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-29.20:25:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-29.20:25:21::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:25:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-29.20:25:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-29.20:25:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-29.20:25:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-29.20:25:21::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:25:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-29.20:25:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-29.20:25:21::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:25:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-29.20:25:21::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-05-29.20:25:21::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-05-29.20:25:21::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:25:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-29.20:25:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-05-29.20:25:21::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-05-29.20:25:21::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:25:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-29.20:25:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-29.20:25:21::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-29.20:25:21::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:25:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-29.20:25:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-29.20:25:21::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-29.20:25:21::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:25:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-29.20:25:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-29.20:25:21::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-29.20:25:21::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:25:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-29.20:25:21::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-05-29.20:25:21::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-05-29.20:25:21::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:25:21::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-29.20:25:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-05-29.20:25:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-05-29.20:25:21::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:25:22::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-05-29.20:25:22::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-05-29.20:25:22::SCWMssOS::make --no-print-directory archive

TRACE::2024-05-29.20:25:22::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-05-29.20:25:22::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-05-29.20:25:22::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-05-29.20:25:22::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-05-29.20:25:22::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-05-29.20:25:22::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-05-29.20:25:22::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-05-29.20:25:22::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-05-29.20:25:22::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-05-29.20:25:22::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-05-29.20:25:22::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-05-29.20:25:22::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-05-29.20:25:22::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-05-29.20:25:22::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-05-29.20:25:22::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-05-29.20:25:22::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-05-29.20:25:22::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-05-29.20:25:22::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2024-05-29.20:25:22::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2024-05-29.20:25:22::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2024-05-29.20:25:22::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-05-29.20:25:22::SCWMssOS::'Finished building libraries'

TRACE::2024-05-29.20:25:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-05-29.20:25:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-05-29.20:25:22::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-05-29.20:25:22::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-05-29.20:25:22::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-05-29.20:25:22::SCWPlatform::Started preparing the platform 
TRACE::2024-05-29.20:25:22::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-05-29.20:25:22::SCWSystem::dir created 
TRACE::2024-05-29.20:25:22::SCWSystem::Writing the bif 
TRACE::2024-05-29.20:25:22::SCWPlatform::Started writing the spfm file 
TRACE::2024-05-29.20:25:22::SCWPlatform::Started writing the xpfm file 
TRACE::2024-05-29.20:25:22::SCWPlatform::Completed generating the platform
TRACE::2024-05-29.20:25:22::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-29.20:25:22::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:22::SCWMssOS::Commit changes completed.
TRACE::2024-05-29.20:25:22::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:22::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:22::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:22::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:25:22::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:22::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:25:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-05-29.20:25:22::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-05-29.20:25:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:25:22::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:22::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.20:25:22::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d14574",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-05-29.20:25:22::SCWPlatform::updated the xpfm file.
TRACE::2024-05-29.20:25:22::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:22::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:22::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:22::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:25:22::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:25:22::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:25:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_8
TRACE::2024-05-29.20:25:22::SCWPlatform::Opened existing hwdb design_1_wrapper_8
TRACE::2024-05-29.20:25:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:25:22::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:25:22::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.20:25:22::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:10::SCWPlatform::Clearing the existing platform
TRACE::2024-05-29.20:51:10::SCWSystem::Clearing the existing sysconfig
TRACE::2024-05-29.20:51:10::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:10::SCWSystem::Clearing the domains completed.
TRACE::2024-05-29.20:51:10::SCWPlatform::Clearing the opened hw db.
TRACE::2024-05-29.20:51:10::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform:: Platform location is C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:51:10::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:51:10::SCWPlatform::Removing the HwDB with name C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:51:10::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:51:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-29.20:51:10::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2024-05-29.20:51:10::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-05-29.20:51:10::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-05-29.20:51:10::SCWDomain::checking for install qemu data   : 
TRACE::2024-05-29.20:51:10::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:51:10::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:51:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2024-05-29.20:51:10::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2024-05-29.20:51:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:51:10::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:51:10::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:51:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2024-05-29.20:51:10::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2024-05-29.20:51:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:51:10::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:51:10::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:51:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2024-05-29.20:51:10::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2024-05-29.20:51:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:51:10::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:51:10::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:51:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2024-05-29.20:51:10::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2024-05-29.20:51:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:51:10::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-05-29.20:51:10::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:10::SCWMssOS::mss exists loading the mss file  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:10::SCWMssOS::Opened the sw design from mss  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:10::SCWMssOS::Adding the swdes entry C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-29.20:51:10::SCWMssOS::updating the scw layer about changes
TRACE::2024-05-29.20:51:10::SCWMssOS::Opened the sw design.  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:10::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-29.20:51:10::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-29.20:51:10::SCWMssOS::Commit changes completed.
TRACE::2024-05-29.20:51:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-05-29.20:51:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-05-29.20:51:10::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:51:10::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:51:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2024-05-29.20:51:10::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2024-05-29.20:51:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:51:10::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:10::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.20:51:10::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:10::SCWReader::No isolation master present  
TRACE::2024-05-29.20:51:12::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform:: Platform location is C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa
TRACE::2024-05-29.20:51:12::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:51:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:51:12::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-05-29.20:51:12::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:51:12::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:51:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2024-05-29.20:51:12::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2024-05-29.20:51:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:51:12::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:51:12::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:51:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2024-05-29.20:51:12::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2024-05-29.20:51:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:51:12::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:12::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.20:51:12::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:12::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa
TRACE::2024-05-29.20:51:12::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:51:12::SCWPlatform::update - Opened existing hwdb design_1_wrapper_11
TRACE::2024-05-29.20:51:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:51:12::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-29.20:51:12::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-29.20:51:12::SCWMssOS::Commit changes completed.
TRACE::2024-05-29.20:51:12::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-05-29.20:51:12::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:12::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:51:12::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:51:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-29.20:51:12::SCWPlatform::Opened new HwDB with name design_1_wrapper_12
TRACE::2024-05-29.20:51:12::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:12::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-29.20:51:12::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:12::SCWMssOS::Commit changes completed.
TRACE::2024-05-29.20:51:12::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:51:12::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:51:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2024-05-29.20:51:12::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2024-05-29.20:51:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:51:12::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:12::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.20:51:12::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:12::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d145741",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-05-29.20:51:18::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-05-29.20:51:18::SCWPlatform::Sanity checking of platform is completed
LOG::2024-05-29.20:51:18::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-05-29.20:51:18::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-05-29.20:51:18::SCWSystem::Not a boot domain 
LOG::2024-05-29.20:51:18::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-05-29.20:51:18::SCWDomain::Generating domain artifcats
TRACE::2024-05-29.20:51:18::SCWMssOS::Generating standalone artifcats
TRACE::2024-05-29.20:51:18::SCWMssOS:: Copying the user libraries. 
TRACE::2024-05-29.20:51:18::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:18::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:18::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:18::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:51:18::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:18::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:51:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2024-05-29.20:51:18::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2024-05-29.20:51:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:51:18::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:18::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.20:51:18::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:18::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-05-29.20:51:18::SCWMssOS::Mss edits present, copying mssfile into export location C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:18::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-05-29.20:51:19::SCWMssOS::doing bsp build ... 
TRACE::2024-05-29.20:51:19::SCWMssOS::System Command Ran  C: & cd  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-05-29.20:51:19::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-05-29.20:51:19::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-05-29.20:51:19::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2024-05-29.20:51:19::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-29.20:51:19::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-29.20:51:19::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-29.20:51:19::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:51:19::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-29.20:51:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-29.20:51:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-29.20:51:20::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:51:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-29.20:51:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-29.20:51:20::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-29.20:51:20::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:51:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-29.20:51:20::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-05-29.20:51:20::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-05-29.20:51:20::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:51:20::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-29.20:51:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-05-29.20:51:20::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-05-29.20:51:20::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:51:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-29.20:51:20::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-29.20:51:20::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-29.20:51:20::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:51:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-29.20:51:20::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-29.20:51:20::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-29.20:51:20::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:51:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-29.20:51:20::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-29.20:51:20::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-29.20:51:20::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:51:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-29.20:51:20::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-05-29.20:51:20::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-05-29.20:51:20::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:51:20::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-29.20:51:20::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-05-29.20:51:20::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-05-29.20:51:20::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-29.20:51:21::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-05-29.20:51:21::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-05-29.20:51:21::SCWMssOS::make --no-print-directory archive

TRACE::2024-05-29.20:51:21::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-05-29.20:51:21::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-05-29.20:51:21::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-05-29.20:51:21::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-05-29.20:51:21::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-05-29.20:51:21::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-05-29.20:51:21::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-05-29.20:51:21::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-05-29.20:51:21::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-05-29.20:51:21::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-05-29.20:51:21::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-05-29.20:51:21::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-05-29.20:51:21::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-05-29.20:51:21::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-05-29.20:51:21::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-05-29.20:51:21::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-05-29.20:51:21::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-05-29.20:51:21::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2024-05-29.20:51:21::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2024-05-29.20:51:21::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2024-05-29.20:51:21::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-05-29.20:51:21::SCWMssOS::'Finished building libraries'

TRACE::2024-05-29.20:51:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-05-29.20:51:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-05-29.20:51:21::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-05-29.20:51:21::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-05-29.20:51:21::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-05-29.20:51:21::SCWPlatform::Started preparing the platform 
TRACE::2024-05-29.20:51:21::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-05-29.20:51:21::SCWSystem::dir created 
TRACE::2024-05-29.20:51:21::SCWSystem::Writing the bif 
TRACE::2024-05-29.20:51:21::SCWPlatform::Started writing the spfm file 
TRACE::2024-05-29.20:51:21::SCWPlatform::Started writing the xpfm file 
TRACE::2024-05-29.20:51:21::SCWPlatform::Completed generating the platform
TRACE::2024-05-29.20:51:21::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:21::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-29.20:51:21::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:21::SCWMssOS::Commit changes completed.
TRACE::2024-05-29.20:51:21::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:21::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:21::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:21::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:51:21::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:51:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2024-05-29.20:51:21::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2024-05-29.20:51:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:51:21::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:21::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.20:51:21::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:21::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d14574",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-05-29.20:51:21::SCWPlatform::updated the xpfm file.
TRACE::2024-05-29.20:51:21::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:21::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:21::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:21::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-29.20:51:21::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-29.20:51:21::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-29.20:51:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_12
TRACE::2024-05-29.20:51:21::SCWPlatform::Opened existing hwdb design_1_wrapper_12
TRACE::2024-05-29.20:51:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-29.20:51:21::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-29.20:51:21::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-29.20:51:21::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:19::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:12:19::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:12:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-30.08:12:19::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2024-05-30.08:12:19::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-05-30.08:12:19::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-05-30.08:12:19::SCWDomain::checking for install qemu data   : 
TRACE::2024-05-30.08:12:19::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:12:19::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:12:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-05-30.08:12:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-05-30.08:12:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:12:19::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:12:19::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:12:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-05-30.08:12:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-05-30.08:12:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:12:19::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:12:19::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:12:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-05-30.08:12:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-05-30.08:12:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:12:19::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:12:19::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:12:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-05-30.08:12:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-05-30.08:12:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:12:19::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-05-30.08:12:19::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:19::SCWMssOS::mss exists loading the mss file  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:19::SCWMssOS::Opened the sw design from mss  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:19::SCWMssOS::Adding the swdes entry C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-30.08:12:19::SCWMssOS::updating the scw layer about changes
TRACE::2024-05-30.08:12:19::SCWMssOS::Opened the sw design.  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:19::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-30.08:12:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-30.08:12:19::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.08:12:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-05-30.08:12:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-05-30.08:12:19::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:12:19::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:19::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:12:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-05-30.08:12:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-05-30.08:12:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:12:19::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:19::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.08:12:19::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:19::SCWReader::No isolation master present  
TRACE::2024-05-30.08:12:22::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform:: Platform location is C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa
TRACE::2024-05-30.08:12:22::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:12:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:12:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-05-30.08:12:22::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:12:22::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:12:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-05-30.08:12:22::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-05-30.08:12:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:12:22::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:12:22::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:12:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-05-30.08:12:22::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-05-30.08:12:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:12:22::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:22::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.08:12:22::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:22::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa
TRACE::2024-05-30.08:12:22::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:12:22::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-30.08:12:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:12:22::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-30.08:12:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-30.08:12:22::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.08:12:22::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-05-30.08:12:22::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:22::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:12:22::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:12:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-30.08:12:22::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2024-05-30.08:12:22::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:22::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-30.08:12:22::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:22::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.08:12:22::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:12:22::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:22::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:12:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-05-30.08:12:22::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-05-30.08:12:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:12:22::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:22::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.08:12:22::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d145741",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-05-30.08:12:28::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-05-30.08:12:28::SCWPlatform::Sanity checking of platform is completed
LOG::2024-05-30.08:12:28::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-05-30.08:12:28::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-05-30.08:12:28::SCWSystem::Not a boot domain 
LOG::2024-05-30.08:12:28::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-05-30.08:12:28::SCWDomain::Generating domain artifcats
TRACE::2024-05-30.08:12:28::SCWMssOS::Generating standalone artifcats
TRACE::2024-05-30.08:12:28::SCWMssOS:: Copying the user libraries. 
TRACE::2024-05-30.08:12:28::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:28::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:28::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:28::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:12:28::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:28::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:12:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-05-30.08:12:28::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-05-30.08:12:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:12:28::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:28::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.08:12:28::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:28::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-05-30.08:12:28::SCWMssOS::Mss edits present, copying mssfile into export location C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:28::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-05-30.08:12:29::SCWMssOS::doing bsp build ... 
TRACE::2024-05-30.08:12:29::SCWMssOS::System Command Ran  C: & cd  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-05-30.08:12:30::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-05-30.08:12:30::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-05-30.08:12:30::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2024-05-30.08:12:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-30.08:12:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-30.08:12:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-30.08:12:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-30.08:12:30::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-30.08:12:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-30.08:12:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-30.08:12:30::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:12:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-30.08:12:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-30.08:12:30::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:12:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-30.08:12:30::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-30.08:12:30::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:12:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-05-30.08:12:30::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-05-30.08:12:30::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:12:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-05-30.08:12:30::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-05-30.08:12:30::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:12:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-30.08:12:31::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-30.08:12:31::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-30.08:12:31::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:12:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-30.08:12:31::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-30.08:12:31::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-30.08:12:31::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:12:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-30.08:12:31::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-30.08:12:31::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-30.08:12:31::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:12:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-30.08:12:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-30.08:12:31::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-05-30.08:12:31::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-05-30.08:12:31::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:12:31::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-05-30.08:12:31::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-05-30.08:12:31::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:12:31::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-05-30.08:12:32::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-05-30.08:12:32::SCWMssOS::make --no-print-directory archive

TRACE::2024-05-30.08:12:32::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-05-30.08:12:32::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-05-30.08:12:32::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-05-30.08:12:32::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-05-30.08:12:32::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-05-30.08:12:32::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-05-30.08:12:32::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-05-30.08:12:32::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-05-30.08:12:32::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-05-30.08:12:32::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-05-30.08:12:32::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-05-30.08:12:32::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-05-30.08:12:32::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-05-30.08:12:32::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-05-30.08:12:32::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-05-30.08:12:32::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-05-30.08:12:32::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-05-30.08:12:32::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2024-05-30.08:12:32::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2024-05-30.08:12:32::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2024-05-30.08:12:32::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-05-30.08:12:32::SCWMssOS::'Finished building libraries'

TRACE::2024-05-30.08:12:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-05-30.08:12:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-05-30.08:12:32::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-05-30.08:12:32::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-05-30.08:12:32::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-05-30.08:12:32::SCWPlatform::Started preparing the platform 
TRACE::2024-05-30.08:12:32::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-05-30.08:12:32::SCWSystem::dir created 
TRACE::2024-05-30.08:12:32::SCWSystem::Writing the bif 
TRACE::2024-05-30.08:12:32::SCWPlatform::Started writing the spfm file 
TRACE::2024-05-30.08:12:32::SCWPlatform::Started writing the xpfm file 
TRACE::2024-05-30.08:12:32::SCWPlatform::Completed generating the platform
TRACE::2024-05-30.08:12:32::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:32::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-30.08:12:32::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:32::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.08:12:32::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:32::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:32::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:32::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:12:32::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:12:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-05-30.08:12:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-05-30.08:12:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:12:32::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:32::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.08:12:32::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:32::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d14574",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-05-30.08:12:32::SCWPlatform::updated the xpfm file.
TRACE::2024-05-30.08:12:32::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:32::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:32::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:32::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:12:32::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:12:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:12:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-05-30.08:12:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-05-30.08:12:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:12:32::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:12:32::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.08:12:32::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:28::SCWPlatform::Clearing the existing platform
TRACE::2024-05-30.08:30:28::SCWSystem::Clearing the existing sysconfig
TRACE::2024-05-30.08:30:28::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:28::SCWSystem::Clearing the domains completed.
TRACE::2024-05-30.08:30:28::SCWPlatform::Clearing the opened hw db.
TRACE::2024-05-30.08:30:28::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform:: Platform location is C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:30:28::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:30:28::SCWPlatform::Removing the HwDB with name C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:30:28::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:30:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-30.08:30:28::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2024-05-30.08:30:28::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-05-30.08:30:28::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-05-30.08:30:28::SCWDomain::checking for install qemu data   : 
TRACE::2024-05-30.08:30:28::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:30:28::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:30:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-05-30.08:30:28::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-05-30.08:30:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:30:28::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:30:28::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:30:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-05-30.08:30:28::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-05-30.08:30:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:30:28::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:30:28::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:30:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-05-30.08:30:28::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-05-30.08:30:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:30:28::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:30:28::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:30:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-05-30.08:30:28::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-05-30.08:30:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:30:28::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-05-30.08:30:28::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:28::SCWMssOS::mss exists loading the mss file  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:28::SCWMssOS::Opened the sw design from mss  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:28::SCWMssOS::Adding the swdes entry C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-30.08:30:28::SCWMssOS::updating the scw layer about changes
TRACE::2024-05-30.08:30:28::SCWMssOS::Opened the sw design.  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:28::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-30.08:30:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-30.08:30:28::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.08:30:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-05-30.08:30:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-05-30.08:30:28::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:30:28::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:28::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:30:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-05-30.08:30:28::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-05-30.08:30:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:30:28::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:28::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.08:30:28::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:28::SCWReader::No isolation master present  
TRACE::2024-05-30.08:30:31::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:31::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:31::SCWPlatform:: Platform location is C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa
TRACE::2024-05-30.08:30:31::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:30:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:30:32::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-05-30.08:30:32::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:32::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:32::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:32::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:30:32::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:30:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-05-30.08:30:32::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-05-30.08:30:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:30:32::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:32::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:32::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:32::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:30:32::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:30:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-05-30.08:30:32::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-05-30.08:30:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:30:32::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:32::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.08:30:32::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:32::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:32::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:32::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:32::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa
TRACE::2024-05-30.08:30:32::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:30:32::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2024-05-30.08:30:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:30:32::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-30.08:30:32::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-30.08:30:32::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.08:30:32::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-05-30.08:30:32::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:32::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:32::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:32::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:32::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:30:32::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:32::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:30:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-30.08:30:34::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2024-05-30.08:30:34::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:34::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-30.08:30:34::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:34::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.08:30:34::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:34::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:34::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:34::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:30:34::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:34::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:30:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-05-30.08:30:34::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-05-30.08:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:30:34::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:34::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.08:30:34::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:34::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d145741",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-05-30.08:30:40::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-05-30.08:30:40::SCWPlatform::Sanity checking of platform is completed
LOG::2024-05-30.08:30:40::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-05-30.08:30:40::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-05-30.08:30:40::SCWSystem::Not a boot domain 
LOG::2024-05-30.08:30:40::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-05-30.08:30:40::SCWDomain::Generating domain artifcats
TRACE::2024-05-30.08:30:40::SCWMssOS::Generating standalone artifcats
TRACE::2024-05-30.08:30:40::SCWMssOS:: Copying the user libraries. 
TRACE::2024-05-30.08:30:40::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:40::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:40::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:40::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:30:40::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:40::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:30:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-05-30.08:30:40::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-05-30.08:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:30:40::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:40::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.08:30:40::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:40::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-05-30.08:30:40::SCWMssOS::Mss edits present, copying mssfile into export location C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:40::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-05-30.08:30:41::SCWMssOS::doing bsp build ... 
TRACE::2024-05-30.08:30:41::SCWMssOS::System Command Ran  C: & cd  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-05-30.08:30:41::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-05-30.08:30:41::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-05-30.08:30:41::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2024-05-30.08:30:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-30.08:30:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-30.08:30:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-30.08:30:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-30.08:30:41::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-30.08:30:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-30.08:30:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-30.08:30:41::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:30:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-30.08:30:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-30.08:30:41::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:30:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-30.08:30:41::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-30.08:30:41::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:30:41::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-05-30.08:30:41::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-05-30.08:30:41::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:30:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-05-30.08:30:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-05-30.08:30:41::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:30:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-30.08:30:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-30.08:30:41::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-30.08:30:41::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:30:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-30.08:30:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-30.08:30:41::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-30.08:30:41::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:30:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-30.08:30:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-30.08:30:41::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-30.08:30:41::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:30:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-30.08:30:41::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-05-30.08:30:41::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-05-30.08:30:41::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:30:41::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-30.08:30:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-05-30.08:30:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-05-30.08:30:42::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:30:42::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-05-30.08:30:42::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-05-30.08:30:42::SCWMssOS::make --no-print-directory archive

TRACE::2024-05-30.08:30:42::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-05-30.08:30:42::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-05-30.08:30:42::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-05-30.08:30:42::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-05-30.08:30:42::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-05-30.08:30:42::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-05-30.08:30:42::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-05-30.08:30:42::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-05-30.08:30:42::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-05-30.08:30:42::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-05-30.08:30:42::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-05-30.08:30:42::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-05-30.08:30:42::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-05-30.08:30:42::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-05-30.08:30:42::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-05-30.08:30:42::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-05-30.08:30:42::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-05-30.08:30:42::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2024-05-30.08:30:42::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2024-05-30.08:30:42::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2024-05-30.08:30:42::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-05-30.08:30:42::SCWMssOS::'Finished building libraries'

TRACE::2024-05-30.08:30:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-05-30.08:30:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-05-30.08:30:43::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-05-30.08:30:43::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-05-30.08:30:43::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-05-30.08:30:43::SCWPlatform::Started preparing the platform 
TRACE::2024-05-30.08:30:43::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-05-30.08:30:43::SCWSystem::dir created 
TRACE::2024-05-30.08:30:43::SCWSystem::Writing the bif 
TRACE::2024-05-30.08:30:43::SCWPlatform::Started writing the spfm file 
TRACE::2024-05-30.08:30:43::SCWPlatform::Started writing the xpfm file 
TRACE::2024-05-30.08:30:43::SCWPlatform::Completed generating the platform
TRACE::2024-05-30.08:30:43::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-30.08:30:43::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:43::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.08:30:43::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:43::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:43::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:43::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:30:43::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:43::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:30:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-05-30.08:30:43::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-05-30.08:30:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:30:43::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:43::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.08:30:43::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:43::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d14574",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-05-30.08:30:43::SCWPlatform::updated the xpfm file.
TRACE::2024-05-30.08:30:43::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:43::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:43::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:43::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:30:43::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:30:43::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:30:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-05-30.08:30:43::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-05-30.08:30:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:30:43::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:30:43::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.08:30:43::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:10::SCWPlatform::Clearing the existing platform
TRACE::2024-05-30.08:44:10::SCWSystem::Clearing the existing sysconfig
TRACE::2024-05-30.08:44:10::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:10::SCWSystem::Clearing the domains completed.
TRACE::2024-05-30.08:44:10::SCWPlatform::Clearing the opened hw db.
TRACE::2024-05-30.08:44:10::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:10::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:10::SCWPlatform:: Platform location is C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:44:10::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:44:10::SCWPlatform::Removing the HwDB with name C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:10::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:10::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:10::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:10::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:44:10::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:44:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-30.08:44:12::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2024-05-30.08:44:12::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-05-30.08:44:12::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-05-30.08:44:12::SCWDomain::checking for install qemu data   : 
TRACE::2024-05-30.08:44:12::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:12::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:12::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:12::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:44:12::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:44:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2024-05-30.08:44:12::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2024-05-30.08:44:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:44:12::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:12::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:12::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:12::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:44:12::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:44:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2024-05-30.08:44:12::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2024-05-30.08:44:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:44:12::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:12::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:12::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:12::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:44:12::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:44:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2024-05-30.08:44:12::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2024-05-30.08:44:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:44:12::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:12::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:12::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:12::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:44:12::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:44:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2024-05-30.08:44:12::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2024-05-30.08:44:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:44:12::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-05-30.08:44:12::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:12::SCWMssOS::mss exists loading the mss file  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:12::SCWMssOS::Opened the sw design from mss  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:12::SCWMssOS::Adding the swdes entry C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-30.08:44:12::SCWMssOS::updating the scw layer about changes
TRACE::2024-05-30.08:44:12::SCWMssOS::Opened the sw design.  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:12::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-30.08:44:12::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-30.08:44:12::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.08:44:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-05-30.08:44:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-05-30.08:44:12::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:12::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:12::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:12::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:44:12::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:44:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2024-05-30.08:44:12::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2024-05-30.08:44:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:44:12::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:12::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.08:44:12::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:12::SCWReader::No isolation master present  
TRACE::2024-05-30.08:44:14::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:14::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:14::SCWPlatform:: Platform location is C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa
TRACE::2024-05-30.08:44:14::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:14::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:44:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:44:16::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-05-30.08:44:16::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:16::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:16::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:16::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:44:16::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:16::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:44:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2024-05-30.08:44:16::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2024-05-30.08:44:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:44:16::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:16::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:16::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:16::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:44:16::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:16::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:44:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2024-05-30.08:44:16::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2024-05-30.08:44:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:44:16::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:16::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.08:44:16::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:16::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:16::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:16::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:16::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa
TRACE::2024-05-30.08:44:16::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:16::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:44:16::SCWPlatform::update - Opened existing hwdb design_1_wrapper_8
TRACE::2024-05-30.08:44:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:44:16::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-30.08:44:16::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-30.08:44:16::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.08:44:16::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-05-30.08:44:16::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:16::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:16::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:16::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:16::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:44:16::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:16::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:44:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-30.08:44:17::SCWPlatform::Opened new HwDB with name design_1_wrapper_9
TRACE::2024-05-30.08:44:17::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-30.08:44:17::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:17::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.08:44:17::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:17::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:17::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:17::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:44:17::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:17::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:44:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-05-30.08:44:17::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-05-30.08:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:44:17::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:17::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.08:44:17::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:17::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d145741",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-05-30.08:44:25::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-05-30.08:44:25::SCWPlatform::Sanity checking of platform is completed
LOG::2024-05-30.08:44:25::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-05-30.08:44:25::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-05-30.08:44:25::SCWSystem::Not a boot domain 
LOG::2024-05-30.08:44:25::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-05-30.08:44:25::SCWDomain::Generating domain artifcats
TRACE::2024-05-30.08:44:25::SCWMssOS::Generating standalone artifcats
TRACE::2024-05-30.08:44:25::SCWMssOS:: Copying the user libraries. 
TRACE::2024-05-30.08:44:25::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:25::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:25::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:25::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:44:25::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:25::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:44:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-05-30.08:44:25::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-05-30.08:44:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:44:25::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:25::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.08:44:25::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:25::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-05-30.08:44:25::SCWMssOS::Mss edits present, copying mssfile into export location C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:26::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-05-30.08:44:26::SCWMssOS::doing bsp build ... 
TRACE::2024-05-30.08:44:26::SCWMssOS::System Command Ran  C: & cd  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-05-30.08:44:26::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-05-30.08:44:26::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-05-30.08:44:27::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2024-05-30.08:44:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-30.08:44:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-30.08:44:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-30.08:44:27::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:44:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-30.08:44:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-30.08:44:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-30.08:44:27::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:44:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-30.08:44:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-30.08:44:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-30.08:44:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-30.08:44:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-30.08:44:27::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:44:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-05-30.08:44:27::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-05-30.08:44:27::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:44:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-05-30.08:44:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-05-30.08:44:27::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:44:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-30.08:44:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-30.08:44:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-30.08:44:27::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:44:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-30.08:44:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-30.08:44:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-30.08:44:27::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:44:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-30.08:44:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-30.08:44:27::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-30.08:44:27::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:44:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-30.08:44:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-05-30.08:44:27::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-05-30.08:44:27::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:44:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-30.08:44:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-05-30.08:44:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-05-30.08:44:27::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.08:44:28::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-05-30.08:44:28::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-05-30.08:44:28::SCWMssOS::make --no-print-directory archive

TRACE::2024-05-30.08:44:28::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-05-30.08:44:28::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-05-30.08:44:28::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-05-30.08:44:28::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-05-30.08:44:28::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-05-30.08:44:28::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-05-30.08:44:28::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-05-30.08:44:28::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-05-30.08:44:28::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-05-30.08:44:28::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-05-30.08:44:28::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-05-30.08:44:28::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-05-30.08:44:28::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-05-30.08:44:28::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-05-30.08:44:28::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-05-30.08:44:28::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-05-30.08:44:28::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-05-30.08:44:28::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2024-05-30.08:44:28::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2024-05-30.08:44:28::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2024-05-30.08:44:28::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-05-30.08:44:28::SCWMssOS::'Finished building libraries'

TRACE::2024-05-30.08:44:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-05-30.08:44:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-05-30.08:44:29::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-05-30.08:44:29::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-05-30.08:44:29::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-05-30.08:44:29::SCWPlatform::Started preparing the platform 
TRACE::2024-05-30.08:44:29::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-05-30.08:44:29::SCWSystem::dir created 
TRACE::2024-05-30.08:44:29::SCWSystem::Writing the bif 
TRACE::2024-05-30.08:44:29::SCWPlatform::Started writing the spfm file 
TRACE::2024-05-30.08:44:29::SCWPlatform::Started writing the xpfm file 
TRACE::2024-05-30.08:44:29::SCWPlatform::Completed generating the platform
TRACE::2024-05-30.08:44:29::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:29::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-30.08:44:29::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:29::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.08:44:29::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:29::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:29::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:29::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:44:29::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:29::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:44:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-05-30.08:44:29::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-05-30.08:44:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:44:29::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:29::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.08:44:29::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:29::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d14574",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-05-30.08:44:29::SCWPlatform::updated the xpfm file.
TRACE::2024-05-30.08:44:29::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:29::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:29::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:29::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.08:44:29::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.08:44:29::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.08:44:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2024-05-30.08:44:29::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2024-05-30.08:44:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.08:44:29::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.08:44:29::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.08:44:29::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:22:59::SCWPlatform::Clearing the existing platform
TRACE::2024-05-30.09:22:59::SCWSystem::Clearing the existing sysconfig
TRACE::2024-05-30.09:22:59::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:22:59::SCWSystem::Clearing the domains completed.
TRACE::2024-05-30.09:22:59::SCWPlatform::Clearing the opened hw db.
TRACE::2024-05-30.09:22:59::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:22:59::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:22:59::SCWPlatform:: Platform location is C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:22:59::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:22:59::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:22:59::SCWPlatform::Removing the HwDB with name C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:22:59::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:22:59::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:22:59::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:22:59::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:22:59::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:22:59::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:22:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-30.09:23:01::SCWPlatform::Opened new HwDB with name design_1_wrapper_11
TRACE::2024-05-30.09:23:01::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-05-30.09:23:01::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-05-30.09:23:01::SCWDomain::checking for install qemu data   : 
TRACE::2024-05-30.09:23:01::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:01::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:01::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:01::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:23:01::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:01::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:23:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2024-05-30.09:23:01::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2024-05-30.09:23:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:23:01::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:01::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:01::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:01::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:23:01::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:01::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:23:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2024-05-30.09:23:01::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2024-05-30.09:23:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:23:01::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:01::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:01::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:01::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:23:01::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:01::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:23:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2024-05-30.09:23:01::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2024-05-30.09:23:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:23:01::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:01::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:01::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:01::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:23:01::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:01::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:23:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2024-05-30.09:23:01::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2024-05-30.09:23:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:23:01::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-05-30.09:23:01::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:01::SCWMssOS::mss exists loading the mss file  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:01::SCWMssOS::Opened the sw design from mss  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:01::SCWMssOS::Adding the swdes entry C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-30.09:23:01::SCWMssOS::updating the scw layer about changes
TRACE::2024-05-30.09:23:01::SCWMssOS::Opened the sw design.  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:01::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-30.09:23:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-30.09:23:01::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.09:23:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-05-30.09:23:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-05-30.09:23:01::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:01::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:01::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:01::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:23:01::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:01::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:23:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2024-05-30.09:23:01::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2024-05-30.09:23:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:23:01::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:01::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.09:23:01::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:01::SCWReader::No isolation master present  
TRACE::2024-05-30.09:23:03::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:03::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:03::SCWPlatform:: Platform location is C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa
TRACE::2024-05-30.09:23:03::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:03::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:23:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:23:05::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-05-30.09:23:05::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:05::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:05::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:05::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:23:05::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:05::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:23:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2024-05-30.09:23:05::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2024-05-30.09:23:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:23:05::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:05::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:05::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:05::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:23:05::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:05::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:23:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_11
TRACE::2024-05-30.09:23:05::SCWPlatform::Opened existing hwdb design_1_wrapper_11
TRACE::2024-05-30.09:23:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:23:05::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:05::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.09:23:05::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:05::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:05::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:05::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:05::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa
TRACE::2024-05-30.09:23:05::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:05::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:23:05::SCWPlatform::update - Opened existing hwdb design_1_wrapper_12
TRACE::2024-05-30.09:23:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:23:05::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-30.09:23:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-30.09:23:05::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.09:23:05::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-05-30.09:23:05::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:05::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:05::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:05::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:05::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:23:05::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:05::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:23:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-30.09:23:06::SCWPlatform::Opened new HwDB with name design_1_wrapper_13
TRACE::2024-05-30.09:23:06::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-30.09:23:06::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:06::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.09:23:06::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:06::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:06::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:06::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:23:06::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:23:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2024-05-30.09:23:06::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2024-05-30.09:23:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:23:06::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:06::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.09:23:06::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:06::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d145741",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-05-30.09:23:12::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-05-30.09:23:12::SCWPlatform::Sanity checking of platform is completed
LOG::2024-05-30.09:23:12::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-05-30.09:23:12::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-05-30.09:23:12::SCWSystem::Not a boot domain 
LOG::2024-05-30.09:23:12::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-05-30.09:23:12::SCWDomain::Generating domain artifcats
TRACE::2024-05-30.09:23:12::SCWMssOS::Generating standalone artifcats
TRACE::2024-05-30.09:23:12::SCWMssOS:: Copying the user libraries. 
TRACE::2024-05-30.09:23:12::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:12::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:12::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:12::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:23:12::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:23:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2024-05-30.09:23:12::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2024-05-30.09:23:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:23:12::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:12::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.09:23:12::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:12::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-05-30.09:23:12::SCWMssOS::Mss edits present, copying mssfile into export location C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:12::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-05-30.09:23:13::SCWMssOS::doing bsp build ... 
TRACE::2024-05-30.09:23:13::SCWMssOS::System Command Ran  C: & cd  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-05-30.09:23:13::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-05-30.09:23:13::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-05-30.09:23:13::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2024-05-30.09:23:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-30.09:23:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-30.09:23:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-30.09:23:13::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.09:23:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-30.09:23:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-30.09:23:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-30.09:23:13::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.09:23:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-30.09:23:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-30.09:23:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-30.09:23:13::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.09:23:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-30.09:23:13::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-05-30.09:23:13::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-05-30.09:23:13::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.09:23:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-30.09:23:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-05-30.09:23:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-05-30.09:23:13::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.09:23:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-30.09:23:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-30.09:23:14::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-30.09:23:14::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.09:23:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-30.09:23:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-30.09:23:14::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-30.09:23:14::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.09:23:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-30.09:23:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-30.09:23:14::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-30.09:23:14::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.09:23:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-30.09:23:14::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-05-30.09:23:14::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-05-30.09:23:14::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.09:23:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-30.09:23:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-05-30.09:23:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-05-30.09:23:14::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.09:23:14::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-05-30.09:23:14::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-05-30.09:23:14::SCWMssOS::make --no-print-directory archive

TRACE::2024-05-30.09:23:14::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-05-30.09:23:14::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-05-30.09:23:14::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-05-30.09:23:14::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-05-30.09:23:14::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-05-30.09:23:14::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-05-30.09:23:14::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-05-30.09:23:14::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-05-30.09:23:14::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-05-30.09:23:14::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-05-30.09:23:14::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-05-30.09:23:14::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-05-30.09:23:14::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-05-30.09:23:14::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-05-30.09:23:14::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-05-30.09:23:14::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-05-30.09:23:14::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-05-30.09:23:14::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2024-05-30.09:23:14::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2024-05-30.09:23:14::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2024-05-30.09:23:14::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-05-30.09:23:14::SCWMssOS::'Finished building libraries'

TRACE::2024-05-30.09:23:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-05-30.09:23:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-05-30.09:23:14::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-05-30.09:23:14::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-05-30.09:23:14::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-05-30.09:23:14::SCWPlatform::Started preparing the platform 
TRACE::2024-05-30.09:23:14::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-05-30.09:23:14::SCWSystem::dir created 
TRACE::2024-05-30.09:23:14::SCWSystem::Writing the bif 
TRACE::2024-05-30.09:23:14::SCWPlatform::Started writing the spfm file 
TRACE::2024-05-30.09:23:14::SCWPlatform::Started writing the xpfm file 
TRACE::2024-05-30.09:23:14::SCWPlatform::Completed generating the platform
TRACE::2024-05-30.09:23:14::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-30.09:23:14::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:14::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.09:23:14::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:14::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:14::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:14::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:23:14::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:14::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2024-05-30.09:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2024-05-30.09:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:23:14::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:14::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.09:23:14::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:14::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d14574",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-05-30.09:23:14::SCWPlatform::updated the xpfm file.
TRACE::2024-05-30.09:23:14::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:14::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:14::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:14::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:23:14::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:23:14::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_13
TRACE::2024-05-30.09:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_13
TRACE::2024-05-30.09:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:23:14::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:23:14::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.09:23:14::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:31::SCWPlatform::Clearing the existing platform
TRACE::2024-05-30.09:41:31::SCWSystem::Clearing the existing sysconfig
TRACE::2024-05-30.09:41:31::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:31::SCWSystem::Clearing the domains completed.
TRACE::2024-05-30.09:41:31::SCWPlatform::Clearing the opened hw db.
TRACE::2024-05-30.09:41:31::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:31::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:31::SCWPlatform:: Platform location is C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:41:31::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:41:31::SCWPlatform::Removing the HwDB with name C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:31::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:31::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:31::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:31::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:41:31::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:41:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-30.09:41:33::SCWPlatform::Opened new HwDB with name design_1_wrapper_15
TRACE::2024-05-30.09:41:33::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-05-30.09:41:33::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-05-30.09:41:33::SCWDomain::checking for install qemu data   : 
TRACE::2024-05-30.09:41:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:33::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:33::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:41:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:33::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:41:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2024-05-30.09:41:33::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2024-05-30.09:41:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:41:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:33::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:33::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:41:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:33::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:41:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2024-05-30.09:41:33::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2024-05-30.09:41:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:41:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:33::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:33::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:41:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:33::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:41:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2024-05-30.09:41:33::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2024-05-30.09:41:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:41:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:33::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:33::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:41:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:33::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:41:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2024-05-30.09:41:33::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2024-05-30.09:41:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:41:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-05-30.09:41:33::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:33::SCWMssOS::mss exists loading the mss file  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:33::SCWMssOS::Opened the sw design from mss  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:33::SCWMssOS::Adding the swdes entry C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-30.09:41:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-05-30.09:41:33::SCWMssOS::Opened the sw design.  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:33::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-30.09:41:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-30.09:41:33::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.09:41:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-05-30.09:41:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-05-30.09:41:33::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:33::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:33::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:33::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:41:33::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:33::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:41:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2024-05-30.09:41:33::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2024-05-30.09:41:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:41:33::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:33::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.09:41:33::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:33::SCWReader::No isolation master present  
TRACE::2024-05-30.09:41:35::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:35::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:35::SCWPlatform:: Platform location is C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa
TRACE::2024-05-30.09:41:35::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:35::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:41:37::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-05-30.09:41:37::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:37::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:37::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:37::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:41:37::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:37::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:41:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2024-05-30.09:41:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2024-05-30.09:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:41:37::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:37::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:37::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:37::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:41:37::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:37::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:41:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_15
TRACE::2024-05-30.09:41:37::SCWPlatform::Opened existing hwdb design_1_wrapper_15
TRACE::2024-05-30.09:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:41:37::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:37::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.09:41:37::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:37::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:37::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:37::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:37::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa
TRACE::2024-05-30.09:41:37::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:37::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:41:37::SCWPlatform::update - Opened existing hwdb design_1_wrapper_16
TRACE::2024-05-30.09:41:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:41:37::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-30.09:41:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-30.09:41:37::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.09:41:37::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-05-30.09:41:37::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:37::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:37::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:37::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:37::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:41:37::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:37::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:41:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-30.09:41:38::SCWPlatform::Opened new HwDB with name design_1_wrapper_17
TRACE::2024-05-30.09:41:38::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-30.09:41:38::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:38::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.09:41:38::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:38::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:38::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:38::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:41:38::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:38::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:41:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2024-05-30.09:41:38::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2024-05-30.09:41:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:41:38::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:38::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.09:41:38::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:38::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d145741",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-05-30.09:41:43::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-05-30.09:41:43::SCWPlatform::Sanity checking of platform is completed
LOG::2024-05-30.09:41:43::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-05-30.09:41:43::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-05-30.09:41:43::SCWSystem::Not a boot domain 
LOG::2024-05-30.09:41:43::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-05-30.09:41:43::SCWDomain::Generating domain artifcats
TRACE::2024-05-30.09:41:43::SCWMssOS::Generating standalone artifcats
TRACE::2024-05-30.09:41:43::SCWMssOS:: Copying the user libraries. 
TRACE::2024-05-30.09:41:43::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:43::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:43::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:43::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:41:43::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:43::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:41:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2024-05-30.09:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2024-05-30.09:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:41:43::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:43::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.09:41:43::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:43::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-05-30.09:41:43::SCWMssOS::Mss edits present, copying mssfile into export location C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:43::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-05-30.09:41:44::SCWMssOS::doing bsp build ... 
TRACE::2024-05-30.09:41:44::SCWMssOS::System Command Ran  C: & cd  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-05-30.09:41:44::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-05-30.09:41:44::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-05-30.09:41:44::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2024-05-30.09:41:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-30.09:41:44::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-30.09:41:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-30.09:41:44::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.09:41:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-30.09:41:44::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-30.09:41:44::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-30.09:41:44::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.09:41:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-30.09:41:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-30.09:41:44::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-30.09:41:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-30.09:41:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-30.09:41:45::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.09:41:45::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-05-30.09:41:45::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-05-30.09:41:45::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.09:41:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-05-30.09:41:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-05-30.09:41:45::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.09:41:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-30.09:41:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-30.09:41:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-30.09:41:45::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.09:41:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-30.09:41:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-30.09:41:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-30.09:41:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-30.09:41:45::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.09:41:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-30.09:41:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-30.09:41:45::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.09:41:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-30.09:41:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-30.09:41:45::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-05-30.09:41:45::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-05-30.09:41:45::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.09:41:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-05-30.09:41:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-05-30.09:41:45::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.09:41:45::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-05-30.09:41:46::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-05-30.09:41:46::SCWMssOS::make --no-print-directory archive

TRACE::2024-05-30.09:41:46::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-05-30.09:41:46::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-05-30.09:41:46::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-05-30.09:41:46::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-05-30.09:41:46::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-05-30.09:41:46::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-05-30.09:41:46::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-05-30.09:41:46::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-05-30.09:41:46::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-05-30.09:41:46::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-05-30.09:41:46::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-05-30.09:41:46::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-05-30.09:41:46::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-05-30.09:41:46::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-05-30.09:41:46::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-05-30.09:41:46::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-05-30.09:41:46::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-05-30.09:41:46::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinter
TRACE::2024-05-30.09:41:46::SCWMssOS::rupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.
TRACE::2024-05-30.09:41:46::SCWMssOS::o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuart
TRACE::2024-05-30.09:41:46::SCWMssOS::lite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-05-30.09:41:46::SCWMssOS::'Finished building libraries'

TRACE::2024-05-30.09:41:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-05-30.09:41:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-05-30.09:41:46::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-05-30.09:41:46::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-05-30.09:41:46::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-05-30.09:41:46::SCWPlatform::Started preparing the platform 
TRACE::2024-05-30.09:41:46::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-05-30.09:41:46::SCWSystem::dir created 
TRACE::2024-05-30.09:41:46::SCWSystem::Writing the bif 
TRACE::2024-05-30.09:41:46::SCWPlatform::Started writing the spfm file 
TRACE::2024-05-30.09:41:46::SCWPlatform::Started writing the xpfm file 
TRACE::2024-05-30.09:41:46::SCWPlatform::Completed generating the platform
TRACE::2024-05-30.09:41:46::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:46::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-30.09:41:46::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:46::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.09:41:46::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:46::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:46::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:46::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:41:46::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:46::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:41:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2024-05-30.09:41:46::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2024-05-30.09:41:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:41:46::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:46::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.09:41:46::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"97faf00324c44d3c716d9f6997d14574",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-05-30.09:41:46::SCWPlatform::updated the xpfm file.
TRACE::2024-05-30.09:41:46::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:46::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:46::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:46::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.09:41:46::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.09:41:46::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.09:41:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_17
TRACE::2024-05-30.09:41:46::SCWPlatform::Opened existing hwdb design_1_wrapper_17
TRACE::2024-05-30.09:41:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.09:41:46::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.09:41:46::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.09:41:46::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:19:54::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:54::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:54::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:54::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.11:19:54::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:54::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.11:19:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-30.11:19:55::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2024-05-30.11:19:55::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-05-30.11:19:55::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-05-30.11:19:55::SCWDomain::checking for install qemu data   : 
TRACE::2024-05-30.11:19:55::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:55::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:55::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:55::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.11:19:55::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:55::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.11:19:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-05-30.11:19:55::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-05-30.11:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.11:19:55::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:55::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:55::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:55::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.11:19:55::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:55::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.11:19:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-05-30.11:19:55::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-05-30.11:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.11:19:55::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:55::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:55::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:55::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.11:19:55::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:55::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.11:19:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-05-30.11:19:55::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-05-30.11:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.11:19:55::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:55::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:55::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:55::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.11:19:55::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:55::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.11:19:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-05-30.11:19:55::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-05-30.11:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.11:19:55::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:19:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-05-30.11:19:55::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:19:55::SCWMssOS::mss exists loading the mss file  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:19:55::SCWMssOS::Opened the sw design from mss  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:19:55::SCWMssOS::Adding the swdes entry C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-30.11:19:55::SCWMssOS::updating the scw layer about changes
TRACE::2024-05-30.11:19:55::SCWMssOS::Opened the sw design.  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:19:55::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:19:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-30.11:19:55::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-30.11:19:55::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.11:19:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-05-30.11:19:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-05-30.11:19:55::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:55::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:55::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:55::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.11:19:55::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:55::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.11:19:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-05-30.11:19:55::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-05-30.11:19:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.11:19:55::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:19:55::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.11:19:55::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:19:55::SCWReader::No isolation master present  
TRACE::2024-05-30.11:19:59::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:59::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:59::SCWPlatform:: Platform location is C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa
TRACE::2024-05-30.11:19:59::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.11:19:59::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.11:20:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.11:20:00::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-05-30.11:20:00::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:00::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:00::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:00::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.11:20:00::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:00::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.11:20:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-05-30.11:20:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-05-30.11:20:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.11:20:00::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:00::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:00::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:00::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.11:20:00::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:00::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.11:20:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-05-30.11:20:00::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-05-30.11:20:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.11:20:00::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:20:00::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.11:20:00::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:20:00::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:00::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:00::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:00::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa
TRACE::2024-05-30.11:20:00::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:00::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.11:20:00::SCWPlatform::update - Opened existing hwdb design_1_wrapper_3
TRACE::2024-05-30.11:20:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.11:20:00::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:20:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-30.11:20:00::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-30.11:20:00::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.11:20:00::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-05-30.11:20:00::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:20:00::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:00::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:00::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:00::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.11:20:00::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:00::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.11:20:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-30.11:20:01::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2024-05-30.11:20:01::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:20:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-30.11:20:01::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:20:01::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.11:20:01::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:01::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:01::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:01::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.11:20:01::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:01::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.11:20:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-05-30.11:20:01::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-05-30.11:20:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.11:20:01::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:20:01::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.11:20:01::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:20:01::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"293f0a687baf918148c11c6792358f4a1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-05-30.11:20:08::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-05-30.11:20:08::SCWPlatform::Sanity checking of platform is completed
LOG::2024-05-30.11:20:08::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-05-30.11:20:08::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-05-30.11:20:08::SCWSystem::Not a boot domain 
LOG::2024-05-30.11:20:08::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-05-30.11:20:08::SCWDomain::Generating domain artifcats
TRACE::2024-05-30.11:20:08::SCWMssOS::Generating standalone artifcats
TRACE::2024-05-30.11:20:08::SCWMssOS:: Copying the user libraries. 
TRACE::2024-05-30.11:20:08::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:08::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:08::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:08::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.11:20:08::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:08::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.11:20:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-05-30.11:20:08::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-05-30.11:20:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.11:20:08::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:20:08::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.11:20:08::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:20:08::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-05-30.11:20:08::SCWMssOS::Mss edits present, copying mssfile into export location C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:20:08::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-05-30.11:20:09::SCWMssOS::doing bsp build ... 
TRACE::2024-05-30.11:20:09::SCWMssOS::System Command Ran  C: & cd  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-05-30.11:20:09::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-05-30.11:20:09::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-05-30.11:20:10::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2024-05-30.11:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-30.11:20:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-30.11:20:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-30.11:20:10::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.11:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-30.11:20:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-30.11:20:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-30.11:20:10::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.11:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-30.11:20:10::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-30.11:20:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-30.11:20:10::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.11:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-05-30.11:20:10::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-05-30.11:20:10::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-05-30.11:20:10::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.11:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-30.11:20:10::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-05-30.11:20:10::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-05-30.11:20:10::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.11:20:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-30.11:20:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-05-30.11:20:10::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-05-30.11:20:10::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.11:20:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-30.11:20:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-30.11:20:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-30.11:20:10::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.11:20:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-30.11:20:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-30.11:20:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-30.11:20:10::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.11:20:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-30.11:20:10::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-30.11:20:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-30.11:20:10::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.11:20:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-05-30.11:20:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-30.11:20:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-30.11:20:10::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-05-30.11:20:10::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-05-30.11:20:10::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.11:20:10::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-05-30.11:20:10::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-05-30.11:20:10::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.11:20:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-05-30.11:20:10::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-05-30.11:20:10::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.11:20:11::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-05-30.11:20:11::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-05-30.11:20:11::SCWMssOS::make --no-print-directory archive

TRACE::2024-05-30.11:20:11::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-05-30.11:20:11::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-05-30.11:20:11::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-05-30.11:20:11::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-05-30.11:20:11::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-05-30.11:20:11::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-05-30.11:20:11::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-05-30.11:20:11::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-05-30.11:20:11::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-05-30.11:20:11::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-05-30.11:20:11::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-05-30.11:20:11::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-05-30.11:20:11::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-05-30.11:20:11::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-05-30.11:20:11::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-05-30.11:20:11::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-05-30.11:20:11::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-05-30.11:20:11::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2024-05-30.11:20:11::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2024-05-30.11:20:11::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2024-05-30.11:20:11::SCWMssOS::e_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_
TRACE::2024-05-30.11:20:11::SCWMssOS::0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-05-30.11:20:11::SCWMssOS::'Finished building libraries'

TRACE::2024-05-30.11:20:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-05-30.11:20:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-05-30.11:20:12::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-05-30.11:20:12::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-05-30.11:20:12::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-05-30.11:20:12::SCWPlatform::Started preparing the platform 
TRACE::2024-05-30.11:20:12::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-05-30.11:20:12::SCWSystem::dir created 
TRACE::2024-05-30.11:20:12::SCWSystem::Writing the bif 
TRACE::2024-05-30.11:20:12::SCWPlatform::Started writing the spfm file 
TRACE::2024-05-30.11:20:12::SCWPlatform::Started writing the xpfm file 
TRACE::2024-05-30.11:20:12::SCWPlatform::Completed generating the platform
TRACE::2024-05-30.11:20:12::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:20:12::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-30.11:20:12::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:20:12::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.11:20:12::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:12::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:12::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:12::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.11:20:12::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.11:20:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-05-30.11:20:12::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-05-30.11:20:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.11:20:12::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:20:12::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.11:20:12::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:20:12::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"293f0a687baf918148c11c6792358f4a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-05-30.11:20:12::SCWPlatform::updated the xpfm file.
TRACE::2024-05-30.11:20:12::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:12::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:12::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:12::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.11:20:12::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.11:20:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.11:20:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-05-30.11:20:12::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-05-30.11:20:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.11:20:12::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.11:20:12::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.11:20:12::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:04::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:04::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:04::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:04::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.14:43:04::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:04::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.14:43:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-30.14:43:05::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2024-05-30.14:43:05::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-05-30.14:43:05::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-05-30.14:43:05::SCWDomain::checking for install qemu data   : 
TRACE::2024-05-30.14:43:05::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:05::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:05::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:05::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.14:43:05::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:05::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.14:43:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-05-30.14:43:05::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-05-30.14:43:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.14:43:05::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:05::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:05::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:05::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.14:43:05::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:05::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.14:43:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-05-30.14:43:05::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-05-30.14:43:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.14:43:05::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:05::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:05::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:05::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.14:43:05::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:05::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.14:43:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-05-30.14:43:05::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-05-30.14:43:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.14:43:05::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:05::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:05::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:05::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.14:43:05::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:05::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.14:43:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-05-30.14:43:05::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-05-30.14:43:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.14:43:05::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-05-30.14:43:05::SCWMssOS::No sw design opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:05::SCWMssOS::mss exists loading the mss file  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:05::SCWMssOS::Opened the sw design from mss  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:05::SCWMssOS::Adding the swdes entry C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-30.14:43:05::SCWMssOS::updating the scw layer about changes
TRACE::2024-05-30.14:43:05::SCWMssOS::Opened the sw design.  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:05::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-30.14:43:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-30.14:43:05::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.14:43:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-05-30.14:43:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-05-30.14:43:05::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:05::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:05::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:05::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.14:43:05::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:05::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.14:43:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-05-30.14:43:05::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-05-30.14:43:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.14:43:05::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:05::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.14:43:05::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:05::SCWReader::No isolation master present  
TRACE::2024-05-30.14:43:07::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:07::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:07::SCWPlatform:: Platform location is C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa
TRACE::2024-05-30.14:43:07::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:07::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.14:43:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.14:43:09::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-05-30.14:43:09::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:09::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:09::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:09::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.14:43:09::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.14:43:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-05-30.14:43:09::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-05-30.14:43:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.14:43:09::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:09::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:09::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:09::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.14:43:09::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.14:43:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-05-30.14:43:09::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-05-30.14:43:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.14:43:09::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:09::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.14:43:09::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:09::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:09::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:09::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:09::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa
TRACE::2024-05-30.14:43:09::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/tempdsa/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.14:43:09::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2024-05-30.14:43:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.14:43:09::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-05-30.14:43:09::SCWMssOS::Completed writemss as part of save.
TRACE::2024-05-30.14:43:09::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.14:43:09::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2024-05-30.14:43:09::SCWMssOS::Removing the swdes entry for  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:09::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:09::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:09::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:09::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.14:43:09::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.14:43:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-05-30.14:43:10::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2024-05-30.14:43:10::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:10::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-30.14:43:10::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:10::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.14:43:10::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:10::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:10::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:10::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.14:43:10::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.14:43:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-05-30.14:43:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-05-30.14:43:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.14:43:10::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:10::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.14:43:10::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:10::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"293f0a687baf918148c11c6792358f4a1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-05-30.14:43:16::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-05-30.14:43:16::SCWPlatform::Sanity checking of platform is completed
LOG::2024-05-30.14:43:17::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-05-30.14:43:17::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-05-30.14:43:17::SCWSystem::Not a boot domain 
LOG::2024-05-30.14:43:17::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-05-30.14:43:17::SCWDomain::Generating domain artifcats
TRACE::2024-05-30.14:43:17::SCWMssOS::Generating standalone artifcats
TRACE::2024-05-30.14:43:17::SCWMssOS:: Copying the user libraries. 
TRACE::2024-05-30.14:43:17::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:17::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:17::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:17::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.14:43:17::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:17::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.14:43:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-05-30.14:43:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-05-30.14:43:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.14:43:17::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:17::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.14:43:17::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:17::SCWMssOS::Completed writing the mss file at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-05-30.14:43:17::SCWMssOS::Mss edits present, copying mssfile into export location C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:17::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-05-30.14:43:18::SCWMssOS::doing bsp build ... 
TRACE::2024-05-30.14:43:18::SCWMssOS::System Command Ran  C: & cd  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-05-30.14:43:18::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-05-30.14:43:18::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-05-30.14:43:18::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2024-05-30.14:43:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-30.14:43:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-30.14:43:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-30.14:43:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-05-30.14:43:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-30.14:43:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-30.14:43:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-30.14:43:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.14:43:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-30.14:43:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-30.14:43:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.14:43:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-05-30.14:43:18::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-05-30.14:43:18::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.14:43:18::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-05-30.14:43:18::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-05-30.14:43:18::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.14:43:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-05-30.14:43:18::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-05-30.14:43:18::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.14:43:18::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-30.14:43:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-05-30.14:43:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2024-05-30.14:43:18::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.14:43:18::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2024-05-30.14:43:19::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-30.14:43:19::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-30.14:43:19::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.14:43:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2024-05-30.14:43:19::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-30.14:43:19::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-30.14:43:19::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.14:43:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2024-05-30.14:43:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2024-05-30.14:43:19::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2024-05-30.14:43:19::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2024-05-30.14:43:19::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.14:43:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2024-05-30.14:43:19::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2024-05-30.14:43:19::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-05-30.14:43:19::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -W
TRACE::2024-05-30.14:43:19::SCWMssOS::extra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.14:43:19::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-05-30.14:43:19::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2024-05-30.14:43:19::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.14:43:19::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-05-30.14:43:19::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-05-30.14:43:19::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-05-30.14:43:19::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2024-05-30.14:43:19::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-05-30.14:43:19::SCWMssOS::make --no-print-directory archive

TRACE::2024-05-30.14:43:19::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-05-30.14:43:19::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-05-30.14:43:19::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-05-30.14:43:19::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-05-30.14:43:19::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-05-30.14:43:19::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-05-30.14:43:19::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-05-30.14:43:19::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-05-30.14:43:19::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-05-30.14:43:19::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-05-30.14:43:19::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-05-30.14:43:19::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-05-30.14:43:19::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-05-30.14:43:19::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-05-30.14:43:19::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil
TRACE::2024-05-30.14:43:19::SCWMssOS::_assert.o microblaze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_me
TRACE::2024-05-30.14:43:19::SCWMssOS::m.o microblaze_0/lib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/x
TRACE::2024-05-30.14:43:19::SCWMssOS::il_testcache.o microblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.
TRACE::2024-05-30.14:43:19::SCWMssOS::o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microbla
TRACE::2024-05-30.14:43:19::SCWMssOS::ze_0/lib/xintc_selftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaz
TRACE::2024-05-30.14:43:19::SCWMssOS::e_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_
TRACE::2024-05-30.14:43:19::SCWMssOS::0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2024-05-30.14:43:19::SCWMssOS::'Finished building libraries'

TRACE::2024-05-30.14:43:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-05-30.14:43:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-05-30.14:43:19::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-05-30.14:43:19::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-05-30.14:43:19::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-05-30.14:43:19::SCWPlatform::Started preparing the platform 
TRACE::2024-05-30.14:43:19::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-05-30.14:43:19::SCWSystem::dir created 
TRACE::2024-05-30.14:43:19::SCWSystem::Writing the bif 
TRACE::2024-05-30.14:43:19::SCWPlatform::Started writing the spfm file 
TRACE::2024-05-30.14:43:19::SCWPlatform::Started writing the xpfm file 
TRACE::2024-05-30.14:43:19::SCWPlatform::Completed generating the platform
TRACE::2024-05-30.14:43:19::SCWMssOS::Saving the mss changes C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:19::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-05-30.14:43:19::SCWMssOS::Writing the mss file completed C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:19::SCWMssOS::Commit changes completed.
TRACE::2024-05-30.14:43:19::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:19::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:19::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:19::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.14:43:19::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:19::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.14:43:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-05-30.14:43:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-05-30.14:43:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.14:43:19::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:19::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.14:43:19::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:19::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_FPGA/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"293f0a687baf918148c11c6792358f4a",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-05-30.14:43:19::SCWPlatform::updated the xpfm file.
TRACE::2024-05-30.14:43:20::SCWPlatform::Trying to open the hw design at C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:20::SCWPlatform::DSA given C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:20::SCWPlatform::DSA absoulate path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:20::SCWPlatform::DSA directory C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw
TRACE::2024-05-30.14:43:20::SCWPlatform:: Platform Path C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-05-30.14:43:20::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-05-30.14:43:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-05-30.14:43:20::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-05-30.14:43:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-05-30.14:43:20::SCWMssOS::Checking the sw design at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-05-30.14:43:20::SCWMssOS::DEBUG:  swdes dump  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-05-30.14:43:20::SCWMssOS::Sw design exists and opened at  C:/FPGA/FPGA_FUN/GraviTris_WS/GraviTris_uC/design_1_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
