// Seed: 1747103452
module module_0;
  logic id_1;
  assign id_1 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd52,
    parameter id_8 = 32'd8
) (
    input tri id_0,
    input supply1 id_1,
    input wor id_2,
    input wand _id_3,
    input supply0 id_4,
    output tri0 id_5[id_8 : 1],
    input wire id_6,
    input wire id_7,
    output tri _id_8[-1 : id_3],
    input tri id_9,
    input tri1 id_10,
    input tri0 id_11,
    input uwire id_12
);
  module_0 modCall_1 ();
endmodule
