#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x122707ae0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x122707c50 .scope module, "bram_block_dp" "bram_block_dp" 3 82;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_clk";
    .port_info 1 /INPUT 1 "a_wr";
    .port_info 2 /INPUT 7 "a_addr";
    .port_info 3 /INPUT 32 "a_din";
    .port_info 4 /OUTPUT 32 "a_dout";
    .port_info 5 /INPUT 1 "b_clk";
    .port_info 6 /INPUT 1 "b_wr";
    .port_info 7 /INPUT 7 "b_addr";
    .port_info 8 /INPUT 32 "b_din";
    .port_info 9 /OUTPUT 32 "b_dout";
P_0x12270ee70 .param/l "ADDR" 0 3 84, +C4<00000000000000000000000000000111>;
P_0x12270eeb0 .param/l "DATA" 0 3 83, +C4<00000000000000000000000000100000>;
o0x118030010 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x12271ab00_0 .net "a_addr", 6 0, o0x118030010;  0 drivers
o0x118030040 .functor BUFZ 1, C4<z>; HiZ drive
v0x12272b850_0 .net "a_clk", 0 0, o0x118030040;  0 drivers
o0x118030070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12272b8f0_0 .net "a_din", 31 0, o0x118030070;  0 drivers
v0x12272b990_0 .var "a_dout", 31 0;
o0x1180300d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12272ba40_0 .net "a_wr", 0 0, o0x1180300d0;  0 drivers
o0x118030100 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x12272bb20_0 .net "b_addr", 6 0, o0x118030100;  0 drivers
o0x118030130 .functor BUFZ 1, C4<z>; HiZ drive
v0x12272bbd0_0 .net "b_clk", 0 0, o0x118030130;  0 drivers
o0x118030160 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12272bc70_0 .net "b_din", 31 0, o0x118030160;  0 drivers
v0x12272bd20_0 .var "b_dout", 31 0;
o0x1180301c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12272be30_0 .net "b_wr", 0 0, o0x1180301c0;  0 drivers
v0x12272bed0 .array "mem", 0 127, 31 0;
E_0x1227088f0 .event posedge, v0x12272bbd0_0;
E_0x122708cc0 .event posedge, v0x12272b850_0;
S_0x122704f30 .scope module, "bram_block_dp_nonstd" "bram_block_dp_nonstd" 3 120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_clk";
    .port_info 1 /INPUT 1 "a_wr";
    .port_info 2 /INPUT 7 "a_addr";
    .port_info 3 /INPUT 32 "a_din";
    .port_info 4 /OUTPUT 32 "a_dout";
    .port_info 5 /INPUT 1 "b_clk";
    .port_info 6 /INPUT 1 "b_wr";
    .port_info 7 /INPUT 7 "b_addr";
    .port_info 8 /INPUT 32 "b_din";
    .port_info 9 /OUTPUT 32 "b_dout";
P_0x12271bd70 .param/l "ADDR" 0 3 122, +C4<00000000000000000000000000000111>;
P_0x12271bdb0 .param/l "DATA" 0 3 121, +C4<00000000000000000000000000100000>;
P_0x12271bdf0 .param/l "DEPTH" 0 3 123, +C4<00000000000000000000000010000000>;
o0x1180303d0 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x12272c0d0_0 .net "a_addr", 6 0, o0x1180303d0;  0 drivers
o0x118030400 .functor BUFZ 1, C4<z>; HiZ drive
v0x12272c190_0 .net "a_clk", 0 0, o0x118030400;  0 drivers
o0x118030430 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12272c230_0 .net "a_din", 31 0, o0x118030430;  0 drivers
v0x12272c2c0_0 .var "a_dout", 31 0;
o0x118030490 .functor BUFZ 1, C4<z>; HiZ drive
v0x12272c350_0 .net "a_wr", 0 0, o0x118030490;  0 drivers
o0x1180304c0 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x12272c430_0 .net "b_addr", 6 0, o0x1180304c0;  0 drivers
o0x1180304f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12272c4e0_0 .net "b_clk", 0 0, o0x1180304f0;  0 drivers
o0x118030520 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12272c580_0 .net "b_din", 31 0, o0x118030520;  0 drivers
v0x12272c630_0 .var "b_dout", 31 0;
o0x118030580 .functor BUFZ 1, C4<z>; HiZ drive
v0x12272c740_0 .net "b_wr", 0 0, o0x118030580;  0 drivers
v0x12272c7e0 .array "mem", 0 127, 31 0;
E_0x12272bad0 .event posedge, v0x12272c4e0_0;
E_0x12272c080 .event posedge, v0x12272c190_0;
S_0x1227050a0 .scope module, "synch_2" "synch_2" 3 39;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "rise";
    .port_info 4 /OUTPUT 1 "fall";
P_0x1227093a0 .param/l "WIDTH" 0 3 39, +C4<00000000000000000000000000000001>;
L_0x12272d860 .functor NOT 1, v0x12272cef0_0, C4<0>, C4<0>, C4<0>;
L_0x12272d8d0 .functor AND 1, v0x12272ccf0_0, L_0x12272d860, C4<1>, C4<1>;
L_0x12272d9e0 .functor NOT 1, v0x12272ccf0_0, C4<0>, C4<0>, C4<0>;
L_0x12272da90 .functor AND 1, L_0x12272d9e0, v0x12272cef0_0, C4<1>, C4<1>;
v0x12272c990_0 .net *"_ivl_0", 0 0, L_0x12272d860;  1 drivers
v0x12272ca50_0 .net *"_ivl_4", 0 0, L_0x12272d9e0;  1 drivers
o0x1180307f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12272caf0_0 .net "clk", 0 0, o0x1180307f0;  0 drivers
v0x12272cb80_0 .net "fall", 0 0, L_0x12272da90;  1 drivers
o0x118030850 .functor BUFZ 1, C4<z>; HiZ drive
v0x12272cc10_0 .net "i", 0 0, o0x118030850;  0 drivers
v0x12272ccf0_0 .var "o", 0 0;
v0x12272cda0_0 .net "rise", 0 0, L_0x12272d8d0;  1 drivers
v0x12272ce40_0 .var "stage_1", 0 0;
v0x12272cef0_0 .var "stage_2", 0 0;
E_0x12272c3e0 .event posedge, v0x12272caf0_0;
S_0x12270ea80 .scope module, "synch_3" "synch_3" 3 62;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "rise";
    .port_info 4 /OUTPUT 1 "fall";
P_0x122709050 .param/l "WIDTH" 0 3 62, +C4<00000000000000000000000000000001>;
L_0x12272dbc0 .functor NOT 1, v0x12272d730_0, C4<0>, C4<0>, C4<0>;
L_0x12272dc30 .functor AND 1, v0x12272d420_0, L_0x12272dbc0, C4<1>, C4<1>;
L_0x12272dd20 .functor NOT 1, v0x12272d420_0, C4<0>, C4<0>, C4<0>;
L_0x12272ddd0 .functor AND 1, L_0x12272dd20, v0x12272d730_0, C4<1>, C4<1>;
v0x12272d0a0_0 .net *"_ivl_0", 0 0, L_0x12272dbc0;  1 drivers
v0x12272d160_0 .net *"_ivl_4", 0 0, L_0x12272dd20;  1 drivers
o0x118030a90 .functor BUFZ 1, C4<z>; HiZ drive
v0x12272d200_0 .net "clk", 0 0, o0x118030a90;  0 drivers
v0x12272d290_0 .net "fall", 0 0, L_0x12272ddd0;  1 drivers
o0x118030af0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12272d330_0 .net "i", 0 0, o0x118030af0;  0 drivers
v0x12272d420_0 .var "o", 0 0;
v0x12272d4d0_0 .net "rise", 0 0, L_0x12272dc30;  1 drivers
v0x12272d570_0 .var "stage_1", 0 0;
v0x12272d620_0 .var "stage_2", 0 0;
v0x12272d730_0 .var "stage_3", 0 0;
E_0x12272cca0 .event posedge, v0x12272d200_0;
    .scope S_0x122707c50;
T_0 ;
    %wait E_0x122708cc0;
    %load/vec4 v0x12272ba40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x12272b8f0_0;
    %assign/vec4 v0x12272b990_0, 0;
    %load/vec4 v0x12272b8f0_0;
    %load/vec4 v0x12271ab00_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12272bed0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12271ab00_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x12272bed0, 4;
    %assign/vec4 v0x12272b990_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x122707c50;
T_1 ;
    %wait E_0x1227088f0;
    %load/vec4 v0x12272be30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x12272bc70_0;
    %assign/vec4 v0x12272bd20_0, 0;
    %load/vec4 v0x12272bc70_0;
    %load/vec4 v0x12272bb20_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12272bed0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12272bb20_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x12272bed0, 4;
    %assign/vec4 v0x12272bd20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x122704f30;
T_2 ;
    %wait E_0x12272c080;
    %load/vec4 v0x12272c350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x12272c230_0;
    %assign/vec4 v0x12272c2c0_0, 0;
    %load/vec4 v0x12272c230_0;
    %load/vec4 v0x12272c0d0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12272c7e0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12272c0d0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x12272c7e0, 4;
    %assign/vec4 v0x12272c2c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x122704f30;
T_3 ;
    %wait E_0x12272bad0;
    %load/vec4 v0x12272c740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x12272c580_0;
    %assign/vec4 v0x12272c630_0, 0;
    %load/vec4 v0x12272c580_0;
    %load/vec4 v0x12272c430_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12272c7e0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x12272c430_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x12272c7e0, 4;
    %assign/vec4 v0x12272c630_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1227050a0;
T_4 ;
    %wait E_0x12272c3e0;
    %load/vec4 v0x12272ccf0_0;
    %load/vec4 v0x12272ce40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12272cc10_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x12272ce40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12272ccf0_0, 0;
    %assign/vec4 v0x12272cef0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12270ea80;
T_5 ;
    %wait E_0x12272cca0;
    %load/vec4 v0x12272d420_0;
    %load/vec4 v0x12272d620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12272d570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12272d330_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x12272d570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12272d620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12272d420_0, 0;
    %assign/vec4 v0x12272d730_0, 0;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "apf/common.v";
