$date
	Thu Aug 07 22:17:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_programCounter $end
$var wire 32 ! PC_OUT [31:0] $end
$var parameter 32 " T $end
$var reg 32 # Branch_Addr [31:0] $end
$var reg 1 $ branch_instr $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module dut $end
$var wire 32 ' Branch_Addr [31:0] $end
$var wire 1 $ branch_instr $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 32 ( PC_OUT [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
bx (
b0 '
1&
0%
0$
b0 #
bx !
$end
#5000
b0 !
b0 (
1%
#10000
0%
0&
#15000
b100 !
b100 (
1%
#20000
0%
#25000
b1000 !
b1000 (
1%
#30000
0%
b10101010101110111100110011011101 #
b10101010101110111100110011011101 '
1$
#35000
b10101010101110111100110011011101 !
b10101010101110111100110011011101 (
1%
#40000
0%
0$
#45000
b10101010101110111100110011100001 !
b10101010101110111100110011100001 (
1%
#50000
0%
