INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hn/Desktop/DFDP1100_2020_Projects/Lecture05/Lecture05.srcs/sources_1/new/d_ff_rst_en_circuit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity d_ff_rst_en_circuit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hn/Desktop/DFDP1100_2020_Projects/Lecture05/Lecture05.srcs/sim_1/new/d_ff_rst_en_circuit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity d_ff_rst_en_circuit_tb
