#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1a0d070 .scope module, "testALUgates" "testALUgates" 2 4;
 .timescale -9 -12;
v0x1a31b90_0 .var "A", 0 0;
v0x1a31c30_0 .var "B", 0 0;
v0x1a31cf0_0 .net "andout", 0 0, L_0x1a32100;  1 drivers
v0x1a31df0_0 .net "nandout", 0 0, L_0x1a31a00;  1 drivers
v0x1a31ec0_0 .net "norout", 0 0, L_0x1a32320;  1 drivers
v0x1a31f60_0 .net "orout", 0 0, L_0x1a321c0;  1 drivers
v0x1a32030_0 .net "xorout", 0 0, L_0x1a32740;  1 drivers
S_0x1a0d1f0 .scope module, "ALUandgate" "ALUand" 2 8, 3 8 0, S_0x1a0d070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1a32100/d .functor AND 1, v0x1a31b90_0, v0x1a31c30_0, C4<1>, C4<1>;
L_0x1a32100 .delay 1 (30000,30000,30000) L_0x1a32100/d;
v0x1a0dde0_0 .net "A", 0 0, v0x1a31b90_0;  1 drivers
v0x1a30490_0 .net "B", 0 0, v0x1a31c30_0;  1 drivers
v0x1a30550_0 .net "out", 0 0, L_0x1a32100;  alias, 1 drivers
S_0x1a306a0 .scope module, "ALUnandgate" "ALUnand" 2 11, 3 26 0, S_0x1a0d070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1a31a00/d .functor NAND 1, v0x1a31b90_0, v0x1a31c30_0, C4<1>, C4<1>;
L_0x1a31a00 .delay 1 (20000,20000,20000) L_0x1a31a00/d;
v0x1a308c0_0 .net "A", 0 0, v0x1a31b90_0;  alias, 1 drivers
v0x1a309b0_0 .net "B", 0 0, v0x1a31c30_0;  alias, 1 drivers
v0x1a30a80_0 .net "out", 0 0, L_0x1a31a00;  alias, 1 drivers
S_0x1a30b90 .scope module, "ALUnorgate" "ALUnor" 2 10, 3 35 0, S_0x1a0d070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1a32320/d .functor NOR 1, v0x1a31b90_0, v0x1a31c30_0, C4<0>, C4<0>;
L_0x1a32320 .delay 1 (20000,20000,20000) L_0x1a32320/d;
v0x1a30de0_0 .net "A", 0 0, v0x1a31b90_0;  alias, 1 drivers
v0x1a30ed0_0 .net "B", 0 0, v0x1a31c30_0;  alias, 1 drivers
v0x1a30fe0_0 .net "out", 0 0, L_0x1a32320;  alias, 1 drivers
S_0x1a310e0 .scope module, "ALUorgate" "ALUor" 2 9, 3 17 0, S_0x1a0d070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1a321c0/d .functor OR 1, v0x1a31b90_0, v0x1a31c30_0, C4<0>, C4<0>;
L_0x1a321c0 .delay 1 (30000,30000,30000) L_0x1a321c0/d;
v0x1a31300_0 .net "A", 0 0, v0x1a31b90_0;  alias, 1 drivers
v0x1a313c0_0 .net "B", 0 0, v0x1a31c30_0;  alias, 1 drivers
v0x1a31480_0 .net "out", 0 0, L_0x1a321c0;  alias, 1 drivers
S_0x1a31580 .scope module, "ALUxorgate" "ALUxor" 2 12, 3 44 0, S_0x1a0d070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x1a32740/d .functor XOR 1, v0x1a31b90_0, v0x1a31c30_0, C4<0>, C4<0>;
L_0x1a32740 .delay 1 (10000,10000,10000) L_0x1a32740/d;
v0x1a317f0_0 .net "A", 0 0, v0x1a31b90_0;  alias, 1 drivers
v0x1a31940_0 .net "B", 0 0, v0x1a31c30_0;  alias, 1 drivers
v0x1a31a90_0 .net "out", 0 0, L_0x1a32740;  alias, 1 drivers
    .scope S_0x1a0d070;
T_0 ;
    %vpi_call 2 15 "$display", "Exhaustively testing ALU gates." {0 0 0};
    %vpi_call 2 16 "$display", "A | B | AND | OR | NAND | NOR | XOR" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a31b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a31c30_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 18 "$display", "%b | %b |%b    |%b   |%b     |%b    |%b", v0x1a31b90_0, v0x1a31c30_0, v0x1a31cf0_0, v0x1a31f60_0, v0x1a31ec0_0, v0x1a31df0_0, v0x1a32030_0 {0 0 0};
    %load/vec4 v0x1a31cf0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 19 "$display", "0 AND 0 failed." {0 0 0};
T_0.0 ;
    %load/vec4 v0x1a31f60_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 6;
    %vpi_call 2 20 "$display", "0 OR 0 failed." {0 0 0};
T_0.2 ;
    %load/vec4 v0x1a31df0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.4, 6;
    %vpi_call 2 21 "$display", "0 NAND 0 failed." {0 0 0};
T_0.4 ;
    %load/vec4 v0x1a31ec0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.6, 6;
    %vpi_call 2 22 "$display", "0 NOR 0 failed." {0 0 0};
T_0.6 ;
    %load/vec4 v0x1a32030_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.8, 6;
    %vpi_call 2 23 "$display", "0 XOR 0 failed." {0 0 0};
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a31b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a31c30_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 26 "$display", "%b | %b |%b    |%b   |%b     |%b    |%b", v0x1a31b90_0, v0x1a31c30_0, v0x1a31cf0_0, v0x1a31f60_0, v0x1a31ec0_0, v0x1a31df0_0, v0x1a32030_0 {0 0 0};
    %load/vec4 v0x1a31cf0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.10, 6;
    %vpi_call 2 27 "$display", "1 AND 0 failed." {0 0 0};
T_0.10 ;
    %load/vec4 v0x1a31f60_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.12, 6;
    %vpi_call 2 28 "$display", "1 OR 0 failed." {0 0 0};
T_0.12 ;
    %load/vec4 v0x1a31df0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.14, 6;
    %vpi_call 2 29 "$display", "1 NAND 0 failed." {0 0 0};
T_0.14 ;
    %load/vec4 v0x1a31ec0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.16, 6;
    %vpi_call 2 30 "$display", "1 NOR 0 failed." {0 0 0};
T_0.16 ;
    %load/vec4 v0x1a32030_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.18, 6;
    %vpi_call 2 31 "$display", "1 XOR 0 failed." {0 0 0};
T_0.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a31b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a31c30_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 34 "$display", "%b | %b |%b    |%b   |%b     |%b    |%b", v0x1a31b90_0, v0x1a31c30_0, v0x1a31cf0_0, v0x1a31f60_0, v0x1a31ec0_0, v0x1a31df0_0, v0x1a32030_0 {0 0 0};
    %load/vec4 v0x1a31cf0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.20, 6;
    %vpi_call 2 35 "$display", "0 AND 1 failed." {0 0 0};
T_0.20 ;
    %load/vec4 v0x1a31f60_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.22, 6;
    %vpi_call 2 36 "$display", "0 OR 1 failed." {0 0 0};
T_0.22 ;
    %load/vec4 v0x1a31df0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.24, 6;
    %vpi_call 2 37 "$display", "0 NAND 1 failed." {0 0 0};
T_0.24 ;
    %load/vec4 v0x1a31ec0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.26, 6;
    %vpi_call 2 38 "$display", "0 NOR 1 failed." {0 0 0};
T_0.26 ;
    %load/vec4 v0x1a32030_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.28, 6;
    %vpi_call 2 39 "$display", "0 XOR 1 failed." {0 0 0};
T_0.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a31b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a31c30_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 42 "$display", "%b | %b |%b    |%b   |%b     |%b    |%b", v0x1a31b90_0, v0x1a31c30_0, v0x1a31cf0_0, v0x1a31f60_0, v0x1a31ec0_0, v0x1a31df0_0, v0x1a32030_0 {0 0 0};
    %load/vec4 v0x1a31cf0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.30, 6;
    %vpi_call 2 43 "$display", "1 AND 1 failed." {0 0 0};
T_0.30 ;
    %load/vec4 v0x1a31f60_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.32, 6;
    %vpi_call 2 44 "$display", "1 OR 1 failed." {0 0 0};
T_0.32 ;
    %load/vec4 v0x1a31df0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.34, 6;
    %vpi_call 2 45 "$display", "1 NAND 1 failed." {0 0 0};
T_0.34 ;
    %load/vec4 v0x1a31ec0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.36, 6;
    %vpi_call 2 46 "$display", "1 NOR 1 failed." {0 0 0};
T_0.36 ;
    %load/vec4 v0x1a32030_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.38, 6;
    %vpi_call 2 47 "$display", "1 XOR 1 failed." {0 0 0};
T_0.38 ;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "gates.t.v";
    "./gates.v";
