// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
`timescale 1 ns / 1 ps
module quad_frame_remapper_line_buf_out_RAM_AUTO_1R1W (
     
    address0, ce0,
    d0, we0, 
    q0, 
    
    reset, clk);

parameter DataWidth = 128;
parameter AddressWidth = 9;
parameter AddressRange = 360;
parameter COL_WIDTH = 8;
parameter NUM_COL = (DataWidth/COL_WIDTH);
 
input[AddressWidth-1:0] address0;
input ce0;
input[DataWidth-1:0] d0;
input[NUM_COL-1:0] we0; 
output reg[DataWidth-1:0] q0; 

input reset;
input clk;

(* ram_style = "auto"  *)reg [DataWidth-1:0] ram[0:AddressRange-1];


genvar i;

 





//read first
generate
    for (i=0;i<NUM_COL;i=i+1) begin
        always @(posedge clk) begin
            if (ce0) begin
                if (we0[i]) begin
                    ram[address0][i*COL_WIDTH +: COL_WIDTH] <= d0[i*COL_WIDTH +: COL_WIDTH]; 
                end
                q0[i*COL_WIDTH +: COL_WIDTH] <= ram[address0][i*COL_WIDTH +: COL_WIDTH]; 
            end
        end
    end
endgenerate
 


endmodule

