chips_added_at_a_time	execution_time	edges	levels	diameter	ASPL	power	frequency	tempurature	picked_by	overlap
3	128.30825491	5.2	2.8	3.7	2.00666666667	56.7207	3600.0	47.488	power	0.1
1	294.790793943	5.1	2.7	4.0	2.1	56.7207	3600.0	46.228	power	0.1
cradle	129.78656075	5.3	2.5	4.6	2.2	56.7207	3600.0	44.441	power	0.1
base3
layout_size = 6
candidates 14

3	353.570395112	5.3	2.7	3.8	2.04	56.7207	3600.0	47.792	power	0.2
1	462.390992498	5.4	3.0	4.0	2.05333333333	56.7207	3600.0	47.453	power	0.2
cradle	165.317490315	5.8	2.9	4.0	2.02666666667	56.7207	3600.0	47.03	power	0.2
base3
layout_size = 6
candidates 14

3	150.923992991	5.1	3.2	4.3	2.14	52.30422	3480.0	43.796	temp	0.1
1	364.012158203	5.0	3.8	4.9	2.30666666666	56.7207	3600.0	43.386	temp	0.1
cradle	121.528349185	5.0	2.8	4.9	2.31333333333	56.7207	3600.0	42.566	temp	0.1
base3
layout_size = 6
candidates 14

3	337.376667833	5.3	2.6	3.8	2.01333333333	41.9991	3200.0	43.612	temp	0.2
1	375.027355576	5.0	4.2	5.0	2.33333333333	56.7207	3600.0	44.058	temp	0.2
cradle	154.517834091	5.4	2.2	4.6	2.14666666667	50.83206	3440.0	43.547	temp	0.2
base3
layout_size = 6
candidates 14

