<?xml version="1.0"?>
<rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#"
         xmlns:xsd="http://www.w3.org/2001/XMLSchema#"
         xmlns:rdfs="http://www.w3.org/2000/01/rdf-schema#"
         xmlns:owl="http://www.w3.org/2002/07/owl#"
         xml:base="https://data.modm.io/stmicro"
         xmlns="https://data.modm.io/stmicro#">

<owl:Ontology rdf:about="https://data.modm.io/stmicro"/>

<owl:ObjectProperty rdf:about="#hasPin">
  <rdfs:domain rdf:resource="#GpioPort"/>
  <rdfs:range rdf:resource="#Pin"/>
  <rdfs:domain rdf:resource="#Package"/>
</owl:ObjectProperty>

<owl:ObjectProperty rdf:about="#hasPackage">
  <rdfs:domain rdf:resource="#Device"/>
  <rdfs:range rdf:resource="#Package"/>
</owl:ObjectProperty>

<owl:ObjectProperty rdf:about="#hasSignal">
  <rdfs:domain rdf:resource="#Pin"/>
  <rdfs:range rdf:resource="#Signal"/>
</owl:ObjectProperty>

<owl:ObjectProperty rdf:about="#hasInterruptVector">
  <rdfs:domain rdf:resource="#InterruptTable"/>
  <rdfs:range rdf:resource="#InterruptVector"/>
</owl:ObjectProperty>

<owl:DatatypeProperty rdf:about="#hasDescription">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#FunctionalProperty"/>
  <rdfs:range rdf:resource="http://www.w3.org/2001/XMLSchema#string"/>
  <rdfs:domain rdf:resource="#InterruptVector"/>
</owl:DatatypeProperty>

<owl:DatatypeProperty rdf:about="#hasPinType">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#FunctionalProperty"/>
  <rdfs:range rdf:resource="http://www.w3.org/2001/XMLSchema#string"/>
  <rdfs:domain rdf:resource="#Pin"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">
- S: supply
- I: input
- O: output
- I/O: input/output
- RST: reset
- B: boot</rdfs:comment>
</owl:DatatypeProperty>

<owl:DatatypeProperty rdf:about="#hasPinStructure">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#FunctionalProperty"/>
  <rdfs:range rdf:resource="http://www.w3.org/2001/XMLSchema#string"/>
  <rdfs:domain rdf:resource="#Pin"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">
- FT: 5V tolerant
- FTf: 5V tolerant, FM+ capable
- TC: 3.3V tolerant
- TTa: 3.3V tolerant, analog
- RST: reset
- B: boot</rdfs:comment>
</owl:DatatypeProperty>

<owl:AnnotationProperty rdf:about="#devices">
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">Contains the list of device identifiers that applies to the entity/relation.</rdfs:comment>
</owl:AnnotationProperty>

<owl:AnnotationProperty rdf:about="#alternateFunction">
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">The AF number attached to the [Pin, hasSignal, AlternateFunction] relation.</rdfs:comment>
</owl:AnnotationProperty>

<owl:AnnotationProperty rdf:about="#vectorPosition">
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">The AF number attached to the [InterruptTable, hasInterruptVector, AlternateFunction] relation.</rdfs:comment>
</owl:AnnotationProperty>

<owl:AnnotationProperty rdf:about="#pinPosition">
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">The pin position attached to the [Package, hasPin, Pin] relation.</rdfs:comment>
</owl:AnnotationProperty>

<owl:Class rdf:about="#Device">
  <rdfs:subClassOf rdf:resource="http://www.w3.org/2002/07/owl#Thing"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">The unique identifier (part number) of the device.</rdfs:comment>
</owl:Class>

<owl:Class rdf:about="#InterruptTable">
  <rdfs:subClassOf rdf:resource="http://www.w3.org/2002/07/owl#Thing"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">The interrupt table.</rdfs:comment>
</owl:Class>

<owl:Class rdf:about="#InterruptVector">
  <rdfs:subClassOf rdf:resource="http://www.w3.org/2002/07/owl#Thing"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">Interrupt vector in the table.</rdfs:comment>
</owl:Class>

<owl:Class rdf:about="#GpioPort">
  <rdfs:subClassOf rdf:resource="http://www.w3.org/2002/07/owl#Thing"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">GPIO port of a pin.</rdfs:comment>
</owl:Class>

<owl:Class rdf:about="#Pin">
  <rdfs:subClassOf rdf:resource="http://www.w3.org/2002/07/owl#Thing"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">A device pin GPIO/electrical/analog/special.</rdfs:comment>
</owl:Class>

<owl:Class rdf:about="#Package">
  <rdfs:subClassOf rdf:resource="http://www.w3.org/2002/07/owl#Thing"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">A device package identifier</rdfs:comment>
</owl:Class>

<owl:Class rdf:about="#Signal">
  <rdfs:subClassOf rdf:resource="http://www.w3.org/2002/07/owl#Thing"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">Connects a pin with a peripheral function.</rdfs:comment>
</owl:Class>

<owl:Class rdf:about="#AlternateFunction">
  <rdfs:subClassOf rdf:resource="#Signal"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">Connects to a digital peripheral function via multiplexer.</rdfs:comment>
</owl:Class>

<owl:Class rdf:about="#AdditionalFunction">
  <rdfs:subClassOf rdf:resource="#Signal"/>
  <rdfs:comment rdf:datatype="http://www.w3.org/2001/XMLSchema#string">Connects to an analog/special peripheral function.</rdfs:comment>
</owl:Class>

<InterruptTable rdf:about="stmicro/stm32l552#VectorTable">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#WWDG"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#PDV_PVM"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#RCC_S"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#I2C4_ER"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#I2C4_EV"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DFSDM1_FLT0"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DFSDM1_FLT1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DFSDM1_FLT2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DFSDM1_FLT3"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#UCPD1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#ICACHE"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#OTFDEC1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#EXTI0"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#EXTI1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#EXTI2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#EXTI3"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#EXTI4"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#EXTI5"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#EXTI6"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#EXTI7"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#EXTI8"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#RTC"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#EXTI9"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#EXTI10"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#EXTI11"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#EXTI12"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#EXTI13"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#EXTI14"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#EXTI15"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DMAMUX1_OVR"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DMAMUX1_OVR_S"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DMA1_CH1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#RTC_S"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DMA1_CH2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DMA1_CH3"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DMA1_CH4"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DMA1_CH5"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DMA1_CH6"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DMA1_CH7"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DMA1_CH8"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#ADC1_2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DAC"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#FDCAN1_IT0"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#TAMP"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#FDCAN1_IT1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#TIM1_BRK"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#TIM1_UP"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#TIM1_TRG_COM"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#TIM1_CC"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#TIM2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#TAMP_S"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#TIM8_BRK"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#TIM8_UP"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#TIM8_TRG_COM"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#TIM8_CC"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#I2C1_EV"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#I2C1_ER"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#I2C2_EV"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#I2C2_ER"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#SPI1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#FLASH"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#SPI2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#USART1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#USART2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#USART3"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#UART4"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#UART5"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#LPUART1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#LPTIM1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#LPTIM2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#TIM15"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#FLASH_S"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#TIM16"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#TIM17"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#COMP"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#USB_FS"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#CRS"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#FMC"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#OCTOSPI1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#SDMMC1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#GTZC"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DMA2_CH1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DMA2_CH2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DMA2_CH3"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DMA2_CH4"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DMA2_CH5"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DMA2_CH6"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DMA2_CH7"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#DMA2_CH8"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#I2C3_EV"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#I2C3_ER"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#RCC"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#SAI1"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#SAI2"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#TSC"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#AES"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#RNG"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#FPU"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#HASH"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#PKA"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#LPTIM3"/>
  <hasInterruptVector rdf:resource="stmicro/stm32l552#SPI3"/>
</InterruptTable>

<InterruptVector rdf:about="stmicro/stm32l552#WWDG">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#PDV_PVM">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#RCC_S">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#I2C4_ER">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#I2C4_EV">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DFSDM1_FLT0">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DFSDM1_FLT1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DFSDM1_FLT2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DFSDM1_FLT3">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#UCPD1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#ICACHE">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#OTFDEC1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#EXTI0">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#EXTI1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#EXTI2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#EXTI3">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#EXTI4">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#EXTI5">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#EXTI6">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#EXTI7">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#EXTI8">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#RTC">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#EXTI9">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#EXTI10">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#EXTI11">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#EXTI12">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#EXTI13">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#EXTI14">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#EXTI15">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DMAMUX1_OVR">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DMAMUX1_OVR_S">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DMA1_CH1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#RTC_S">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DMA1_CH2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DMA1_CH3">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DMA1_CH4">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DMA1_CH5">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DMA1_CH6">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DMA1_CH7">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DMA1_CH8">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#ADC1_2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DAC">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#FDCAN1_IT0">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#TAMP">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#FDCAN1_IT1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#TIM1_BRK">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#TIM1_UP">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#TIM1_TRG_COM">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#TIM1_CC">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#TIM2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#TAMP_S">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#TIM8_BRK">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#TIM8_UP">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#TIM8_TRG_COM">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#TIM8_CC">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#I2C1_EV">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#I2C1_ER">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#I2C2_EV">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#I2C2_ER">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#SPI1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#FLASH">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#SPI2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#USART1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#USART2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#USART3">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#UART4">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#UART5">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#LPUART1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#LPTIM1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#LPTIM2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#TIM15">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#FLASH_S">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#TIM16">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#TIM17">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#COMP">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#USB_FS">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#CRS">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#FMC">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#OCTOSPI1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#SDMMC1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#GTZC">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DMA2_CH1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DMA2_CH2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DMA2_CH3">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DMA2_CH4">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DMA2_CH5">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DMA2_CH6">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DMA2_CH7">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#DMA2_CH8">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#I2C3_EV">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#I2C3_ER">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#RCC">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#SAI1">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#SAI2">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#TSC">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#AES">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#RNG">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#FPU">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#HASH">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#PKA">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#LPTIM3">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<InterruptVector rdf:about="stmicro/stm32l552#SPI3">
  <rdf:type rdf:resource="http://www.w3.org/2002/07/owl#NamedIndividual"/>
</InterruptVector>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#SPI3"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">99</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#LPTIM3"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">98</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#PKA"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">97</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#HASH"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">96</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#FPU"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">95</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#RNG"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">94</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#AES"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">93</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#TSC"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">92</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#SAI2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">91</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#SAI1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">90</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#RCC"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">9</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#I2C3_ER"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">89</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#I2C3_EV"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">88</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DMA2_CH8"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">87</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DMA2_CH7"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">86</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DMA2_CH6"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">85</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DMA2_CH5"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">84</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DMA2_CH4"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">83</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DMA2_CH3"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">82</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DMA2_CH2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">81</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DMA2_CH1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">80</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#GTZC"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">8</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#SDMMC1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">78</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#OCTOSPI1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">76</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#FMC"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">75</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#CRS"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">74</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#USB_FS"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">73</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#COMP"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">72</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#TIM17"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">71</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#TIM16"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">70</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#FLASH_S"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">7</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#TIM15"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">69</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#LPTIM2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">68</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#LPTIM1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">67</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#LPUART1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">66</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#UART5"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">65</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#UART4"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">64</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#USART3"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">63</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#USART2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">62</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#USART1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">61</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#SPI2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">60</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#FLASH"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">6</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#SPI1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">59</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#I2C2_ER"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">58</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#I2C2_EV"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">57</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#I2C1_ER"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">56</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#I2C1_EV"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">55</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#TIM8_CC"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">54</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#TIM8_TRG_COM"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">53</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#TIM8_UP"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">52</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#TIM8_BRK"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">51</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#TAMP_S"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">5</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#TIM2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">50</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#TIM1_CC"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">44</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#TIM1_TRG_COM"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">43</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#TIM1_UP"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">42</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#TIM1_BRK"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">41</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#FDCAN1_IT1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">40</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#TAMP"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">4</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#FDCAN1_IT0"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">39</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DAC"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">38</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#ADC1_2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">37</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DMA1_CH8"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">36</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DMA1_CH7"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">35</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DMA1_CH6"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">34</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DMA1_CH5"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">33</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DMA1_CH4"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">32</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DMA1_CH3"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">31</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DMA1_CH2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">30</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#RTC_S"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">3</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DMA1_CH1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">29</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DMAMUX1_OVR_S"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">28</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DMAMUX1_OVR"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">27</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#EXTI15"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">26</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#EXTI14"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">25</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#EXTI13"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">24</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#EXTI12"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">23</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#EXTI11"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">22</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#EXTI10"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">21</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#EXTI9"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">20</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#RTC"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">2</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#EXTI8"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">19</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#EXTI7"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">18</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#EXTI6"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">17</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#EXTI5"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">16</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#EXTI4"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">15</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#EXTI3"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">14</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#EXTI2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">13</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#EXTI1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">12</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#EXTI0"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">11</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#OTFDEC1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">108</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#ICACHE"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">107</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#UCPD1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">106</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DFSDM1_FLT3"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">105</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DFSDM1_FLT2"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">104</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DFSDM1_FLT1"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">103</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#DFSDM1_FLT0"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">102</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#I2C4_EV"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">101</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#I2C4_ER"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">100</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#RCC_S"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">10</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#PDV_PVM"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">1</vectorPosition>
</owl:Axiom>

<owl:Axiom>
  <owl:annotatedProperty rdf:resource="#hasInterruptVector"/>
  <owl:annotatedSource rdf:resource="stmicro/stm32l552#VectorTable"/>
  <owl:annotatedTarget rdf:resource="stmicro/stm32l552#WWDG"/>
  <vectorPosition rdf:datatype="http://www.w3.org/2001/XMLSchema#integer">0</vectorPosition>
</owl:Axiom>


</rdf:RDF>
