module Top_Module(clk,reset,sel_out,dig_out);

	input clk, reset;
	output reg [7:0] sel_out, dig_out;
	
	

endmodule

// Freq_Divider

// Up_Counter
module up_counter();

endmodule
// Seg7