
line_V3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d010  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  0800d2e0  0800d2e0  0001d2e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d434  0800d434  0001d434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d43c  0800d43c  0001d43c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800d440  0800d440  0001d440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000028  20000000  0800d444  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  20000028  0800d46c  00020028  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  20000088  0800d4cc  00020088  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000a560  200000e8  0800d52c  000200e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000a648  0800d52c  0002a648  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00033b91  00000000  00000000  00020116  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004fc1  00000000  00000000  00053ca7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c78  00000000  00000000  00058c68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001af0  00000000  00000000  0005a8e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000368c9  00000000  00000000  0005c3d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021bf9  00000000  00000000  00092c99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0015fc85  00000000  00000000  000b4892  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00214517  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000078e4  00000000  00000000  0021456c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	200000e8 	.word	0x200000e8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800d2c8 	.word	0x0800d2c8

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	200000ec 	.word	0x200000ec
 800030c:	0800d2c8 	.word	0x0800d2c8

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b96e 	b.w	8000604 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	468c      	mov	ip, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	f040 8083 	bne.w	8000456 <__udivmoddi4+0x116>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d947      	bls.n	80003e6 <__udivmoddi4+0xa6>
 8000356:	fab2 f282 	clz	r2, r2
 800035a:	b142      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035c:	f1c2 0020 	rsb	r0, r2, #32
 8000360:	fa24 f000 	lsr.w	r0, r4, r0
 8000364:	4091      	lsls	r1, r2
 8000366:	4097      	lsls	r7, r2
 8000368:	ea40 0c01 	orr.w	ip, r0, r1
 800036c:	4094      	lsls	r4, r2
 800036e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000372:	0c23      	lsrs	r3, r4, #16
 8000374:	fbbc f6f8 	udiv	r6, ip, r8
 8000378:	fa1f fe87 	uxth.w	lr, r7
 800037c:	fb08 c116 	mls	r1, r8, r6, ip
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f10e 	mul.w	r1, r6, lr
 8000388:	4299      	cmp	r1, r3
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x60>
 800038c:	18fb      	adds	r3, r7, r3
 800038e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000392:	f080 8119 	bcs.w	80005c8 <__udivmoddi4+0x288>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 8116 	bls.w	80005c8 <__udivmoddi4+0x288>
 800039c:	3e02      	subs	r6, #2
 800039e:	443b      	add	r3, r7
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b2a4      	uxth	r4, r4
 80003a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003a8:	fb08 3310 	mls	r3, r8, r0, r3
 80003ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003b4:	45a6      	cmp	lr, r4
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x8c>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80003be:	f080 8105 	bcs.w	80005cc <__udivmoddi4+0x28c>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8102 	bls.w	80005cc <__udivmoddi4+0x28c>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003d0:	eba4 040e 	sub.w	r4, r4, lr
 80003d4:	2600      	movs	r6, #0
 80003d6:	b11d      	cbz	r5, 80003e0 <__udivmoddi4+0xa0>
 80003d8:	40d4      	lsrs	r4, r2
 80003da:	2300      	movs	r3, #0
 80003dc:	e9c5 4300 	strd	r4, r3, [r5]
 80003e0:	4631      	mov	r1, r6
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	b902      	cbnz	r2, 80003ea <__udivmoddi4+0xaa>
 80003e8:	deff      	udf	#255	; 0xff
 80003ea:	fab2 f282 	clz	r2, r2
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	d150      	bne.n	8000494 <__udivmoddi4+0x154>
 80003f2:	1bcb      	subs	r3, r1, r7
 80003f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f8:	fa1f f887 	uxth.w	r8, r7
 80003fc:	2601      	movs	r6, #1
 80003fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000402:	0c21      	lsrs	r1, r4, #16
 8000404:	fb0e 331c 	mls	r3, lr, ip, r3
 8000408:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800040c:	fb08 f30c 	mul.w	r3, r8, ip
 8000410:	428b      	cmp	r3, r1
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0xe4>
 8000414:	1879      	adds	r1, r7, r1
 8000416:	f10c 30ff 	add.w	r0, ip, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0xe2>
 800041c:	428b      	cmp	r3, r1
 800041e:	f200 80e9 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 8000422:	4684      	mov	ip, r0
 8000424:	1ac9      	subs	r1, r1, r3
 8000426:	b2a3      	uxth	r3, r4
 8000428:	fbb1 f0fe 	udiv	r0, r1, lr
 800042c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000430:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000434:	fb08 f800 	mul.w	r8, r8, r0
 8000438:	45a0      	cmp	r8, r4
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x10c>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x10a>
 8000444:	45a0      	cmp	r8, r4
 8000446:	f200 80d9 	bhi.w	80005fc <__udivmoddi4+0x2bc>
 800044a:	4618      	mov	r0, r3
 800044c:	eba4 0408 	sub.w	r4, r4, r8
 8000450:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000454:	e7bf      	b.n	80003d6 <__udivmoddi4+0x96>
 8000456:	428b      	cmp	r3, r1
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x12e>
 800045a:	2d00      	cmp	r5, #0
 800045c:	f000 80b1 	beq.w	80005c2 <__udivmoddi4+0x282>
 8000460:	2600      	movs	r6, #0
 8000462:	e9c5 0100 	strd	r0, r1, [r5]
 8000466:	4630      	mov	r0, r6
 8000468:	4631      	mov	r1, r6
 800046a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046e:	fab3 f683 	clz	r6, r3
 8000472:	2e00      	cmp	r6, #0
 8000474:	d14a      	bne.n	800050c <__udivmoddi4+0x1cc>
 8000476:	428b      	cmp	r3, r1
 8000478:	d302      	bcc.n	8000480 <__udivmoddi4+0x140>
 800047a:	4282      	cmp	r2, r0
 800047c:	f200 80b8 	bhi.w	80005f0 <__udivmoddi4+0x2b0>
 8000480:	1a84      	subs	r4, r0, r2
 8000482:	eb61 0103 	sbc.w	r1, r1, r3
 8000486:	2001      	movs	r0, #1
 8000488:	468c      	mov	ip, r1
 800048a:	2d00      	cmp	r5, #0
 800048c:	d0a8      	beq.n	80003e0 <__udivmoddi4+0xa0>
 800048e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000492:	e7a5      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000494:	f1c2 0320 	rsb	r3, r2, #32
 8000498:	fa20 f603 	lsr.w	r6, r0, r3
 800049c:	4097      	lsls	r7, r2
 800049e:	fa01 f002 	lsl.w	r0, r1, r2
 80004a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a6:	40d9      	lsrs	r1, r3
 80004a8:	4330      	orrs	r0, r6
 80004aa:	0c03      	lsrs	r3, r0, #16
 80004ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80004b0:	fa1f f887 	uxth.w	r8, r7
 80004b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80004b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004bc:	fb06 f108 	mul.w	r1, r6, r8
 80004c0:	4299      	cmp	r1, r3
 80004c2:	fa04 f402 	lsl.w	r4, r4, r2
 80004c6:	d909      	bls.n	80004dc <__udivmoddi4+0x19c>
 80004c8:	18fb      	adds	r3, r7, r3
 80004ca:	f106 3cff 	add.w	ip, r6, #4294967295
 80004ce:	f080 808d 	bcs.w	80005ec <__udivmoddi4+0x2ac>
 80004d2:	4299      	cmp	r1, r3
 80004d4:	f240 808a 	bls.w	80005ec <__udivmoddi4+0x2ac>
 80004d8:	3e02      	subs	r6, #2
 80004da:	443b      	add	r3, r7
 80004dc:	1a5b      	subs	r3, r3, r1
 80004de:	b281      	uxth	r1, r0
 80004e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ec:	fb00 f308 	mul.w	r3, r0, r8
 80004f0:	428b      	cmp	r3, r1
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x1c4>
 80004f4:	1879      	adds	r1, r7, r1
 80004f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004fa:	d273      	bcs.n	80005e4 <__udivmoddi4+0x2a4>
 80004fc:	428b      	cmp	r3, r1
 80004fe:	d971      	bls.n	80005e4 <__udivmoddi4+0x2a4>
 8000500:	3802      	subs	r0, #2
 8000502:	4439      	add	r1, r7
 8000504:	1acb      	subs	r3, r1, r3
 8000506:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800050a:	e778      	b.n	80003fe <__udivmoddi4+0xbe>
 800050c:	f1c6 0c20 	rsb	ip, r6, #32
 8000510:	fa03 f406 	lsl.w	r4, r3, r6
 8000514:	fa22 f30c 	lsr.w	r3, r2, ip
 8000518:	431c      	orrs	r4, r3
 800051a:	fa20 f70c 	lsr.w	r7, r0, ip
 800051e:	fa01 f306 	lsl.w	r3, r1, r6
 8000522:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000526:	fa21 f10c 	lsr.w	r1, r1, ip
 800052a:	431f      	orrs	r7, r3
 800052c:	0c3b      	lsrs	r3, r7, #16
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fa1f f884 	uxth.w	r8, r4
 8000536:	fb0e 1119 	mls	r1, lr, r9, r1
 800053a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800053e:	fb09 fa08 	mul.w	sl, r9, r8
 8000542:	458a      	cmp	sl, r1
 8000544:	fa02 f206 	lsl.w	r2, r2, r6
 8000548:	fa00 f306 	lsl.w	r3, r0, r6
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x220>
 800054e:	1861      	adds	r1, r4, r1
 8000550:	f109 30ff 	add.w	r0, r9, #4294967295
 8000554:	d248      	bcs.n	80005e8 <__udivmoddi4+0x2a8>
 8000556:	458a      	cmp	sl, r1
 8000558:	d946      	bls.n	80005e8 <__udivmoddi4+0x2a8>
 800055a:	f1a9 0902 	sub.w	r9, r9, #2
 800055e:	4421      	add	r1, r4
 8000560:	eba1 010a 	sub.w	r1, r1, sl
 8000564:	b2bf      	uxth	r7, r7
 8000566:	fbb1 f0fe 	udiv	r0, r1, lr
 800056a:	fb0e 1110 	mls	r1, lr, r0, r1
 800056e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000572:	fb00 f808 	mul.w	r8, r0, r8
 8000576:	45b8      	cmp	r8, r7
 8000578:	d907      	bls.n	800058a <__udivmoddi4+0x24a>
 800057a:	19e7      	adds	r7, r4, r7
 800057c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000580:	d22e      	bcs.n	80005e0 <__udivmoddi4+0x2a0>
 8000582:	45b8      	cmp	r8, r7
 8000584:	d92c      	bls.n	80005e0 <__udivmoddi4+0x2a0>
 8000586:	3802      	subs	r0, #2
 8000588:	4427      	add	r7, r4
 800058a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800058e:	eba7 0708 	sub.w	r7, r7, r8
 8000592:	fba0 8902 	umull	r8, r9, r0, r2
 8000596:	454f      	cmp	r7, r9
 8000598:	46c6      	mov	lr, r8
 800059a:	4649      	mov	r1, r9
 800059c:	d31a      	bcc.n	80005d4 <__udivmoddi4+0x294>
 800059e:	d017      	beq.n	80005d0 <__udivmoddi4+0x290>
 80005a0:	b15d      	cbz	r5, 80005ba <__udivmoddi4+0x27a>
 80005a2:	ebb3 020e 	subs.w	r2, r3, lr
 80005a6:	eb67 0701 	sbc.w	r7, r7, r1
 80005aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80005ae:	40f2      	lsrs	r2, r6
 80005b0:	ea4c 0202 	orr.w	r2, ip, r2
 80005b4:	40f7      	lsrs	r7, r6
 80005b6:	e9c5 2700 	strd	r2, r7, [r5]
 80005ba:	2600      	movs	r6, #0
 80005bc:	4631      	mov	r1, r6
 80005be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005c2:	462e      	mov	r6, r5
 80005c4:	4628      	mov	r0, r5
 80005c6:	e70b      	b.n	80003e0 <__udivmoddi4+0xa0>
 80005c8:	4606      	mov	r6, r0
 80005ca:	e6e9      	b.n	80003a0 <__udivmoddi4+0x60>
 80005cc:	4618      	mov	r0, r3
 80005ce:	e6fd      	b.n	80003cc <__udivmoddi4+0x8c>
 80005d0:	4543      	cmp	r3, r8
 80005d2:	d2e5      	bcs.n	80005a0 <__udivmoddi4+0x260>
 80005d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005d8:	eb69 0104 	sbc.w	r1, r9, r4
 80005dc:	3801      	subs	r0, #1
 80005de:	e7df      	b.n	80005a0 <__udivmoddi4+0x260>
 80005e0:	4608      	mov	r0, r1
 80005e2:	e7d2      	b.n	800058a <__udivmoddi4+0x24a>
 80005e4:	4660      	mov	r0, ip
 80005e6:	e78d      	b.n	8000504 <__udivmoddi4+0x1c4>
 80005e8:	4681      	mov	r9, r0
 80005ea:	e7b9      	b.n	8000560 <__udivmoddi4+0x220>
 80005ec:	4666      	mov	r6, ip
 80005ee:	e775      	b.n	80004dc <__udivmoddi4+0x19c>
 80005f0:	4630      	mov	r0, r6
 80005f2:	e74a      	b.n	800048a <__udivmoddi4+0x14a>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	4439      	add	r1, r7
 80005fa:	e713      	b.n	8000424 <__udivmoddi4+0xe4>
 80005fc:	3802      	subs	r0, #2
 80005fe:	443c      	add	r4, r7
 8000600:	e724      	b.n	800044c <__udivmoddi4+0x10c>
 8000602:	bf00      	nop

08000604 <__aeabi_idiv0>:
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop

08000608 <vApplicationIdleHook>:
void vApplicationMallocFailedHook(void);
void vApplicationDaemonTaskStartupHook(void);

/* USER CODE BEGIN 2 */
void vApplicationIdleHook( void )
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 800060c:	bf00      	nop
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr

08000616 <vApplicationTickHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 3 */
void vApplicationTickHook( void )
{
 8000616:	b480      	push	{r7}
 8000618:	af00      	add	r7, sp, #0
   /* This function will be called by each tick interrupt if
   configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
   added here, but the tick hook is called from an interrupt context, so
   code must not attempt to block, and only the interrupt safe FreeRTOS API
   functions can be used (those that end in FromISR()). */
}
 800061a:	bf00      	nop
 800061c:	46bd      	mov	sp, r7
 800061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000622:	4770      	bx	lr

08000624 <vApplicationStackOverflowHook>:
/* USER CODE END 3 */

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8000624:	b480      	push	{r7}
 8000626:	b083      	sub	sp, #12
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
 800062c:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 800062e:	bf00      	nop
 8000630:	370c      	adds	r7, #12
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr

0800063a <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
void vApplicationMallocFailedHook(void)
{
 800063a:	b480      	push	{r7}
 800063c:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 800063e:	bf00      	nop
 8000640:	46bd      	mov	sp, r7
 8000642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000646:	4770      	bx	lr

08000648 <vApplicationDaemonTaskStartupHook>:
/* USER CODE END 5 */

/* USER CODE BEGIN DAEMON_TASK_STARTUP_HOOK */
void vApplicationDaemonTaskStartupHook(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
}
 800064c:	bf00      	nop
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr
	...

08000658 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800065c:	f001 ff8c 	bl	8002578 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000660:	f000 f86a 	bl	8000738 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000664:	f000 fb4e 	bl	8000d04 <MX_GPIO_Init>
  MX_DMA_Init();
 8000668:	f000 fb1c 	bl	8000ca4 <MX_DMA_Init>
  MX_ETH_Init();
 800066c:	f000 f938 	bl	80008e0 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000670:	f000 fac4 	bl	8000bfc <MX_USART3_UART_Init>
  MX_USB_OTG_HS_USB_Init();
 8000674:	f000 fb0e 	bl	8000c94 <MX_USB_OTG_HS_USB_Init>
  MX_TIM2_Init();
 8000678:	f000 f984 	bl	8000984 <MX_TIM2_Init>
  MX_TIM3_Init();
 800067c:	f000 f9f6 	bl	8000a6c <MX_TIM3_Init>
  MX_COMP1_Init();
 8000680:	f000 f8d2 	bl	8000828 <MX_COMP1_Init>
  MX_COMP2_Init();
 8000684:	f000 f8fe 	bl	8000884 <MX_COMP2_Init>
  MX_TIM17_Init();
 8000688:	f000 fa3e 	bl	8000b08 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800068c:	f009 fbec 	bl	8009e68 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000690:	4a19      	ldr	r2, [pc, #100]	; (80006f8 <main+0xa0>)
 8000692:	2100      	movs	r1, #0
 8000694:	4819      	ldr	r0, [pc, #100]	; (80006fc <main+0xa4>)
 8000696:	f009 fc33 	bl	8009f00 <osThreadNew>
 800069a:	4603      	mov	r3, r0
 800069c:	4a18      	ldr	r2, [pc, #96]	; (8000700 <main+0xa8>)
 800069e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  lcdTaskHandle = osThreadNew(StartLCDTask, NULL, &lcdTask_attributes);
 80006a0:	4a18      	ldr	r2, [pc, #96]	; (8000704 <main+0xac>)
 80006a2:	2100      	movs	r1, #0
 80006a4:	4818      	ldr	r0, [pc, #96]	; (8000708 <main+0xb0>)
 80006a6:	f009 fc2b 	bl	8009f00 <osThreadNew>
 80006aa:	4603      	mov	r3, r0
 80006ac:	4a17      	ldr	r2, [pc, #92]	; (800070c <main+0xb4>)
 80006ae:	6013      	str	r3, [r2, #0]
  keyboardTaskHandle = osThreadNew(StartKeyboardTask, NULL, &keyboardTask_attributes);
 80006b0:	4a17      	ldr	r2, [pc, #92]	; (8000710 <main+0xb8>)
 80006b2:	2100      	movs	r1, #0
 80006b4:	4817      	ldr	r0, [pc, #92]	; (8000714 <main+0xbc>)
 80006b6:	f009 fc23 	bl	8009f00 <osThreadNew>
 80006ba:	4603      	mov	r3, r0
 80006bc:	4a16      	ldr	r2, [pc, #88]	; (8000718 <main+0xc0>)
 80006be:	6013      	str	r3, [r2, #0]
  container_detectTaskHandle = osThreadNew(StartContainerDetectTask, NULL, &container_detectTask_attributes);
 80006c0:	4a16      	ldr	r2, [pc, #88]	; (800071c <main+0xc4>)
 80006c2:	2100      	movs	r1, #0
 80006c4:	4816      	ldr	r0, [pc, #88]	; (8000720 <main+0xc8>)
 80006c6:	f009 fc1b 	bl	8009f00 <osThreadNew>
 80006ca:	4603      	mov	r3, r0
 80006cc:	4a15      	ldr	r2, [pc, #84]	; (8000724 <main+0xcc>)
 80006ce:	6013      	str	r3, [r2, #0]
  scanerTaskHandle = osThreadNew(StartScanerTask, NULL, &scanerTask_attributes);
 80006d0:	4a15      	ldr	r2, [pc, #84]	; (8000728 <main+0xd0>)
 80006d2:	2100      	movs	r1, #0
 80006d4:	4815      	ldr	r0, [pc, #84]	; (800072c <main+0xd4>)
 80006d6:	f009 fc13 	bl	8009f00 <osThreadNew>
 80006da:	4603      	mov	r3, r0
 80006dc:	4a14      	ldr	r2, [pc, #80]	; (8000730 <main+0xd8>)
 80006de:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */

  event_group_1_id = osEventFlagsNew(NULL);
 80006e0:	2000      	movs	r0, #0
 80006e2:	f009 fcbb 	bl	800a05c <osEventFlagsNew>
 80006e6:	4603      	mov	r3, r0
 80006e8:	4a12      	ldr	r2, [pc, #72]	; (8000734 <main+0xdc>)
 80006ea:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80006ec:	f009 fbe2 	bl	8009eb4 <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  osDelay(100);
 80006f0:	2064      	movs	r0, #100	; 0x64
 80006f2:	f009 fc98 	bl	800a026 <osDelay>
 80006f6:	e7fb      	b.n	80006f0 <main+0x98>
 80006f8:	0800d340 	.word	0x0800d340
 80006fc:	08001c1d 	.word	0x08001c1d
 8000700:	2000949c 	.word	0x2000949c
 8000704:	0800d364 	.word	0x0800d364
 8000708:	08001015 	.word	0x08001015
 800070c:	20009c30 	.word	0x20009c30
 8000710:	0800d388 	.word	0x0800d388
 8000714:	080010b5 	.word	0x080010b5
 8000718:	20009c34 	.word	0x20009c34
 800071c:	0800d3ac 	.word	0x0800d3ac
 8000720:	08001379 	.word	0x08001379
 8000724:	20009de4 	.word	0x20009de4
 8000728:	0800d3d0 	.word	0x0800d3d0
 800072c:	080013d9 	.word	0x080013d9
 8000730:	2000990c 	.word	0x2000990c
 8000734:	20000104 	.word	0x20000104

08000738 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b09c      	sub	sp, #112	; 0x70
 800073c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800073e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000742:	224c      	movs	r2, #76	; 0x4c
 8000744:	2100      	movs	r1, #0
 8000746:	4618      	mov	r0, r3
 8000748:	f00c fdb6 	bl	800d2b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800074c:	1d3b      	adds	r3, r7, #4
 800074e:	2220      	movs	r2, #32
 8000750:	2100      	movs	r1, #0
 8000752:	4618      	mov	r0, r3
 8000754:	f00c fdb0 	bl	800d2b8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000758:	2002      	movs	r0, #2
 800075a:	f004 fc5b 	bl	8005014 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800075e:	2300      	movs	r3, #0
 8000760:	603b      	str	r3, [r7, #0]
 8000762:	4b30      	ldr	r3, [pc, #192]	; (8000824 <SystemClock_Config+0xec>)
 8000764:	699b      	ldr	r3, [r3, #24]
 8000766:	4a2f      	ldr	r2, [pc, #188]	; (8000824 <SystemClock_Config+0xec>)
 8000768:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800076c:	6193      	str	r3, [r2, #24]
 800076e:	4b2d      	ldr	r3, [pc, #180]	; (8000824 <SystemClock_Config+0xec>)
 8000770:	699b      	ldr	r3, [r3, #24]
 8000772:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000776:	603b      	str	r3, [r7, #0]
 8000778:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800077a:	bf00      	nop
 800077c:	4b29      	ldr	r3, [pc, #164]	; (8000824 <SystemClock_Config+0xec>)
 800077e:	699b      	ldr	r3, [r3, #24]
 8000780:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000784:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000788:	d1f8      	bne.n	800077c <SystemClock_Config+0x44>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 800078a:	2322      	movs	r3, #34	; 0x22
 800078c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800078e:	2301      	movs	r3, #1
 8000790:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000792:	2340      	movs	r3, #64	; 0x40
 8000794:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000796:	2301      	movs	r3, #1
 8000798:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800079a:	2302      	movs	r3, #2
 800079c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800079e:	2300      	movs	r3, #0
 80007a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007a2:	2304      	movs	r3, #4
 80007a4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 34;
 80007a6:	2322      	movs	r3, #34	; 0x22
 80007a8:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80007aa:	2301      	movs	r3, #1
 80007ac:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 80007ae:	2306      	movs	r3, #6
 80007b0:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007b2:	2302      	movs	r3, #2
 80007b4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80007b6:	230c      	movs	r3, #12
 80007b8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80007ba:	2300      	movs	r3, #0
 80007bc:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 80007be:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80007c2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007c8:	4618      	mov	r0, r3
 80007ca:	f004 fc5d 	bl	8005088 <HAL_RCC_OscConfig>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80007d4:	f001 fa3c 	bl	8001c50 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d8:	233f      	movs	r3, #63	; 0x3f
 80007da:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007dc:	2303      	movs	r3, #3
 80007de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007e0:	2300      	movs	r3, #0
 80007e2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80007e4:	2308      	movs	r3, #8
 80007e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80007e8:	2340      	movs	r3, #64	; 0x40
 80007ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80007ec:	2340      	movs	r3, #64	; 0x40
 80007ee:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80007f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007f4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80007f6:	2340      	movs	r3, #64	; 0x40
 80007f8:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80007fa:	1d3b      	adds	r3, r7, #4
 80007fc:	2103      	movs	r1, #3
 80007fe:	4618      	mov	r0, r3
 8000800:	f004 ffd0 	bl	80057a4 <HAL_RCC_ClockConfig>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <SystemClock_Config+0xd6>
  {
    Error_Handler();
 800080a:	f001 fa21 	bl	8001c50 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 800080e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000812:	2100      	movs	r1, #0
 8000814:	2000      	movs	r0, #0
 8000816:	f005 f97b 	bl	8005b10 <HAL_RCC_MCOConfig>
}
 800081a:	bf00      	nop
 800081c:	3770      	adds	r7, #112	; 0x70
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	58024800 	.word	0x58024800

08000828 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 800082c:	4b13      	ldr	r3, [pc, #76]	; (800087c <MX_COMP1_Init+0x54>)
 800082e:	4a14      	ldr	r2, [pc, #80]	; (8000880 <MX_COMP1_Init+0x58>)
 8000830:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_IO1;
 8000832:	4b12      	ldr	r3, [pc, #72]	; (800087c <MX_COMP1_Init+0x54>)
 8000834:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8000838:	611a      	str	r2, [r3, #16]
  hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 800083a:	4b10      	ldr	r3, [pc, #64]	; (800087c <MX_COMP1_Init+0x54>)
 800083c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000840:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000842:	4b0e      	ldr	r3, [pc, #56]	; (800087c <MX_COMP1_Init+0x54>)
 8000844:	2200      	movs	r2, #0
 8000846:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_MEDIUM;
 8000848:	4b0c      	ldr	r3, [pc, #48]	; (800087c <MX_COMP1_Init+0x54>)
 800084a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800084e:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000850:	4b0a      	ldr	r3, [pc, #40]	; (800087c <MX_COMP1_Init+0x54>)
 8000852:	2200      	movs	r2, #0
 8000854:	61da      	str	r2, [r3, #28]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 8000856:	4b09      	ldr	r3, [pc, #36]	; (800087c <MX_COMP1_Init+0x54>)
 8000858:	2200      	movs	r2, #0
 800085a:	609a      	str	r2, [r3, #8]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 800085c:	4b07      	ldr	r3, [pc, #28]	; (800087c <MX_COMP1_Init+0x54>)
 800085e:	2200      	movs	r2, #0
 8000860:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000862:	4b06      	ldr	r3, [pc, #24]	; (800087c <MX_COMP1_Init+0x54>)
 8000864:	2200      	movs	r2, #0
 8000866:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000868:	4804      	ldr	r0, [pc, #16]	; (800087c <MX_COMP1_Init+0x54>)
 800086a:	f001 ff19 	bl	80026a0 <HAL_COMP_Init>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <MX_COMP1_Init+0x50>
  {
    Error_Handler();
 8000874:	f001 f9ec 	bl	8001c50 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8000878:	bf00      	nop
 800087a:	bd80      	pop	{r7, pc}
 800087c:	20009894 	.word	0x20009894
 8000880:	5800380c 	.word	0x5800380c

08000884 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8000888:	4b13      	ldr	r3, [pc, #76]	; (80008d8 <MX_COMP2_Init+0x54>)
 800088a:	4a14      	ldr	r2, [pc, #80]	; (80008dc <MX_COMP2_Init+0x58>)
 800088c:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InvertingInput = COMP_INPUT_MINUS_IO1;
 800088e:	4b12      	ldr	r3, [pc, #72]	; (80008d8 <MX_COMP2_Init+0x54>)
 8000890:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8000894:	611a      	str	r2, [r3, #16]
  hcomp2.Init.NonInvertingInput = COMP_INPUT_PLUS_IO2;
 8000896:	4b10      	ldr	r3, [pc, #64]	; (80008d8 <MX_COMP2_Init+0x54>)
 8000898:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800089c:	60da      	str	r2, [r3, #12]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800089e:	4b0e      	ldr	r3, [pc, #56]	; (80008d8 <MX_COMP2_Init+0x54>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	619a      	str	r2, [r3, #24]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_MEDIUM;
 80008a4:	4b0c      	ldr	r3, [pc, #48]	; (80008d8 <MX_COMP2_Init+0x54>)
 80008a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008aa:	615a      	str	r2, [r3, #20]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80008ac:	4b0a      	ldr	r3, [pc, #40]	; (80008d8 <MX_COMP2_Init+0x54>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	61da      	str	r2, [r3, #28]
  hcomp2.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 80008b2:	4b09      	ldr	r3, [pc, #36]	; (80008d8 <MX_COMP2_Init+0x54>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	609a      	str	r2, [r3, #8]
  hcomp2.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 80008b8:	4b07      	ldr	r3, [pc, #28]	; (80008d8 <MX_COMP2_Init+0x54>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	605a      	str	r2, [r3, #4]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80008be:	4b06      	ldr	r3, [pc, #24]	; (80008d8 <MX_COMP2_Init+0x54>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 80008c4:	4804      	ldr	r0, [pc, #16]	; (80008d8 <MX_COMP2_Init+0x54>)
 80008c6:	f001 feeb 	bl	80026a0 <HAL_COMP_Init>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <MX_COMP2_Init+0x50>
  {
    Error_Handler();
 80008d0:	f001 f9be 	bl	8001c50 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 80008d4:	bf00      	nop
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	20009c38 	.word	0x20009c38
 80008dc:	58003810 	.word	0x58003810

080008e0 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE END ETH_Init 0 */

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80008e4:	4b22      	ldr	r3, [pc, #136]	; (8000970 <MX_ETH_Init+0x90>)
 80008e6:	4a23      	ldr	r2, [pc, #140]	; (8000974 <MX_ETH_Init+0x94>)
 80008e8:	601a      	str	r2, [r3, #0]
  heth.Init.MACAddr[0] =   0x00;
 80008ea:	4b21      	ldr	r3, [pc, #132]	; (8000970 <MX_ETH_Init+0x90>)
 80008ec:	685b      	ldr	r3, [r3, #4]
 80008ee:	2200      	movs	r2, #0
 80008f0:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[1] =   0x80;
 80008f2:	4b1f      	ldr	r3, [pc, #124]	; (8000970 <MX_ETH_Init+0x90>)
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	3301      	adds	r3, #1
 80008f8:	2280      	movs	r2, #128	; 0x80
 80008fa:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[2] =   0xE1;
 80008fc:	4b1c      	ldr	r3, [pc, #112]	; (8000970 <MX_ETH_Init+0x90>)
 80008fe:	685b      	ldr	r3, [r3, #4]
 8000900:	3302      	adds	r3, #2
 8000902:	22e1      	movs	r2, #225	; 0xe1
 8000904:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[3] =   0x00;
 8000906:	4b1a      	ldr	r3, [pc, #104]	; (8000970 <MX_ETH_Init+0x90>)
 8000908:	685b      	ldr	r3, [r3, #4]
 800090a:	3303      	adds	r3, #3
 800090c:	2200      	movs	r2, #0
 800090e:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[4] =   0x00;
 8000910:	4b17      	ldr	r3, [pc, #92]	; (8000970 <MX_ETH_Init+0x90>)
 8000912:	685b      	ldr	r3, [r3, #4]
 8000914:	3304      	adds	r3, #4
 8000916:	2200      	movs	r2, #0
 8000918:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[5] =   0x00;
 800091a:	4b15      	ldr	r3, [pc, #84]	; (8000970 <MX_ETH_Init+0x90>)
 800091c:	685b      	ldr	r3, [r3, #4]
 800091e:	3305      	adds	r3, #5
 8000920:	2200      	movs	r2, #0
 8000922:	701a      	strb	r2, [r3, #0]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000924:	4b12      	ldr	r3, [pc, #72]	; (8000970 <MX_ETH_Init+0x90>)
 8000926:	2201      	movs	r2, #1
 8000928:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800092a:	4b11      	ldr	r3, [pc, #68]	; (8000970 <MX_ETH_Init+0x90>)
 800092c:	4a12      	ldr	r2, [pc, #72]	; (8000978 <MX_ETH_Init+0x98>)
 800092e:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000930:	4b0f      	ldr	r3, [pc, #60]	; (8000970 <MX_ETH_Init+0x90>)
 8000932:	4a12      	ldr	r2, [pc, #72]	; (800097c <MX_ETH_Init+0x9c>)
 8000934:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000936:	4b0e      	ldr	r3, [pc, #56]	; (8000970 <MX_ETH_Init+0x90>)
 8000938:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800093c:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800093e:	480c      	ldr	r0, [pc, #48]	; (8000970 <MX_ETH_Init+0x90>)
 8000940:	f003 fd78 	bl	8004434 <HAL_ETH_Init>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_ETH_Init+0x6e>
  {
    Error_Handler();
 800094a:	f001 f981 	bl	8001c50 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800094e:	2234      	movs	r2, #52	; 0x34
 8000950:	2100      	movs	r1, #0
 8000952:	480b      	ldr	r0, [pc, #44]	; (8000980 <MX_ETH_Init+0xa0>)
 8000954:	f00c fcb0 	bl	800d2b8 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000958:	4b09      	ldr	r3, [pc, #36]	; (8000980 <MX_ETH_Init+0xa0>)
 800095a:	2221      	movs	r2, #33	; 0x21
 800095c:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800095e:	4b08      	ldr	r3, [pc, #32]	; (8000980 <MX_ETH_Init+0xa0>)
 8000960:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000964:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000966:	4b06      	ldr	r3, [pc, #24]	; (8000980 <MX_ETH_Init+0xa0>)
 8000968:	2200      	movs	r2, #0
 800096a:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800096c:	bf00      	nop
 800096e:	bd80      	pop	{r7, pc}
 8000970:	20009d28 	.word	0x20009d28
 8000974:	40028000 	.word	0x40028000
 8000978:	20000088 	.word	0x20000088
 800097c:	20000028 	.word	0x20000028
 8000980:	20009db0 	.word	0x20009db0

08000984 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b08e      	sub	sp, #56	; 0x38
 8000988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800098a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800098e:	2200      	movs	r2, #0
 8000990:	601a      	str	r2, [r3, #0]
 8000992:	605a      	str	r2, [r3, #4]
 8000994:	609a      	str	r2, [r3, #8]
 8000996:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000998:	f107 031c 	add.w	r3, r7, #28
 800099c:	2200      	movs	r2, #0
 800099e:	601a      	str	r2, [r3, #0]
 80009a0:	605a      	str	r2, [r3, #4]
 80009a2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009a4:	463b      	mov	r3, r7
 80009a6:	2200      	movs	r2, #0
 80009a8:	601a      	str	r2, [r3, #0]
 80009aa:	605a      	str	r2, [r3, #4]
 80009ac:	609a      	str	r2, [r3, #8]
 80009ae:	60da      	str	r2, [r3, #12]
 80009b0:	611a      	str	r2, [r3, #16]
 80009b2:	615a      	str	r2, [r3, #20]
 80009b4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80009b6:	4b2c      	ldr	r3, [pc, #176]	; (8000a68 <MX_TIM2_Init+0xe4>)
 80009b8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80009bc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 275;
 80009be:	4b2a      	ldr	r3, [pc, #168]	; (8000a68 <MX_TIM2_Init+0xe4>)
 80009c0:	f240 1213 	movw	r2, #275	; 0x113
 80009c4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009c6:	4b28      	ldr	r3, [pc, #160]	; (8000a68 <MX_TIM2_Init+0xe4>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3;
 80009cc:	4b26      	ldr	r3, [pc, #152]	; (8000a68 <MX_TIM2_Init+0xe4>)
 80009ce:	2203      	movs	r2, #3
 80009d0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009d2:	4b25      	ldr	r3, [pc, #148]	; (8000a68 <MX_TIM2_Init+0xe4>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009d8:	4b23      	ldr	r3, [pc, #140]	; (8000a68 <MX_TIM2_Init+0xe4>)
 80009da:	2200      	movs	r2, #0
 80009dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80009de:	4822      	ldr	r0, [pc, #136]	; (8000a68 <MX_TIM2_Init+0xe4>)
 80009e0:	f006 fe34 	bl	800764c <HAL_TIM_Base_Init>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80009ea:	f001 f931 	bl	8001c50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009f2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80009f4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009f8:	4619      	mov	r1, r3
 80009fa:	481b      	ldr	r0, [pc, #108]	; (8000a68 <MX_TIM2_Init+0xe4>)
 80009fc:	f007 fa6c 	bl	8007ed8 <HAL_TIM_ConfigClockSource>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000a06:	f001 f923 	bl	8001c50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000a0a:	4817      	ldr	r0, [pc, #92]	; (8000a68 <MX_TIM2_Init+0xe4>)
 8000a0c:	f006 ff5d 	bl	80078ca <HAL_TIM_PWM_Init>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000a16:	f001 f91b 	bl	8001c50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a22:	f107 031c 	add.w	r3, r7, #28
 8000a26:	4619      	mov	r1, r3
 8000a28:	480f      	ldr	r0, [pc, #60]	; (8000a68 <MX_TIM2_Init+0xe4>)
 8000a2a:	f007 ff83 	bl	8008934 <HAL_TIMEx_MasterConfigSynchronization>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000a34:	f001 f90c 	bl	8001c50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a38:	2360      	movs	r3, #96	; 0x60
 8000a3a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a40:	2300      	movs	r3, #0
 8000a42:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a44:	2300      	movs	r3, #0
 8000a46:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a48:	463b      	mov	r3, r7
 8000a4a:	2204      	movs	r2, #4
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	4806      	ldr	r0, [pc, #24]	; (8000a68 <MX_TIM2_Init+0xe4>)
 8000a50:	f007 f932 	bl	8007cb8 <HAL_TIM_PWM_ConfigChannel>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000a5a:	f001 f8f9 	bl	8001c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a5e:	bf00      	nop
 8000a60:	3738      	adds	r7, #56	; 0x38
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	20009c64 	.word	0x20009c64

08000a6c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b088      	sub	sp, #32
 8000a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a72:	f107 0310 	add.w	r3, r7, #16
 8000a76:	2200      	movs	r2, #0
 8000a78:	601a      	str	r2, [r3, #0]
 8000a7a:	605a      	str	r2, [r3, #4]
 8000a7c:	609a      	str	r2, [r3, #8]
 8000a7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a80:	1d3b      	adds	r3, r7, #4
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]
 8000a86:	605a      	str	r2, [r3, #4]
 8000a88:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a8a:	4b1d      	ldr	r3, [pc, #116]	; (8000b00 <MX_TIM3_Init+0x94>)
 8000a8c:	4a1d      	ldr	r2, [pc, #116]	; (8000b04 <MX_TIM3_Init+0x98>)
 8000a8e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 275;
 8000a90:	4b1b      	ldr	r3, [pc, #108]	; (8000b00 <MX_TIM3_Init+0x94>)
 8000a92:	f240 1213 	movw	r2, #275	; 0x113
 8000a96:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a98:	4b19      	ldr	r3, [pc, #100]	; (8000b00 <MX_TIM3_Init+0x94>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8000a9e:	4b18      	ldr	r3, [pc, #96]	; (8000b00 <MX_TIM3_Init+0x94>)
 8000aa0:	2264      	movs	r2, #100	; 0x64
 8000aa2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aa4:	4b16      	ldr	r3, [pc, #88]	; (8000b00 <MX_TIM3_Init+0x94>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aaa:	4b15      	ldr	r3, [pc, #84]	; (8000b00 <MX_TIM3_Init+0x94>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000ab0:	4813      	ldr	r0, [pc, #76]	; (8000b00 <MX_TIM3_Init+0x94>)
 8000ab2:	f006 fdcb 	bl	800764c <HAL_TIM_Base_Init>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d001      	beq.n	8000ac0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000abc:	f001 f8c8 	bl	8001c50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ac0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ac4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000ac6:	f107 0310 	add.w	r3, r7, #16
 8000aca:	4619      	mov	r1, r3
 8000acc:	480c      	ldr	r0, [pc, #48]	; (8000b00 <MX_TIM3_Init+0x94>)
 8000ace:	f007 fa03 	bl	8007ed8 <HAL_TIM_ConfigClockSource>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d001      	beq.n	8000adc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000ad8:	f001 f8ba 	bl	8001c50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000adc:	2300      	movs	r3, #0
 8000ade:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000ae4:	1d3b      	adds	r3, r7, #4
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	4805      	ldr	r0, [pc, #20]	; (8000b00 <MX_TIM3_Init+0x94>)
 8000aea:	f007 ff23 	bl	8008934 <HAL_TIMEx_MasterConfigSynchronization>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d001      	beq.n	8000af8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000af4:	f001 f8ac 	bl	8001c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000af8:	bf00      	nop
 8000afa:	3720      	adds	r7, #32
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	200098c0 	.word	0x200098c0
 8000b04:	40000400 	.word	0x40000400

08000b08 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b092      	sub	sp, #72	; 0x48
 8000b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b0e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b12:	2200      	movs	r2, #0
 8000b14:	601a      	str	r2, [r3, #0]
 8000b16:	605a      	str	r2, [r3, #4]
 8000b18:	609a      	str	r2, [r3, #8]
 8000b1a:	60da      	str	r2, [r3, #12]
 8000b1c:	611a      	str	r2, [r3, #16]
 8000b1e:	615a      	str	r2, [r3, #20]
 8000b20:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b22:	463b      	mov	r3, r7
 8000b24:	222c      	movs	r2, #44	; 0x2c
 8000b26:	2100      	movs	r1, #0
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f00c fbc5 	bl	800d2b8 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000b2e:	4b31      	ldr	r3, [pc, #196]	; (8000bf4 <MX_TIM17_Init+0xec>)
 8000b30:	4a31      	ldr	r2, [pc, #196]	; (8000bf8 <MX_TIM17_Init+0xf0>)
 8000b32:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8000b34:	4b2f      	ldr	r3, [pc, #188]	; (8000bf4 <MX_TIM17_Init+0xec>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b3a:	4b2e      	ldr	r3, [pc, #184]	; (8000bf4 <MX_TIM17_Init+0xec>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8000b40:	4b2c      	ldr	r3, [pc, #176]	; (8000bf4 <MX_TIM17_Init+0xec>)
 8000b42:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000b46:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b48:	4b2a      	ldr	r3, [pc, #168]	; (8000bf4 <MX_TIM17_Init+0xec>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000b4e:	4b29      	ldr	r3, [pc, #164]	; (8000bf4 <MX_TIM17_Init+0xec>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b54:	4b27      	ldr	r3, [pc, #156]	; (8000bf4 <MX_TIM17_Init+0xec>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000b5a:	4826      	ldr	r0, [pc, #152]	; (8000bf4 <MX_TIM17_Init+0xec>)
 8000b5c:	f006 fd76 	bl	800764c <HAL_TIM_Base_Init>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 8000b66:	f001 f873 	bl	8001c50 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim17) != HAL_OK)
 8000b6a:	4822      	ldr	r0, [pc, #136]	; (8000bf4 <MX_TIM17_Init+0xec>)
 8000b6c:	f006 fe4c 	bl	8007808 <HAL_TIM_OC_Init>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 8000b76:	f001 f86b 	bl	8001c50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b82:	2300      	movs	r3, #0
 8000b84:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b86:	2300      	movs	r3, #0
 8000b88:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b92:	2300      	movs	r3, #0
 8000b94:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_OC_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b96:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	4815      	ldr	r0, [pc, #84]	; (8000bf4 <MX_TIM17_Init+0xec>)
 8000ba0:	f007 f814 	bl	8007bcc <HAL_TIM_OC_ConfigChannel>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <MX_TIM17_Init+0xa6>
  {
    Error_Handler();
 8000baa:	f001 f851 	bl	8001c50 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000bc2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bc6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000bd0:	463b      	mov	r3, r7
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	4807      	ldr	r0, [pc, #28]	; (8000bf4 <MX_TIM17_Init+0xec>)
 8000bd6:	f007 ff49 	bl	8008a6c <HAL_TIMEx_ConfigBreakDeadTime>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <MX_TIM17_Init+0xdc>
  {
    Error_Handler();
 8000be0:	f001 f836 	bl	8001c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8000be4:	4803      	ldr	r0, [pc, #12]	; (8000bf4 <MX_TIM17_Init+0xec>)
 8000be6:	f001 fad5 	bl	8002194 <HAL_TIM_MspPostInit>

}
 8000bea:	bf00      	nop
 8000bec:	3748      	adds	r7, #72	; 0x48
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	20009668 	.word	0x20009668
 8000bf8:	40014800 	.word	0x40014800

08000bfc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000c00:	4b22      	ldr	r3, [pc, #136]	; (8000c8c <MX_USART3_UART_Init+0x90>)
 8000c02:	4a23      	ldr	r2, [pc, #140]	; (8000c90 <MX_USART3_UART_Init+0x94>)
 8000c04:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000c06:	4b21      	ldr	r3, [pc, #132]	; (8000c8c <MX_USART3_UART_Init+0x90>)
 8000c08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c0c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c0e:	4b1f      	ldr	r3, [pc, #124]	; (8000c8c <MX_USART3_UART_Init+0x90>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000c14:	4b1d      	ldr	r3, [pc, #116]	; (8000c8c <MX_USART3_UART_Init+0x90>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000c1a:	4b1c      	ldr	r3, [pc, #112]	; (8000c8c <MX_USART3_UART_Init+0x90>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000c20:	4b1a      	ldr	r3, [pc, #104]	; (8000c8c <MX_USART3_UART_Init+0x90>)
 8000c22:	220c      	movs	r2, #12
 8000c24:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c26:	4b19      	ldr	r3, [pc, #100]	; (8000c8c <MX_USART3_UART_Init+0x90>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c2c:	4b17      	ldr	r3, [pc, #92]	; (8000c8c <MX_USART3_UART_Init+0x90>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c32:	4b16      	ldr	r3, [pc, #88]	; (8000c8c <MX_USART3_UART_Init+0x90>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c38:	4b14      	ldr	r3, [pc, #80]	; (8000c8c <MX_USART3_UART_Init+0x90>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c3e:	4b13      	ldr	r3, [pc, #76]	; (8000c8c <MX_USART3_UART_Init+0x90>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000c44:	4811      	ldr	r0, [pc, #68]	; (8000c8c <MX_USART3_UART_Init+0x90>)
 8000c46:	f007 ffad 	bl	8008ba4 <HAL_UART_Init>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000c50:	f000 fffe 	bl	8001c50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c54:	2100      	movs	r1, #0
 8000c56:	480d      	ldr	r0, [pc, #52]	; (8000c8c <MX_USART3_UART_Init+0x90>)
 8000c58:	f008 fff8 	bl	8009c4c <HAL_UARTEx_SetTxFifoThreshold>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000c62:	f000 fff5 	bl	8001c50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c66:	2100      	movs	r1, #0
 8000c68:	4808      	ldr	r0, [pc, #32]	; (8000c8c <MX_USART3_UART_Init+0x90>)
 8000c6a:	f009 f82d 	bl	8009cc8 <HAL_UARTEx_SetRxFifoThreshold>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d001      	beq.n	8000c78 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000c74:	f000 ffec 	bl	8001c50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000c78:	4804      	ldr	r0, [pc, #16]	; (8000c8c <MX_USART3_UART_Init+0x90>)
 8000c7a:	f008 ffae 	bl	8009bda <HAL_UARTEx_DisableFifoMode>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000c84:	f000 ffe4 	bl	8001c50 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000c88:	bf00      	nop
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	20009560 	.word	0x20009560
 8000c90:	40004800 	.word	0x40004800

08000c94 <MX_USB_OTG_HS_USB_Init>:
  * @brief USB_OTG_HS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_HS_USB_Init(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 1 */
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8000c98:	bf00      	nop
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
	...

08000ca4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000caa:	4b15      	ldr	r3, [pc, #84]	; (8000d00 <MX_DMA_Init+0x5c>)
 8000cac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000cb0:	4a13      	ldr	r2, [pc, #76]	; (8000d00 <MX_DMA_Init+0x5c>)
 8000cb2:	f043 0301 	orr.w	r3, r3, #1
 8000cb6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000cba:	4b11      	ldr	r3, [pc, #68]	; (8000d00 <MX_DMA_Init+0x5c>)
 8000cbc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000cc0:	f003 0301 	and.w	r3, r3, #1
 8000cc4:	607b      	str	r3, [r7, #4]
 8000cc6:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000cc8:	2200      	movs	r2, #0
 8000cca:	2105      	movs	r1, #5
 8000ccc:	200b      	movs	r0, #11
 8000cce:	f001 fec9 	bl	8002a64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000cd2:	200b      	movs	r0, #11
 8000cd4:	f001 fee0 	bl	8002a98 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 11, 0);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	210b      	movs	r1, #11
 8000cdc:	200c      	movs	r0, #12
 8000cde:	f001 fec1 	bl	8002a64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000ce2:	200c      	movs	r0, #12
 8000ce4:	f001 fed8 	bl	8002a98 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 11, 0);
 8000ce8:	2200      	movs	r2, #0
 8000cea:	210b      	movs	r1, #11
 8000cec:	200d      	movs	r0, #13
 8000cee:	f001 feb9 	bl	8002a64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000cf2:	200d      	movs	r0, #13
 8000cf4:	f001 fed0 	bl	8002a98 <HAL_NVIC_EnableIRQ>

}
 8000cf8:	bf00      	nop
 8000cfa:	3708      	adds	r7, #8
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	58024400 	.word	0x58024400

08000d04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b08e      	sub	sp, #56	; 0x38
 8000d08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d0e:	2200      	movs	r2, #0
 8000d10:	601a      	str	r2, [r3, #0]
 8000d12:	605a      	str	r2, [r3, #4]
 8000d14:	609a      	str	r2, [r3, #8]
 8000d16:	60da      	str	r2, [r3, #12]
 8000d18:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d1a:	4bb5      	ldr	r3, [pc, #724]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000d1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d20:	4ab3      	ldr	r2, [pc, #716]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000d22:	f043 0310 	orr.w	r3, r3, #16
 8000d26:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d2a:	4bb1      	ldr	r3, [pc, #708]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000d2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d30:	f003 0310 	and.w	r3, r3, #16
 8000d34:	623b      	str	r3, [r7, #32]
 8000d36:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d38:	4bad      	ldr	r3, [pc, #692]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000d3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d3e:	4aac      	ldr	r2, [pc, #688]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000d40:	f043 0304 	orr.w	r3, r3, #4
 8000d44:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d48:	4ba9      	ldr	r3, [pc, #676]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000d4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d4e:	f003 0304 	and.w	r3, r3, #4
 8000d52:	61fb      	str	r3, [r7, #28]
 8000d54:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d56:	4ba6      	ldr	r3, [pc, #664]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000d58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d5c:	4aa4      	ldr	r2, [pc, #656]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000d5e:	f043 0320 	orr.w	r3, r3, #32
 8000d62:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d66:	4ba2      	ldr	r3, [pc, #648]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000d68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d6c:	f003 0320 	and.w	r3, r3, #32
 8000d70:	61bb      	str	r3, [r7, #24]
 8000d72:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d74:	4b9e      	ldr	r3, [pc, #632]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000d76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d7a:	4a9d      	ldr	r2, [pc, #628]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000d7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d80:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d84:	4b9a      	ldr	r3, [pc, #616]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000d86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d8e:	617b      	str	r3, [r7, #20]
 8000d90:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d92:	4b97      	ldr	r3, [pc, #604]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000d94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d98:	4a95      	ldr	r2, [pc, #596]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000d9a:	f043 0301 	orr.w	r3, r3, #1
 8000d9e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000da2:	4b93      	ldr	r3, [pc, #588]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000da4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000da8:	f003 0301 	and.w	r3, r3, #1
 8000dac:	613b      	str	r3, [r7, #16]
 8000dae:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000db0:	4b8f      	ldr	r3, [pc, #572]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000db2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000db6:	4a8e      	ldr	r2, [pc, #568]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000db8:	f043 0302 	orr.w	r3, r3, #2
 8000dbc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000dc0:	4b8b      	ldr	r3, [pc, #556]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000dc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dc6:	f003 0302 	and.w	r3, r3, #2
 8000dca:	60fb      	str	r3, [r7, #12]
 8000dcc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dce:	4b88      	ldr	r3, [pc, #544]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000dd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dd4:	4a86      	ldr	r2, [pc, #536]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000dd6:	f043 0308 	orr.w	r3, r3, #8
 8000dda:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000dde:	4b84      	ldr	r3, [pc, #528]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000de0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000de4:	f003 0308 	and.w	r3, r3, #8
 8000de8:	60bb      	str	r3, [r7, #8]
 8000dea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000dec:	4b80      	ldr	r3, [pc, #512]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000dee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000df2:	4a7f      	ldr	r2, [pc, #508]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000df4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000df8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000dfc:	4b7c      	ldr	r3, [pc, #496]	; (8000ff0 <MX_GPIO_Init+0x2ec>)
 8000dfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e06:	607b      	str	r3, [r7, #4]
 8000e08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RW_LCD_Pin|D0_LCD_Pin|D1_LCD_Pin|D2_LCD_Pin
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8000e10:	4878      	ldr	r0, [pc, #480]	; (8000ff4 <MX_GPIO_Init+0x2f0>)
 8000e12:	f004 f8e5 	bl	8004fe0 <HAL_GPIO_WritePin>
                          |D3_LCD_Pin|RS_LCD_Pin|LINE_ST_Pin|E_LCD_Pin
                          |LED_YELLOW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, S0_Pin|S1_Pin|S2_Pin|S3_Pin, GPIO_PIN_RESET);
 8000e16:	2200      	movs	r2, #0
 8000e18:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8000e1c:	4876      	ldr	r0, [pc, #472]	; (8000ff8 <MX_GPIO_Init+0x2f4>)
 8000e1e:	f004 f8df 	bl	8004fe0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LIGHT_CONTROL_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8000e22:	2200      	movs	r2, #0
 8000e24:	f244 4101 	movw	r1, #17409	; 0x4401
 8000e28:	4874      	ldr	r0, [pc, #464]	; (8000ffc <MX_GPIO_Init+0x2f8>)
 8000e2a:	f004 f8d9 	bl	8004fe0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_FS_PWR_EN_Pin|ROW0_Pin|ROW1_Pin|ROW2_Pin
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f240 410f 	movw	r1, #1039	; 0x40f
 8000e34:	4872      	ldr	r0, [pc, #456]	; (8001000 <MX_GPIO_Init+0x2fc>)
 8000e36:	f004 f8d3 	bl	8004fe0 <HAL_GPIO_WritePin>
                          |ROW3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RW_LCD_Pin D0_LCD_Pin D1_LCD_Pin D2_LCD_Pin
                           D3_LCD_Pin RS_LCD_Pin LINE_ST_Pin E_LCD_Pin
                           LED_YELLOW_Pin */
  GPIO_InitStruct.Pin = RW_LCD_Pin|D0_LCD_Pin|D1_LCD_Pin|D2_LCD_Pin
 8000e3a:	f240 13ff 	movw	r3, #511	; 0x1ff
 8000e3e:	627b      	str	r3, [r7, #36]	; 0x24
                          |D3_LCD_Pin|RS_LCD_Pin|LINE_ST_Pin|E_LCD_Pin
                          |LED_YELLOW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e40:	2301      	movs	r3, #1
 8000e42:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e44:	2300      	movs	r3, #0
 8000e46:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e50:	4619      	mov	r1, r3
 8000e52:	4868      	ldr	r0, [pc, #416]	; (8000ff4 <MX_GPIO_Init+0x2f0>)
 8000e54:	f003 ff04 	bl	8004c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e62:	2300      	movs	r3, #0
 8000e64:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	4865      	ldr	r0, [pc, #404]	; (8001004 <MX_GPIO_Init+0x300>)
 8000e6e:	f003 fef7 	bl	8004c60 <HAL_GPIO_Init>

  /*Configure GPIO pins : MUX1_Pin MUX2_Pin MUX3_Pin MUX4_Pin
                           MUX5_Pin MUX6_Pin MUX7_Pin MUX8_Pin */
  GPIO_InitStruct.Pin = MUX1_Pin|MUX2_Pin|MUX3_Pin|MUX4_Pin
 8000e72:	23ff      	movs	r3, #255	; 0xff
 8000e74:	627b      	str	r3, [r7, #36]	; 0x24
                          |MUX5_Pin|MUX6_Pin|MUX7_Pin|MUX8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e76:	2300      	movs	r3, #0
 8000e78:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e82:	4619      	mov	r1, r3
 8000e84:	485c      	ldr	r0, [pc, #368]	; (8000ff8 <MX_GPIO_Init+0x2f4>)
 8000e86:	f003 feeb 	bl	8004c60 <HAL_GPIO_Init>

  /*Configure GPIO pins : S0_Pin S1_Pin S2_Pin S3_Pin */
  GPIO_InitStruct.Pin = S0_Pin|S1_Pin|S2_Pin|S3_Pin;
 8000e8a:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000e8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e90:	2301      	movs	r3, #1
 8000e92:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e94:	2300      	movs	r3, #0
 8000e96:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	4855      	ldr	r0, [pc, #340]	; (8000ff8 <MX_GPIO_Init+0x2f4>)
 8000ea4:	f003 fedc 	bl	8004c60 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LIGHT_CONTROL_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LIGHT_CONTROL_Pin|LED_RED_Pin;
 8000ea8:	f244 4301 	movw	r3, #17409	; 0x4401
 8000eac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	484e      	ldr	r0, [pc, #312]	; (8000ffc <MX_GPIO_Init+0x2f8>)
 8000ec2:	f003 fecd 	bl	8004c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : CONTAINER_DETECT_Pin */
  GPIO_InitStruct.Pin = CONTAINER_DETECT_Pin;
 8000ec6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000eca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CONTAINER_DETECT_GPIO_Port, &GPIO_InitStruct);
 8000ed4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4846      	ldr	r0, [pc, #280]	; (8000ff4 <MX_GPIO_Init+0x2f0>)
 8000edc:	f003 fec0 	bl	8004c60 <HAL_GPIO_Init>

  /*Configure GPIO pins : LINE1_EOS_Pin LINE2_EOS_Pin */
  GPIO_InitStruct.Pin = LINE1_EOS_Pin|LINE2_EOS_Pin;
 8000ee0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000ee4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eea:	2300      	movs	r3, #0
 8000eec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000eee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	483f      	ldr	r0, [pc, #252]	; (8000ff4 <MX_GPIO_Init+0x2f0>)
 8000ef6:	f003 feb3 	bl	8004c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000efa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000efe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f00:	2302      	movs	r3, #2
 8000f02:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f04:	2300      	movs	r3, #0
 8000f06:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000f0c:	2304      	movs	r3, #4
 8000f0e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f14:	4619      	mov	r1, r3
 8000f16:	4839      	ldr	r0, [pc, #228]	; (8000ffc <MX_GPIO_Init+0x2f8>)
 8000f18:	f003 fea2 	bl	8004c60 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_FS_PWR_EN_Pin ROW0_Pin ROW1_Pin ROW2_Pin
                           ROW3_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin|ROW0_Pin|ROW1_Pin|ROW2_Pin
 8000f1c:	f240 430f 	movw	r3, #1039	; 0x40f
 8000f20:	627b      	str	r3, [r7, #36]	; 0x24
                          |ROW3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f22:	2301      	movs	r3, #1
 8000f24:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f32:	4619      	mov	r1, r3
 8000f34:	4832      	ldr	r0, [pc, #200]	; (8001000 <MX_GPIO_Init+0x2fc>)
 8000f36:	f003 fe93 	bl	8004c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000f3a:	2380      	movs	r3, #128	; 0x80
 8000f3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f3e:	4b32      	ldr	r3, [pc, #200]	; (8001008 <MX_GPIO_Init+0x304>)
 8000f40:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f42:	2300      	movs	r3, #0
 8000f44:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000f46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	482f      	ldr	r0, [pc, #188]	; (800100c <MX_GPIO_Init+0x308>)
 8000f4e:	f003 fe87 	bl	8004c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000f52:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f56:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f58:	2302      	movs	r3, #2
 8000f5a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f60:	2300      	movs	r3, #0
 8000f62:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000f64:	2300      	movs	r3, #0
 8000f66:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	4828      	ldr	r0, [pc, #160]	; (8001010 <MX_GPIO_Init+0x30c>)
 8000f70:	f003 fe76 	bl	8004c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_FS_VBUS_Pin;
 8000f74:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000f82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f86:	4619      	mov	r1, r3
 8000f88:	4821      	ldr	r0, [pc, #132]	; (8001010 <MX_GPIO_Init+0x30c>)
 8000f8a:	f003 fe69 	bl	8004c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8000f8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f92:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f94:	2302      	movs	r3, #2
 8000f96:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8000fa0:	230a      	movs	r3, #10
 8000fa2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8000fa4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fa8:	4619      	mov	r1, r3
 8000faa:	4819      	ldr	r0, [pc, #100]	; (8001010 <MX_GPIO_Init+0x30c>)
 8000fac:	f003 fe58 	bl	8004c60 <HAL_GPIO_Init>

  /*Configure GPIO pins : COL0_Pin COL1_Pin COL2_Pin COL3_Pin */
  GPIO_InitStruct.Pin = COL0_Pin|COL1_Pin|COL2_Pin|COL3_Pin;
 8000fb0:	23f0      	movs	r3, #240	; 0xf0
 8000fb2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000fb8:	2302      	movs	r3, #2
 8000fba:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	480f      	ldr	r0, [pc, #60]	; (8001000 <MX_GPIO_Init+0x2fc>)
 8000fc4:	f003 fe4c 	bl	8004c60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000fc8:	2340      	movs	r3, #64	; 0x40
 8000fca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fcc:	2302      	movs	r3, #2
 8000fce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000fd8:	2307      	movs	r3, #7
 8000fda:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fdc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4806      	ldr	r0, [pc, #24]	; (8000ffc <MX_GPIO_Init+0x2f8>)
 8000fe4:	f003 fe3c 	bl	8004c60 <HAL_GPIO_Init>

}
 8000fe8:	bf00      	nop
 8000fea:	3738      	adds	r7, #56	; 0x38
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	58024400 	.word	0x58024400
 8000ff4:	58021000 	.word	0x58021000
 8000ff8:	58021400 	.word	0x58021400
 8000ffc:	58020400 	.word	0x58020400
 8001000:	58020c00 	.word	0x58020c00
 8001004:	58020800 	.word	0x58020800
 8001008:	11110000 	.word	0x11110000
 800100c:	58021800 	.word	0x58021800
 8001010:	58020000 	.word	0x58020000

08001014 <StartLCDTask>:
  * @brief  Function implementing the LCDTask thread.
  * @param  argument: Not used
  * @retval None
  */
void StartLCDTask(void *argument)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  /* Infinite loop */

	TuningLCD();
 800101c:	f000 fcea 	bl	80019f4 <TuningLCD>

	for(;;)
	{
	//	osEventFlagsWait(event_group_1_id, FLAG_REQUEST_LCD_UPDATE, osFlagsWaitAny, osWaitForever);

		CommandLCD(0x01);   		// clear LCD pointer to 0 adsress SDRAM
 8001020:	2001      	movs	r0, #1
 8001022:	f000 fd41 	bl	8001aa8 <CommandLCD>
		osDelay(3);
 8001026:	2003      	movs	r0, #3
 8001028:	f008 fffd 	bl	800a026 <osDelay>
		WriteLCD(PositionLCD[0]);
 800102c:	4b20      	ldr	r3, [pc, #128]	; (80010b0 <StartLCDTask+0x9c>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	4618      	mov	r0, r3
 8001032:	f000 fd85 	bl	8001b40 <WriteLCD>
		osDelay(2);
 8001036:	2002      	movs	r0, #2
 8001038:	f008 fff5 	bl	800a026 <osDelay>
		WriteLCD(PositionLCD[1]);
 800103c:	4b1c      	ldr	r3, [pc, #112]	; (80010b0 <StartLCDTask+0x9c>)
 800103e:	785b      	ldrb	r3, [r3, #1]
 8001040:	4618      	mov	r0, r3
 8001042:	f000 fd7d 	bl	8001b40 <WriteLCD>
		osDelay(2);
 8001046:	2002      	movs	r0, #2
 8001048:	f008 ffed 	bl	800a026 <osDelay>
		WriteLCD(PositionLCD[2]);
 800104c:	4b18      	ldr	r3, [pc, #96]	; (80010b0 <StartLCDTask+0x9c>)
 800104e:	789b      	ldrb	r3, [r3, #2]
 8001050:	4618      	mov	r0, r3
 8001052:	f000 fd75 	bl	8001b40 <WriteLCD>
		osDelay(2);
 8001056:	2002      	movs	r0, #2
 8001058:	f008 ffe5 	bl	800a026 <osDelay>
		WriteLCD(PositionLCD[3]);
 800105c:	4b14      	ldr	r3, [pc, #80]	; (80010b0 <StartLCDTask+0x9c>)
 800105e:	78db      	ldrb	r3, [r3, #3]
 8001060:	4618      	mov	r0, r3
 8001062:	f000 fd6d 	bl	8001b40 <WriteLCD>
		osDelay(2);
 8001066:	2002      	movs	r0, #2
 8001068:	f008 ffdd 	bl	800a026 <osDelay>
		WriteLCD(PositionLCD[4]);
 800106c:	4b10      	ldr	r3, [pc, #64]	; (80010b0 <StartLCDTask+0x9c>)
 800106e:	791b      	ldrb	r3, [r3, #4]
 8001070:	4618      	mov	r0, r3
 8001072:	f000 fd65 	bl	8001b40 <WriteLCD>
		osDelay(2);
 8001076:	2002      	movs	r0, #2
 8001078:	f008 ffd5 	bl	800a026 <osDelay>
		WriteLCD(PositionLCD[5]);
 800107c:	4b0c      	ldr	r3, [pc, #48]	; (80010b0 <StartLCDTask+0x9c>)
 800107e:	795b      	ldrb	r3, [r3, #5]
 8001080:	4618      	mov	r0, r3
 8001082:	f000 fd5d 	bl	8001b40 <WriteLCD>
		osDelay(2);
 8001086:	2002      	movs	r0, #2
 8001088:	f008 ffcd 	bl	800a026 <osDelay>
		WriteLCD(PositionLCD[6]);
 800108c:	4b08      	ldr	r3, [pc, #32]	; (80010b0 <StartLCDTask+0x9c>)
 800108e:	799b      	ldrb	r3, [r3, #6]
 8001090:	4618      	mov	r0, r3
 8001092:	f000 fd55 	bl	8001b40 <WriteLCD>
		osDelay(2);
 8001096:	2002      	movs	r0, #2
 8001098:	f008 ffc5 	bl	800a026 <osDelay>
		WriteLCD(PositionLCD[7]);
 800109c:	4b04      	ldr	r3, [pc, #16]	; (80010b0 <StartLCDTask+0x9c>)
 800109e:	79db      	ldrb	r3, [r3, #7]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f000 fd4d 	bl	8001b40 <WriteLCD>
		osDelay(2);
 80010a6:	2002      	movs	r0, #2
 80010a8:	f008 ffbd 	bl	800a026 <osDelay>
		CommandLCD(0x01);   		// clear LCD pointer to 0 adsress SDRAM
 80010ac:	e7b8      	b.n	8001020 <StartLCDTask+0xc>
 80010ae:	bf00      	nop
 80010b0:	20009c28 	.word	0x20009c28

080010b4 <StartKeyboardTask>:
  * @brief  Function implementing the LCDTask thread.
  * @param  argument: Not used
  * @retval None
  */
void StartKeyboardTask(void *argument)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b088      	sub	sp, #32
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 80010bc:	2300      	movs	r3, #0
 80010be:	77fb      	strb	r3, [r7, #31]
	uint32_t key_current_state = 0, key_previous_state = 0, key_current_status = 0, key_previous_status = 0, key_event_status = 0;
 80010c0:	2300      	movs	r3, #0
 80010c2:	61bb      	str	r3, [r7, #24]
 80010c4:	2300      	movs	r3, #0
 80010c6:	617b      	str	r3, [r7, #20]
 80010c8:	2300      	movs	r3, #0
 80010ca:	613b      	str	r3, [r7, #16]
 80010cc:	2300      	movs	r3, #0
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	2300      	movs	r3, #0
 80010d2:	60bb      	str	r3, [r7, #8]
	   *	in memory:
	   *
	   *				D#0*C987B654A321
	   */

	  for(i=0; i<4; i++)
 80010d4:	2300      	movs	r3, #0
 80010d6:	77fb      	strb	r3, [r7, #31]
 80010d8:	e029      	b.n	800112e <StartKeyboardTask+0x7a>
	  {
		  KEY_GPIO_Port->BSRR |= (ROW0_Pin << i); // set row
 80010da:	4ba4      	ldr	r3, [pc, #656]	; (800136c <StartKeyboardTask+0x2b8>)
 80010dc:	699b      	ldr	r3, [r3, #24]
 80010de:	7ffa      	ldrb	r2, [r7, #31]
 80010e0:	2101      	movs	r1, #1
 80010e2:	fa01 f202 	lsl.w	r2, r1, r2
 80010e6:	4611      	mov	r1, r2
 80010e8:	4aa0      	ldr	r2, [pc, #640]	; (800136c <StartKeyboardTask+0x2b8>)
 80010ea:	430b      	orrs	r3, r1
 80010ec:	6193      	str	r3, [r2, #24]
		  HAL_Delay(1);
 80010ee:	2001      	movs	r0, #1
 80010f0:	f001 fa9e 	bl	8002630 <HAL_Delay>
		  key_current_state |= ( ((KEY_GPIO_Port->IDR & 0x000000f0) >> 4) << (i * 4) );
 80010f4:	4b9d      	ldr	r3, [pc, #628]	; (800136c <StartKeyboardTask+0x2b8>)
 80010f6:	691b      	ldr	r3, [r3, #16]
 80010f8:	091b      	lsrs	r3, r3, #4
 80010fa:	f003 020f 	and.w	r2, r3, #15
 80010fe:	7ffb      	ldrb	r3, [r7, #31]
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	fa02 f303 	lsl.w	r3, r2, r3
 8001106:	69ba      	ldr	r2, [r7, #24]
 8001108:	4313      	orrs	r3, r2
 800110a:	61bb      	str	r3, [r7, #24]
		  KEY_GPIO_Port->BSRR |= (ROW0_Pin << (i + 16)); // clear row
 800110c:	4b97      	ldr	r3, [pc, #604]	; (800136c <StartKeyboardTask+0x2b8>)
 800110e:	699b      	ldr	r3, [r3, #24]
 8001110:	7ffa      	ldrb	r2, [r7, #31]
 8001112:	3210      	adds	r2, #16
 8001114:	2101      	movs	r1, #1
 8001116:	fa01 f202 	lsl.w	r2, r1, r2
 800111a:	4611      	mov	r1, r2
 800111c:	4a93      	ldr	r2, [pc, #588]	; (800136c <StartKeyboardTask+0x2b8>)
 800111e:	430b      	orrs	r3, r1
 8001120:	6193      	str	r3, [r2, #24]
		  HAL_Delay(1);
 8001122:	2001      	movs	r0, #1
 8001124:	f001 fa84 	bl	8002630 <HAL_Delay>
	  for(i=0; i<4; i++)
 8001128:	7ffb      	ldrb	r3, [r7, #31]
 800112a:	3301      	adds	r3, #1
 800112c:	77fb      	strb	r3, [r7, #31]
 800112e:	7ffb      	ldrb	r3, [r7, #31]
 8001130:	2b03      	cmp	r3, #3
 8001132:	d9d2      	bls.n	80010da <StartKeyboardTask+0x26>
	  }

	  for (i=0; i<16; i++)
 8001134:	2300      	movs	r3, #0
 8001136:	77fb      	strb	r3, [r7, #31]
 8001138:	e049      	b.n	80011ce <StartKeyboardTask+0x11a>
	  {
		  if (key_current_state & (1 << i))
 800113a:	7ffb      	ldrb	r3, [r7, #31]
 800113c:	2201      	movs	r2, #1
 800113e:	fa02 f303 	lsl.w	r3, r2, r3
 8001142:	461a      	mov	r2, r3
 8001144:	69bb      	ldr	r3, [r7, #24]
 8001146:	4013      	ands	r3, r2
 8001148:	2b00      	cmp	r3, #0
 800114a:	d011      	beq.n	8001170 <StartKeyboardTask+0xbc>
		  {
			  if (key_previous_state & (1 << i))
 800114c:	7ffb      	ldrb	r3, [r7, #31]
 800114e:	2201      	movs	r2, #1
 8001150:	fa02 f303 	lsl.w	r3, r2, r3
 8001154:	461a      	mov	r2, r3
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	4013      	ands	r3, r2
 800115a:	2b00      	cmp	r3, #0
 800115c:	d01a      	beq.n	8001194 <StartKeyboardTask+0xe0>
			  {
				  key_current_status |= (1 << i);
 800115e:	7ffb      	ldrb	r3, [r7, #31]
 8001160:	2201      	movs	r2, #1
 8001162:	fa02 f303 	lsl.w	r3, r2, r3
 8001166:	461a      	mov	r2, r3
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	4313      	orrs	r3, r2
 800116c:	613b      	str	r3, [r7, #16]
 800116e:	e011      	b.n	8001194 <StartKeyboardTask+0xe0>
			  }
		  }
		  else
		  {
			  if (!(key_previous_state & (1 << i)))
 8001170:	7ffb      	ldrb	r3, [r7, #31]
 8001172:	2201      	movs	r2, #1
 8001174:	fa02 f303 	lsl.w	r3, r2, r3
 8001178:	461a      	mov	r2, r3
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	4013      	ands	r3, r2
 800117e:	2b00      	cmp	r3, #0
 8001180:	d108      	bne.n	8001194 <StartKeyboardTask+0xe0>
			  {
				  key_current_status &= ~(1 << i);
 8001182:	7ffb      	ldrb	r3, [r7, #31]
 8001184:	2201      	movs	r2, #1
 8001186:	fa02 f303 	lsl.w	r3, r2, r3
 800118a:	43db      	mvns	r3, r3
 800118c:	461a      	mov	r2, r3
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	4013      	ands	r3, r2
 8001192:	613b      	str	r3, [r7, #16]
			  }
		  }

		  if ( (key_current_status & (1 << i)) && (!(key_previous_status & (1 << i))) )
 8001194:	7ffb      	ldrb	r3, [r7, #31]
 8001196:	2201      	movs	r2, #1
 8001198:	fa02 f303 	lsl.w	r3, r2, r3
 800119c:	461a      	mov	r2, r3
 800119e:	693b      	ldr	r3, [r7, #16]
 80011a0:	4013      	ands	r3, r2
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d010      	beq.n	80011c8 <StartKeyboardTask+0x114>
 80011a6:	7ffb      	ldrb	r3, [r7, #31]
 80011a8:	2201      	movs	r2, #1
 80011aa:	fa02 f303 	lsl.w	r3, r2, r3
 80011ae:	461a      	mov	r2, r3
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	4013      	ands	r3, r2
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d107      	bne.n	80011c8 <StartKeyboardTask+0x114>
		  {
			  key_event_status |= (1 << i);
 80011b8:	7ffb      	ldrb	r3, [r7, #31]
 80011ba:	2201      	movs	r2, #1
 80011bc:	fa02 f303 	lsl.w	r3, r2, r3
 80011c0:	461a      	mov	r2, r3
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	4313      	orrs	r3, r2
 80011c6:	60bb      	str	r3, [r7, #8]
	  for (i=0; i<16; i++)
 80011c8:	7ffb      	ldrb	r3, [r7, #31]
 80011ca:	3301      	adds	r3, #1
 80011cc:	77fb      	strb	r3, [r7, #31]
 80011ce:	7ffb      	ldrb	r3, [r7, #31]
 80011d0:	2b0f      	cmp	r3, #15
 80011d2:	d9b2      	bls.n	800113a <StartKeyboardTask+0x86>
		  }
	  }


	  key_previous_state = key_current_state;
 80011d4:	69bb      	ldr	r3, [r7, #24]
 80011d6:	617b      	str	r3, [r7, #20]

	  key_previous_status = key_current_status;
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	60fb      	str	r3, [r7, #12]

	  // defining button events

	  if (key_event_status & KEY_1)
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	f003 0301 	and.w	r3, r3, #1
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d006      	beq.n	80011f4 <StartKeyboardTask+0x140>
	  {
		  key_event_status &= ~KEY_1;
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	f023 0301 	bic.w	r3, r3, #1
 80011ec:	60bb      	str	r3, [r7, #8]

		  numObjects = 1;
 80011ee:	4b60      	ldr	r3, [pc, #384]	; (8001370 <StartKeyboardTask+0x2bc>)
 80011f0:	2201      	movs	r2, #1
 80011f2:	601a      	str	r2, [r3, #0]
	  }

	  if (key_event_status & KEY_2)
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	f003 0302 	and.w	r3, r3, #2
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d006      	beq.n	800120c <StartKeyboardTask+0x158>
	  {
		  key_event_status &= ~KEY_2;
 80011fe:	68bb      	ldr	r3, [r7, #8]
 8001200:	f023 0302 	bic.w	r3, r3, #2
 8001204:	60bb      	str	r3, [r7, #8]

		  numObjects = 2;
 8001206:	4b5a      	ldr	r3, [pc, #360]	; (8001370 <StartKeyboardTask+0x2bc>)
 8001208:	2202      	movs	r2, #2
 800120a:	601a      	str	r2, [r3, #0]
	  }

	  if (key_event_status & KEY_3)
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	f003 0304 	and.w	r3, r3, #4
 8001212:	2b00      	cmp	r3, #0
 8001214:	d006      	beq.n	8001224 <StartKeyboardTask+0x170>
	  {
		  key_event_status &= ~KEY_3;
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	f023 0304 	bic.w	r3, r3, #4
 800121c:	60bb      	str	r3, [r7, #8]

		  numObjects = 3;
 800121e:	4b54      	ldr	r3, [pc, #336]	; (8001370 <StartKeyboardTask+0x2bc>)
 8001220:	2203      	movs	r2, #3
 8001222:	601a      	str	r2, [r3, #0]
	  }

	  if (key_event_status & KEY_4)
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	f003 0310 	and.w	r3, r3, #16
 800122a:	2b00      	cmp	r3, #0
 800122c:	d006      	beq.n	800123c <StartKeyboardTask+0x188>
	  {
		  key_event_status &= ~KEY_4;
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	f023 0310 	bic.w	r3, r3, #16
 8001234:	60bb      	str	r3, [r7, #8]

		  numObjects = 4;
 8001236:	4b4e      	ldr	r3, [pc, #312]	; (8001370 <StartKeyboardTask+0x2bc>)
 8001238:	2204      	movs	r2, #4
 800123a:	601a      	str	r2, [r3, #0]
	  }

	  if (key_event_status & KEY_5)
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	f003 0320 	and.w	r3, r3, #32
 8001242:	2b00      	cmp	r3, #0
 8001244:	d006      	beq.n	8001254 <StartKeyboardTask+0x1a0>
	  {
		  key_event_status &= ~KEY_5;
 8001246:	68bb      	ldr	r3, [r7, #8]
 8001248:	f023 0320 	bic.w	r3, r3, #32
 800124c:	60bb      	str	r3, [r7, #8]

		  numObjects = 5;
 800124e:	4b48      	ldr	r3, [pc, #288]	; (8001370 <StartKeyboardTask+0x2bc>)
 8001250:	2205      	movs	r2, #5
 8001252:	601a      	str	r2, [r3, #0]
	  }

	  if (key_event_status & KEY_6)
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800125a:	2b00      	cmp	r3, #0
 800125c:	d006      	beq.n	800126c <StartKeyboardTask+0x1b8>
	  {
		  key_event_status &= ~KEY_6;
 800125e:	68bb      	ldr	r3, [r7, #8]
 8001260:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001264:	60bb      	str	r3, [r7, #8]

		  numObjects = 6;
 8001266:	4b42      	ldr	r3, [pc, #264]	; (8001370 <StartKeyboardTask+0x2bc>)
 8001268:	2206      	movs	r2, #6
 800126a:	601a      	str	r2, [r3, #0]
	  }

	  if (key_event_status & KEY_7)
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001272:	2b00      	cmp	r3, #0
 8001274:	d006      	beq.n	8001284 <StartKeyboardTask+0x1d0>
	  {
		  key_event_status &= ~KEY_7;
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800127c:	60bb      	str	r3, [r7, #8]

		  numObjects = 7;
 800127e:	4b3c      	ldr	r3, [pc, #240]	; (8001370 <StartKeyboardTask+0x2bc>)
 8001280:	2207      	movs	r2, #7
 8001282:	601a      	str	r2, [r3, #0]
	  }

	  if (key_event_status & KEY_8)
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800128a:	2b00      	cmp	r3, #0
 800128c:	d006      	beq.n	800129c <StartKeyboardTask+0x1e8>
	  {
		  key_event_status &= ~KEY_8;
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001294:	60bb      	str	r3, [r7, #8]

		  numObjects = 8;
 8001296:	4b36      	ldr	r3, [pc, #216]	; (8001370 <StartKeyboardTask+0x2bc>)
 8001298:	2208      	movs	r2, #8
 800129a:	601a      	str	r2, [r3, #0]
	  }

	  if (key_event_status & KEY_9)
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d006      	beq.n	80012b4 <StartKeyboardTask+0x200>
	  {
		  key_event_status &= ~KEY_9;
 80012a6:	68bb      	ldr	r3, [r7, #8]
 80012a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80012ac:	60bb      	str	r3, [r7, #8]

		  numObjects = 9;
 80012ae:	4b30      	ldr	r3, [pc, #192]	; (8001370 <StartKeyboardTask+0x2bc>)
 80012b0:	2209      	movs	r2, #9
 80012b2:	601a      	str	r2, [r3, #0]
	  }

	  if (key_event_status & KEY_0)
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d006      	beq.n	80012cc <StartKeyboardTask+0x218>
	  {
		  key_event_status &= ~KEY_0;
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80012c4:	60bb      	str	r3, [r7, #8]

		  numObjects = 10;
 80012c6:	4b2a      	ldr	r3, [pc, #168]	; (8001370 <StartKeyboardTask+0x2bc>)
 80012c8:	220a      	movs	r2, #10
 80012ca:	601a      	str	r2, [r3, #0]
	  }

	  if (key_event_status & KEY_A)
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	f003 0308 	and.w	r3, r3, #8
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d006      	beq.n	80012e4 <StartKeyboardTask+0x230>
	  {
		  key_event_status &= ~KEY_A;
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	f023 0308 	bic.w	r3, r3, #8
 80012dc:	60bb      	str	r3, [r7, #8]

		  numObjects = 11;
 80012de:	4b24      	ldr	r3, [pc, #144]	; (8001370 <StartKeyboardTask+0x2bc>)
 80012e0:	220b      	movs	r2, #11
 80012e2:	601a      	str	r2, [r3, #0]
	  }

	  if (key_event_status & KEY_B)
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d006      	beq.n	80012fc <StartKeyboardTask+0x248>
	  {
		  key_event_status &= ~KEY_B;
 80012ee:	68bb      	ldr	r3, [r7, #8]
 80012f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80012f4:	60bb      	str	r3, [r7, #8]

		  numObjects = 12;
 80012f6:	4b1e      	ldr	r3, [pc, #120]	; (8001370 <StartKeyboardTask+0x2bc>)
 80012f8:	220c      	movs	r2, #12
 80012fa:	601a      	str	r2, [r3, #0]
	  }

	  // C key

	  if (key_event_status & KEY_C)
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001302:	2b00      	cmp	r3, #0
 8001304:	d005      	beq.n	8001312 <StartKeyboardTask+0x25e>
	  {
		  key_event_status &= ~KEY_C;
 8001306:	68bb      	ldr	r3, [r7, #8]
 8001308:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800130c:	60bb      	str	r3, [r7, #8]

		  Clear_Counter();
 800130e:	f000 fb3d 	bl	800198c <Clear_Counter>
	  }

	  // SRAT key

	  if (key_event_status & KEY_STAR)
 8001312:	68bb      	ldr	r3, [r7, #8]
 8001314:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001318:	2b00      	cmp	r3, #0
 800131a:	d016      	beq.n	800134a <StartKeyboardTask+0x296>
	  {
		  key_event_status &= ~KEY_STAR;
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001322:	60bb      	str	r3, [r7, #8]

		  if (numObjects)
 8001324:	4b12      	ldr	r3, [pc, #72]	; (8001370 <StartKeyboardTask+0x2bc>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d00e      	beq.n	800134a <StartKeyboardTask+0x296>
		  {
				if(num_show_object_area < numObjects)
 800132c:	4b11      	ldr	r3, [pc, #68]	; (8001374 <StartKeyboardTask+0x2c0>)
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	4b0f      	ldr	r3, [pc, #60]	; (8001370 <StartKeyboardTask+0x2bc>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	429a      	cmp	r2, r3
 8001336:	d205      	bcs.n	8001344 <StartKeyboardTask+0x290>
				{
					num_show_object_area++;
 8001338:	4b0e      	ldr	r3, [pc, #56]	; (8001374 <StartKeyboardTask+0x2c0>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	3301      	adds	r3, #1
 800133e:	4a0d      	ldr	r2, [pc, #52]	; (8001374 <StartKeyboardTask+0x2c0>)
 8001340:	6013      	str	r3, [r2, #0]
 8001342:	e002      	b.n	800134a <StartKeyboardTask+0x296>
				}
				else
				{
					num_show_object_area = 1;
 8001344:	4b0b      	ldr	r3, [pc, #44]	; (8001374 <StartKeyboardTask+0x2c0>)
 8001346:	2201      	movs	r2, #1
 8001348:	601a      	str	r2, [r3, #0]
		  }
	  }

	  // GIRD key

	  if (key_event_status & KEY_GRID)
 800134a:	68bb      	ldr	r3, [r7, #8]
 800134c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001350:	2b00      	cmp	r3, #0
 8001352:	d006      	beq.n	8001362 <StartKeyboardTask+0x2ae>
	  {
		  key_event_status &= ~KEY_GRID;
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800135a:	60bb      	str	r3, [r7, #8]

		  num_show_object_area = 0;
 800135c:	4b05      	ldr	r3, [pc, #20]	; (8001374 <StartKeyboardTask+0x2c0>)
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
	  }

	  osDelay(100);
 8001362:	2064      	movs	r0, #100	; 0x64
 8001364:	f008 fe5f 	bl	800a026 <osDelay>
	  for(i=0; i<4; i++)
 8001368:	e6b4      	b.n	80010d4 <StartKeyboardTask+0x20>
 800136a:	bf00      	nop
 800136c:	58020c00 	.word	0x58020c00
 8001370:	20000110 	.word	0x20000110
 8001374:	20000114 	.word	0x20000114

08001378 <StartContainerDetectTask>:
  * @brief  Function implementing the LCD Task thread.
  * @param  argument: Not used
  * @retval None
  */
void StartContainerDetectTask(void *argument)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
	static uint8_t previous_state = 1, event_state = 0;

	/* Infinite loop */
  for(;;)
  {
	  if (HAL_GPIO_ReadPin(CONTAINER_DETECT_GPIO_Port, CONTAINER_DETECT_Pin))
 8001380:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001384:	4810      	ldr	r0, [pc, #64]	; (80013c8 <StartContainerDetectTask+0x50>)
 8001386:	f003 fe13 	bl	8004fb0 <HAL_GPIO_ReadPin>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d006      	beq.n	800139e <StartContainerDetectTask+0x26>
	  {
		  previous_state = 1;
 8001390:	4b0e      	ldr	r3, [pc, #56]	; (80013cc <StartContainerDetectTask+0x54>)
 8001392:	2201      	movs	r2, #1
 8001394:	701a      	strb	r2, [r3, #0]
		  event_state = 0;
 8001396:	4b0e      	ldr	r3, [pc, #56]	; (80013d0 <StartContainerDetectTask+0x58>)
 8001398:	2200      	movs	r2, #0
 800139a:	701a      	strb	r2, [r3, #0]
 800139c:	e00f      	b.n	80013be <StartContainerDetectTask+0x46>
	  }
	  else
	  {
			if (!previous_state)
 800139e:	4b0b      	ldr	r3, [pc, #44]	; (80013cc <StartContainerDetectTask+0x54>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d108      	bne.n	80013b8 <StartContainerDetectTask+0x40>
			{
				if(!event_state)
 80013a6:	4b0a      	ldr	r3, [pc, #40]	; (80013d0 <StartContainerDetectTask+0x58>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d104      	bne.n	80013b8 <StartContainerDetectTask+0x40>
				{
					event_state = 1;
 80013ae:	4b08      	ldr	r3, [pc, #32]	; (80013d0 <StartContainerDetectTask+0x58>)
 80013b0:	2201      	movs	r2, #1
 80013b2:	701a      	strb	r2, [r3, #0]

					Clear_Counter();
 80013b4:	f000 faea 	bl	800198c <Clear_Counter>
				}
			}

			previous_state = 0;
 80013b8:	4b04      	ldr	r3, [pc, #16]	; (80013cc <StartContainerDetectTask+0x54>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	701a      	strb	r2, [r3, #0]
		}

	  osDelay(100);
 80013be:	2064      	movs	r0, #100	; 0x64
 80013c0:	f008 fe31 	bl	800a026 <osDelay>
	  if (HAL_GPIO_ReadPin(CONTAINER_DETECT_GPIO_Port, CONTAINER_DETECT_Pin))
 80013c4:	e7dc      	b.n	8001380 <StartContainerDetectTask+0x8>
 80013c6:	bf00      	nop
 80013c8:	58021000 	.word	0x58021000
 80013cc:	20000000 	.word	0x20000000
 80013d0:	20000124 	.word	0x20000124
 80013d4:	00000000 	.word	0x00000000

080013d8 <StartScanerTask>:
  * @brief  Function implementing the Scaner Task thread.
  * @param  argument: Not used
  * @retval None
  */
void StartScanerTask(void *argument)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80013de:	af00      	add	r7, sp, #0
 80013e0:	1d3b      	adds	r3, r7, #4
 80013e2:	6018      	str	r0, [r3, #0]
	uint32_t j, p, i;
	uint8_t current_line[LINE_SIZE], NumObjectsInCurrentLine = 0;
 80013e4:	2300      	movs	r3, #0
 80013e6:	f887 31f3 	strb.w	r3, [r7, #499]	; 0x1f3
	uint8_t lastbit = 0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	f887 31f2 	strb.w	r3, [r7, #498]	; 0x1f2


	/* Infinite loop */
	for(;;)
	{
		osEventFlagsWait(event_group_1_id, FLAG_REQUEST_SCANER, osFlagsWaitAny, osWaitForever);
 80013f0:	4bc7      	ldr	r3, [pc, #796]	; (8001710 <StartScanerTask+0x338>)
 80013f2:	6818      	ldr	r0, [r3, #0]
 80013f4:	f04f 33ff 	mov.w	r3, #4294967295
 80013f8:	2200      	movs	r2, #0
 80013fa:	2102      	movs	r1, #2
 80013fc:	f008 fed3 	bl	800a1a6 <osEventFlagsWait>

		if (osEventFlagsGet(event_group_1_id) & SECOND_BUFFER_LINE_1)
 8001400:	4bc3      	ldr	r3, [pc, #780]	; (8001710 <StartScanerTask+0x338>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4618      	mov	r0, r3
 8001406:	f008 fead 	bl	800a164 <osEventFlagsGet>
 800140a:	4603      	mov	r3, r0
 800140c:	f003 0304 	and.w	r3, r3, #4
 8001410:	2b00      	cmp	r3, #0
 8001412:	d003      	beq.n	800141c <StartScanerTask+0x44>
		{
			pbuffer = BufferCOMP1;
 8001414:	4bbf      	ldr	r3, [pc, #764]	; (8001714 <StartScanerTask+0x33c>)
 8001416:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 800141a:	e002      	b.n	8001422 <StartScanerTask+0x4a>
		}
		else
		{
			pbuffer = BufferCOMP2;
 800141c:	4bbe      	ldr	r3, [pc, #760]	; (8001718 <StartScanerTask+0x340>)
 800141e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
		}

	  	NumObjectsInCurrentLine = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	f887 31f3 	strb.w	r3, [r7, #499]	; 0x1f3
	  	lastbit = 0;
 8001428:	2300      	movs	r3, #0
 800142a:	f887 31f2 	strb.w	r3, [r7, #498]	; 0x1f2

	  	for (j = 0; j < LINE_SIZE_EXP; j++)
 800142e:	2300      	movs	r3, #0
 8001430:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 8001434:	e114      	b.n	8001660 <StartScanerTask+0x288>
	  	{
	  		if(pbuffer[j] & COMP_SR_C1VAL)
 8001436:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800143a:	009b      	lsls	r3, r3, #2
 800143c:	f8d7 21ec 	ldr.w	r2, [r7, #492]	; 0x1ec
 8001440:	4413      	add	r3, r2
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f003 0301 	and.w	r3, r3, #1
 8001448:	2b00      	cmp	r3, #0
 800144a:	d00a      	beq.n	8001462 <StartScanerTask+0x8a>
	  		{
	  			current_line[j] = 0;
 800144c:	f507 72c6 	add.w	r2, r7, #396	; 0x18c
 8001450:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001454:	4413      	add	r3, r2
 8001456:	2200      	movs	r2, #0
 8001458:	701a      	strb	r2, [r3, #0]
	  			lastbit = 0;
 800145a:	2300      	movs	r3, #0
 800145c:	f887 31f2 	strb.w	r3, [r7, #498]	; 0x1f2
 8001460:	e0ed      	b.n	800163e <StartScanerTask+0x266>
	  		}
	  		else
	  		{
	  			if(!lastbit)
 8001462:	f897 31f2 	ldrb.w	r3, [r7, #498]	; 0x1f2
 8001466:	2b00      	cmp	r3, #0
 8001468:	d11b      	bne.n	80014a2 <StartScanerTask+0xca>
	  			{
	  				NumObjectsInCurrentLine++;
 800146a:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 800146e:	3301      	adds	r3, #1
 8001470:	f887 31f3 	strb.w	r3, [r7, #499]	; 0x1f3

	  				p_objects_current_line[NumObjectsInCurrentLine-1] = &objects_current_line[NumObjectsInCurrentLine-1];
 8001474:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 8001478:	3b01      	subs	r3, #1
 800147a:	f897 21f3 	ldrb.w	r2, [r7, #499]	; 0x1f3
 800147e:	3a01      	subs	r2, #1
 8001480:	f107 01cc 	add.w	r1, r7, #204	; 0xcc
 8001484:	009b      	lsls	r3, r3, #2
 8001486:	4419      	add	r1, r3
 8001488:	f107 030c 	add.w	r3, r7, #12
 800148c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	  				p_objects_current_line[NumObjectsInCurrentLine-1]->area = 0;
 8001490:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 8001494:	1e5a      	subs	r2, r3, #1
 8001496:	f107 030c 	add.w	r3, r7, #12
 800149a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800149e:	2200      	movs	r2, #0
 80014a0:	801a      	strh	r2, [r3, #0]
	  			}

	  			current_line[j] = NumObjectsInCurrentLine;
 80014a2:	f507 72c6 	add.w	r2, r7, #396	; 0x18c
 80014a6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80014aa:	4413      	add	r3, r2
 80014ac:	f897 21f3 	ldrb.w	r2, [r7, #499]	; 0x1f3
 80014b0:	701a      	strb	r2, [r3, #0]
	  			p_objects_current_line[NumObjectsInCurrentLine-1]->area++;
 80014b2:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 80014b6:	1e5a      	subs	r2, r3, #1
 80014b8:	f107 030c 	add.w	r3, r7, #12
 80014bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014c0:	881a      	ldrh	r2, [r3, #0]
 80014c2:	3201      	adds	r2, #1
 80014c4:	b292      	uxth	r2, r2
 80014c6:	801a      	strh	r2, [r3, #0]
	  			lastbit = 1;
 80014c8:	2301      	movs	r3, #1
 80014ca:	f887 31f2 	strb.w	r3, [r7, #498]	; 0x1f2

	  			if(last_line[j])
 80014ce:	4a93      	ldr	r2, [pc, #588]	; (800171c <StartScanerTask+0x344>)
 80014d0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80014d4:	4413      	add	r3, r2
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	f000 80b0 	beq.w	800163e <StartScanerTask+0x266>
	  			{
	  				p_objects_last_line[last_line[j]-1]->cont = 1;
 80014de:	4a8f      	ldr	r2, [pc, #572]	; (800171c <StartScanerTask+0x344>)
 80014e0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80014e4:	4413      	add	r3, r2
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	3b01      	subs	r3, #1
 80014ea:	4a8d      	ldr	r2, [pc, #564]	; (8001720 <StartScanerTask+0x348>)
 80014ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014f0:	2201      	movs	r2, #1
 80014f2:	709a      	strb	r2, [r3, #2]

	  				if (!p_objects_last_line[last_line[j]-1]->sl)
 80014f4:	4a89      	ldr	r2, [pc, #548]	; (800171c <StartScanerTask+0x344>)
 80014f6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80014fa:	4413      	add	r3, r2
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	3b01      	subs	r3, #1
 8001500:	4a87      	ldr	r2, [pc, #540]	; (8001720 <StartScanerTask+0x348>)
 8001502:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001506:	78db      	ldrb	r3, [r3, #3]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d134      	bne.n	8001576 <StartScanerTask+0x19e>
	  				{
	  					p_objects_last_line[last_line[j]-1]->sl = current_line[j];
 800150c:	4a83      	ldr	r2, [pc, #524]	; (800171c <StartScanerTask+0x344>)
 800150e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001512:	4413      	add	r3, r2
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	3b01      	subs	r3, #1
 8001518:	4a81      	ldr	r2, [pc, #516]	; (8001720 <StartScanerTask+0x348>)
 800151a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800151e:	f507 71c6 	add.w	r1, r7, #396	; 0x18c
 8001522:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 8001526:	440a      	add	r2, r1
 8001528:	7812      	ldrb	r2, [r2, #0]
 800152a:	70da      	strb	r2, [r3, #3]
	  					p_objects_current_line[current_line[j]-1]->area += p_objects_last_line[last_line[j]-1]->area;
 800152c:	f507 72c6 	add.w	r2, r7, #396	; 0x18c
 8001530:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001534:	4413      	add	r3, r2
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	1e5a      	subs	r2, r3, #1
 800153a:	f107 030c 	add.w	r3, r7, #12
 800153e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001542:	8819      	ldrh	r1, [r3, #0]
 8001544:	4a75      	ldr	r2, [pc, #468]	; (800171c <StartScanerTask+0x344>)
 8001546:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800154a:	4413      	add	r3, r2
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	3b01      	subs	r3, #1
 8001550:	4a73      	ldr	r2, [pc, #460]	; (8001720 <StartScanerTask+0x348>)
 8001552:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001556:	881a      	ldrh	r2, [r3, #0]
 8001558:	f507 70c6 	add.w	r0, r7, #396	; 0x18c
 800155c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001560:	4403      	add	r3, r0
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	1e58      	subs	r0, r3, #1
 8001566:	f107 030c 	add.w	r3, r7, #12
 800156a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800156e:	440a      	add	r2, r1
 8001570:	b292      	uxth	r2, r2
 8001572:	801a      	strh	r2, [r3, #0]
 8001574:	e063      	b.n	800163e <StartScanerTask+0x266>
	  				}
	  				else
	  				{
	  					if (p_objects_current_line[p_objects_last_line[last_line[j]-1]->sl - 1] != p_objects_current_line[current_line[j]-1])
 8001576:	4a69      	ldr	r2, [pc, #420]	; (800171c <StartScanerTask+0x344>)
 8001578:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800157c:	4413      	add	r3, r2
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	3b01      	subs	r3, #1
 8001582:	4a67      	ldr	r2, [pc, #412]	; (8001720 <StartScanerTask+0x348>)
 8001584:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001588:	78db      	ldrb	r3, [r3, #3]
 800158a:	1e5a      	subs	r2, r3, #1
 800158c:	f107 030c 	add.w	r3, r7, #12
 8001590:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001594:	f507 71c6 	add.w	r1, r7, #396	; 0x18c
 8001598:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800159c:	440b      	add	r3, r1
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	1e59      	subs	r1, r3, #1
 80015a2:	f107 030c 	add.w	r3, r7, #12
 80015a6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80015aa:	429a      	cmp	r2, r3
 80015ac:	d047      	beq.n	800163e <StartScanerTask+0x266>
	  					{
	  						p_objects_current_line[p_objects_last_line[last_line[j]-1]->sl-1]->area += p_objects_current_line[current_line[j]-1]->area;
 80015ae:	4a5b      	ldr	r2, [pc, #364]	; (800171c <StartScanerTask+0x344>)
 80015b0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80015b4:	4413      	add	r3, r2
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	3b01      	subs	r3, #1
 80015ba:	4a59      	ldr	r2, [pc, #356]	; (8001720 <StartScanerTask+0x348>)
 80015bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015c0:	78db      	ldrb	r3, [r3, #3]
 80015c2:	1e5a      	subs	r2, r3, #1
 80015c4:	f107 030c 	add.w	r3, r7, #12
 80015c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015cc:	8819      	ldrh	r1, [r3, #0]
 80015ce:	f507 72c6 	add.w	r2, r7, #396	; 0x18c
 80015d2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80015d6:	4413      	add	r3, r2
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	1e5a      	subs	r2, r3, #1
 80015dc:	f107 030c 	add.w	r3, r7, #12
 80015e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015e4:	881a      	ldrh	r2, [r3, #0]
 80015e6:	484d      	ldr	r0, [pc, #308]	; (800171c <StartScanerTask+0x344>)
 80015e8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80015ec:	4403      	add	r3, r0
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	3b01      	subs	r3, #1
 80015f2:	484b      	ldr	r0, [pc, #300]	; (8001720 <StartScanerTask+0x348>)
 80015f4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80015f8:	78db      	ldrb	r3, [r3, #3]
 80015fa:	1e58      	subs	r0, r3, #1
 80015fc:	f107 030c 	add.w	r3, r7, #12
 8001600:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8001604:	440a      	add	r2, r1
 8001606:	b292      	uxth	r2, r2
 8001608:	801a      	strh	r2, [r3, #0]

	  						p_objects_current_line[current_line[j]-1] = p_objects_current_line[p_objects_last_line[last_line[j]-1]->sl - 1];
 800160a:	4a44      	ldr	r2, [pc, #272]	; (800171c <StartScanerTask+0x344>)
 800160c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001610:	4413      	add	r3, r2
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	3b01      	subs	r3, #1
 8001616:	4a42      	ldr	r2, [pc, #264]	; (8001720 <StartScanerTask+0x348>)
 8001618:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800161c:	78db      	ldrb	r3, [r3, #3]
 800161e:	1e59      	subs	r1, r3, #1
 8001620:	f507 72c6 	add.w	r2, r7, #396	; 0x18c
 8001624:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001628:	4413      	add	r3, r2
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	1e5a      	subs	r2, r3, #1
 800162e:	f107 030c 	add.w	r3, r7, #12
 8001632:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8001636:	f107 030c 	add.w	r3, r7, #12
 800163a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	  			}
	  		}

	  		//  ???    ? ?   ?  ??? ?? 

	  		last_line[j] = current_line[j];
 800163e:	f507 72c6 	add.w	r2, r7, #396	; 0x18c
 8001642:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001646:	4413      	add	r3, r2
 8001648:	7819      	ldrb	r1, [r3, #0]
 800164a:	4a34      	ldr	r2, [pc, #208]	; (800171c <StartScanerTask+0x344>)
 800164c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001650:	4413      	add	r3, r2
 8001652:	460a      	mov	r2, r1
 8001654:	701a      	strb	r2, [r3, #0]
	  	for (j = 0; j < LINE_SIZE_EXP; j++)
 8001656:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800165a:	3301      	adds	r3, #1
 800165c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 8001660:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001664:	2b2f      	cmp	r3, #47	; 0x2f
 8001666:	f67f aee6 	bls.w	8001436 <StartScanerTask+0x5e>
	  	}

	  	// ? ?  ??    

	  	for (j=0; j < NumObjectsInLastLine; j++)
 800166a:	2300      	movs	r3, #0
 800166c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 8001670:	e128      	b.n	80018c4 <StartScanerTask+0x4ec>
	  	{
	  		if (!p_objects_last_line[j]->cont)
 8001672:	4a2b      	ldr	r2, [pc, #172]	; (8001720 <StartScanerTask+0x348>)
 8001674:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001678:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800167c:	789b      	ldrb	r3, [r3, #2]
 800167e:	2b00      	cmp	r3, #0
 8001680:	f040 811b 	bne.w	80018ba <StartScanerTask+0x4e2>
	  		{
	  			if(numObjects == 1000)
 8001684:	4b27      	ldr	r3, [pc, #156]	; (8001724 <StartScanerTask+0x34c>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800168c:	d102      	bne.n	8001694 <StartScanerTask+0x2bc>
	  			{
	  				numObjects = 0;
 800168e:	4b25      	ldr	r3, [pc, #148]	; (8001724 <StartScanerTask+0x34c>)
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
	  			}

	  			if (numObjects == 10)
 8001694:	4b23      	ldr	r3, [pc, #140]	; (8001724 <StartScanerTask+0x34c>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	2b0a      	cmp	r3, #10
 800169a:	d15b      	bne.n	8001754 <StartScanerTask+0x37c>
	  			{
	  				for (i=0;i<10;i++)
 800169c:	2300      	movs	r3, #0
 800169e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
 80016a2:	e00f      	b.n	80016c4 <StartScanerTask+0x2ec>
	  				{
	  					max_area += Objects_area[i];
 80016a4:	4a20      	ldr	r2, [pc, #128]	; (8001728 <StartScanerTask+0x350>)
 80016a6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80016aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80016ae:	461a      	mov	r2, r3
 80016b0:	4b1e      	ldr	r3, [pc, #120]	; (800172c <StartScanerTask+0x354>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4413      	add	r3, r2
 80016b6:	4a1d      	ldr	r2, [pc, #116]	; (800172c <StartScanerTask+0x354>)
 80016b8:	6013      	str	r3, [r2, #0]
	  				for (i=0;i<10;i++)
 80016ba:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80016be:	3301      	adds	r3, #1
 80016c0:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
 80016c4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80016c8:	2b09      	cmp	r3, #9
 80016ca:	d9eb      	bls.n	80016a4 <StartScanerTask+0x2cc>
	  				}
	  				max_area /=10;
 80016cc:	4b17      	ldr	r3, [pc, #92]	; (800172c <StartScanerTask+0x354>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a17      	ldr	r2, [pc, #92]	; (8001730 <StartScanerTask+0x358>)
 80016d2:	fba2 2303 	umull	r2, r3, r2, r3
 80016d6:	08db      	lsrs	r3, r3, #3
 80016d8:	4a14      	ldr	r2, [pc, #80]	; (800172c <StartScanerTask+0x354>)
 80016da:	6013      	str	r3, [r2, #0]

	  				if(max_area < 70)
 80016dc:	4b13      	ldr	r3, [pc, #76]	; (800172c <StartScanerTask+0x354>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2b45      	cmp	r3, #69	; 0x45
 80016e2:	d827      	bhi.n	8001734 <StartScanerTask+0x35c>
	  				{
	  					max_area *=2.4;
 80016e4:	4b11      	ldr	r3, [pc, #68]	; (800172c <StartScanerTask+0x354>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	ee07 3a90 	vmov	s15, r3
 80016ec:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80016f0:	ed9f 6b05 	vldr	d6, [pc, #20]	; 8001708 <StartScanerTask+0x330>
 80016f4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80016f8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80016fc:	ee17 2a90 	vmov	r2, s15
 8001700:	4b0a      	ldr	r3, [pc, #40]	; (800172c <StartScanerTask+0x354>)
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	e026      	b.n	8001754 <StartScanerTask+0x37c>
 8001706:	bf00      	nop
 8001708:	33333333 	.word	0x33333333
 800170c:	40033333 	.word	0x40033333
 8001710:	20000104 	.word	0x20000104
 8001714:	200096b4 	.word	0x200096b4
 8001718:	200099e8 	.word	0x200099e8
 800171c:	2000943c 	.word	0x2000943c
 8001720:	200094a0 	.word	0x200094a0
 8001724:	20000110 	.word	0x20000110
 8001728:	20009de8 	.word	0x20009de8
 800172c:	20000118 	.word	0x20000118
 8001730:	cccccccd 	.word	0xcccccccd
	  				}
	  				else
	  				{
	  					max_area *=1.95;
 8001734:	4b8a      	ldr	r3, [pc, #552]	; (8001960 <StartScanerTask+0x588>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	ee07 3a90 	vmov	s15, r3
 800173c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001740:	ed9f 6b85 	vldr	d6, [pc, #532]	; 8001958 <StartScanerTask+0x580>
 8001744:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001748:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800174c:	ee17 2a90 	vmov	r2, s15
 8001750:	4b83      	ldr	r3, [pc, #524]	; (8001960 <StartScanerTask+0x588>)
 8001752:	601a      	str	r2, [r3, #0]
	  				}
	  			}

	  			if(p_objects_last_line[j]->area < 2000)
 8001754:	4a83      	ldr	r2, [pc, #524]	; (8001964 <StartScanerTask+0x58c>)
 8001756:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800175a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800175e:	881b      	ldrh	r3, [r3, #0]
 8001760:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001764:	f080 80a3 	bcs.w	80018ae <StartScanerTask+0x4d6>
	  			{
	  				if (max_area)
 8001768:	4b7d      	ldr	r3, [pc, #500]	; (8001960 <StartScanerTask+0x588>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d045      	beq.n	80017fc <StartScanerTask+0x424>
	  				{
	  					while (p_objects_last_line[j]->area)
 8001770:	e03b      	b.n	80017ea <StartScanerTask+0x412>
	  					{
	  						if (p_objects_last_line[j]->area > max_area)
 8001772:	4a7c      	ldr	r2, [pc, #496]	; (8001964 <StartScanerTask+0x58c>)
 8001774:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001778:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800177c:	881b      	ldrh	r3, [r3, #0]
 800177e:	461a      	mov	r2, r3
 8001780:	4b77      	ldr	r3, [pc, #476]	; (8001960 <StartScanerTask+0x588>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	429a      	cmp	r2, r3
 8001786:	d919      	bls.n	80017bc <StartScanerTask+0x3e4>
	  						{
	  							Objects_area[numObjects] = max_area;
 8001788:	4b75      	ldr	r3, [pc, #468]	; (8001960 <StartScanerTask+0x588>)
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	4b76      	ldr	r3, [pc, #472]	; (8001968 <StartScanerTask+0x590>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	b291      	uxth	r1, r2
 8001792:	4a76      	ldr	r2, [pc, #472]	; (800196c <StartScanerTask+0x594>)
 8001794:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  							p_objects_last_line[j]->area -= max_area;
 8001798:	4a72      	ldr	r2, [pc, #456]	; (8001964 <StartScanerTask+0x58c>)
 800179a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800179e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017a2:	8819      	ldrh	r1, [r3, #0]
 80017a4:	4b6e      	ldr	r3, [pc, #440]	; (8001960 <StartScanerTask+0x588>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	b29a      	uxth	r2, r3
 80017aa:	486e      	ldr	r0, [pc, #440]	; (8001964 <StartScanerTask+0x58c>)
 80017ac:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80017b0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80017b4:	1a8a      	subs	r2, r1, r2
 80017b6:	b292      	uxth	r2, r2
 80017b8:	801a      	strh	r2, [r3, #0]
 80017ba:	e011      	b.n	80017e0 <StartScanerTask+0x408>
	  						}
	  						else
	  						{
	  							Objects_area[numObjects] = p_objects_last_line[j]->area;
 80017bc:	4a69      	ldr	r2, [pc, #420]	; (8001964 <StartScanerTask+0x58c>)
 80017be:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80017c2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80017c6:	4b68      	ldr	r3, [pc, #416]	; (8001968 <StartScanerTask+0x590>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	8811      	ldrh	r1, [r2, #0]
 80017cc:	4a67      	ldr	r2, [pc, #412]	; (800196c <StartScanerTask+0x594>)
 80017ce:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  							p_objects_last_line[j]->area = 0;
 80017d2:	4a64      	ldr	r2, [pc, #400]	; (8001964 <StartScanerTask+0x58c>)
 80017d4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80017d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017dc:	2200      	movs	r2, #0
 80017de:	801a      	strh	r2, [r3, #0]
	  						}
	  						numObjects++;
 80017e0:	4b61      	ldr	r3, [pc, #388]	; (8001968 <StartScanerTask+0x590>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	3301      	adds	r3, #1
 80017e6:	4a60      	ldr	r2, [pc, #384]	; (8001968 <StartScanerTask+0x590>)
 80017e8:	6013      	str	r3, [r2, #0]
	  					while (p_objects_last_line[j]->area)
 80017ea:	4a5e      	ldr	r2, [pc, #376]	; (8001964 <StartScanerTask+0x58c>)
 80017ec:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80017f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017f4:	881b      	ldrh	r3, [r3, #0]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d1bb      	bne.n	8001772 <StartScanerTask+0x39a>
 80017fa:	e00f      	b.n	800181c <StartScanerTask+0x444>
	  					}
	  				}
	  				else
	  				{
	  					Objects_area[numObjects] = p_objects_last_line[j]->area;
 80017fc:	4a59      	ldr	r2, [pc, #356]	; (8001964 <StartScanerTask+0x58c>)
 80017fe:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001802:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001806:	4b58      	ldr	r3, [pc, #352]	; (8001968 <StartScanerTask+0x590>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	8811      	ldrh	r1, [r2, #0]
 800180c:	4a57      	ldr	r2, [pc, #348]	; (800196c <StartScanerTask+0x594>)
 800180e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  					numObjects++;
 8001812:	4b55      	ldr	r3, [pc, #340]	; (8001968 <StartScanerTask+0x590>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	3301      	adds	r3, #1
 8001818:	4a53      	ldr	r2, [pc, #332]	; (8001968 <StartScanerTask+0x590>)
 800181a:	6013      	str	r3, [r2, #0]
	  				}

	  				for (p=1; p < NUM_PICES_PERIOD; p++)
 800181c:	2301      	movs	r3, #1
 800181e:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 8001822:	e00f      	b.n	8001844 <StartScanerTask+0x46c>
	  				{
	  					pices_time[p-1] = pices_time[p];
 8001824:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001828:	3b01      	subs	r3, #1
 800182a:	4951      	ldr	r1, [pc, #324]	; (8001970 <StartScanerTask+0x598>)
 800182c:	f8d7 21f8 	ldr.w	r2, [r7, #504]	; 0x1f8
 8001830:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001834:	494e      	ldr	r1, [pc, #312]	; (8001970 <StartScanerTask+0x598>)
 8001836:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  				for (p=1; p < NUM_PICES_PERIOD; p++)
 800183a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800183e:	3301      	adds	r3, #1
 8001840:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 8001844:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001848:	2b07      	cmp	r3, #7
 800184a:	d9eb      	bls.n	8001824 <StartScanerTask+0x44c>
	  				}

	  				pices_time[NUM_PICES_PERIOD - 1]  = system_time;
 800184c:	4b49      	ldr	r3, [pc, #292]	; (8001974 <StartScanerTask+0x59c>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a47      	ldr	r2, [pc, #284]	; (8001970 <StartScanerTask+0x598>)
 8001852:	61d3      	str	r3, [r2, #28]

	  				if (numObjects > (NUM_PICES_PERIOD - 1))
 8001854:	4b44      	ldr	r3, [pc, #272]	; (8001968 <StartScanerTask+0x590>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2b07      	cmp	r3, #7
 800185a:	d92e      	bls.n	80018ba <StartScanerTask+0x4e2>
	  				{
	  					pice_period = (pices_time[NUM_PICES_PERIOD - 1] - pices_time[0]) / NUM_PICES_PERIOD;
 800185c:	4b44      	ldr	r3, [pc, #272]	; (8001970 <StartScanerTask+0x598>)
 800185e:	69da      	ldr	r2, [r3, #28]
 8001860:	4b43      	ldr	r3, [pc, #268]	; (8001970 <StartScanerTask+0x598>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	08db      	lsrs	r3, r3, #3
 8001868:	4a43      	ldr	r2, [pc, #268]	; (8001978 <StartScanerTask+0x5a0>)
 800186a:	6013      	str	r3, [r2, #0]
	  					if (pice_period < MIN_PICE_PERIOD)
 800186c:	4b42      	ldr	r3, [pc, #264]	; (8001978 <StartScanerTask+0x5a0>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2b1d      	cmp	r3, #29
 8001872:	d822      	bhi.n	80018ba <StartScanerTask+0x4e2>
	  					{
	  						if (counter_num_extra_count < 5)
 8001874:	4b41      	ldr	r3, [pc, #260]	; (800197c <StartScanerTask+0x5a4>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2b04      	cmp	r3, #4
 800187a:	d81e      	bhi.n	80018ba <StartScanerTask+0x4e2>
	  						{
	  							counter_num_extra_count++;
 800187c:	4b3f      	ldr	r3, [pc, #252]	; (800197c <StartScanerTask+0x5a4>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	3301      	adds	r3, #1
 8001882:	4a3e      	ldr	r2, [pc, #248]	; (800197c <StartScanerTask+0x5a4>)
 8001884:	6013      	str	r3, [r2, #0]
	  							//ShowNumExtraCountOnLeds(counter_num_extra_count);

	  							for (p=0; p < NUM_PICES_PERIOD; p++)
 8001886:	2300      	movs	r3, #0
 8001888:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 800188c:	e00a      	b.n	80018a4 <StartScanerTask+0x4cc>
	  							{
	  								pices_time[p] = 0;
 800188e:	4a38      	ldr	r2, [pc, #224]	; (8001970 <StartScanerTask+0x598>)
 8001890:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001894:	2100      	movs	r1, #0
 8001896:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  							for (p=0; p < NUM_PICES_PERIOD; p++)
 800189a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800189e:	3301      	adds	r3, #1
 80018a0:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
 80018a4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80018a8:	2b07      	cmp	r3, #7
 80018aa:	d9f0      	bls.n	800188e <StartScanerTask+0x4b6>
 80018ac:	e005      	b.n	80018ba <StartScanerTask+0x4e2>
	  				}

	  			}
	  			else
	  			{
	  				osEventFlagsSet(event_group_1_id, ERROR_COUNT_OBJECTS);
 80018ae:	4b34      	ldr	r3, [pc, #208]	; (8001980 <StartScanerTask+0x5a8>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	2108      	movs	r1, #8
 80018b4:	4618      	mov	r0, r3
 80018b6:	f008 fc11 	bl	800a0dc <osEventFlagsSet>
	  	for (j=0; j < NumObjectsInLastLine; j++)
 80018ba:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80018be:	3301      	adds	r3, #1
 80018c0:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 80018c4:	4b2f      	ldr	r3, [pc, #188]	; (8001984 <StartScanerTask+0x5ac>)
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	461a      	mov	r2, r3
 80018ca:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80018ce:	4293      	cmp	r3, r2
 80018d0:	f4ff aecf 	bcc.w	8001672 <StartScanerTask+0x29a>
	  		}
	  	}

	  	// ?     

	  	for (j=0; j < NumObjectsInCurrentLine; j++)
 80018d4:	2300      	movs	r3, #0
 80018d6:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 80018da:	e030      	b.n	800193e <StartScanerTask+0x566>
	  	{
	  		p_objects_last_line[j] = &objects_last_line[0] + (p_objects_current_line[j] - &objects_current_line[0]);
 80018dc:	f107 030c 	add.w	r3, r7, #12
 80018e0:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 80018e4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80018e8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	461a      	mov	r2, r3
 80018f0:	4b25      	ldr	r3, [pc, #148]	; (8001988 <StartScanerTask+0x5b0>)
 80018f2:	441a      	add	r2, r3
 80018f4:	491b      	ldr	r1, [pc, #108]	; (8001964 <StartScanerTask+0x58c>)
 80018f6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80018fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	  		p_objects_last_line[j]->area = p_objects_current_line[j]->area;
 80018fe:	f107 030c 	add.w	r3, r7, #12
 8001902:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 8001906:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800190a:	4916      	ldr	r1, [pc, #88]	; (8001964 <StartScanerTask+0x58c>)
 800190c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001910:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001914:	8812      	ldrh	r2, [r2, #0]
 8001916:	801a      	strh	r2, [r3, #0]
	  		p_objects_last_line[j]->cont = 0;
 8001918:	4a12      	ldr	r2, [pc, #72]	; (8001964 <StartScanerTask+0x58c>)
 800191a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800191e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001922:	2200      	movs	r2, #0
 8001924:	709a      	strb	r2, [r3, #2]
	  		p_objects_last_line[j]->sl = 0;
 8001926:	4a0f      	ldr	r2, [pc, #60]	; (8001964 <StartScanerTask+0x58c>)
 8001928:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800192c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001930:	2200      	movs	r2, #0
 8001932:	70da      	strb	r2, [r3, #3]
	  	for (j=0; j < NumObjectsInCurrentLine; j++)
 8001934:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001938:	3301      	adds	r3, #1
 800193a:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 800193e:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 8001942:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 8001946:	429a      	cmp	r2, r3
 8001948:	d3c8      	bcc.n	80018dc <StartScanerTask+0x504>
	  	}

	  	NumObjectsInLastLine = NumObjectsInCurrentLine;
 800194a:	4a0e      	ldr	r2, [pc, #56]	; (8001984 <StartScanerTask+0x5ac>)
 800194c:	f897 31f3 	ldrb.w	r3, [r7, #499]	; 0x1f3
 8001950:	7013      	strb	r3, [r2, #0]
		osEventFlagsWait(event_group_1_id, FLAG_REQUEST_SCANER, osFlagsWaitAny, osWaitForever);
 8001952:	e54d      	b.n	80013f0 <StartScanerTask+0x18>
 8001954:	f3af 8000 	nop.w
 8001958:	33333333 	.word	0x33333333
 800195c:	3fff3333 	.word	0x3fff3333
 8001960:	20000118 	.word	0x20000118
 8001964:	200094a0 	.word	0x200094a0
 8001968:	20000110 	.word	0x20000110
 800196c:	20009de8 	.word	0x20009de8
 8001970:	20009834 	.word	0x20009834
 8001974:	2000011c 	.word	0x2000011c
 8001978:	20000120 	.word	0x20000120
 800197c:	2000010c 	.word	0x2000010c
 8001980:	20000104 	.word	0x20000104
 8001984:	20000108 	.word	0x20000108
 8001988:	20009b68 	.word	0x20009b68

0800198c <Clear_Counter>:
/*
 * *************** General Purpose Functions ***************
 */

void Clear_Counter (void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
	uint8_t p;

	counter_num_extra_count = 0;
 8001992:	4b12      	ldr	r3, [pc, #72]	; (80019dc <Clear_Counter+0x50>)
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
	numObjects = 0;
 8001998:	4b11      	ldr	r3, [pc, #68]	; (80019e0 <Clear_Counter+0x54>)
 800199a:	2200      	movs	r2, #0
 800199c:	601a      	str	r2, [r3, #0]
	num_show_object_area = 0;
 800199e:	4b11      	ldr	r3, [pc, #68]	; (80019e4 <Clear_Counter+0x58>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
	max_area = 0;
 80019a4:	4b10      	ldr	r3, [pc, #64]	; (80019e8 <Clear_Counter+0x5c>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	601a      	str	r2, [r3, #0]

	for (p=0; p < NUM_PICES_PERIOD; p++)
 80019aa:	2300      	movs	r3, #0
 80019ac:	71fb      	strb	r3, [r7, #7]
 80019ae:	e007      	b.n	80019c0 <Clear_Counter+0x34>
	{
		pices_time[p] = 0;
 80019b0:	79fb      	ldrb	r3, [r7, #7]
 80019b2:	4a0e      	ldr	r2, [pc, #56]	; (80019ec <Clear_Counter+0x60>)
 80019b4:	2100      	movs	r1, #0
 80019b6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (p=0; p < NUM_PICES_PERIOD; p++)
 80019ba:	79fb      	ldrb	r3, [r7, #7]
 80019bc:	3301      	adds	r3, #1
 80019be:	71fb      	strb	r3, [r7, #7]
 80019c0:	79fb      	ldrb	r3, [r7, #7]
 80019c2:	2b07      	cmp	r3, #7
 80019c4:	d9f4      	bls.n	80019b0 <Clear_Counter+0x24>
	}

	osEventFlagsSet(event_group_1_id, FLAG_REQUEST_LCD_UPDATE);
 80019c6:	4b0a      	ldr	r3, [pc, #40]	; (80019f0 <Clear_Counter+0x64>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	2101      	movs	r1, #1
 80019cc:	4618      	mov	r0, r3
 80019ce:	f008 fb85 	bl	800a0dc <osEventFlagsSet>
}
 80019d2:	bf00      	nop
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	2000010c 	.word	0x2000010c
 80019e0:	20000110 	.word	0x20000110
 80019e4:	20000114 	.word	0x20000114
 80019e8:	20000118 	.word	0x20000118
 80019ec:	20009834 	.word	0x20009834
 80019f0:	20000104 	.word	0x20000104

080019f4 <TuningLCD>:
/*
 * Tuning LCD
 */

void TuningLCD (void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
	//4-bit Initialization:

	HAL_Delay(100);
 80019f8:	2064      	movs	r0, #100	; 0x64
 80019fa:	f000 fe19 	bl	8002630 <HAL_Delay>
	LCD_GPIO_Port->ODR &= ~(D0_LCD_Pin | D1_LCD_Pin | D2_LCD_Pin | D3_LCD_Pin);
 80019fe:	4b29      	ldr	r3, [pc, #164]	; (8001aa4 <TuningLCD+0xb0>)
 8001a00:	695b      	ldr	r3, [r3, #20]
 8001a02:	4a28      	ldr	r2, [pc, #160]	; (8001aa4 <TuningLCD+0xb0>)
 8001a04:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001a08:	6153      	str	r3, [r2, #20]
	HAL_Delay(1);
 8001a0a:	2001      	movs	r0, #1
 8001a0c:	f000 fe10 	bl	8002630 <HAL_Delay>
	LCD_GPIO_Port->ODR |= ( 0x03 << D0_LCD_Pin); // write 0x03
 8001a10:	4b24      	ldr	r3, [pc, #144]	; (8001aa4 <TuningLCD+0xb0>)
 8001a12:	695b      	ldr	r3, [r3, #20]
 8001a14:	4a23      	ldr	r2, [pc, #140]	; (8001aa4 <TuningLCD+0xb0>)
 8001a16:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001a1a:	6153      	str	r3, [r2, #20]
	HAL_Delay(1);
 8001a1c:	2001      	movs	r0, #1
 8001a1e:	f000 fe07 	bl	8002630 <HAL_Delay>
	HAL_Delay(30);
 8001a22:	201e      	movs	r0, #30
 8001a24:	f000 fe04 	bl	8002630 <HAL_Delay>
	Nybble(); 			//command 0x30 = Wake up
 8001a28:	f000 f8d6 	bl	8001bd8 <Nybble>
	HAL_Delay(10);
 8001a2c:	200a      	movs	r0, #10
 8001a2e:	f000 fdff 	bl	8002630 <HAL_Delay>
	Nybble(); 			//command 0x30 = Wake up #2
 8001a32:	f000 f8d1 	bl	8001bd8 <Nybble>
	HAL_Delay(10);
 8001a36:	200a      	movs	r0, #10
 8001a38:	f000 fdfa 	bl	8002630 <HAL_Delay>
	Nybble(); 			//command 0x30 = Wake up #3
 8001a3c:	f000 f8cc 	bl	8001bd8 <Nybble>
	HAL_Delay(10); 		//can check busy flag now instead of delay
 8001a40:	200a      	movs	r0, #10
 8001a42:	f000 fdf5 	bl	8002630 <HAL_Delay>
	LCD_GPIO_Port->ODR &= ~(D0_LCD_Pin | D1_LCD_Pin | D2_LCD_Pin | D3_LCD_Pin);
 8001a46:	4b17      	ldr	r3, [pc, #92]	; (8001aa4 <TuningLCD+0xb0>)
 8001a48:	695b      	ldr	r3, [r3, #20]
 8001a4a:	4a16      	ldr	r2, [pc, #88]	; (8001aa4 <TuningLCD+0xb0>)
 8001a4c:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001a50:	6153      	str	r3, [r2, #20]
	HAL_Delay(1);
 8001a52:	2001      	movs	r0, #1
 8001a54:	f000 fdec 	bl	8002630 <HAL_Delay>
	LCD_GPIO_Port->ODR |= ( 0x02 << D0_LCD_Pin); // write 0x02
 8001a58:	4b12      	ldr	r3, [pc, #72]	; (8001aa4 <TuningLCD+0xb0>)
 8001a5a:	695b      	ldr	r3, [r3, #20]
 8001a5c:	4a11      	ldr	r2, [pc, #68]	; (8001aa4 <TuningLCD+0xb0>)
 8001a5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a62:	6153      	str	r3, [r2, #20]
	HAL_Delay(1);
 8001a64:	2001      	movs	r0, #1
 8001a66:	f000 fde3 	bl	8002630 <HAL_Delay>
	Nybble(); 			//Function set: 4-bit interface
 8001a6a:	f000 f8b5 	bl	8001bd8 <Nybble>
	CommandLCD(0x28); 	//Function set: 4-bit/2-line
 8001a6e:	2028      	movs	r0, #40	; 0x28
 8001a70:	f000 f81a 	bl	8001aa8 <CommandLCD>
	HAL_Delay(10);
 8001a74:	200a      	movs	r0, #10
 8001a76:	f000 fddb 	bl	8002630 <HAL_Delay>
	CommandLCD(0x10); 	//Set cursor
 8001a7a:	2010      	movs	r0, #16
 8001a7c:	f000 f814 	bl	8001aa8 <CommandLCD>
	HAL_Delay(10);
 8001a80:	200a      	movs	r0, #10
 8001a82:	f000 fdd5 	bl	8002630 <HAL_Delay>
	CommandLCD(0x0F); 	//Display ON
 8001a86:	200f      	movs	r0, #15
 8001a88:	f000 f80e 	bl	8001aa8 <CommandLCD>
	HAL_Delay(10);
 8001a8c:	200a      	movs	r0, #10
 8001a8e:	f000 fdcf 	bl	8002630 <HAL_Delay>
	CommandLCD(0x06); 	//Entry Mode set
 8001a92:	2006      	movs	r0, #6
 8001a94:	f000 f808 	bl	8001aa8 <CommandLCD>
	HAL_Delay(10);
 8001a98:	200a      	movs	r0, #10
 8001a9a:	f000 fdc9 	bl	8002630 <HAL_Delay>
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	58021000 	.word	0x58021000

08001aa8 <CommandLCD>:
/*
 *
 */

void CommandLCD(uint8_t i)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	4603      	mov	r3, r0
 8001ab0:	71fb      	strb	r3, [r7, #7]

	LCD_GPIO_Port->ODR &= ~(D0_LCD_Pin | D1_LCD_Pin | D2_LCD_Pin | D3_LCD_Pin);
 8001ab2:	4b22      	ldr	r3, [pc, #136]	; (8001b3c <CommandLCD+0x94>)
 8001ab4:	695b      	ldr	r3, [r3, #20]
 8001ab6:	4a21      	ldr	r2, [pc, #132]	; (8001b3c <CommandLCD+0x94>)
 8001ab8:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001abc:	6153      	str	r3, [r2, #20]
	HAL_Delay(1);
 8001abe:	2001      	movs	r0, #1
 8001ac0:	f000 fdb6 	bl	8002630 <HAL_Delay>
	LCD_GPIO_Port->ODR |=  ( (i>>4) << D0_LCD_Pin) ;	// set lower bits
 8001ac4:	4b1d      	ldr	r3, [pc, #116]	; (8001b3c <CommandLCD+0x94>)
 8001ac6:	695b      	ldr	r3, [r3, #20]
 8001ac8:	79fa      	ldrb	r2, [r7, #7]
 8001aca:	0912      	lsrs	r2, r2, #4
 8001acc:	b2d2      	uxtb	r2, r2
 8001ace:	0212      	lsls	r2, r2, #8
 8001ad0:	4611      	mov	r1, r2
 8001ad2:	4a1a      	ldr	r2, [pc, #104]	; (8001b3c <CommandLCD+0x94>)
 8001ad4:	430b      	orrs	r3, r1
 8001ad6:	6153      	str	r3, [r2, #20]
	HAL_Delay(1);
 8001ad8:	2001      	movs	r0, #1
 8001ada:	f000 fda9 	bl	8002630 <HAL_Delay>
	RS_LCD_GPIO_Port->BSRR |= (RS_LCD_Pin << 16); // RS low - command
 8001ade:	4b17      	ldr	r3, [pc, #92]	; (8001b3c <CommandLCD+0x94>)
 8001ae0:	699b      	ldr	r3, [r3, #24]
 8001ae2:	4a16      	ldr	r2, [pc, #88]	; (8001b3c <CommandLCD+0x94>)
 8001ae4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001ae8:	6193      	str	r3, [r2, #24]
	HAL_Delay(1);
 8001aea:	2001      	movs	r0, #1
 8001aec:	f000 fda0 	bl	8002630 <HAL_Delay>
	RW_LCD_GPIO_Port->BSRR |= ( RW_LCD_Pin << 16); //R/W low
 8001af0:	4b12      	ldr	r3, [pc, #72]	; (8001b3c <CommandLCD+0x94>)
 8001af2:	699b      	ldr	r3, [r3, #24]
 8001af4:	4a11      	ldr	r2, [pc, #68]	; (8001b3c <CommandLCD+0x94>)
 8001af6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001afa:	6193      	str	r3, [r2, #24]
	HAL_Delay(1);
 8001afc:	2001      	movs	r0, #1
 8001afe:	f000 fd97 	bl	8002630 <HAL_Delay>
	Nybble(); //Send lower 4 bits
 8001b02:	f000 f869 	bl	8001bd8 <Nybble>
	LCD_GPIO_Port->ODR &= ~(D0_LCD_Pin | D1_LCD_Pin | D2_LCD_Pin | D3_LCD_Pin);
 8001b06:	4b0d      	ldr	r3, [pc, #52]	; (8001b3c <CommandLCD+0x94>)
 8001b08:	695b      	ldr	r3, [r3, #20]
 8001b0a:	4a0c      	ldr	r2, [pc, #48]	; (8001b3c <CommandLCD+0x94>)
 8001b0c:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001b10:	6153      	str	r3, [r2, #20]
	HAL_Delay(1);
 8001b12:	2001      	movs	r0, #1
 8001b14:	f000 fd8c 	bl	8002630 <HAL_Delay>
	LCD_GPIO_Port->ODR |= ( (i & 0x0f) << D0_LCD_Pin); // set upper bits
 8001b18:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <CommandLCD+0x94>)
 8001b1a:	695a      	ldr	r2, [r3, #20]
 8001b1c:	79fb      	ldrb	r3, [r7, #7]
 8001b1e:	021b      	lsls	r3, r3, #8
 8001b20:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001b24:	4905      	ldr	r1, [pc, #20]	; (8001b3c <CommandLCD+0x94>)
 8001b26:	4313      	orrs	r3, r2
 8001b28:	614b      	str	r3, [r1, #20]
	HAL_Delay(1);
 8001b2a:	2001      	movs	r0, #1
 8001b2c:	f000 fd80 	bl	8002630 <HAL_Delay>
	Nybble(); //Send upper 4 bits
 8001b30:	f000 f852 	bl	8001bd8 <Nybble>
}
 8001b34:	bf00      	nop
 8001b36:	3708      	adds	r7, #8
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	58021000 	.word	0x58021000

08001b40 <WriteLCD>:
/*
 *
 */

void WriteLCD(char i)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	4603      	mov	r3, r0
 8001b48:	71fb      	strb	r3, [r7, #7]
	LCD_GPIO_Port->ODR &= ~(D0_LCD_Pin | D1_LCD_Pin | D2_LCD_Pin | D3_LCD_Pin);
 8001b4a:	4b22      	ldr	r3, [pc, #136]	; (8001bd4 <WriteLCD+0x94>)
 8001b4c:	695b      	ldr	r3, [r3, #20]
 8001b4e:	4a21      	ldr	r2, [pc, #132]	; (8001bd4 <WriteLCD+0x94>)
 8001b50:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001b54:	6153      	str	r3, [r2, #20]
	HAL_Delay(1);
 8001b56:	2001      	movs	r0, #1
 8001b58:	f000 fd6a 	bl	8002630 <HAL_Delay>
	LCD_GPIO_Port->ODR |= ( (i>>4) << D0_LCD_Pin);	// set lower bits
 8001b5c:	4b1d      	ldr	r3, [pc, #116]	; (8001bd4 <WriteLCD+0x94>)
 8001b5e:	695b      	ldr	r3, [r3, #20]
 8001b60:	79fa      	ldrb	r2, [r7, #7]
 8001b62:	0912      	lsrs	r2, r2, #4
 8001b64:	b2d2      	uxtb	r2, r2
 8001b66:	0212      	lsls	r2, r2, #8
 8001b68:	4611      	mov	r1, r2
 8001b6a:	4a1a      	ldr	r2, [pc, #104]	; (8001bd4 <WriteLCD+0x94>)
 8001b6c:	430b      	orrs	r3, r1
 8001b6e:	6153      	str	r3, [r2, #20]
	HAL_Delay(1);
 8001b70:	2001      	movs	r0, #1
 8001b72:	f000 fd5d 	bl	8002630 <HAL_Delay>
	RS_LCD_GPIO_Port->BSRR |= RS_LCD_Pin; // RS high - data
 8001b76:	4b17      	ldr	r3, [pc, #92]	; (8001bd4 <WriteLCD+0x94>)
 8001b78:	699b      	ldr	r3, [r3, #24]
 8001b7a:	4a16      	ldr	r2, [pc, #88]	; (8001bd4 <WriteLCD+0x94>)
 8001b7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b80:	6193      	str	r3, [r2, #24]
	HAL_Delay(1);
 8001b82:	2001      	movs	r0, #1
 8001b84:	f000 fd54 	bl	8002630 <HAL_Delay>
	RW_LCD_GPIO_Port->BSRR |= ( RW_LCD_Pin << 16); // R/W low
 8001b88:	4b12      	ldr	r3, [pc, #72]	; (8001bd4 <WriteLCD+0x94>)
 8001b8a:	699b      	ldr	r3, [r3, #24]
 8001b8c:	4a11      	ldr	r2, [pc, #68]	; (8001bd4 <WriteLCD+0x94>)
 8001b8e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b92:	6193      	str	r3, [r2, #24]
	HAL_Delay(1);
 8001b94:	2001      	movs	r0, #1
 8001b96:	f000 fd4b 	bl	8002630 <HAL_Delay>
	Nybble(); //Clock lower 4 bits
 8001b9a:	f000 f81d 	bl	8001bd8 <Nybble>
	LCD_GPIO_Port->ODR &= ~(D0_LCD_Pin | D1_LCD_Pin | D2_LCD_Pin | D3_LCD_Pin);
 8001b9e:	4b0d      	ldr	r3, [pc, #52]	; (8001bd4 <WriteLCD+0x94>)
 8001ba0:	695b      	ldr	r3, [r3, #20]
 8001ba2:	4a0c      	ldr	r2, [pc, #48]	; (8001bd4 <WriteLCD+0x94>)
 8001ba4:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 8001ba8:	6153      	str	r3, [r2, #20]
	HAL_Delay(1);
 8001baa:	2001      	movs	r0, #1
 8001bac:	f000 fd40 	bl	8002630 <HAL_Delay>
	LCD_GPIO_Port->ODR |= ( (i & 0x0f) << D0_LCD_Pin); // set upper bits
 8001bb0:	4b08      	ldr	r3, [pc, #32]	; (8001bd4 <WriteLCD+0x94>)
 8001bb2:	695a      	ldr	r2, [r3, #20]
 8001bb4:	79fb      	ldrb	r3, [r7, #7]
 8001bb6:	021b      	lsls	r3, r3, #8
 8001bb8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001bbc:	4905      	ldr	r1, [pc, #20]	; (8001bd4 <WriteLCD+0x94>)
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	614b      	str	r3, [r1, #20]
	HAL_Delay(1);
 8001bc2:	2001      	movs	r0, #1
 8001bc4:	f000 fd34 	bl	8002630 <HAL_Delay>
	Nybble(); //Send upper 4 bits
 8001bc8:	f000 f806 	bl	8001bd8 <Nybble>
}
 8001bcc:	bf00      	nop
 8001bce:	3708      	adds	r7, #8
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	58021000 	.word	0x58021000

08001bd8 <Nybble>:
/*
 *
 */

void Nybble(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
	E_LCD_GPIO_Port->BSRR |= E_LCD_Pin;						// E = high
 8001bde:	4b0e      	ldr	r3, [pc, #56]	; (8001c18 <Nybble+0x40>)
 8001be0:	699b      	ldr	r3, [r3, #24]
 8001be2:	4a0d      	ldr	r2, [pc, #52]	; (8001c18 <Nybble+0x40>)
 8001be4:	f043 0301 	orr.w	r3, r3, #1
 8001be8:	6193      	str	r3, [r2, #24]

	for (uint8_t i=0; i== 140; i++)
 8001bea:	2300      	movs	r3, #0
 8001bec:	71fb      	strb	r3, [r7, #7]
 8001bee:	e003      	b.n	8001bf8 <Nybble+0x20>
	{
		asm ("nop");
 8001bf0:	bf00      	nop
	for (uint8_t i=0; i== 140; i++)
 8001bf2:	79fb      	ldrb	r3, [r7, #7]
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	71fb      	strb	r3, [r7, #7]
 8001bf8:	79fb      	ldrb	r3, [r7, #7]
 8001bfa:	2b8c      	cmp	r3, #140	; 0x8c
 8001bfc:	d0f8      	beq.n	8001bf0 <Nybble+0x18>
	}

	E_LCD_GPIO_Port->BSRR |= (E_LCD_Pin << 16);				// E = low
 8001bfe:	4b06      	ldr	r3, [pc, #24]	; (8001c18 <Nybble+0x40>)
 8001c00:	699b      	ldr	r3, [r3, #24]
 8001c02:	4a05      	ldr	r2, [pc, #20]	; (8001c18 <Nybble+0x40>)
 8001c04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c08:	6193      	str	r3, [r2, #24]
}
 8001c0a:	bf00      	nop
 8001c0c:	370c      	adds	r7, #12
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	58021000 	.word	0x58021000

08001c1c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001c24:	2001      	movs	r0, #1
 8001c26:	f008 f9fe 	bl	800a026 <osDelay>
 8001c2a:	e7fb      	b.n	8001c24 <StartDefaultTask+0x8>

08001c2c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a04      	ldr	r2, [pc, #16]	; (8001c4c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d101      	bne.n	8001c42 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001c3e:	f000 fcd7 	bl	80025f0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001c42:	bf00      	nop
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	40010000 	.word	0x40010000

08001c50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c54:	b672      	cpsid	i
}
 8001c56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c58:	e7fe      	b.n	8001c58 <Error_Handler+0x8>
	...

08001c5c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c62:	4b0c      	ldr	r3, [pc, #48]	; (8001c94 <HAL_MspInit+0x38>)
 8001c64:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001c68:	4a0a      	ldr	r2, [pc, #40]	; (8001c94 <HAL_MspInit+0x38>)
 8001c6a:	f043 0302 	orr.w	r3, r3, #2
 8001c6e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001c72:	4b08      	ldr	r3, [pc, #32]	; (8001c94 <HAL_MspInit+0x38>)
 8001c74:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001c78:	f003 0302 	and.w	r3, r3, #2
 8001c7c:	607b      	str	r3, [r7, #4]
 8001c7e:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c80:	2200      	movs	r2, #0
 8001c82:	210f      	movs	r1, #15
 8001c84:	f06f 0001 	mvn.w	r0, #1
 8001c88:	f000 feec 	bl	8002a64 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c8c:	bf00      	nop
 8001c8e:	3708      	adds	r7, #8
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	58024400 	.word	0x58024400

08001c98 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b08c      	sub	sp, #48	; 0x30
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca0:	f107 031c 	add.w	r3, r7, #28
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	605a      	str	r2, [r3, #4]
 8001caa:	609a      	str	r2, [r3, #8]
 8001cac:	60da      	str	r2, [r3, #12]
 8001cae:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a52      	ldr	r2, [pc, #328]	; (8001e00 <HAL_COMP_MspInit+0x168>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d153      	bne.n	8001d62 <HAL_COMP_MspInit+0xca>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_COMP12_CLK_ENABLED++;
 8001cba:	4b52      	ldr	r3, [pc, #328]	; (8001e04 <HAL_COMP_MspInit+0x16c>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	4a50      	ldr	r2, [pc, #320]	; (8001e04 <HAL_COMP_MspInit+0x16c>)
 8001cc2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_COMP12_CLK_ENABLED==1){
 8001cc4:	4b4f      	ldr	r3, [pc, #316]	; (8001e04 <HAL_COMP_MspInit+0x16c>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d10e      	bne.n	8001cea <HAL_COMP_MspInit+0x52>
      __HAL_RCC_COMP12_CLK_ENABLE();
 8001ccc:	4b4e      	ldr	r3, [pc, #312]	; (8001e08 <HAL_COMP_MspInit+0x170>)
 8001cce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001cd2:	4a4d      	ldr	r2, [pc, #308]	; (8001e08 <HAL_COMP_MspInit+0x170>)
 8001cd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cd8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001cdc:	4b4a      	ldr	r3, [pc, #296]	; (8001e08 <HAL_COMP_MspInit+0x170>)
 8001cde:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001ce2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ce6:	61bb      	str	r3, [r7, #24]
 8001ce8:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cea:	4b47      	ldr	r3, [pc, #284]	; (8001e08 <HAL_COMP_MspInit+0x170>)
 8001cec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001cf0:	4a45      	ldr	r2, [pc, #276]	; (8001e08 <HAL_COMP_MspInit+0x170>)
 8001cf2:	f043 0302 	orr.w	r3, r3, #2
 8001cf6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001cfa:	4b43      	ldr	r3, [pc, #268]	; (8001e08 <HAL_COMP_MspInit+0x170>)
 8001cfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d00:	f003 0302 	and.w	r3, r3, #2
 8001d04:	617b      	str	r3, [r7, #20]
 8001d06:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d08:	4b3f      	ldr	r3, [pc, #252]	; (8001e08 <HAL_COMP_MspInit+0x170>)
 8001d0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d0e:	4a3e      	ldr	r2, [pc, #248]	; (8001e08 <HAL_COMP_MspInit+0x170>)
 8001d10:	f043 0310 	orr.w	r3, r3, #16
 8001d14:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001d18:	4b3b      	ldr	r3, [pc, #236]	; (8001e08 <HAL_COMP_MspInit+0x170>)
 8001d1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d1e:	f003 0310 	and.w	r3, r3, #16
 8001d22:	613b      	str	r3, [r7, #16]
 8001d24:	693b      	ldr	r3, [r7, #16]
    /**COMP1 GPIO Configuration
    PB1     ------> COMP1_INM
    PB2     ------> COMP1_INP
    PE12     ------> COMP1_OUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|COMP1_INP_LINE1_VIDEO_Pin;
 8001d26:	2306      	movs	r3, #6
 8001d28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d32:	f107 031c 	add.w	r3, r7, #28
 8001d36:	4619      	mov	r1, r3
 8001d38:	4834      	ldr	r0, [pc, #208]	; (8001e0c <HAL_COMP_MspInit+0x174>)
 8001d3a:	f002 ff91 	bl	8004c60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001d3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d44:	2302      	movs	r3, #2
 8001d46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_COMP1;
 8001d50:	230d      	movs	r3, #13
 8001d52:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d54:	f107 031c 	add.w	r3, r7, #28
 8001d58:	4619      	mov	r1, r3
 8001d5a:	482d      	ldr	r0, [pc, #180]	; (8001e10 <HAL_COMP_MspInit+0x178>)
 8001d5c:	f002 ff80 	bl	8004c60 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }

}
 8001d60:	e049      	b.n	8001df6 <HAL_COMP_MspInit+0x15e>
  else if(hcomp->Instance==COMP2)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a2b      	ldr	r2, [pc, #172]	; (8001e14 <HAL_COMP_MspInit+0x17c>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d144      	bne.n	8001df6 <HAL_COMP_MspInit+0x15e>
    HAL_RCC_COMP12_CLK_ENABLED++;
 8001d6c:	4b25      	ldr	r3, [pc, #148]	; (8001e04 <HAL_COMP_MspInit+0x16c>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	3301      	adds	r3, #1
 8001d72:	4a24      	ldr	r2, [pc, #144]	; (8001e04 <HAL_COMP_MspInit+0x16c>)
 8001d74:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_COMP12_CLK_ENABLED==1){
 8001d76:	4b23      	ldr	r3, [pc, #140]	; (8001e04 <HAL_COMP_MspInit+0x16c>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d10e      	bne.n	8001d9c <HAL_COMP_MspInit+0x104>
      __HAL_RCC_COMP12_CLK_ENABLE();
 8001d7e:	4b22      	ldr	r3, [pc, #136]	; (8001e08 <HAL_COMP_MspInit+0x170>)
 8001d80:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001d84:	4a20      	ldr	r2, [pc, #128]	; (8001e08 <HAL_COMP_MspInit+0x170>)
 8001d86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d8a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001d8e:	4b1e      	ldr	r3, [pc, #120]	; (8001e08 <HAL_COMP_MspInit+0x170>)
 8001d90:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001d94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d98:	60fb      	str	r3, [r7, #12]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d9c:	4b1a      	ldr	r3, [pc, #104]	; (8001e08 <HAL_COMP_MspInit+0x170>)
 8001d9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001da2:	4a19      	ldr	r2, [pc, #100]	; (8001e08 <HAL_COMP_MspInit+0x170>)
 8001da4:	f043 0310 	orr.w	r3, r3, #16
 8001da8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001dac:	4b16      	ldr	r3, [pc, #88]	; (8001e08 <HAL_COMP_MspInit+0x170>)
 8001dae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001db2:	f003 0310 	and.w	r3, r3, #16
 8001db6:	60bb      	str	r3, [r7, #8]
 8001db8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|COMP2_INP_LINE2_VIDEO_Pin;
 8001dba:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001dbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dc8:	f107 031c 	add.w	r3, r7, #28
 8001dcc:	4619      	mov	r1, r3
 8001dce:	4810      	ldr	r0, [pc, #64]	; (8001e10 <HAL_COMP_MspInit+0x178>)
 8001dd0:	f002 ff46 	bl	8004c60 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001dd4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001dd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dda:	2302      	movs	r3, #2
 8001ddc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dde:	2300      	movs	r3, #0
 8001de0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de2:	2300      	movs	r3, #0
 8001de4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_COMP2;
 8001de6:	230d      	movs	r3, #13
 8001de8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dea:	f107 031c 	add.w	r3, r7, #28
 8001dee:	4619      	mov	r1, r3
 8001df0:	4807      	ldr	r0, [pc, #28]	; (8001e10 <HAL_COMP_MspInit+0x178>)
 8001df2:	f002 ff35 	bl	8004c60 <HAL_GPIO_Init>
}
 8001df6:	bf00      	nop
 8001df8:	3730      	adds	r7, #48	; 0x30
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	5800380c 	.word	0x5800380c
 8001e04:	20000128 	.word	0x20000128
 8001e08:	58024400 	.word	0x58024400
 8001e0c:	58020400 	.word	0x58020400
 8001e10:	58021000 	.word	0x58021000
 8001e14:	58003810 	.word	0x58003810

08001e18 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b08e      	sub	sp, #56	; 0x38
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e24:	2200      	movs	r2, #0
 8001e26:	601a      	str	r2, [r3, #0]
 8001e28:	605a      	str	r2, [r3, #4]
 8001e2a:	609a      	str	r2, [r3, #8]
 8001e2c:	60da      	str	r2, [r3, #12]
 8001e2e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a59      	ldr	r2, [pc, #356]	; (8001f9c <HAL_ETH_MspInit+0x184>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	f040 80ab 	bne.w	8001f92 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8001e3c:	4b58      	ldr	r3, [pc, #352]	; (8001fa0 <HAL_ETH_MspInit+0x188>)
 8001e3e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001e42:	4a57      	ldr	r2, [pc, #348]	; (8001fa0 <HAL_ETH_MspInit+0x188>)
 8001e44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e48:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001e4c:	4b54      	ldr	r3, [pc, #336]	; (8001fa0 <HAL_ETH_MspInit+0x188>)
 8001e4e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001e52:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001e56:	623b      	str	r3, [r7, #32]
 8001e58:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8001e5a:	4b51      	ldr	r3, [pc, #324]	; (8001fa0 <HAL_ETH_MspInit+0x188>)
 8001e5c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001e60:	4a4f      	ldr	r2, [pc, #316]	; (8001fa0 <HAL_ETH_MspInit+0x188>)
 8001e62:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e66:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001e6a:	4b4d      	ldr	r3, [pc, #308]	; (8001fa0 <HAL_ETH_MspInit+0x188>)
 8001e6c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001e70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e74:	61fb      	str	r3, [r7, #28]
 8001e76:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8001e78:	4b49      	ldr	r3, [pc, #292]	; (8001fa0 <HAL_ETH_MspInit+0x188>)
 8001e7a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001e7e:	4a48      	ldr	r2, [pc, #288]	; (8001fa0 <HAL_ETH_MspInit+0x188>)
 8001e80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e84:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001e88:	4b45      	ldr	r3, [pc, #276]	; (8001fa0 <HAL_ETH_MspInit+0x188>)
 8001e8a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e92:	61bb      	str	r3, [r7, #24]
 8001e94:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e96:	4b42      	ldr	r3, [pc, #264]	; (8001fa0 <HAL_ETH_MspInit+0x188>)
 8001e98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001e9c:	4a40      	ldr	r2, [pc, #256]	; (8001fa0 <HAL_ETH_MspInit+0x188>)
 8001e9e:	f043 0304 	orr.w	r3, r3, #4
 8001ea2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001ea6:	4b3e      	ldr	r3, [pc, #248]	; (8001fa0 <HAL_ETH_MspInit+0x188>)
 8001ea8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001eac:	f003 0304 	and.w	r3, r3, #4
 8001eb0:	617b      	str	r3, [r7, #20]
 8001eb2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb4:	4b3a      	ldr	r3, [pc, #232]	; (8001fa0 <HAL_ETH_MspInit+0x188>)
 8001eb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001eba:	4a39      	ldr	r2, [pc, #228]	; (8001fa0 <HAL_ETH_MspInit+0x188>)
 8001ebc:	f043 0301 	orr.w	r3, r3, #1
 8001ec0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001ec4:	4b36      	ldr	r3, [pc, #216]	; (8001fa0 <HAL_ETH_MspInit+0x188>)
 8001ec6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001eca:	f003 0301 	and.w	r3, r3, #1
 8001ece:	613b      	str	r3, [r7, #16]
 8001ed0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ed2:	4b33      	ldr	r3, [pc, #204]	; (8001fa0 <HAL_ETH_MspInit+0x188>)
 8001ed4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ed8:	4a31      	ldr	r2, [pc, #196]	; (8001fa0 <HAL_ETH_MspInit+0x188>)
 8001eda:	f043 0302 	orr.w	r3, r3, #2
 8001ede:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001ee2:	4b2f      	ldr	r3, [pc, #188]	; (8001fa0 <HAL_ETH_MspInit+0x188>)
 8001ee4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ee8:	f003 0302 	and.w	r3, r3, #2
 8001eec:	60fb      	str	r3, [r7, #12]
 8001eee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ef0:	4b2b      	ldr	r3, [pc, #172]	; (8001fa0 <HAL_ETH_MspInit+0x188>)
 8001ef2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ef6:	4a2a      	ldr	r2, [pc, #168]	; (8001fa0 <HAL_ETH_MspInit+0x188>)
 8001ef8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001efc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001f00:	4b27      	ldr	r3, [pc, #156]	; (8001fa0 <HAL_ETH_MspInit+0x188>)
 8001f02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f0a:	60bb      	str	r3, [r7, #8]
 8001f0c:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001f0e:	2332      	movs	r3, #50	; 0x32
 8001f10:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f12:	2302      	movs	r3, #2
 8001f14:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f16:	2300      	movs	r3, #0
 8001f18:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001f1e:	230b      	movs	r3, #11
 8001f20:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f26:	4619      	mov	r1, r3
 8001f28:	481e      	ldr	r0, [pc, #120]	; (8001fa4 <HAL_ETH_MspInit+0x18c>)
 8001f2a:	f002 fe99 	bl	8004c60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001f2e:	2386      	movs	r3, #134	; 0x86
 8001f30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f32:	2302      	movs	r3, #2
 8001f34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f36:	2300      	movs	r3, #0
 8001f38:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001f3e:	230b      	movs	r3, #11
 8001f40:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f46:	4619      	mov	r1, r3
 8001f48:	4817      	ldr	r0, [pc, #92]	; (8001fa8 <HAL_ETH_MspInit+0x190>)
 8001f4a:	f002 fe89 	bl	8004c60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001f4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f54:	2302      	movs	r3, #2
 8001f56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001f60:	230b      	movs	r3, #11
 8001f62:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001f64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4810      	ldr	r0, [pc, #64]	; (8001fac <HAL_ETH_MspInit+0x194>)
 8001f6c:	f002 fe78 	bl	8004c60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001f70:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001f74:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f76:	2302      	movs	r3, #2
 8001f78:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001f82:	230b      	movs	r3, #11
 8001f84:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4808      	ldr	r0, [pc, #32]	; (8001fb0 <HAL_ETH_MspInit+0x198>)
 8001f8e:	f002 fe67 	bl	8004c60 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001f92:	bf00      	nop
 8001f94:	3738      	adds	r7, #56	; 0x38
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	40028000 	.word	0x40028000
 8001fa0:	58024400 	.word	0x58024400
 8001fa4:	58020800 	.word	0x58020800
 8001fa8:	58020000 	.word	0x58020000
 8001fac:	58020400 	.word	0x58020400
 8001fb0:	58021800 	.word	0x58021800

08001fb4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b086      	sub	sp, #24
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fc4:	d16f      	bne.n	80020a6 <HAL_TIM_Base_MspInit+0xf2>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fc6:	4b6a      	ldr	r3, [pc, #424]	; (8002170 <HAL_TIM_Base_MspInit+0x1bc>)
 8001fc8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001fcc:	4a68      	ldr	r2, [pc, #416]	; (8002170 <HAL_TIM_Base_MspInit+0x1bc>)
 8001fce:	f043 0301 	orr.w	r3, r3, #1
 8001fd2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001fd6:	4b66      	ldr	r3, [pc, #408]	; (8002170 <HAL_TIM_Base_MspInit+0x1bc>)
 8001fd8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001fdc:	f003 0301 	and.w	r3, r3, #1
 8001fe0:	617b      	str	r3, [r7, #20]
 8001fe2:	697b      	ldr	r3, [r7, #20]

    /* TIM2 DMA Init */
    /* TIM2_UP Init */
    hdma_tim2_up.Instance = DMA1_Stream1;
 8001fe4:	4b63      	ldr	r3, [pc, #396]	; (8002174 <HAL_TIM_Base_MspInit+0x1c0>)
 8001fe6:	4a64      	ldr	r2, [pc, #400]	; (8002178 <HAL_TIM_Base_MspInit+0x1c4>)
 8001fe8:	601a      	str	r2, [r3, #0]
    hdma_tim2_up.Init.Request = DMA_REQUEST_TIM2_UP;
 8001fea:	4b62      	ldr	r3, [pc, #392]	; (8002174 <HAL_TIM_Base_MspInit+0x1c0>)
 8001fec:	2216      	movs	r2, #22
 8001fee:	605a      	str	r2, [r3, #4]
    hdma_tim2_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ff0:	4b60      	ldr	r3, [pc, #384]	; (8002174 <HAL_TIM_Base_MspInit+0x1c0>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	609a      	str	r2, [r3, #8]
    hdma_tim2_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ff6:	4b5f      	ldr	r3, [pc, #380]	; (8002174 <HAL_TIM_Base_MspInit+0x1c0>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	60da      	str	r2, [r3, #12]
    hdma_tim2_up.Init.MemInc = DMA_MINC_ENABLE;
 8001ffc:	4b5d      	ldr	r3, [pc, #372]	; (8002174 <HAL_TIM_Base_MspInit+0x1c0>)
 8001ffe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002002:	611a      	str	r2, [r3, #16]
    hdma_tim2_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002004:	4b5b      	ldr	r3, [pc, #364]	; (8002174 <HAL_TIM_Base_MspInit+0x1c0>)
 8002006:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800200a:	615a      	str	r2, [r3, #20]
    hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800200c:	4b59      	ldr	r3, [pc, #356]	; (8002174 <HAL_TIM_Base_MspInit+0x1c0>)
 800200e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002012:	619a      	str	r2, [r3, #24]
    hdma_tim2_up.Init.Mode = DMA_CIRCULAR;
 8002014:	4b57      	ldr	r3, [pc, #348]	; (8002174 <HAL_TIM_Base_MspInit+0x1c0>)
 8002016:	f44f 7280 	mov.w	r2, #256	; 0x100
 800201a:	61da      	str	r2, [r3, #28]
    hdma_tim2_up.Init.Priority = DMA_PRIORITY_LOW;
 800201c:	4b55      	ldr	r3, [pc, #340]	; (8002174 <HAL_TIM_Base_MspInit+0x1c0>)
 800201e:	2200      	movs	r2, #0
 8002020:	621a      	str	r2, [r3, #32]
    hdma_tim2_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002022:	4b54      	ldr	r3, [pc, #336]	; (8002174 <HAL_TIM_Base_MspInit+0x1c0>)
 8002024:	2200      	movs	r2, #0
 8002026:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_up) != HAL_OK)
 8002028:	4852      	ldr	r0, [pc, #328]	; (8002174 <HAL_TIM_Base_MspInit+0x1c0>)
 800202a:	f000 fd43 	bl	8002ab4 <HAL_DMA_Init>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d001      	beq.n	8002038 <HAL_TIM_Base_MspInit+0x84>
    {
      Error_Handler();
 8002034:	f7ff fe0c 	bl	8001c50 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	4a4e      	ldr	r2, [pc, #312]	; (8002174 <HAL_TIM_Base_MspInit+0x1c0>)
 800203c:	621a      	str	r2, [r3, #32]
 800203e:	4a4d      	ldr	r2, [pc, #308]	; (8002174 <HAL_TIM_Base_MspInit+0x1c0>)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM2_CH2 Init */
    hdma_tim2_ch2.Instance = DMA1_Stream2;
 8002044:	4b4d      	ldr	r3, [pc, #308]	; (800217c <HAL_TIM_Base_MspInit+0x1c8>)
 8002046:	4a4e      	ldr	r2, [pc, #312]	; (8002180 <HAL_TIM_Base_MspInit+0x1cc>)
 8002048:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2.Init.Request = DMA_REQUEST_TIM2_CH2;
 800204a:	4b4c      	ldr	r3, [pc, #304]	; (800217c <HAL_TIM_Base_MspInit+0x1c8>)
 800204c:	2213      	movs	r2, #19
 800204e:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002050:	4b4a      	ldr	r3, [pc, #296]	; (800217c <HAL_TIM_Base_MspInit+0x1c8>)
 8002052:	2240      	movs	r2, #64	; 0x40
 8002054:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002056:	4b49      	ldr	r3, [pc, #292]	; (800217c <HAL_TIM_Base_MspInit+0x1c8>)
 8002058:	2200      	movs	r2, #0
 800205a:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800205c:	4b47      	ldr	r3, [pc, #284]	; (800217c <HAL_TIM_Base_MspInit+0x1c8>)
 800205e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002062:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002064:	4b45      	ldr	r3, [pc, #276]	; (800217c <HAL_TIM_Base_MspInit+0x1c8>)
 8002066:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800206a:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800206c:	4b43      	ldr	r3, [pc, #268]	; (800217c <HAL_TIM_Base_MspInit+0x1c8>)
 800206e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002072:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2.Init.Mode = DMA_CIRCULAR;
 8002074:	4b41      	ldr	r3, [pc, #260]	; (800217c <HAL_TIM_Base_MspInit+0x1c8>)
 8002076:	f44f 7280 	mov.w	r2, #256	; 0x100
 800207a:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch2.Init.Priority = DMA_PRIORITY_LOW;
 800207c:	4b3f      	ldr	r3, [pc, #252]	; (800217c <HAL_TIM_Base_MspInit+0x1c8>)
 800207e:	2200      	movs	r2, #0
 8002080:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002082:	4b3e      	ldr	r3, [pc, #248]	; (800217c <HAL_TIM_Base_MspInit+0x1c8>)
 8002084:	2200      	movs	r2, #0
 8002086:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch2) != HAL_OK)
 8002088:	483c      	ldr	r0, [pc, #240]	; (800217c <HAL_TIM_Base_MspInit+0x1c8>)
 800208a:	f000 fd13 	bl	8002ab4 <HAL_DMA_Init>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <HAL_TIM_Base_MspInit+0xe4>
    {
      Error_Handler();
 8002094:	f7ff fddc 	bl	8001c50 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	4a38      	ldr	r2, [pc, #224]	; (800217c <HAL_TIM_Base_MspInit+0x1c8>)
 800209c:	629a      	str	r2, [r3, #40]	; 0x28
 800209e:	4a37      	ldr	r2, [pc, #220]	; (800217c <HAL_TIM_Base_MspInit+0x1c8>)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 80020a4:	e05f      	b.n	8002166 <HAL_TIM_Base_MspInit+0x1b2>
  else if(htim_base->Instance==TIM3)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a36      	ldr	r2, [pc, #216]	; (8002184 <HAL_TIM_Base_MspInit+0x1d0>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d117      	bne.n	80020e0 <HAL_TIM_Base_MspInit+0x12c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020b0:	4b2f      	ldr	r3, [pc, #188]	; (8002170 <HAL_TIM_Base_MspInit+0x1bc>)
 80020b2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80020b6:	4a2e      	ldr	r2, [pc, #184]	; (8002170 <HAL_TIM_Base_MspInit+0x1bc>)
 80020b8:	f043 0302 	orr.w	r3, r3, #2
 80020bc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80020c0:	4b2b      	ldr	r3, [pc, #172]	; (8002170 <HAL_TIM_Base_MspInit+0x1bc>)
 80020c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80020c6:	f003 0302 	and.w	r3, r3, #2
 80020ca:	613b      	str	r3, [r7, #16]
 80020cc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 10, 0);
 80020ce:	2200      	movs	r2, #0
 80020d0:	210a      	movs	r1, #10
 80020d2:	201d      	movs	r0, #29
 80020d4:	f000 fcc6 	bl	8002a64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80020d8:	201d      	movs	r0, #29
 80020da:	f000 fcdd 	bl	8002a98 <HAL_NVIC_EnableIRQ>
}
 80020de:	e042      	b.n	8002166 <HAL_TIM_Base_MspInit+0x1b2>
  else if(htim_base->Instance==TIM17)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a28      	ldr	r2, [pc, #160]	; (8002188 <HAL_TIM_Base_MspInit+0x1d4>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d13d      	bne.n	8002166 <HAL_TIM_Base_MspInit+0x1b2>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80020ea:	4b21      	ldr	r3, [pc, #132]	; (8002170 <HAL_TIM_Base_MspInit+0x1bc>)
 80020ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80020f0:	4a1f      	ldr	r2, [pc, #124]	; (8002170 <HAL_TIM_Base_MspInit+0x1bc>)
 80020f2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020f6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80020fa:	4b1d      	ldr	r3, [pc, #116]	; (8002170 <HAL_TIM_Base_MspInit+0x1bc>)
 80020fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002100:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002104:	60fb      	str	r3, [r7, #12]
 8002106:	68fb      	ldr	r3, [r7, #12]
    hdma_tim17_ch1.Instance = DMA1_Stream0;
 8002108:	4b20      	ldr	r3, [pc, #128]	; (800218c <HAL_TIM_Base_MspInit+0x1d8>)
 800210a:	4a21      	ldr	r2, [pc, #132]	; (8002190 <HAL_TIM_Base_MspInit+0x1dc>)
 800210c:	601a      	str	r2, [r3, #0]
    hdma_tim17_ch1.Init.Request = DMA_REQUEST_TIM17_CH1;
 800210e:	4b1f      	ldr	r3, [pc, #124]	; (800218c <HAL_TIM_Base_MspInit+0x1d8>)
 8002110:	226f      	movs	r2, #111	; 0x6f
 8002112:	605a      	str	r2, [r3, #4]
    hdma_tim17_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002114:	4b1d      	ldr	r3, [pc, #116]	; (800218c <HAL_TIM_Base_MspInit+0x1d8>)
 8002116:	2200      	movs	r2, #0
 8002118:	609a      	str	r2, [r3, #8]
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800211a:	4b1c      	ldr	r3, [pc, #112]	; (800218c <HAL_TIM_Base_MspInit+0x1d8>)
 800211c:	2200      	movs	r2, #0
 800211e:	60da      	str	r2, [r3, #12]
    hdma_tim17_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002120:	4b1a      	ldr	r3, [pc, #104]	; (800218c <HAL_TIM_Base_MspInit+0x1d8>)
 8002122:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002126:	611a      	str	r2, [r3, #16]
    hdma_tim17_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002128:	4b18      	ldr	r3, [pc, #96]	; (800218c <HAL_TIM_Base_MspInit+0x1d8>)
 800212a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800212e:	615a      	str	r2, [r3, #20]
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002130:	4b16      	ldr	r3, [pc, #88]	; (800218c <HAL_TIM_Base_MspInit+0x1d8>)
 8002132:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002136:	619a      	str	r2, [r3, #24]
    hdma_tim17_ch1.Init.Mode = DMA_NORMAL;
 8002138:	4b14      	ldr	r3, [pc, #80]	; (800218c <HAL_TIM_Base_MspInit+0x1d8>)
 800213a:	2200      	movs	r2, #0
 800213c:	61da      	str	r2, [r3, #28]
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800213e:	4b13      	ldr	r3, [pc, #76]	; (800218c <HAL_TIM_Base_MspInit+0x1d8>)
 8002140:	2200      	movs	r2, #0
 8002142:	621a      	str	r2, [r3, #32]
    hdma_tim17_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002144:	4b11      	ldr	r3, [pc, #68]	; (800218c <HAL_TIM_Base_MspInit+0x1d8>)
 8002146:	2200      	movs	r2, #0
 8002148:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim17_ch1) != HAL_OK)
 800214a:	4810      	ldr	r0, [pc, #64]	; (800218c <HAL_TIM_Base_MspInit+0x1d8>)
 800214c:	f000 fcb2 	bl	8002ab4 <HAL_DMA_Init>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <HAL_TIM_Base_MspInit+0x1a6>
      Error_Handler();
 8002156:	f7ff fd7b 	bl	8001c50 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a0b      	ldr	r2, [pc, #44]	; (800218c <HAL_TIM_Base_MspInit+0x1d8>)
 800215e:	625a      	str	r2, [r3, #36]	; 0x24
 8002160:	4a0a      	ldr	r2, [pc, #40]	; (800218c <HAL_TIM_Base_MspInit+0x1d8>)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002166:	bf00      	nop
 8002168:	3718      	adds	r7, #24
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	58024400 	.word	0x58024400
 8002174:	200095f0 	.word	0x200095f0
 8002178:	40020028 	.word	0x40020028
 800217c:	20009910 	.word	0x20009910
 8002180:	40020040 	.word	0x40020040
 8002184:	40000400 	.word	0x40000400
 8002188:	40014800 	.word	0x40014800
 800218c:	20009cb0 	.word	0x20009cb0
 8002190:	40020010 	.word	0x40020010

08002194 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b088      	sub	sp, #32
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800219c:	f107 030c 	add.w	r3, r7, #12
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	605a      	str	r2, [r3, #4]
 80021a6:	609a      	str	r2, [r3, #8]
 80021a8:	60da      	str	r2, [r3, #12]
 80021aa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM17)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a13      	ldr	r2, [pc, #76]	; (8002200 <HAL_TIM_MspPostInit+0x6c>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d11f      	bne.n	80021f6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM17_MspPostInit 0 */

  /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021b6:	4b13      	ldr	r3, [pc, #76]	; (8002204 <HAL_TIM_MspPostInit+0x70>)
 80021b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021bc:	4a11      	ldr	r2, [pc, #68]	; (8002204 <HAL_TIM_MspPostInit+0x70>)
 80021be:	f043 0302 	orr.w	r3, r3, #2
 80021c2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80021c6:	4b0f      	ldr	r3, [pc, #60]	; (8002204 <HAL_TIM_MspPostInit+0x70>)
 80021c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80021cc:	f003 0302 	and.w	r3, r3, #2
 80021d0:	60bb      	str	r3, [r7, #8]
 80021d2:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PB9     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = TIM17_CH1_LINE_CLK_Pin;
 80021d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021d8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021da:	2302      	movs	r3, #2
 80021dc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021de:	2300      	movs	r3, #0
 80021e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e2:	2300      	movs	r3, #0
 80021e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 80021e6:	2301      	movs	r3, #1
 80021e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TIM17_CH1_LINE_CLK_GPIO_Port, &GPIO_InitStruct);
 80021ea:	f107 030c 	add.w	r3, r7, #12
 80021ee:	4619      	mov	r1, r3
 80021f0:	4805      	ldr	r0, [pc, #20]	; (8002208 <HAL_TIM_MspPostInit+0x74>)
 80021f2:	f002 fd35 	bl	8004c60 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 80021f6:	bf00      	nop
 80021f8:	3720      	adds	r7, #32
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	40014800 	.word	0x40014800
 8002204:	58024400 	.word	0x58024400
 8002208:	58020400 	.word	0x58020400

0800220c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b0b6      	sub	sp, #216	; 0xd8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002214:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	605a      	str	r2, [r3, #4]
 800221e:	609a      	str	r2, [r3, #8]
 8002220:	60da      	str	r2, [r3, #12]
 8002222:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002224:	f107 0310 	add.w	r3, r7, #16
 8002228:	22b4      	movs	r2, #180	; 0xb4
 800222a:	2100      	movs	r1, #0
 800222c:	4618      	mov	r0, r3
 800222e:	f00b f843 	bl	800d2b8 <memset>
  if(huart->Instance==USART3)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a25      	ldr	r2, [pc, #148]	; (80022cc <HAL_UART_MspInit+0xc0>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d142      	bne.n	80022c2 <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800223c:	2302      	movs	r3, #2
 800223e:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002240:	2300      	movs	r3, #0
 8002242:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002246:	f107 0310 	add.w	r3, r7, #16
 800224a:	4618      	mov	r0, r3
 800224c:	f003 fee2 	bl	8006014 <HAL_RCCEx_PeriphCLKConfig>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d001      	beq.n	800225a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002256:	f7ff fcfb 	bl	8001c50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800225a:	4b1d      	ldr	r3, [pc, #116]	; (80022d0 <HAL_UART_MspInit+0xc4>)
 800225c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002260:	4a1b      	ldr	r2, [pc, #108]	; (80022d0 <HAL_UART_MspInit+0xc4>)
 8002262:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002266:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800226a:	4b19      	ldr	r3, [pc, #100]	; (80022d0 <HAL_UART_MspInit+0xc4>)
 800226c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002270:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002274:	60fb      	str	r3, [r7, #12]
 8002276:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002278:	4b15      	ldr	r3, [pc, #84]	; (80022d0 <HAL_UART_MspInit+0xc4>)
 800227a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800227e:	4a14      	ldr	r2, [pc, #80]	; (80022d0 <HAL_UART_MspInit+0xc4>)
 8002280:	f043 0308 	orr.w	r3, r3, #8
 8002284:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002288:	4b11      	ldr	r3, [pc, #68]	; (80022d0 <HAL_UART_MspInit+0xc4>)
 800228a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800228e:	f003 0308 	and.w	r3, r3, #8
 8002292:	60bb      	str	r3, [r7, #8]
 8002294:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 8002296:	f44f 7340 	mov.w	r3, #768	; 0x300
 800229a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229e:	2302      	movs	r3, #2
 80022a0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a4:	2300      	movs	r3, #0
 80022a6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022aa:	2300      	movs	r3, #0
 80022ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80022b0:	2307      	movs	r3, #7
 80022b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022b6:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80022ba:	4619      	mov	r1, r3
 80022bc:	4805      	ldr	r0, [pc, #20]	; (80022d4 <HAL_UART_MspInit+0xc8>)
 80022be:	f002 fccf 	bl	8004c60 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80022c2:	bf00      	nop
 80022c4:	37d8      	adds	r7, #216	; 0xd8
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	40004800 	.word	0x40004800
 80022d0:	58024400 	.word	0x58024400
 80022d4:	58020c00 	.word	0x58020c00

080022d8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b08e      	sub	sp, #56	; 0x38
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2b0f      	cmp	r3, #15
 80022e4:	d844      	bhi.n	8002370 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
 80022e6:	2200      	movs	r2, #0
 80022e8:	6879      	ldr	r1, [r7, #4]
 80022ea:	2019      	movs	r0, #25
 80022ec:	f000 fbba 	bl	8002a64 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80022f0:	2019      	movs	r0, #25
 80022f2:	f000 fbd1 	bl	8002a98 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 80022f6:	4a24      	ldr	r2, [pc, #144]	; (8002388 <HAL_InitTick+0xb0>)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80022fc:	4b23      	ldr	r3, [pc, #140]	; (800238c <HAL_InitTick+0xb4>)
 80022fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002302:	4a22      	ldr	r2, [pc, #136]	; (800238c <HAL_InitTick+0xb4>)
 8002304:	f043 0301 	orr.w	r3, r3, #1
 8002308:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800230c:	4b1f      	ldr	r3, [pc, #124]	; (800238c <HAL_InitTick+0xb4>)
 800230e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002312:	f003 0301 	and.w	r3, r3, #1
 8002316:	60bb      	str	r3, [r7, #8]
 8002318:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800231a:	f107 020c 	add.w	r2, r7, #12
 800231e:	f107 0310 	add.w	r3, r7, #16
 8002322:	4611      	mov	r1, r2
 8002324:	4618      	mov	r0, r3
 8002326:	f003 fe33 	bl	8005f90 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */

  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800232a:	f003 fe1b 	bl	8005f64 <HAL_RCC_GetPCLK2Freq>
 800232e:	4603      	mov	r3, r0
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	637b      	str	r3, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002334:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002336:	4a16      	ldr	r2, [pc, #88]	; (8002390 <HAL_InitTick+0xb8>)
 8002338:	fba2 2303 	umull	r2, r3, r2, r3
 800233c:	0c9b      	lsrs	r3, r3, #18
 800233e:	3b01      	subs	r3, #1
 8002340:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002342:	4b14      	ldr	r3, [pc, #80]	; (8002394 <HAL_InitTick+0xbc>)
 8002344:	4a14      	ldr	r2, [pc, #80]	; (8002398 <HAL_InitTick+0xc0>)
 8002346:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002348:	4b12      	ldr	r3, [pc, #72]	; (8002394 <HAL_InitTick+0xbc>)
 800234a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800234e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002350:	4a10      	ldr	r2, [pc, #64]	; (8002394 <HAL_InitTick+0xbc>)
 8002352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002354:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002356:	4b0f      	ldr	r3, [pc, #60]	; (8002394 <HAL_InitTick+0xbc>)
 8002358:	2200      	movs	r2, #0
 800235a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800235c:	4b0d      	ldr	r3, [pc, #52]	; (8002394 <HAL_InitTick+0xbc>)
 800235e:	2200      	movs	r2, #0
 8002360:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002362:	480c      	ldr	r0, [pc, #48]	; (8002394 <HAL_InitTick+0xbc>)
 8002364:	f005 f972 	bl	800764c <HAL_TIM_Base_Init>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d107      	bne.n	800237e <HAL_InitTick+0xa6>
 800236e:	e001      	b.n	8002374 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	e005      	b.n	8002380 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002374:	4807      	ldr	r0, [pc, #28]	; (8002394 <HAL_InitTick+0xbc>)
 8002376:	f005 f9c1 	bl	80076fc <HAL_TIM_Base_Start_IT>
 800237a:	4603      	mov	r3, r0
 800237c:	e000      	b.n	8002380 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
}
 8002380:	4618      	mov	r0, r3
 8002382:	3738      	adds	r7, #56	; 0x38
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	2000000c 	.word	0x2000000c
 800238c:	58024400 	.word	0x58024400
 8002390:	431bde83 	.word	0x431bde83
 8002394:	2000a5b8 	.word	0x2000a5b8
 8002398:	40010000 	.word	0x40010000

0800239c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023a0:	e7fe      	b.n	80023a0 <NMI_Handler+0x4>

080023a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023a2:	b480      	push	{r7}
 80023a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023a6:	e7fe      	b.n	80023a6 <HardFault_Handler+0x4>

080023a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023ac:	e7fe      	b.n	80023ac <MemManage_Handler+0x4>

080023ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023ae:	b480      	push	{r7}
 80023b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023b2:	e7fe      	b.n	80023b2 <BusFault_Handler+0x4>

080023b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023b8:	e7fe      	b.n	80023b8 <UsageFault_Handler+0x4>

080023ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023ba:	b480      	push	{r7}
 80023bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023be:	bf00      	nop
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim17_ch1);
 80023cc:	4802      	ldr	r0, [pc, #8]	; (80023d8 <DMA1_Stream0_IRQHandler+0x10>)
 80023ce:	f000 fecb 	bl	8003168 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80023d2:	bf00      	nop
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	20009cb0 	.word	0x20009cb0

080023dc <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up);
 80023e0:	4802      	ldr	r0, [pc, #8]	; (80023ec <DMA1_Stream1_IRQHandler+0x10>)
 80023e2:	f000 fec1 	bl	8003168 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80023e6:	bf00      	nop
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	200095f0 	.word	0x200095f0

080023f0 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2);
 80023f4:	4802      	ldr	r0, [pc, #8]	; (8002400 <DMA1_Stream2_IRQHandler+0x10>)
 80023f6:	f000 feb7 	bl	8003168 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80023fa:	bf00      	nop
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	20009910 	.word	0x20009910

08002404 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002408:	4802      	ldr	r0, [pc, #8]	; (8002414 <TIM1_UP_IRQHandler+0x10>)
 800240a:	f005 fabf 	bl	800798c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800240e:	bf00      	nop
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	2000a5b8 	.word	0x2000a5b8

08002418 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800241c:	4802      	ldr	r0, [pc, #8]	; (8002428 <TIM3_IRQHandler+0x10>)
 800241e:	f005 fab5 	bl	800798c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002422:	bf00      	nop
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	200098c0 	.word	0x200098c0

0800242c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002430:	4b34      	ldr	r3, [pc, #208]	; (8002504 <SystemInit+0xd8>)
 8002432:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002436:	4a33      	ldr	r2, [pc, #204]	; (8002504 <SystemInit+0xd8>)
 8002438:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800243c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002440:	4b31      	ldr	r3, [pc, #196]	; (8002508 <SystemInit+0xdc>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f003 030f 	and.w	r3, r3, #15
 8002448:	2b06      	cmp	r3, #6
 800244a:	d807      	bhi.n	800245c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800244c:	4b2e      	ldr	r3, [pc, #184]	; (8002508 <SystemInit+0xdc>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f023 030f 	bic.w	r3, r3, #15
 8002454:	4a2c      	ldr	r2, [pc, #176]	; (8002508 <SystemInit+0xdc>)
 8002456:	f043 0307 	orr.w	r3, r3, #7
 800245a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800245c:	4b2b      	ldr	r3, [pc, #172]	; (800250c <SystemInit+0xe0>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a2a      	ldr	r2, [pc, #168]	; (800250c <SystemInit+0xe0>)
 8002462:	f043 0301 	orr.w	r3, r3, #1
 8002466:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002468:	4b28      	ldr	r3, [pc, #160]	; (800250c <SystemInit+0xe0>)
 800246a:	2200      	movs	r2, #0
 800246c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800246e:	4b27      	ldr	r3, [pc, #156]	; (800250c <SystemInit+0xe0>)
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	4926      	ldr	r1, [pc, #152]	; (800250c <SystemInit+0xe0>)
 8002474:	4b26      	ldr	r3, [pc, #152]	; (8002510 <SystemInit+0xe4>)
 8002476:	4013      	ands	r3, r2
 8002478:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800247a:	4b23      	ldr	r3, [pc, #140]	; (8002508 <SystemInit+0xdc>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0308 	and.w	r3, r3, #8
 8002482:	2b00      	cmp	r3, #0
 8002484:	d007      	beq.n	8002496 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002486:	4b20      	ldr	r3, [pc, #128]	; (8002508 <SystemInit+0xdc>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f023 030f 	bic.w	r3, r3, #15
 800248e:	4a1e      	ldr	r2, [pc, #120]	; (8002508 <SystemInit+0xdc>)
 8002490:	f043 0307 	orr.w	r3, r3, #7
 8002494:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002496:	4b1d      	ldr	r3, [pc, #116]	; (800250c <SystemInit+0xe0>)
 8002498:	2200      	movs	r2, #0
 800249a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800249c:	4b1b      	ldr	r3, [pc, #108]	; (800250c <SystemInit+0xe0>)
 800249e:	2200      	movs	r2, #0
 80024a0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80024a2:	4b1a      	ldr	r3, [pc, #104]	; (800250c <SystemInit+0xe0>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80024a8:	4b18      	ldr	r3, [pc, #96]	; (800250c <SystemInit+0xe0>)
 80024aa:	4a1a      	ldr	r2, [pc, #104]	; (8002514 <SystemInit+0xe8>)
 80024ac:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80024ae:	4b17      	ldr	r3, [pc, #92]	; (800250c <SystemInit+0xe0>)
 80024b0:	4a19      	ldr	r2, [pc, #100]	; (8002518 <SystemInit+0xec>)
 80024b2:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80024b4:	4b15      	ldr	r3, [pc, #84]	; (800250c <SystemInit+0xe0>)
 80024b6:	4a19      	ldr	r2, [pc, #100]	; (800251c <SystemInit+0xf0>)
 80024b8:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80024ba:	4b14      	ldr	r3, [pc, #80]	; (800250c <SystemInit+0xe0>)
 80024bc:	2200      	movs	r2, #0
 80024be:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80024c0:	4b12      	ldr	r3, [pc, #72]	; (800250c <SystemInit+0xe0>)
 80024c2:	4a16      	ldr	r2, [pc, #88]	; (800251c <SystemInit+0xf0>)
 80024c4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80024c6:	4b11      	ldr	r3, [pc, #68]	; (800250c <SystemInit+0xe0>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80024cc:	4b0f      	ldr	r3, [pc, #60]	; (800250c <SystemInit+0xe0>)
 80024ce:	4a13      	ldr	r2, [pc, #76]	; (800251c <SystemInit+0xf0>)
 80024d0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80024d2:	4b0e      	ldr	r3, [pc, #56]	; (800250c <SystemInit+0xe0>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80024d8:	4b0c      	ldr	r3, [pc, #48]	; (800250c <SystemInit+0xe0>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a0b      	ldr	r2, [pc, #44]	; (800250c <SystemInit+0xe0>)
 80024de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024e2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80024e4:	4b09      	ldr	r3, [pc, #36]	; (800250c <SystemInit+0xe0>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80024ea:	4b0d      	ldr	r3, [pc, #52]	; (8002520 <SystemInit+0xf4>)
 80024ec:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80024f0:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80024f2:	4b04      	ldr	r3, [pc, #16]	; (8002504 <SystemInit+0xd8>)
 80024f4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024f8:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 80024fa:	bf00      	nop
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr
 8002504:	e000ed00 	.word	0xe000ed00
 8002508:	52002000 	.word	0x52002000
 800250c:	58024400 	.word	0x58024400
 8002510:	eaf6ed7f 	.word	0xeaf6ed7f
 8002514:	02020200 	.word	0x02020200
 8002518:	01ff0000 	.word	0x01ff0000
 800251c:	01010280 	.word	0x01010280
 8002520:	52004000 	.word	0x52004000

08002524 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002524:	f8df d034 	ldr.w	sp, [pc, #52]	; 800255c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002528:	f7ff ff80 	bl	800242c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800252c:	480c      	ldr	r0, [pc, #48]	; (8002560 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800252e:	490d      	ldr	r1, [pc, #52]	; (8002564 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002530:	4a0d      	ldr	r2, [pc, #52]	; (8002568 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002532:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002534:	e002      	b.n	800253c <LoopCopyDataInit>

08002536 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002536:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002538:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800253a:	3304      	adds	r3, #4

0800253c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800253c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800253e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002540:	d3f9      	bcc.n	8002536 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002542:	4a0a      	ldr	r2, [pc, #40]	; (800256c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002544:	4c0a      	ldr	r4, [pc, #40]	; (8002570 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002546:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002548:	e001      	b.n	800254e <LoopFillZerobss>

0800254a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800254a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800254c:	3204      	adds	r2, #4

0800254e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800254e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002550:	d3fb      	bcc.n	800254a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002552:	f00a fe7f 	bl	800d254 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002556:	f7fe f87f 	bl	8000658 <main>
  bx  lr
 800255a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800255c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002560:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002564:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 8002568:	0800d444 	.word	0x0800d444
  ldr r2, =_sbss
 800256c:	200000e8 	.word	0x200000e8
  ldr r4, =_ebss
 8002570:	2000a648 	.word	0x2000a648

08002574 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002574:	e7fe      	b.n	8002574 <ADC3_IRQHandler>
	...

08002578 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800257e:	2003      	movs	r0, #3
 8002580:	f000 fa65 	bl	8002a4e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002584:	f003 fb2e 	bl	8005be4 <HAL_RCC_GetSysClockFreq>
 8002588:	4602      	mov	r2, r0
 800258a:	4b15      	ldr	r3, [pc, #84]	; (80025e0 <HAL_Init+0x68>)
 800258c:	699b      	ldr	r3, [r3, #24]
 800258e:	0a1b      	lsrs	r3, r3, #8
 8002590:	f003 030f 	and.w	r3, r3, #15
 8002594:	4913      	ldr	r1, [pc, #76]	; (80025e4 <HAL_Init+0x6c>)
 8002596:	5ccb      	ldrb	r3, [r1, r3]
 8002598:	f003 031f 	and.w	r3, r3, #31
 800259c:	fa22 f303 	lsr.w	r3, r2, r3
 80025a0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80025a2:	4b0f      	ldr	r3, [pc, #60]	; (80025e0 <HAL_Init+0x68>)
 80025a4:	699b      	ldr	r3, [r3, #24]
 80025a6:	f003 030f 	and.w	r3, r3, #15
 80025aa:	4a0e      	ldr	r2, [pc, #56]	; (80025e4 <HAL_Init+0x6c>)
 80025ac:	5cd3      	ldrb	r3, [r2, r3]
 80025ae:	f003 031f 	and.w	r3, r3, #31
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	fa22 f303 	lsr.w	r3, r2, r3
 80025b8:	4a0b      	ldr	r2, [pc, #44]	; (80025e8 <HAL_Init+0x70>)
 80025ba:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80025bc:	4a0b      	ldr	r2, [pc, #44]	; (80025ec <HAL_Init+0x74>)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80025c2:	2000      	movs	r0, #0
 80025c4:	f7ff fe88 	bl	80022d8 <HAL_InitTick>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d001      	beq.n	80025d2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e002      	b.n	80025d8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80025d2:	f7ff fb43 	bl	8001c5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025d6:	2300      	movs	r3, #0
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3708      	adds	r7, #8
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	58024400 	.word	0x58024400
 80025e4:	0800d3f4 	.word	0x0800d3f4
 80025e8:	20000008 	.word	0x20000008
 80025ec:	20000004 	.word	0x20000004

080025f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80025f4:	4b06      	ldr	r3, [pc, #24]	; (8002610 <HAL_IncTick+0x20>)
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	461a      	mov	r2, r3
 80025fa:	4b06      	ldr	r3, [pc, #24]	; (8002614 <HAL_IncTick+0x24>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4413      	add	r3, r2
 8002600:	4a04      	ldr	r2, [pc, #16]	; (8002614 <HAL_IncTick+0x24>)
 8002602:	6013      	str	r3, [r2, #0]
}
 8002604:	bf00      	nop
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	20000010 	.word	0x20000010
 8002614:	2000a604 	.word	0x2000a604

08002618 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  return uwTick;
 800261c:	4b03      	ldr	r3, [pc, #12]	; (800262c <HAL_GetTick+0x14>)
 800261e:	681b      	ldr	r3, [r3, #0]
}
 8002620:	4618      	mov	r0, r3
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	2000a604 	.word	0x2000a604

08002630 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b084      	sub	sp, #16
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002638:	f7ff ffee 	bl	8002618 <HAL_GetTick>
 800263c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002648:	d005      	beq.n	8002656 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800264a:	4b0a      	ldr	r3, [pc, #40]	; (8002674 <HAL_Delay+0x44>)
 800264c:	781b      	ldrb	r3, [r3, #0]
 800264e:	461a      	mov	r2, r3
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	4413      	add	r3, r2
 8002654:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002656:	bf00      	nop
 8002658:	f7ff ffde 	bl	8002618 <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	68fa      	ldr	r2, [r7, #12]
 8002664:	429a      	cmp	r2, r3
 8002666:	d8f7      	bhi.n	8002658 <HAL_Delay+0x28>
  {
  }
}
 8002668:	bf00      	nop
 800266a:	bf00      	nop
 800266c:	3710      	adds	r7, #16
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	20000010 	.word	0x20000010

08002678 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8002680:	4b06      	ldr	r3, [pc, #24]	; (800269c <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8002688:	4904      	ldr	r1, [pc, #16]	; (800269c <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	4313      	orrs	r3, r2
 800268e:	604b      	str	r3, [r1, #4]
}
 8002690:	bf00      	nop
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr
 800269c:	58000400 	.word	0x58000400

080026a0 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b088      	sub	sp, #32
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr ;
  uint32_t exti_line ;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" is comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80026a8:	2300      	movs	r3, #0
 80026aa:	60fb      	str	r3, [r7, #12]

  HAL_StatusTypeDef status = HAL_OK;
 80026ac:	2300      	movs	r3, #0
 80026ae:	77fb      	strb	r3, [r7, #31]
  
  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d102      	bne.n	80026bc <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	77fb      	strb	r3, [r7, #31]
 80026ba:	e10e      	b.n	80028da <HAL_COMP_Init+0x23a>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80026c6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80026ca:	d102      	bne.n	80026d2 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	77fb      	strb	r3, [r7, #31]
 80026d0:	e103      	b.n	80028da <HAL_COMP_Init+0x23a>
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRCE(hcomp->Init.BlankingSrce)); 
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d109      	bne.n	80026f2 <HAL_COMP_Init+0x52>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2200      	movs	r2, #0
 80026e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	  
	  /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2200      	movs	r2, #0
 80026ea:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
	 /* Init the low level hardware */
      HAL_COMP_MspInit(hcomp);
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f7ff fad3 	bl	8001c98 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 0304 	and.w	r3, r3, #4
 80026fc:	61bb      	str	r3, [r7, #24]
    /*     Set BLANKING bits according to hcomp->Init.BlankingSrce value       */
    /*     Set HYST bits according to hcomp->Init.Hysteresis value             */
    /*     Set POLARITY bit according to hcomp->Init.OutputPol value           */
    /*     Set POWERMODE bits according to hcomp->Init.Mode value              */
   
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	691a      	ldr	r2, [r3, #16]
              hcomp->Init.NonInvertingInput  |  \
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	68db      	ldr	r3, [r3, #12]
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 8002706:	431a      	orrs	r2, r3
              hcomp->Init.BlankingSrce       |  \
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	69db      	ldr	r3, [r3, #28]
              hcomp->Init.NonInvertingInput  |  \
 800270c:	431a      	orrs	r2, r3
              hcomp->Init.Hysteresis         |  \
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	695b      	ldr	r3, [r3, #20]
              hcomp->Init.BlankingSrce       |  \
 8002712:	431a      	orrs	r2, r3
              hcomp->Init.OutputPol          |  \
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	699b      	ldr	r3, [r3, #24]
              hcomp->Init.Hysteresis         |  \
 8002718:	431a      	orrs	r2, r3
              hcomp->Init.Mode                );
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	689b      	ldr	r3, [r3, #8]
    tmp_csr = (hcomp->Init.InvertingInput    |  \
 800271e:	4313      	orrs	r3, r2
 8002720:	617b      	str	r3, [r7, #20]
               COMP_CFGRx_INP2SEL  | COMP_CFGRx_WINMODE  | COMP_CFGRx_POLARITY | COMP_CFGRx_HYST    |
               COMP_CFGRx_BLANKING | COMP_CFGRx_BRGEN    | COMP_CFGRx_SCALEN,
               tmp_csr
              );
#else
    MODIFY_REG(hcomp->Instance->CFGR,
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	4b6e      	ldr	r3, [pc, #440]	; (80028e4 <HAL_COMP_Init+0x244>)
 800272a:	4013      	ands	r3, r2
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	6812      	ldr	r2, [r2, #0]
 8002730:	6979      	ldr	r1, [r7, #20]
 8002732:	430b      	orrs	r3, r1
 8002734:	6013      	str	r3, [r2, #0]
#endif
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	2b10      	cmp	r3, #16
 800273c:	d108      	bne.n	8002750 <HAL_COMP_Init+0xb0>
    {
      SET_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f042 0210 	orr.w	r2, r2, #16
 800274c:	601a      	str	r2, [r3, #0]
 800274e:	e007      	b.n	8002760 <HAL_COMP_Init+0xc0>
    }
    else
    {
      CLEAR_BIT(hcomp->Instance->CFGR, COMP_CFGRx_WINMODE);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f022 0210 	bic.w	r2, r2, #16
 800275e:	601a      	str	r2, [r3, #0]
    }
    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is enabled for the first time */
    if ((READ_BIT(hcomp->Instance->CFGR, COMP_CFGRx_SCALEN) != 0UL) &&
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0304 	and.w	r3, r3, #4
 800276a:	2b00      	cmp	r3, #0
 800276c:	d016      	beq.n	800279c <HAL_COMP_Init+0xfc>
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d013      	beq.n	800279c <HAL_COMP_Init+0xfc>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.*/

     wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002774:	4b5c      	ldr	r3, [pc, #368]	; (80028e8 <HAL_COMP_Init+0x248>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	099b      	lsrs	r3, r3, #6
 800277a:	4a5c      	ldr	r2, [pc, #368]	; (80028ec <HAL_COMP_Init+0x24c>)
 800277c:	fba2 2303 	umull	r2, r3, r2, r3
 8002780:	099b      	lsrs	r3, r3, #6
 8002782:	1c5a      	adds	r2, r3, #1
 8002784:	4613      	mov	r3, r2
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	4413      	add	r3, r2
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	60fb      	str	r3, [r7, #12]

     while(wait_loop_index != 0UL)
 800278e:	e002      	b.n	8002796 <HAL_COMP_Init+0xf6>
     {
       wait_loop_index --;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	3b01      	subs	r3, #1
 8002794:	60fb      	str	r3, [r7, #12]
     while(wait_loop_index != 0UL)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d1f9      	bne.n	8002790 <HAL_COMP_Init+0xf0>
     }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a53      	ldr	r2, [pc, #332]	; (80028f0 <HAL_COMP_Init+0x250>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d102      	bne.n	80027ac <HAL_COMP_Init+0x10c>
 80027a6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80027aa:	e001      	b.n	80027b0 <HAL_COMP_Init+0x110>
 80027ac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80027b0:	613b      	str	r3, [r7, #16]
    
    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL) 
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6a1b      	ldr	r3, [r3, #32]
 80027b6:	f003 0303 	and.w	r3, r3, #3
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d06d      	beq.n	800289a <HAL_COMP_Init+0x1fa>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6a1b      	ldr	r3, [r3, #32]
 80027c2:	f003 0310 	and.w	r3, r3, #16
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d008      	beq.n	80027dc <HAL_COMP_Init+0x13c>
      {
        SET_BIT(EXTI->RTSR1, exti_line);
 80027ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	600b      	str	r3, [r1, #0]
 80027da:	e008      	b.n	80027ee <HAL_COMP_Init+0x14e>
      }
      else
      {
        CLEAR_BIT(EXTI->RTSR1, exti_line);
 80027dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	43db      	mvns	r3, r3
 80027e6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80027ea:	4013      	ands	r3, r2
 80027ec:	600b      	str	r3, [r1, #0]
      }
      
      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6a1b      	ldr	r3, [r3, #32]
 80027f2:	f003 0320 	and.w	r3, r3, #32
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d008      	beq.n	800280c <HAL_COMP_Init+0x16c>
      {
        SET_BIT(EXTI->FTSR1, exti_line);
 80027fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027fe:	685a      	ldr	r2, [r3, #4]
 8002800:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	4313      	orrs	r3, r2
 8002808:	604b      	str	r3, [r1, #4]
 800280a:	e008      	b.n	800281e <HAL_COMP_Init+0x17e>
      }
      else
      {
        CLEAR_BIT(EXTI->FTSR1, exti_line);
 800280c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002810:	685a      	ldr	r2, [r3, #4]
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	43db      	mvns	r3, r3
 8002816:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800281a:	4013      	ands	r3, r2
 800281c:	604b      	str	r3, [r1, #4]
      }
     
#if !defined (CORE_CM4)
      /* Clear COMP EXTI pending bit (if any) */
      WRITE_REG(EXTI->PR1, exti_line);
 800281e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6a1b      	ldr	r3, [r3, #32]
 800282c:	f003 0302 	and.w	r3, r3, #2
 8002830:	2b00      	cmp	r3, #0
 8002832:	d00a      	beq.n	800284a <HAL_COMP_Init+0x1aa>
      {
        SET_BIT(EXTI->EMR1, exti_line);
 8002834:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002838:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800283c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	4313      	orrs	r3, r2
 8002844:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
 8002848:	e00a      	b.n	8002860 <HAL_COMP_Init+0x1c0>
      }
      else
      {
        CLEAR_BIT(EXTI->EMR1, exti_line);
 800284a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800284e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	43db      	mvns	r3, r3
 8002856:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800285a:	4013      	ands	r3, r2
 800285c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      }
      
       /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6a1b      	ldr	r3, [r3, #32]
 8002864:	f003 0301 	and.w	r3, r3, #1
 8002868:	2b00      	cmp	r3, #0
 800286a:	d00a      	beq.n	8002882 <HAL_COMP_Init+0x1e2>
      {
        SET_BIT(EXTI->IMR1, exti_line);
 800286c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002870:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002874:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002878:	693b      	ldr	r3, [r7, #16]
 800287a:	4313      	orrs	r3, r2
 800287c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
 8002880:	e021      	b.n	80028c6 <HAL_COMP_Init+0x226>
      }
      else
      {
        CLEAR_BIT(EXTI->IMR1, exti_line);
 8002882:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002886:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	43db      	mvns	r3, r3
 800288e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002892:	4013      	ands	r3, r2
 8002894:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
 8002898:	e015      	b.n	80028c6 <HAL_COMP_Init+0x226>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      CLEAR_BIT(EXTI->EMR1, exti_line);
 800289a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800289e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	43db      	mvns	r3, r3
 80028a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80028aa:	4013      	ands	r3, r2
 80028ac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      
      /* Disable EXTI interrupt mode */
      CLEAR_BIT(EXTI->IMR1, exti_line);
 80028b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028b4:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	43db      	mvns	r3, r3
 80028bc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80028c0:	4013      	ands	r3, r2
 80028c2:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
    }
#endif
    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d103      	bne.n	80028da <HAL_COMP_Init+0x23a>
    {
     
      hcomp->State = HAL_COMP_STATE_READY;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2201      	movs	r2, #1
 80028d6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
   
  }
  
  return status;
 80028da:	7ffb      	ldrb	r3, [r7, #31]
}
 80028dc:	4618      	mov	r0, r3
 80028de:	3720      	adds	r7, #32
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	f0e8cce1 	.word	0xf0e8cce1
 80028e8:	20000004 	.word	0x20000004
 80028ec:	053e2d63 	.word	0x053e2d63
 80028f0:	5800380c 	.word	0x5800380c

080028f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b085      	sub	sp, #20
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f003 0307 	and.w	r3, r3, #7
 8002902:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002904:	4b0b      	ldr	r3, [pc, #44]	; (8002934 <__NVIC_SetPriorityGrouping+0x40>)
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800290a:	68ba      	ldr	r2, [r7, #8]
 800290c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002910:	4013      	ands	r3, r2
 8002912:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800291c:	4b06      	ldr	r3, [pc, #24]	; (8002938 <__NVIC_SetPriorityGrouping+0x44>)
 800291e:	4313      	orrs	r3, r2
 8002920:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002922:	4a04      	ldr	r2, [pc, #16]	; (8002934 <__NVIC_SetPriorityGrouping+0x40>)
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	60d3      	str	r3, [r2, #12]
}
 8002928:	bf00      	nop
 800292a:	3714      	adds	r7, #20
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr
 8002934:	e000ed00 	.word	0xe000ed00
 8002938:	05fa0000 	.word	0x05fa0000

0800293c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002940:	4b04      	ldr	r3, [pc, #16]	; (8002954 <__NVIC_GetPriorityGrouping+0x18>)
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	0a1b      	lsrs	r3, r3, #8
 8002946:	f003 0307 	and.w	r3, r3, #7
}
 800294a:	4618      	mov	r0, r3
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr
 8002954:	e000ed00 	.word	0xe000ed00

08002958 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	4603      	mov	r3, r0
 8002960:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002962:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002966:	2b00      	cmp	r3, #0
 8002968:	db0b      	blt.n	8002982 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800296a:	88fb      	ldrh	r3, [r7, #6]
 800296c:	f003 021f 	and.w	r2, r3, #31
 8002970:	4907      	ldr	r1, [pc, #28]	; (8002990 <__NVIC_EnableIRQ+0x38>)
 8002972:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002976:	095b      	lsrs	r3, r3, #5
 8002978:	2001      	movs	r0, #1
 800297a:	fa00 f202 	lsl.w	r2, r0, r2
 800297e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002982:	bf00      	nop
 8002984:	370c      	adds	r7, #12
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	e000e100 	.word	0xe000e100

08002994 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	4603      	mov	r3, r0
 800299c:	6039      	str	r1, [r7, #0]
 800299e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80029a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	db0a      	blt.n	80029be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	b2da      	uxtb	r2, r3
 80029ac:	490c      	ldr	r1, [pc, #48]	; (80029e0 <__NVIC_SetPriority+0x4c>)
 80029ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029b2:	0112      	lsls	r2, r2, #4
 80029b4:	b2d2      	uxtb	r2, r2
 80029b6:	440b      	add	r3, r1
 80029b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029bc:	e00a      	b.n	80029d4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	b2da      	uxtb	r2, r3
 80029c2:	4908      	ldr	r1, [pc, #32]	; (80029e4 <__NVIC_SetPriority+0x50>)
 80029c4:	88fb      	ldrh	r3, [r7, #6]
 80029c6:	f003 030f 	and.w	r3, r3, #15
 80029ca:	3b04      	subs	r3, #4
 80029cc:	0112      	lsls	r2, r2, #4
 80029ce:	b2d2      	uxtb	r2, r2
 80029d0:	440b      	add	r3, r1
 80029d2:	761a      	strb	r2, [r3, #24]
}
 80029d4:	bf00      	nop
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr
 80029e0:	e000e100 	.word	0xe000e100
 80029e4:	e000ed00 	.word	0xe000ed00

080029e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b089      	sub	sp, #36	; 0x24
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	60b9      	str	r1, [r7, #8]
 80029f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f003 0307 	and.w	r3, r3, #7
 80029fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	f1c3 0307 	rsb	r3, r3, #7
 8002a02:	2b04      	cmp	r3, #4
 8002a04:	bf28      	it	cs
 8002a06:	2304      	movcs	r3, #4
 8002a08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	3304      	adds	r3, #4
 8002a0e:	2b06      	cmp	r3, #6
 8002a10:	d902      	bls.n	8002a18 <NVIC_EncodePriority+0x30>
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	3b03      	subs	r3, #3
 8002a16:	e000      	b.n	8002a1a <NVIC_EncodePriority+0x32>
 8002a18:	2300      	movs	r3, #0
 8002a1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	fa02 f303 	lsl.w	r3, r2, r3
 8002a26:	43da      	mvns	r2, r3
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	401a      	ands	r2, r3
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a30:	f04f 31ff 	mov.w	r1, #4294967295
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	fa01 f303 	lsl.w	r3, r1, r3
 8002a3a:	43d9      	mvns	r1, r3
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a40:	4313      	orrs	r3, r2
         );
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3724      	adds	r7, #36	; 0x24
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr

08002a4e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b082      	sub	sp, #8
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f7ff ff4c 	bl	80028f4 <__NVIC_SetPriorityGrouping>
}
 8002a5c:	bf00      	nop
 8002a5e:	3708      	adds	r7, #8
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b086      	sub	sp, #24
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	60b9      	str	r1, [r7, #8]
 8002a6e:	607a      	str	r2, [r7, #4]
 8002a70:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002a72:	f7ff ff63 	bl	800293c <__NVIC_GetPriorityGrouping>
 8002a76:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	68b9      	ldr	r1, [r7, #8]
 8002a7c:	6978      	ldr	r0, [r7, #20]
 8002a7e:	f7ff ffb3 	bl	80029e8 <NVIC_EncodePriority>
 8002a82:	4602      	mov	r2, r0
 8002a84:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002a88:	4611      	mov	r1, r2
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7ff ff82 	bl	8002994 <__NVIC_SetPriority>
}
 8002a90:	bf00      	nop
 8002a92:	3718      	adds	r7, #24
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}

08002a98 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002aa2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7ff ff56 	bl	8002958 <__NVIC_EnableIRQ>
}
 8002aac:	bf00      	nop
 8002aae:	3708      	adds	r7, #8
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b086      	sub	sp, #24
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8002abc:	f7ff fdac 	bl	8002618 <HAL_GetTick>
 8002ac0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d101      	bne.n	8002acc <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e314      	b.n	80030f6 <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a66      	ldr	r2, [pc, #408]	; (8002c6c <HAL_DMA_Init+0x1b8>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d04a      	beq.n	8002b6c <HAL_DMA_Init+0xb8>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a65      	ldr	r2, [pc, #404]	; (8002c70 <HAL_DMA_Init+0x1bc>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d045      	beq.n	8002b6c <HAL_DMA_Init+0xb8>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a63      	ldr	r2, [pc, #396]	; (8002c74 <HAL_DMA_Init+0x1c0>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d040      	beq.n	8002b6c <HAL_DMA_Init+0xb8>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a62      	ldr	r2, [pc, #392]	; (8002c78 <HAL_DMA_Init+0x1c4>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d03b      	beq.n	8002b6c <HAL_DMA_Init+0xb8>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a60      	ldr	r2, [pc, #384]	; (8002c7c <HAL_DMA_Init+0x1c8>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d036      	beq.n	8002b6c <HAL_DMA_Init+0xb8>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a5f      	ldr	r2, [pc, #380]	; (8002c80 <HAL_DMA_Init+0x1cc>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d031      	beq.n	8002b6c <HAL_DMA_Init+0xb8>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a5d      	ldr	r2, [pc, #372]	; (8002c84 <HAL_DMA_Init+0x1d0>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d02c      	beq.n	8002b6c <HAL_DMA_Init+0xb8>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a5c      	ldr	r2, [pc, #368]	; (8002c88 <HAL_DMA_Init+0x1d4>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d027      	beq.n	8002b6c <HAL_DMA_Init+0xb8>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a5a      	ldr	r2, [pc, #360]	; (8002c8c <HAL_DMA_Init+0x1d8>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d022      	beq.n	8002b6c <HAL_DMA_Init+0xb8>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a59      	ldr	r2, [pc, #356]	; (8002c90 <HAL_DMA_Init+0x1dc>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d01d      	beq.n	8002b6c <HAL_DMA_Init+0xb8>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a57      	ldr	r2, [pc, #348]	; (8002c94 <HAL_DMA_Init+0x1e0>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d018      	beq.n	8002b6c <HAL_DMA_Init+0xb8>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a56      	ldr	r2, [pc, #344]	; (8002c98 <HAL_DMA_Init+0x1e4>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d013      	beq.n	8002b6c <HAL_DMA_Init+0xb8>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a54      	ldr	r2, [pc, #336]	; (8002c9c <HAL_DMA_Init+0x1e8>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d00e      	beq.n	8002b6c <HAL_DMA_Init+0xb8>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a53      	ldr	r2, [pc, #332]	; (8002ca0 <HAL_DMA_Init+0x1ec>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d009      	beq.n	8002b6c <HAL_DMA_Init+0xb8>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a51      	ldr	r2, [pc, #324]	; (8002ca4 <HAL_DMA_Init+0x1f0>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d004      	beq.n	8002b6c <HAL_DMA_Init+0xb8>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a50      	ldr	r2, [pc, #320]	; (8002ca8 <HAL_DMA_Init+0x1f4>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d101      	bne.n	8002b70 <HAL_DMA_Init+0xbc>
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e000      	b.n	8002b72 <HAL_DMA_Init+0xbe>
 8002b70:	2300      	movs	r3, #0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	f000 813c 	beq.w	8002df0 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2202      	movs	r2, #2
 8002b84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a37      	ldr	r2, [pc, #220]	; (8002c6c <HAL_DMA_Init+0x1b8>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d04a      	beq.n	8002c28 <HAL_DMA_Init+0x174>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a36      	ldr	r2, [pc, #216]	; (8002c70 <HAL_DMA_Init+0x1bc>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d045      	beq.n	8002c28 <HAL_DMA_Init+0x174>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a34      	ldr	r2, [pc, #208]	; (8002c74 <HAL_DMA_Init+0x1c0>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d040      	beq.n	8002c28 <HAL_DMA_Init+0x174>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a33      	ldr	r2, [pc, #204]	; (8002c78 <HAL_DMA_Init+0x1c4>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d03b      	beq.n	8002c28 <HAL_DMA_Init+0x174>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a31      	ldr	r2, [pc, #196]	; (8002c7c <HAL_DMA_Init+0x1c8>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d036      	beq.n	8002c28 <HAL_DMA_Init+0x174>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a30      	ldr	r2, [pc, #192]	; (8002c80 <HAL_DMA_Init+0x1cc>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d031      	beq.n	8002c28 <HAL_DMA_Init+0x174>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a2e      	ldr	r2, [pc, #184]	; (8002c84 <HAL_DMA_Init+0x1d0>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d02c      	beq.n	8002c28 <HAL_DMA_Init+0x174>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a2d      	ldr	r2, [pc, #180]	; (8002c88 <HAL_DMA_Init+0x1d4>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d027      	beq.n	8002c28 <HAL_DMA_Init+0x174>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a2b      	ldr	r2, [pc, #172]	; (8002c8c <HAL_DMA_Init+0x1d8>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d022      	beq.n	8002c28 <HAL_DMA_Init+0x174>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a2a      	ldr	r2, [pc, #168]	; (8002c90 <HAL_DMA_Init+0x1dc>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d01d      	beq.n	8002c28 <HAL_DMA_Init+0x174>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a28      	ldr	r2, [pc, #160]	; (8002c94 <HAL_DMA_Init+0x1e0>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d018      	beq.n	8002c28 <HAL_DMA_Init+0x174>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a27      	ldr	r2, [pc, #156]	; (8002c98 <HAL_DMA_Init+0x1e4>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d013      	beq.n	8002c28 <HAL_DMA_Init+0x174>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a25      	ldr	r2, [pc, #148]	; (8002c9c <HAL_DMA_Init+0x1e8>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d00e      	beq.n	8002c28 <HAL_DMA_Init+0x174>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a24      	ldr	r2, [pc, #144]	; (8002ca0 <HAL_DMA_Init+0x1ec>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d009      	beq.n	8002c28 <HAL_DMA_Init+0x174>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a22      	ldr	r2, [pc, #136]	; (8002ca4 <HAL_DMA_Init+0x1f0>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d004      	beq.n	8002c28 <HAL_DMA_Init+0x174>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a21      	ldr	r2, [pc, #132]	; (8002ca8 <HAL_DMA_Init+0x1f4>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d108      	bne.n	8002c3a <HAL_DMA_Init+0x186>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f022 0201 	bic.w	r2, r2, #1
 8002c36:	601a      	str	r2, [r3, #0]
 8002c38:	e007      	b.n	8002c4a <HAL_DMA_Init+0x196>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f022 0201 	bic.w	r2, r2, #1
 8002c48:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002c4a:	e02f      	b.n	8002cac <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c4c:	f7ff fce4 	bl	8002618 <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	2b05      	cmp	r3, #5
 8002c58:	d928      	bls.n	8002cac <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2220      	movs	r2, #32
 8002c5e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2203      	movs	r2, #3
 8002c64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e244      	b.n	80030f6 <HAL_DMA_Init+0x642>
 8002c6c:	40020010 	.word	0x40020010
 8002c70:	40020028 	.word	0x40020028
 8002c74:	40020040 	.word	0x40020040
 8002c78:	40020058 	.word	0x40020058
 8002c7c:	40020070 	.word	0x40020070
 8002c80:	40020088 	.word	0x40020088
 8002c84:	400200a0 	.word	0x400200a0
 8002c88:	400200b8 	.word	0x400200b8
 8002c8c:	40020410 	.word	0x40020410
 8002c90:	40020428 	.word	0x40020428
 8002c94:	40020440 	.word	0x40020440
 8002c98:	40020458 	.word	0x40020458
 8002c9c:	40020470 	.word	0x40020470
 8002ca0:	40020488 	.word	0x40020488
 8002ca4:	400204a0 	.word	0x400204a0
 8002ca8:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 0301 	and.w	r3, r3, #1
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d1c8      	bne.n	8002c4c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002cc2:	697a      	ldr	r2, [r7, #20]
 8002cc4:	4b84      	ldr	r3, [pc, #528]	; (8002ed8 <HAL_DMA_Init+0x424>)
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8002cd2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	691b      	ldr	r3, [r3, #16]
 8002cd8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cde:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	699b      	ldr	r3, [r3, #24]
 8002ce4:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002cea:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6a1b      	ldr	r3, [r3, #32]
 8002cf0:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8002cf2:	697a      	ldr	r2, [r7, #20]
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cfc:	2b04      	cmp	r3, #4
 8002cfe:	d107      	bne.n	8002d10 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	697a      	ldr	r2, [r7, #20]
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	2b28      	cmp	r3, #40	; 0x28
 8002d16:	d903      	bls.n	8002d20 <HAL_DMA_Init+0x26c>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	2b2e      	cmp	r3, #46	; 0x2e
 8002d1e:	d91f      	bls.n	8002d60 <HAL_DMA_Init+0x2ac>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	2b3e      	cmp	r3, #62	; 0x3e
 8002d26:	d903      	bls.n	8002d30 <HAL_DMA_Init+0x27c>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	2b42      	cmp	r3, #66	; 0x42
 8002d2e:	d917      	bls.n	8002d60 <HAL_DMA_Init+0x2ac>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	2b46      	cmp	r3, #70	; 0x46
 8002d36:	d903      	bls.n	8002d40 <HAL_DMA_Init+0x28c>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	2b48      	cmp	r3, #72	; 0x48
 8002d3e:	d90f      	bls.n	8002d60 <HAL_DMA_Init+0x2ac>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	2b4e      	cmp	r3, #78	; 0x4e
 8002d46:	d903      	bls.n	8002d50 <HAL_DMA_Init+0x29c>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	2b52      	cmp	r3, #82	; 0x52
 8002d4e:	d907      	bls.n	8002d60 <HAL_DMA_Init+0x2ac>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	2b73      	cmp	r3, #115	; 0x73
 8002d56:	d905      	bls.n	8002d64 <HAL_DMA_Init+0x2b0>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	2b77      	cmp	r3, #119	; 0x77
 8002d5e:	d801      	bhi.n	8002d64 <HAL_DMA_Init+0x2b0>
 8002d60:	2301      	movs	r3, #1
 8002d62:	e000      	b.n	8002d66 <HAL_DMA_Init+0x2b2>
 8002d64:	2300      	movs	r3, #0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d003      	beq.n	8002d72 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d70:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	697a      	ldr	r2, [r7, #20]
 8002d78:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	695b      	ldr	r3, [r3, #20]
 8002d80:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	f023 0307 	bic.w	r3, r3, #7
 8002d88:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	4313      	orrs	r3, r2
 8002d92:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d98:	2b04      	cmp	r3, #4
 8002d9a:	d117      	bne.n	8002dcc <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002da0:	697a      	ldr	r2, [r7, #20]
 8002da2:	4313      	orrs	r3, r2
 8002da4:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d00e      	beq.n	8002dcc <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f001 f9b6 	bl	8004120 <DMA_CheckFifoParam>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d008      	beq.n	8002dcc <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2240      	movs	r2, #64	; 0x40
 8002dbe:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e194      	b.n	80030f6 <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	697a      	ldr	r2, [r7, #20]
 8002dd2:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	f001 f8f1 	bl	8003fbc <DMA_CalcBaseAndBitshift>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002de2:	f003 031f 	and.w	r3, r3, #31
 8002de6:	223f      	movs	r2, #63	; 0x3f
 8002de8:	409a      	lsls	r2, r3
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	609a      	str	r2, [r3, #8]
 8002dee:	e0ca      	b.n	8002f86 <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a39      	ldr	r2, [pc, #228]	; (8002edc <HAL_DMA_Init+0x428>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d022      	beq.n	8002e40 <HAL_DMA_Init+0x38c>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a38      	ldr	r2, [pc, #224]	; (8002ee0 <HAL_DMA_Init+0x42c>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d01d      	beq.n	8002e40 <HAL_DMA_Init+0x38c>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a36      	ldr	r2, [pc, #216]	; (8002ee4 <HAL_DMA_Init+0x430>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d018      	beq.n	8002e40 <HAL_DMA_Init+0x38c>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a35      	ldr	r2, [pc, #212]	; (8002ee8 <HAL_DMA_Init+0x434>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d013      	beq.n	8002e40 <HAL_DMA_Init+0x38c>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a33      	ldr	r2, [pc, #204]	; (8002eec <HAL_DMA_Init+0x438>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d00e      	beq.n	8002e40 <HAL_DMA_Init+0x38c>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a32      	ldr	r2, [pc, #200]	; (8002ef0 <HAL_DMA_Init+0x43c>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d009      	beq.n	8002e40 <HAL_DMA_Init+0x38c>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a30      	ldr	r2, [pc, #192]	; (8002ef4 <HAL_DMA_Init+0x440>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d004      	beq.n	8002e40 <HAL_DMA_Init+0x38c>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a2f      	ldr	r2, [pc, #188]	; (8002ef8 <HAL_DMA_Init+0x444>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d101      	bne.n	8002e44 <HAL_DMA_Init+0x390>
 8002e40:	2301      	movs	r3, #1
 8002e42:	e000      	b.n	8002e46 <HAL_DMA_Init+0x392>
 8002e44:	2300      	movs	r3, #0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	f000 8094 	beq.w	8002f74 <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a22      	ldr	r2, [pc, #136]	; (8002edc <HAL_DMA_Init+0x428>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d021      	beq.n	8002e9a <HAL_DMA_Init+0x3e6>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a21      	ldr	r2, [pc, #132]	; (8002ee0 <HAL_DMA_Init+0x42c>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d01c      	beq.n	8002e9a <HAL_DMA_Init+0x3e6>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a1f      	ldr	r2, [pc, #124]	; (8002ee4 <HAL_DMA_Init+0x430>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d017      	beq.n	8002e9a <HAL_DMA_Init+0x3e6>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a1e      	ldr	r2, [pc, #120]	; (8002ee8 <HAL_DMA_Init+0x434>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d012      	beq.n	8002e9a <HAL_DMA_Init+0x3e6>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a1c      	ldr	r2, [pc, #112]	; (8002eec <HAL_DMA_Init+0x438>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d00d      	beq.n	8002e9a <HAL_DMA_Init+0x3e6>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a1b      	ldr	r2, [pc, #108]	; (8002ef0 <HAL_DMA_Init+0x43c>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d008      	beq.n	8002e9a <HAL_DMA_Init+0x3e6>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a19      	ldr	r2, [pc, #100]	; (8002ef4 <HAL_DMA_Init+0x440>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d003      	beq.n	8002e9a <HAL_DMA_Init+0x3e6>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a18      	ldr	r2, [pc, #96]	; (8002ef8 <HAL_DMA_Init+0x444>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2202      	movs	r2, #2
 8002ea8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002eb4:	697a      	ldr	r2, [r7, #20]
 8002eb6:	4b11      	ldr	r3, [pc, #68]	; (8002efc <HAL_DMA_Init+0x448>)
 8002eb8:	4013      	ands	r3, r2
 8002eba:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	2b40      	cmp	r3, #64	; 0x40
 8002ec2:	d01d      	beq.n	8002f00 <HAL_DMA_Init+0x44c>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	689b      	ldr	r3, [r3, #8]
 8002ec8:	2b80      	cmp	r3, #128	; 0x80
 8002eca:	d102      	bne.n	8002ed2 <HAL_DMA_Init+0x41e>
 8002ecc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002ed0:	e017      	b.n	8002f02 <HAL_DMA_Init+0x44e>
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	e015      	b.n	8002f02 <HAL_DMA_Init+0x44e>
 8002ed6:	bf00      	nop
 8002ed8:	fe10803f 	.word	0xfe10803f
 8002edc:	58025408 	.word	0x58025408
 8002ee0:	5802541c 	.word	0x5802541c
 8002ee4:	58025430 	.word	0x58025430
 8002ee8:	58025444 	.word	0x58025444
 8002eec:	58025458 	.word	0x58025458
 8002ef0:	5802546c 	.word	0x5802546c
 8002ef4:	58025480 	.word	0x58025480
 8002ef8:	58025494 	.word	0x58025494
 8002efc:	fffe000f 	.word	0xfffe000f
 8002f00:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	68d2      	ldr	r2, [r2, #12]
 8002f06:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002f08:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	691b      	ldr	r3, [r3, #16]
 8002f0e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002f10:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	695b      	ldr	r3, [r3, #20]
 8002f16:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002f18:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	699b      	ldr	r3, [r3, #24]
 8002f1e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002f20:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	69db      	ldr	r3, [r3, #28]
 8002f26:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002f28:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a1b      	ldr	r3, [r3, #32]
 8002f2e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002f30:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002f32:	697a      	ldr	r2, [r7, #20]
 8002f34:	4313      	orrs	r3, r2
 8002f36:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	697a      	ldr	r2, [r7, #20]
 8002f3e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	461a      	mov	r2, r3
 8002f46:	4b6e      	ldr	r3, [pc, #440]	; (8003100 <HAL_DMA_Init+0x64c>)
 8002f48:	4413      	add	r3, r2
 8002f4a:	4a6e      	ldr	r2, [pc, #440]	; (8003104 <HAL_DMA_Init+0x650>)
 8002f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f50:	091b      	lsrs	r3, r3, #4
 8002f52:	009a      	lsls	r2, r3, #2
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f001 f82f 	bl	8003fbc <DMA_CalcBaseAndBitshift>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f66:	f003 031f 	and.w	r3, r3, #31
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	409a      	lsls	r2, r3
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	605a      	str	r2, [r3, #4]
 8002f72:	e008      	b.n	8002f86 <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2240      	movs	r2, #64	; 0x40
 8002f78:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2203      	movs	r2, #3
 8002f7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e0b7      	b.n	80030f6 <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a5f      	ldr	r2, [pc, #380]	; (8003108 <HAL_DMA_Init+0x654>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d072      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a5d      	ldr	r2, [pc, #372]	; (800310c <HAL_DMA_Init+0x658>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d06d      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a5c      	ldr	r2, [pc, #368]	; (8003110 <HAL_DMA_Init+0x65c>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d068      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a5a      	ldr	r2, [pc, #360]	; (8003114 <HAL_DMA_Init+0x660>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d063      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a59      	ldr	r2, [pc, #356]	; (8003118 <HAL_DMA_Init+0x664>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d05e      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a57      	ldr	r2, [pc, #348]	; (800311c <HAL_DMA_Init+0x668>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d059      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a56      	ldr	r2, [pc, #344]	; (8003120 <HAL_DMA_Init+0x66c>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d054      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a54      	ldr	r2, [pc, #336]	; (8003124 <HAL_DMA_Init+0x670>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d04f      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a53      	ldr	r2, [pc, #332]	; (8003128 <HAL_DMA_Init+0x674>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d04a      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a51      	ldr	r2, [pc, #324]	; (800312c <HAL_DMA_Init+0x678>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d045      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a50      	ldr	r2, [pc, #320]	; (8003130 <HAL_DMA_Init+0x67c>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d040      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a4e      	ldr	r2, [pc, #312]	; (8003134 <HAL_DMA_Init+0x680>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d03b      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a4d      	ldr	r2, [pc, #308]	; (8003138 <HAL_DMA_Init+0x684>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d036      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a4b      	ldr	r2, [pc, #300]	; (800313c <HAL_DMA_Init+0x688>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d031      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a4a      	ldr	r2, [pc, #296]	; (8003140 <HAL_DMA_Init+0x68c>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d02c      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a48      	ldr	r2, [pc, #288]	; (8003144 <HAL_DMA_Init+0x690>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d027      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a47      	ldr	r2, [pc, #284]	; (8003148 <HAL_DMA_Init+0x694>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d022      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a45      	ldr	r2, [pc, #276]	; (800314c <HAL_DMA_Init+0x698>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d01d      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a44      	ldr	r2, [pc, #272]	; (8003150 <HAL_DMA_Init+0x69c>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d018      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a42      	ldr	r2, [pc, #264]	; (8003154 <HAL_DMA_Init+0x6a0>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d013      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a41      	ldr	r2, [pc, #260]	; (8003158 <HAL_DMA_Init+0x6a4>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d00e      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a3f      	ldr	r2, [pc, #252]	; (800315c <HAL_DMA_Init+0x6a8>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d009      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a3e      	ldr	r2, [pc, #248]	; (8003160 <HAL_DMA_Init+0x6ac>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d004      	beq.n	8003076 <HAL_DMA_Init+0x5c2>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a3c      	ldr	r2, [pc, #240]	; (8003164 <HAL_DMA_Init+0x6b0>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d101      	bne.n	800307a <HAL_DMA_Init+0x5c6>
 8003076:	2301      	movs	r3, #1
 8003078:	e000      	b.n	800307c <HAL_DMA_Init+0x5c8>
 800307a:	2300      	movs	r3, #0
 800307c:	2b00      	cmp	r3, #0
 800307e:	d032      	beq.n	80030e6 <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003080:	6878      	ldr	r0, [r7, #4]
 8003082:	f001 f8c9 	bl	8004218 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	2b80      	cmp	r3, #128	; 0x80
 800308c:	d102      	bne.n	8003094 <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2200      	movs	r2, #0
 8003092:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	685a      	ldr	r2, [r3, #4]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800309c:	b2d2      	uxtb	r2, r2
 800309e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80030a4:	687a      	ldr	r2, [r7, #4]
 80030a6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80030a8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d010      	beq.n	80030d4 <HAL_DMA_Init+0x620>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	2b08      	cmp	r3, #8
 80030b8:	d80c      	bhi.n	80030d4 <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f001 f946 	bl	800434c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030c4:	2200      	movs	r2, #0
 80030c6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030cc:	687a      	ldr	r2, [r7, #4]
 80030ce:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80030d0:	605a      	str	r2, [r3, #4]
 80030d2:	e008      	b.n	80030e6 <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2200      	movs	r2, #0
 80030d8:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2200      	movs	r2, #0
 80030de:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2200      	movs	r2, #0
 80030ea:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2201      	movs	r2, #1
 80030f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80030f4:	2300      	movs	r3, #0
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3718      	adds	r7, #24
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	a7fdabf8 	.word	0xa7fdabf8
 8003104:	cccccccd 	.word	0xcccccccd
 8003108:	40020010 	.word	0x40020010
 800310c:	40020028 	.word	0x40020028
 8003110:	40020040 	.word	0x40020040
 8003114:	40020058 	.word	0x40020058
 8003118:	40020070 	.word	0x40020070
 800311c:	40020088 	.word	0x40020088
 8003120:	400200a0 	.word	0x400200a0
 8003124:	400200b8 	.word	0x400200b8
 8003128:	40020410 	.word	0x40020410
 800312c:	40020428 	.word	0x40020428
 8003130:	40020440 	.word	0x40020440
 8003134:	40020458 	.word	0x40020458
 8003138:	40020470 	.word	0x40020470
 800313c:	40020488 	.word	0x40020488
 8003140:	400204a0 	.word	0x400204a0
 8003144:	400204b8 	.word	0x400204b8
 8003148:	58025408 	.word	0x58025408
 800314c:	5802541c 	.word	0x5802541c
 8003150:	58025430 	.word	0x58025430
 8003154:	58025444 	.word	0x58025444
 8003158:	58025458 	.word	0x58025458
 800315c:	5802546c 	.word	0x5802546c
 8003160:	58025480 	.word	0x58025480
 8003164:	58025494 	.word	0x58025494

08003168 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b08a      	sub	sp, #40	; 0x28
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003170:	2300      	movs	r3, #0
 8003172:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003174:	4b67      	ldr	r3, [pc, #412]	; (8003314 <HAL_DMA_IRQHandler+0x1ac>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a67      	ldr	r2, [pc, #412]	; (8003318 <HAL_DMA_IRQHandler+0x1b0>)
 800317a:	fba2 2303 	umull	r2, r3, r2, r3
 800317e:	0a9b      	lsrs	r3, r3, #10
 8003180:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003186:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800318c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800318e:	6a3b      	ldr	r3, [r7, #32]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003194:	69fb      	ldr	r3, [r7, #28]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a5f      	ldr	r2, [pc, #380]	; (800331c <HAL_DMA_IRQHandler+0x1b4>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d04a      	beq.n	800323a <HAL_DMA_IRQHandler+0xd2>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a5d      	ldr	r2, [pc, #372]	; (8003320 <HAL_DMA_IRQHandler+0x1b8>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d045      	beq.n	800323a <HAL_DMA_IRQHandler+0xd2>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a5c      	ldr	r2, [pc, #368]	; (8003324 <HAL_DMA_IRQHandler+0x1bc>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d040      	beq.n	800323a <HAL_DMA_IRQHandler+0xd2>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a5a      	ldr	r2, [pc, #360]	; (8003328 <HAL_DMA_IRQHandler+0x1c0>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d03b      	beq.n	800323a <HAL_DMA_IRQHandler+0xd2>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a59      	ldr	r2, [pc, #356]	; (800332c <HAL_DMA_IRQHandler+0x1c4>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d036      	beq.n	800323a <HAL_DMA_IRQHandler+0xd2>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a57      	ldr	r2, [pc, #348]	; (8003330 <HAL_DMA_IRQHandler+0x1c8>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d031      	beq.n	800323a <HAL_DMA_IRQHandler+0xd2>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a56      	ldr	r2, [pc, #344]	; (8003334 <HAL_DMA_IRQHandler+0x1cc>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d02c      	beq.n	800323a <HAL_DMA_IRQHandler+0xd2>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a54      	ldr	r2, [pc, #336]	; (8003338 <HAL_DMA_IRQHandler+0x1d0>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d027      	beq.n	800323a <HAL_DMA_IRQHandler+0xd2>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a53      	ldr	r2, [pc, #332]	; (800333c <HAL_DMA_IRQHandler+0x1d4>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d022      	beq.n	800323a <HAL_DMA_IRQHandler+0xd2>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a51      	ldr	r2, [pc, #324]	; (8003340 <HAL_DMA_IRQHandler+0x1d8>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d01d      	beq.n	800323a <HAL_DMA_IRQHandler+0xd2>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a50      	ldr	r2, [pc, #320]	; (8003344 <HAL_DMA_IRQHandler+0x1dc>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d018      	beq.n	800323a <HAL_DMA_IRQHandler+0xd2>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a4e      	ldr	r2, [pc, #312]	; (8003348 <HAL_DMA_IRQHandler+0x1e0>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d013      	beq.n	800323a <HAL_DMA_IRQHandler+0xd2>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a4d      	ldr	r2, [pc, #308]	; (800334c <HAL_DMA_IRQHandler+0x1e4>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d00e      	beq.n	800323a <HAL_DMA_IRQHandler+0xd2>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a4b      	ldr	r2, [pc, #300]	; (8003350 <HAL_DMA_IRQHandler+0x1e8>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d009      	beq.n	800323a <HAL_DMA_IRQHandler+0xd2>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a4a      	ldr	r2, [pc, #296]	; (8003354 <HAL_DMA_IRQHandler+0x1ec>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d004      	beq.n	800323a <HAL_DMA_IRQHandler+0xd2>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a48      	ldr	r2, [pc, #288]	; (8003358 <HAL_DMA_IRQHandler+0x1f0>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d101      	bne.n	800323e <HAL_DMA_IRQHandler+0xd6>
 800323a:	2301      	movs	r3, #1
 800323c:	e000      	b.n	8003240 <HAL_DMA_IRQHandler+0xd8>
 800323e:	2300      	movs	r3, #0
 8003240:	2b00      	cmp	r3, #0
 8003242:	f000 842b 	beq.w	8003a9c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800324a:	f003 031f 	and.w	r3, r3, #31
 800324e:	2208      	movs	r2, #8
 8003250:	409a      	lsls	r2, r3
 8003252:	69bb      	ldr	r3, [r7, #24]
 8003254:	4013      	ands	r3, r2
 8003256:	2b00      	cmp	r3, #0
 8003258:	f000 80a2 	beq.w	80033a0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a2e      	ldr	r2, [pc, #184]	; (800331c <HAL_DMA_IRQHandler+0x1b4>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d04a      	beq.n	80032fc <HAL_DMA_IRQHandler+0x194>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a2d      	ldr	r2, [pc, #180]	; (8003320 <HAL_DMA_IRQHandler+0x1b8>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d045      	beq.n	80032fc <HAL_DMA_IRQHandler+0x194>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a2b      	ldr	r2, [pc, #172]	; (8003324 <HAL_DMA_IRQHandler+0x1bc>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d040      	beq.n	80032fc <HAL_DMA_IRQHandler+0x194>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a2a      	ldr	r2, [pc, #168]	; (8003328 <HAL_DMA_IRQHandler+0x1c0>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d03b      	beq.n	80032fc <HAL_DMA_IRQHandler+0x194>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a28      	ldr	r2, [pc, #160]	; (800332c <HAL_DMA_IRQHandler+0x1c4>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d036      	beq.n	80032fc <HAL_DMA_IRQHandler+0x194>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a27      	ldr	r2, [pc, #156]	; (8003330 <HAL_DMA_IRQHandler+0x1c8>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d031      	beq.n	80032fc <HAL_DMA_IRQHandler+0x194>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a25      	ldr	r2, [pc, #148]	; (8003334 <HAL_DMA_IRQHandler+0x1cc>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d02c      	beq.n	80032fc <HAL_DMA_IRQHandler+0x194>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a24      	ldr	r2, [pc, #144]	; (8003338 <HAL_DMA_IRQHandler+0x1d0>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d027      	beq.n	80032fc <HAL_DMA_IRQHandler+0x194>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a22      	ldr	r2, [pc, #136]	; (800333c <HAL_DMA_IRQHandler+0x1d4>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d022      	beq.n	80032fc <HAL_DMA_IRQHandler+0x194>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a21      	ldr	r2, [pc, #132]	; (8003340 <HAL_DMA_IRQHandler+0x1d8>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d01d      	beq.n	80032fc <HAL_DMA_IRQHandler+0x194>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a1f      	ldr	r2, [pc, #124]	; (8003344 <HAL_DMA_IRQHandler+0x1dc>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d018      	beq.n	80032fc <HAL_DMA_IRQHandler+0x194>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a1e      	ldr	r2, [pc, #120]	; (8003348 <HAL_DMA_IRQHandler+0x1e0>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d013      	beq.n	80032fc <HAL_DMA_IRQHandler+0x194>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a1c      	ldr	r2, [pc, #112]	; (800334c <HAL_DMA_IRQHandler+0x1e4>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d00e      	beq.n	80032fc <HAL_DMA_IRQHandler+0x194>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a1b      	ldr	r2, [pc, #108]	; (8003350 <HAL_DMA_IRQHandler+0x1e8>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d009      	beq.n	80032fc <HAL_DMA_IRQHandler+0x194>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a19      	ldr	r2, [pc, #100]	; (8003354 <HAL_DMA_IRQHandler+0x1ec>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d004      	beq.n	80032fc <HAL_DMA_IRQHandler+0x194>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a18      	ldr	r2, [pc, #96]	; (8003358 <HAL_DMA_IRQHandler+0x1f0>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d12f      	bne.n	800335c <HAL_DMA_IRQHandler+0x1f4>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0304 	and.w	r3, r3, #4
 8003306:	2b00      	cmp	r3, #0
 8003308:	bf14      	ite	ne
 800330a:	2301      	movne	r3, #1
 800330c:	2300      	moveq	r3, #0
 800330e:	b2db      	uxtb	r3, r3
 8003310:	e02e      	b.n	8003370 <HAL_DMA_IRQHandler+0x208>
 8003312:	bf00      	nop
 8003314:	20000004 	.word	0x20000004
 8003318:	1b4e81b5 	.word	0x1b4e81b5
 800331c:	40020010 	.word	0x40020010
 8003320:	40020028 	.word	0x40020028
 8003324:	40020040 	.word	0x40020040
 8003328:	40020058 	.word	0x40020058
 800332c:	40020070 	.word	0x40020070
 8003330:	40020088 	.word	0x40020088
 8003334:	400200a0 	.word	0x400200a0
 8003338:	400200b8 	.word	0x400200b8
 800333c:	40020410 	.word	0x40020410
 8003340:	40020428 	.word	0x40020428
 8003344:	40020440 	.word	0x40020440
 8003348:	40020458 	.word	0x40020458
 800334c:	40020470 	.word	0x40020470
 8003350:	40020488 	.word	0x40020488
 8003354:	400204a0 	.word	0x400204a0
 8003358:	400204b8 	.word	0x400204b8
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0308 	and.w	r3, r3, #8
 8003366:	2b00      	cmp	r3, #0
 8003368:	bf14      	ite	ne
 800336a:	2301      	movne	r3, #1
 800336c:	2300      	moveq	r3, #0
 800336e:	b2db      	uxtb	r3, r3
 8003370:	2b00      	cmp	r3, #0
 8003372:	d015      	beq.n	80033a0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f022 0204 	bic.w	r2, r2, #4
 8003382:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003388:	f003 031f 	and.w	r3, r3, #31
 800338c:	2208      	movs	r2, #8
 800338e:	409a      	lsls	r2, r3
 8003390:	6a3b      	ldr	r3, [r7, #32]
 8003392:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003398:	f043 0201 	orr.w	r2, r3, #1
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033a4:	f003 031f 	and.w	r3, r3, #31
 80033a8:	69ba      	ldr	r2, [r7, #24]
 80033aa:	fa22 f303 	lsr.w	r3, r2, r3
 80033ae:	f003 0301 	and.w	r3, r3, #1
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d06e      	beq.n	8003494 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a69      	ldr	r2, [pc, #420]	; (8003560 <HAL_DMA_IRQHandler+0x3f8>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d04a      	beq.n	8003456 <HAL_DMA_IRQHandler+0x2ee>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a67      	ldr	r2, [pc, #412]	; (8003564 <HAL_DMA_IRQHandler+0x3fc>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d045      	beq.n	8003456 <HAL_DMA_IRQHandler+0x2ee>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a66      	ldr	r2, [pc, #408]	; (8003568 <HAL_DMA_IRQHandler+0x400>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d040      	beq.n	8003456 <HAL_DMA_IRQHandler+0x2ee>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4a64      	ldr	r2, [pc, #400]	; (800356c <HAL_DMA_IRQHandler+0x404>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d03b      	beq.n	8003456 <HAL_DMA_IRQHandler+0x2ee>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a63      	ldr	r2, [pc, #396]	; (8003570 <HAL_DMA_IRQHandler+0x408>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d036      	beq.n	8003456 <HAL_DMA_IRQHandler+0x2ee>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a61      	ldr	r2, [pc, #388]	; (8003574 <HAL_DMA_IRQHandler+0x40c>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d031      	beq.n	8003456 <HAL_DMA_IRQHandler+0x2ee>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a60      	ldr	r2, [pc, #384]	; (8003578 <HAL_DMA_IRQHandler+0x410>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d02c      	beq.n	8003456 <HAL_DMA_IRQHandler+0x2ee>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a5e      	ldr	r2, [pc, #376]	; (800357c <HAL_DMA_IRQHandler+0x414>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d027      	beq.n	8003456 <HAL_DMA_IRQHandler+0x2ee>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a5d      	ldr	r2, [pc, #372]	; (8003580 <HAL_DMA_IRQHandler+0x418>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d022      	beq.n	8003456 <HAL_DMA_IRQHandler+0x2ee>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a5b      	ldr	r2, [pc, #364]	; (8003584 <HAL_DMA_IRQHandler+0x41c>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d01d      	beq.n	8003456 <HAL_DMA_IRQHandler+0x2ee>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a5a      	ldr	r2, [pc, #360]	; (8003588 <HAL_DMA_IRQHandler+0x420>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d018      	beq.n	8003456 <HAL_DMA_IRQHandler+0x2ee>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a58      	ldr	r2, [pc, #352]	; (800358c <HAL_DMA_IRQHandler+0x424>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d013      	beq.n	8003456 <HAL_DMA_IRQHandler+0x2ee>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a57      	ldr	r2, [pc, #348]	; (8003590 <HAL_DMA_IRQHandler+0x428>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d00e      	beq.n	8003456 <HAL_DMA_IRQHandler+0x2ee>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a55      	ldr	r2, [pc, #340]	; (8003594 <HAL_DMA_IRQHandler+0x42c>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d009      	beq.n	8003456 <HAL_DMA_IRQHandler+0x2ee>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a54      	ldr	r2, [pc, #336]	; (8003598 <HAL_DMA_IRQHandler+0x430>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d004      	beq.n	8003456 <HAL_DMA_IRQHandler+0x2ee>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a52      	ldr	r2, [pc, #328]	; (800359c <HAL_DMA_IRQHandler+0x434>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d10a      	bne.n	800346c <HAL_DMA_IRQHandler+0x304>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	695b      	ldr	r3, [r3, #20]
 800345c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003460:	2b00      	cmp	r3, #0
 8003462:	bf14      	ite	ne
 8003464:	2301      	movne	r3, #1
 8003466:	2300      	moveq	r3, #0
 8003468:	b2db      	uxtb	r3, r3
 800346a:	e003      	b.n	8003474 <HAL_DMA_IRQHandler+0x30c>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	2300      	movs	r3, #0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d00d      	beq.n	8003494 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800347c:	f003 031f 	and.w	r3, r3, #31
 8003480:	2201      	movs	r2, #1
 8003482:	409a      	lsls	r2, r3
 8003484:	6a3b      	ldr	r3, [r7, #32]
 8003486:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800348c:	f043 0202 	orr.w	r2, r3, #2
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003498:	f003 031f 	and.w	r3, r3, #31
 800349c:	2204      	movs	r2, #4
 800349e:	409a      	lsls	r2, r3
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	4013      	ands	r3, r2
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	f000 808f 	beq.w	80035c8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a2c      	ldr	r2, [pc, #176]	; (8003560 <HAL_DMA_IRQHandler+0x3f8>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d04a      	beq.n	800354a <HAL_DMA_IRQHandler+0x3e2>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a2a      	ldr	r2, [pc, #168]	; (8003564 <HAL_DMA_IRQHandler+0x3fc>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d045      	beq.n	800354a <HAL_DMA_IRQHandler+0x3e2>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a29      	ldr	r2, [pc, #164]	; (8003568 <HAL_DMA_IRQHandler+0x400>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d040      	beq.n	800354a <HAL_DMA_IRQHandler+0x3e2>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a27      	ldr	r2, [pc, #156]	; (800356c <HAL_DMA_IRQHandler+0x404>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d03b      	beq.n	800354a <HAL_DMA_IRQHandler+0x3e2>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a26      	ldr	r2, [pc, #152]	; (8003570 <HAL_DMA_IRQHandler+0x408>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d036      	beq.n	800354a <HAL_DMA_IRQHandler+0x3e2>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a24      	ldr	r2, [pc, #144]	; (8003574 <HAL_DMA_IRQHandler+0x40c>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d031      	beq.n	800354a <HAL_DMA_IRQHandler+0x3e2>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a23      	ldr	r2, [pc, #140]	; (8003578 <HAL_DMA_IRQHandler+0x410>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d02c      	beq.n	800354a <HAL_DMA_IRQHandler+0x3e2>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a21      	ldr	r2, [pc, #132]	; (800357c <HAL_DMA_IRQHandler+0x414>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d027      	beq.n	800354a <HAL_DMA_IRQHandler+0x3e2>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a20      	ldr	r2, [pc, #128]	; (8003580 <HAL_DMA_IRQHandler+0x418>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d022      	beq.n	800354a <HAL_DMA_IRQHandler+0x3e2>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a1e      	ldr	r2, [pc, #120]	; (8003584 <HAL_DMA_IRQHandler+0x41c>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d01d      	beq.n	800354a <HAL_DMA_IRQHandler+0x3e2>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a1d      	ldr	r2, [pc, #116]	; (8003588 <HAL_DMA_IRQHandler+0x420>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d018      	beq.n	800354a <HAL_DMA_IRQHandler+0x3e2>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a1b      	ldr	r2, [pc, #108]	; (800358c <HAL_DMA_IRQHandler+0x424>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d013      	beq.n	800354a <HAL_DMA_IRQHandler+0x3e2>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a1a      	ldr	r2, [pc, #104]	; (8003590 <HAL_DMA_IRQHandler+0x428>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d00e      	beq.n	800354a <HAL_DMA_IRQHandler+0x3e2>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a18      	ldr	r2, [pc, #96]	; (8003594 <HAL_DMA_IRQHandler+0x42c>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d009      	beq.n	800354a <HAL_DMA_IRQHandler+0x3e2>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a17      	ldr	r2, [pc, #92]	; (8003598 <HAL_DMA_IRQHandler+0x430>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d004      	beq.n	800354a <HAL_DMA_IRQHandler+0x3e2>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a15      	ldr	r2, [pc, #84]	; (800359c <HAL_DMA_IRQHandler+0x434>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d12a      	bne.n	80035a0 <HAL_DMA_IRQHandler+0x438>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0302 	and.w	r3, r3, #2
 8003554:	2b00      	cmp	r3, #0
 8003556:	bf14      	ite	ne
 8003558:	2301      	movne	r3, #1
 800355a:	2300      	moveq	r3, #0
 800355c:	b2db      	uxtb	r3, r3
 800355e:	e023      	b.n	80035a8 <HAL_DMA_IRQHandler+0x440>
 8003560:	40020010 	.word	0x40020010
 8003564:	40020028 	.word	0x40020028
 8003568:	40020040 	.word	0x40020040
 800356c:	40020058 	.word	0x40020058
 8003570:	40020070 	.word	0x40020070
 8003574:	40020088 	.word	0x40020088
 8003578:	400200a0 	.word	0x400200a0
 800357c:	400200b8 	.word	0x400200b8
 8003580:	40020410 	.word	0x40020410
 8003584:	40020428 	.word	0x40020428
 8003588:	40020440 	.word	0x40020440
 800358c:	40020458 	.word	0x40020458
 8003590:	40020470 	.word	0x40020470
 8003594:	40020488 	.word	0x40020488
 8003598:	400204a0 	.word	0x400204a0
 800359c:	400204b8 	.word	0x400204b8
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	2300      	movs	r3, #0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d00d      	beq.n	80035c8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035b0:	f003 031f 	and.w	r3, r3, #31
 80035b4:	2204      	movs	r2, #4
 80035b6:	409a      	lsls	r2, r3
 80035b8:	6a3b      	ldr	r3, [r7, #32]
 80035ba:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035c0:	f043 0204 	orr.w	r2, r3, #4
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035cc:	f003 031f 	and.w	r3, r3, #31
 80035d0:	2210      	movs	r2, #16
 80035d2:	409a      	lsls	r2, r3
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	4013      	ands	r3, r2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	f000 80a6 	beq.w	800372a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a85      	ldr	r2, [pc, #532]	; (80037f8 <HAL_DMA_IRQHandler+0x690>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d04a      	beq.n	800367e <HAL_DMA_IRQHandler+0x516>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a83      	ldr	r2, [pc, #524]	; (80037fc <HAL_DMA_IRQHandler+0x694>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d045      	beq.n	800367e <HAL_DMA_IRQHandler+0x516>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a82      	ldr	r2, [pc, #520]	; (8003800 <HAL_DMA_IRQHandler+0x698>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d040      	beq.n	800367e <HAL_DMA_IRQHandler+0x516>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a80      	ldr	r2, [pc, #512]	; (8003804 <HAL_DMA_IRQHandler+0x69c>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d03b      	beq.n	800367e <HAL_DMA_IRQHandler+0x516>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a7f      	ldr	r2, [pc, #508]	; (8003808 <HAL_DMA_IRQHandler+0x6a0>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d036      	beq.n	800367e <HAL_DMA_IRQHandler+0x516>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a7d      	ldr	r2, [pc, #500]	; (800380c <HAL_DMA_IRQHandler+0x6a4>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d031      	beq.n	800367e <HAL_DMA_IRQHandler+0x516>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a7c      	ldr	r2, [pc, #496]	; (8003810 <HAL_DMA_IRQHandler+0x6a8>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d02c      	beq.n	800367e <HAL_DMA_IRQHandler+0x516>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a7a      	ldr	r2, [pc, #488]	; (8003814 <HAL_DMA_IRQHandler+0x6ac>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d027      	beq.n	800367e <HAL_DMA_IRQHandler+0x516>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a79      	ldr	r2, [pc, #484]	; (8003818 <HAL_DMA_IRQHandler+0x6b0>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d022      	beq.n	800367e <HAL_DMA_IRQHandler+0x516>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a77      	ldr	r2, [pc, #476]	; (800381c <HAL_DMA_IRQHandler+0x6b4>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d01d      	beq.n	800367e <HAL_DMA_IRQHandler+0x516>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a76      	ldr	r2, [pc, #472]	; (8003820 <HAL_DMA_IRQHandler+0x6b8>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d018      	beq.n	800367e <HAL_DMA_IRQHandler+0x516>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a74      	ldr	r2, [pc, #464]	; (8003824 <HAL_DMA_IRQHandler+0x6bc>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d013      	beq.n	800367e <HAL_DMA_IRQHandler+0x516>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a73      	ldr	r2, [pc, #460]	; (8003828 <HAL_DMA_IRQHandler+0x6c0>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d00e      	beq.n	800367e <HAL_DMA_IRQHandler+0x516>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a71      	ldr	r2, [pc, #452]	; (800382c <HAL_DMA_IRQHandler+0x6c4>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d009      	beq.n	800367e <HAL_DMA_IRQHandler+0x516>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a70      	ldr	r2, [pc, #448]	; (8003830 <HAL_DMA_IRQHandler+0x6c8>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d004      	beq.n	800367e <HAL_DMA_IRQHandler+0x516>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a6e      	ldr	r2, [pc, #440]	; (8003834 <HAL_DMA_IRQHandler+0x6cc>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d10a      	bne.n	8003694 <HAL_DMA_IRQHandler+0x52c>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0308 	and.w	r3, r3, #8
 8003688:	2b00      	cmp	r3, #0
 800368a:	bf14      	ite	ne
 800368c:	2301      	movne	r3, #1
 800368e:	2300      	moveq	r3, #0
 8003690:	b2db      	uxtb	r3, r3
 8003692:	e009      	b.n	80036a8 <HAL_DMA_IRQHandler+0x540>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0304 	and.w	r3, r3, #4
 800369e:	2b00      	cmp	r3, #0
 80036a0:	bf14      	ite	ne
 80036a2:	2301      	movne	r3, #1
 80036a4:	2300      	moveq	r3, #0
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d03e      	beq.n	800372a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036b0:	f003 031f 	and.w	r3, r3, #31
 80036b4:	2210      	movs	r2, #16
 80036b6:	409a      	lsls	r2, r3
 80036b8:	6a3b      	ldr	r3, [r7, #32]
 80036ba:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d018      	beq.n	80036fc <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d108      	bne.n	80036ea <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d024      	beq.n	800372a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	4798      	blx	r3
 80036e8:	e01f      	b.n	800372a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d01b      	beq.n	800372a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	4798      	blx	r3
 80036fa:	e016      	b.n	800372a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003706:	2b00      	cmp	r3, #0
 8003708:	d107      	bne.n	800371a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f022 0208 	bic.w	r2, r2, #8
 8003718:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800371e:	2b00      	cmp	r3, #0
 8003720:	d003      	beq.n	800372a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800372e:	f003 031f 	and.w	r3, r3, #31
 8003732:	2220      	movs	r2, #32
 8003734:	409a      	lsls	r2, r3
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	4013      	ands	r3, r2
 800373a:	2b00      	cmp	r3, #0
 800373c:	f000 8110 	beq.w	8003960 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a2c      	ldr	r2, [pc, #176]	; (80037f8 <HAL_DMA_IRQHandler+0x690>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d04a      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x678>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a2b      	ldr	r2, [pc, #172]	; (80037fc <HAL_DMA_IRQHandler+0x694>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d045      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x678>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a29      	ldr	r2, [pc, #164]	; (8003800 <HAL_DMA_IRQHandler+0x698>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d040      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x678>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a28      	ldr	r2, [pc, #160]	; (8003804 <HAL_DMA_IRQHandler+0x69c>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d03b      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x678>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a26      	ldr	r2, [pc, #152]	; (8003808 <HAL_DMA_IRQHandler+0x6a0>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d036      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x678>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a25      	ldr	r2, [pc, #148]	; (800380c <HAL_DMA_IRQHandler+0x6a4>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d031      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x678>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a23      	ldr	r2, [pc, #140]	; (8003810 <HAL_DMA_IRQHandler+0x6a8>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d02c      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x678>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a22      	ldr	r2, [pc, #136]	; (8003814 <HAL_DMA_IRQHandler+0x6ac>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d027      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x678>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a20      	ldr	r2, [pc, #128]	; (8003818 <HAL_DMA_IRQHandler+0x6b0>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d022      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x678>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a1f      	ldr	r2, [pc, #124]	; (800381c <HAL_DMA_IRQHandler+0x6b4>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d01d      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x678>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a1d      	ldr	r2, [pc, #116]	; (8003820 <HAL_DMA_IRQHandler+0x6b8>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d018      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x678>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a1c      	ldr	r2, [pc, #112]	; (8003824 <HAL_DMA_IRQHandler+0x6bc>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d013      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x678>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a1a      	ldr	r2, [pc, #104]	; (8003828 <HAL_DMA_IRQHandler+0x6c0>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d00e      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x678>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a19      	ldr	r2, [pc, #100]	; (800382c <HAL_DMA_IRQHandler+0x6c4>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d009      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x678>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a17      	ldr	r2, [pc, #92]	; (8003830 <HAL_DMA_IRQHandler+0x6c8>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d004      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x678>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a16      	ldr	r2, [pc, #88]	; (8003834 <HAL_DMA_IRQHandler+0x6cc>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d12b      	bne.n	8003838 <HAL_DMA_IRQHandler+0x6d0>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0310 	and.w	r3, r3, #16
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	bf14      	ite	ne
 80037ee:	2301      	movne	r3, #1
 80037f0:	2300      	moveq	r3, #0
 80037f2:	b2db      	uxtb	r3, r3
 80037f4:	e02a      	b.n	800384c <HAL_DMA_IRQHandler+0x6e4>
 80037f6:	bf00      	nop
 80037f8:	40020010 	.word	0x40020010
 80037fc:	40020028 	.word	0x40020028
 8003800:	40020040 	.word	0x40020040
 8003804:	40020058 	.word	0x40020058
 8003808:	40020070 	.word	0x40020070
 800380c:	40020088 	.word	0x40020088
 8003810:	400200a0 	.word	0x400200a0
 8003814:	400200b8 	.word	0x400200b8
 8003818:	40020410 	.word	0x40020410
 800381c:	40020428 	.word	0x40020428
 8003820:	40020440 	.word	0x40020440
 8003824:	40020458 	.word	0x40020458
 8003828:	40020470 	.word	0x40020470
 800382c:	40020488 	.word	0x40020488
 8003830:	400204a0 	.word	0x400204a0
 8003834:	400204b8 	.word	0x400204b8
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0302 	and.w	r3, r3, #2
 8003842:	2b00      	cmp	r3, #0
 8003844:	bf14      	ite	ne
 8003846:	2301      	movne	r3, #1
 8003848:	2300      	moveq	r3, #0
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2b00      	cmp	r3, #0
 800384e:	f000 8087 	beq.w	8003960 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003856:	f003 031f 	and.w	r3, r3, #31
 800385a:	2220      	movs	r2, #32
 800385c:	409a      	lsls	r2, r3
 800385e:	6a3b      	ldr	r3, [r7, #32]
 8003860:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003868:	b2db      	uxtb	r3, r3
 800386a:	2b04      	cmp	r3, #4
 800386c:	d139      	bne.n	80038e2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f022 0216 	bic.w	r2, r2, #22
 800387c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	695a      	ldr	r2, [r3, #20]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800388c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003892:	2b00      	cmp	r3, #0
 8003894:	d103      	bne.n	800389e <HAL_DMA_IRQHandler+0x736>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800389a:	2b00      	cmp	r3, #0
 800389c:	d007      	beq.n	80038ae <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f022 0208 	bic.w	r2, r2, #8
 80038ac:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038b2:	f003 031f 	and.w	r3, r3, #31
 80038b6:	223f      	movs	r2, #63	; 0x3f
 80038b8:	409a      	lsls	r2, r3
 80038ba:	6a3b      	ldr	r3, [r7, #32]
 80038bc:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2200      	movs	r2, #0
 80038c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	f000 834a 	beq.w	8003f6c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	4798      	blx	r3
          }
          return;
 80038e0:	e344      	b.n	8003f6c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d018      	beq.n	8003922 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d108      	bne.n	8003910 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003902:	2b00      	cmp	r3, #0
 8003904:	d02c      	beq.n	8003960 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800390a:	6878      	ldr	r0, [r7, #4]
 800390c:	4798      	blx	r3
 800390e:	e027      	b.n	8003960 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003914:	2b00      	cmp	r3, #0
 8003916:	d023      	beq.n	8003960 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	4798      	blx	r3
 8003920:	e01e      	b.n	8003960 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800392c:	2b00      	cmp	r3, #0
 800392e:	d10f      	bne.n	8003950 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f022 0210 	bic.w	r2, r2, #16
 800393e:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2200      	movs	r2, #0
 8003944:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003954:	2b00      	cmp	r3, #0
 8003956:	d003      	beq.n	8003960 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003964:	2b00      	cmp	r3, #0
 8003966:	f000 8306 	beq.w	8003f76 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b00      	cmp	r3, #0
 8003974:	f000 8088 	beq.w	8003a88 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2204      	movs	r2, #4
 800397c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a7a      	ldr	r2, [pc, #488]	; (8003b70 <HAL_DMA_IRQHandler+0xa08>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d04a      	beq.n	8003a20 <HAL_DMA_IRQHandler+0x8b8>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a79      	ldr	r2, [pc, #484]	; (8003b74 <HAL_DMA_IRQHandler+0xa0c>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d045      	beq.n	8003a20 <HAL_DMA_IRQHandler+0x8b8>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a77      	ldr	r2, [pc, #476]	; (8003b78 <HAL_DMA_IRQHandler+0xa10>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d040      	beq.n	8003a20 <HAL_DMA_IRQHandler+0x8b8>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a76      	ldr	r2, [pc, #472]	; (8003b7c <HAL_DMA_IRQHandler+0xa14>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d03b      	beq.n	8003a20 <HAL_DMA_IRQHandler+0x8b8>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a74      	ldr	r2, [pc, #464]	; (8003b80 <HAL_DMA_IRQHandler+0xa18>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d036      	beq.n	8003a20 <HAL_DMA_IRQHandler+0x8b8>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a73      	ldr	r2, [pc, #460]	; (8003b84 <HAL_DMA_IRQHandler+0xa1c>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d031      	beq.n	8003a20 <HAL_DMA_IRQHandler+0x8b8>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a71      	ldr	r2, [pc, #452]	; (8003b88 <HAL_DMA_IRQHandler+0xa20>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d02c      	beq.n	8003a20 <HAL_DMA_IRQHandler+0x8b8>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a70      	ldr	r2, [pc, #448]	; (8003b8c <HAL_DMA_IRQHandler+0xa24>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d027      	beq.n	8003a20 <HAL_DMA_IRQHandler+0x8b8>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a6e      	ldr	r2, [pc, #440]	; (8003b90 <HAL_DMA_IRQHandler+0xa28>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d022      	beq.n	8003a20 <HAL_DMA_IRQHandler+0x8b8>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a6d      	ldr	r2, [pc, #436]	; (8003b94 <HAL_DMA_IRQHandler+0xa2c>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d01d      	beq.n	8003a20 <HAL_DMA_IRQHandler+0x8b8>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a6b      	ldr	r2, [pc, #428]	; (8003b98 <HAL_DMA_IRQHandler+0xa30>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d018      	beq.n	8003a20 <HAL_DMA_IRQHandler+0x8b8>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a6a      	ldr	r2, [pc, #424]	; (8003b9c <HAL_DMA_IRQHandler+0xa34>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d013      	beq.n	8003a20 <HAL_DMA_IRQHandler+0x8b8>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a68      	ldr	r2, [pc, #416]	; (8003ba0 <HAL_DMA_IRQHandler+0xa38>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d00e      	beq.n	8003a20 <HAL_DMA_IRQHandler+0x8b8>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a67      	ldr	r2, [pc, #412]	; (8003ba4 <HAL_DMA_IRQHandler+0xa3c>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d009      	beq.n	8003a20 <HAL_DMA_IRQHandler+0x8b8>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a65      	ldr	r2, [pc, #404]	; (8003ba8 <HAL_DMA_IRQHandler+0xa40>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d004      	beq.n	8003a20 <HAL_DMA_IRQHandler+0x8b8>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a64      	ldr	r2, [pc, #400]	; (8003bac <HAL_DMA_IRQHandler+0xa44>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d108      	bne.n	8003a32 <HAL_DMA_IRQHandler+0x8ca>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f022 0201 	bic.w	r2, r2, #1
 8003a2e:	601a      	str	r2, [r3, #0]
 8003a30:	e007      	b.n	8003a42 <HAL_DMA_IRQHandler+0x8da>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f022 0201 	bic.w	r2, r2, #1
 8003a40:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	3301      	adds	r3, #1
 8003a46:	60fb      	str	r3, [r7, #12]
 8003a48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d307      	bcc.n	8003a5e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0301 	and.w	r3, r3, #1
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d1f2      	bne.n	8003a42 <HAL_DMA_IRQHandler+0x8da>
 8003a5c:	e000      	b.n	8003a60 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003a5e:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0301 	and.w	r3, r3, #1
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d004      	beq.n	8003a80 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2203      	movs	r2, #3
 8003a7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8003a7e:	e003      	b.n	8003a88 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	f000 8272 	beq.w	8003f76 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	4798      	blx	r3
 8003a9a:	e26c      	b.n	8003f76 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a43      	ldr	r2, [pc, #268]	; (8003bb0 <HAL_DMA_IRQHandler+0xa48>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d022      	beq.n	8003aec <HAL_DMA_IRQHandler+0x984>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a42      	ldr	r2, [pc, #264]	; (8003bb4 <HAL_DMA_IRQHandler+0xa4c>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d01d      	beq.n	8003aec <HAL_DMA_IRQHandler+0x984>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a40      	ldr	r2, [pc, #256]	; (8003bb8 <HAL_DMA_IRQHandler+0xa50>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d018      	beq.n	8003aec <HAL_DMA_IRQHandler+0x984>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a3f      	ldr	r2, [pc, #252]	; (8003bbc <HAL_DMA_IRQHandler+0xa54>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d013      	beq.n	8003aec <HAL_DMA_IRQHandler+0x984>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a3d      	ldr	r2, [pc, #244]	; (8003bc0 <HAL_DMA_IRQHandler+0xa58>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d00e      	beq.n	8003aec <HAL_DMA_IRQHandler+0x984>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a3c      	ldr	r2, [pc, #240]	; (8003bc4 <HAL_DMA_IRQHandler+0xa5c>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d009      	beq.n	8003aec <HAL_DMA_IRQHandler+0x984>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a3a      	ldr	r2, [pc, #232]	; (8003bc8 <HAL_DMA_IRQHandler+0xa60>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d004      	beq.n	8003aec <HAL_DMA_IRQHandler+0x984>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a39      	ldr	r2, [pc, #228]	; (8003bcc <HAL_DMA_IRQHandler+0xa64>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d101      	bne.n	8003af0 <HAL_DMA_IRQHandler+0x988>
 8003aec:	2301      	movs	r3, #1
 8003aee:	e000      	b.n	8003af2 <HAL_DMA_IRQHandler+0x98a>
 8003af0:	2300      	movs	r3, #0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	f000 823f 	beq.w	8003f76 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b04:	f003 031f 	and.w	r3, r3, #31
 8003b08:	2204      	movs	r2, #4
 8003b0a:	409a      	lsls	r2, r3
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	4013      	ands	r3, r2
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	f000 80cd 	beq.w	8003cb0 <HAL_DMA_IRQHandler+0xb48>
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	f003 0304 	and.w	r3, r3, #4
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	f000 80c7 	beq.w	8003cb0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b26:	f003 031f 	and.w	r3, r3, #31
 8003b2a:	2204      	movs	r2, #4
 8003b2c:	409a      	lsls	r2, r3
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d049      	beq.n	8003bd0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d109      	bne.n	8003b5a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	f000 8210 	beq.w	8003f70 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b54:	6878      	ldr	r0, [r7, #4]
 8003b56:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b58:	e20a      	b.n	8003f70 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	f000 8206 	beq.w	8003f70 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b6c:	e200      	b.n	8003f70 <HAL_DMA_IRQHandler+0xe08>
 8003b6e:	bf00      	nop
 8003b70:	40020010 	.word	0x40020010
 8003b74:	40020028 	.word	0x40020028
 8003b78:	40020040 	.word	0x40020040
 8003b7c:	40020058 	.word	0x40020058
 8003b80:	40020070 	.word	0x40020070
 8003b84:	40020088 	.word	0x40020088
 8003b88:	400200a0 	.word	0x400200a0
 8003b8c:	400200b8 	.word	0x400200b8
 8003b90:	40020410 	.word	0x40020410
 8003b94:	40020428 	.word	0x40020428
 8003b98:	40020440 	.word	0x40020440
 8003b9c:	40020458 	.word	0x40020458
 8003ba0:	40020470 	.word	0x40020470
 8003ba4:	40020488 	.word	0x40020488
 8003ba8:	400204a0 	.word	0x400204a0
 8003bac:	400204b8 	.word	0x400204b8
 8003bb0:	58025408 	.word	0x58025408
 8003bb4:	5802541c 	.word	0x5802541c
 8003bb8:	58025430 	.word	0x58025430
 8003bbc:	58025444 	.word	0x58025444
 8003bc0:	58025458 	.word	0x58025458
 8003bc4:	5802546c 	.word	0x5802546c
 8003bc8:	58025480 	.word	0x58025480
 8003bcc:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	f003 0320 	and.w	r3, r3, #32
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d160      	bne.n	8003c9c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a8c      	ldr	r2, [pc, #560]	; (8003e10 <HAL_DMA_IRQHandler+0xca8>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d04a      	beq.n	8003c7a <HAL_DMA_IRQHandler+0xb12>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a8a      	ldr	r2, [pc, #552]	; (8003e14 <HAL_DMA_IRQHandler+0xcac>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d045      	beq.n	8003c7a <HAL_DMA_IRQHandler+0xb12>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a89      	ldr	r2, [pc, #548]	; (8003e18 <HAL_DMA_IRQHandler+0xcb0>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d040      	beq.n	8003c7a <HAL_DMA_IRQHandler+0xb12>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a87      	ldr	r2, [pc, #540]	; (8003e1c <HAL_DMA_IRQHandler+0xcb4>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d03b      	beq.n	8003c7a <HAL_DMA_IRQHandler+0xb12>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a86      	ldr	r2, [pc, #536]	; (8003e20 <HAL_DMA_IRQHandler+0xcb8>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d036      	beq.n	8003c7a <HAL_DMA_IRQHandler+0xb12>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a84      	ldr	r2, [pc, #528]	; (8003e24 <HAL_DMA_IRQHandler+0xcbc>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d031      	beq.n	8003c7a <HAL_DMA_IRQHandler+0xb12>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a83      	ldr	r2, [pc, #524]	; (8003e28 <HAL_DMA_IRQHandler+0xcc0>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d02c      	beq.n	8003c7a <HAL_DMA_IRQHandler+0xb12>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a81      	ldr	r2, [pc, #516]	; (8003e2c <HAL_DMA_IRQHandler+0xcc4>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d027      	beq.n	8003c7a <HAL_DMA_IRQHandler+0xb12>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a80      	ldr	r2, [pc, #512]	; (8003e30 <HAL_DMA_IRQHandler+0xcc8>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d022      	beq.n	8003c7a <HAL_DMA_IRQHandler+0xb12>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a7e      	ldr	r2, [pc, #504]	; (8003e34 <HAL_DMA_IRQHandler+0xccc>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d01d      	beq.n	8003c7a <HAL_DMA_IRQHandler+0xb12>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a7d      	ldr	r2, [pc, #500]	; (8003e38 <HAL_DMA_IRQHandler+0xcd0>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d018      	beq.n	8003c7a <HAL_DMA_IRQHandler+0xb12>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a7b      	ldr	r2, [pc, #492]	; (8003e3c <HAL_DMA_IRQHandler+0xcd4>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d013      	beq.n	8003c7a <HAL_DMA_IRQHandler+0xb12>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a7a      	ldr	r2, [pc, #488]	; (8003e40 <HAL_DMA_IRQHandler+0xcd8>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d00e      	beq.n	8003c7a <HAL_DMA_IRQHandler+0xb12>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a78      	ldr	r2, [pc, #480]	; (8003e44 <HAL_DMA_IRQHandler+0xcdc>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d009      	beq.n	8003c7a <HAL_DMA_IRQHandler+0xb12>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a77      	ldr	r2, [pc, #476]	; (8003e48 <HAL_DMA_IRQHandler+0xce0>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d004      	beq.n	8003c7a <HAL_DMA_IRQHandler+0xb12>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a75      	ldr	r2, [pc, #468]	; (8003e4c <HAL_DMA_IRQHandler+0xce4>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d108      	bne.n	8003c8c <HAL_DMA_IRQHandler+0xb24>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f022 0208 	bic.w	r2, r2, #8
 8003c88:	601a      	str	r2, [r3, #0]
 8003c8a:	e007      	b.n	8003c9c <HAL_DMA_IRQHandler+0xb34>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f022 0204 	bic.w	r2, r2, #4
 8003c9a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	f000 8165 	beq.w	8003f70 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003cae:	e15f      	b.n	8003f70 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cb4:	f003 031f 	and.w	r3, r3, #31
 8003cb8:	2202      	movs	r2, #2
 8003cba:	409a      	lsls	r2, r3
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	f000 80c5 	beq.w	8003e50 <HAL_DMA_IRQHandler+0xce8>
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	f003 0302 	and.w	r3, r3, #2
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	f000 80bf 	beq.w	8003e50 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cd6:	f003 031f 	and.w	r3, r3, #31
 8003cda:	2202      	movs	r2, #2
 8003cdc:	409a      	lsls	r2, r3
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d018      	beq.n	8003d1e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d109      	bne.n	8003d0a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	f000 813a 	beq.w	8003f74 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003d08:	e134      	b.n	8003f74 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	f000 8130 	beq.w	8003f74 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d18:	6878      	ldr	r0, [r7, #4]
 8003d1a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003d1c:	e12a      	b.n	8003f74 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	f003 0320 	and.w	r3, r3, #32
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d168      	bne.n	8003dfa <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a38      	ldr	r2, [pc, #224]	; (8003e10 <HAL_DMA_IRQHandler+0xca8>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d04a      	beq.n	8003dc8 <HAL_DMA_IRQHandler+0xc60>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a37      	ldr	r2, [pc, #220]	; (8003e14 <HAL_DMA_IRQHandler+0xcac>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d045      	beq.n	8003dc8 <HAL_DMA_IRQHandler+0xc60>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a35      	ldr	r2, [pc, #212]	; (8003e18 <HAL_DMA_IRQHandler+0xcb0>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d040      	beq.n	8003dc8 <HAL_DMA_IRQHandler+0xc60>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a34      	ldr	r2, [pc, #208]	; (8003e1c <HAL_DMA_IRQHandler+0xcb4>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d03b      	beq.n	8003dc8 <HAL_DMA_IRQHandler+0xc60>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a32      	ldr	r2, [pc, #200]	; (8003e20 <HAL_DMA_IRQHandler+0xcb8>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d036      	beq.n	8003dc8 <HAL_DMA_IRQHandler+0xc60>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a31      	ldr	r2, [pc, #196]	; (8003e24 <HAL_DMA_IRQHandler+0xcbc>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d031      	beq.n	8003dc8 <HAL_DMA_IRQHandler+0xc60>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a2f      	ldr	r2, [pc, #188]	; (8003e28 <HAL_DMA_IRQHandler+0xcc0>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d02c      	beq.n	8003dc8 <HAL_DMA_IRQHandler+0xc60>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a2e      	ldr	r2, [pc, #184]	; (8003e2c <HAL_DMA_IRQHandler+0xcc4>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d027      	beq.n	8003dc8 <HAL_DMA_IRQHandler+0xc60>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a2c      	ldr	r2, [pc, #176]	; (8003e30 <HAL_DMA_IRQHandler+0xcc8>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d022      	beq.n	8003dc8 <HAL_DMA_IRQHandler+0xc60>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a2b      	ldr	r2, [pc, #172]	; (8003e34 <HAL_DMA_IRQHandler+0xccc>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d01d      	beq.n	8003dc8 <HAL_DMA_IRQHandler+0xc60>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a29      	ldr	r2, [pc, #164]	; (8003e38 <HAL_DMA_IRQHandler+0xcd0>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d018      	beq.n	8003dc8 <HAL_DMA_IRQHandler+0xc60>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a28      	ldr	r2, [pc, #160]	; (8003e3c <HAL_DMA_IRQHandler+0xcd4>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d013      	beq.n	8003dc8 <HAL_DMA_IRQHandler+0xc60>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a26      	ldr	r2, [pc, #152]	; (8003e40 <HAL_DMA_IRQHandler+0xcd8>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d00e      	beq.n	8003dc8 <HAL_DMA_IRQHandler+0xc60>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a25      	ldr	r2, [pc, #148]	; (8003e44 <HAL_DMA_IRQHandler+0xcdc>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d009      	beq.n	8003dc8 <HAL_DMA_IRQHandler+0xc60>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a23      	ldr	r2, [pc, #140]	; (8003e48 <HAL_DMA_IRQHandler+0xce0>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d004      	beq.n	8003dc8 <HAL_DMA_IRQHandler+0xc60>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a22      	ldr	r2, [pc, #136]	; (8003e4c <HAL_DMA_IRQHandler+0xce4>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d108      	bne.n	8003dda <HAL_DMA_IRQHandler+0xc72>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f022 0214 	bic.w	r2, r2, #20
 8003dd6:	601a      	str	r2, [r3, #0]
 8003dd8:	e007      	b.n	8003dea <HAL_DMA_IRQHandler+0xc82>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f022 020a 	bic.w	r2, r2, #10
 8003de8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2201      	movs	r2, #1
 8003df6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	f000 80b8 	beq.w	8003f74 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e08:	6878      	ldr	r0, [r7, #4]
 8003e0a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e0c:	e0b2      	b.n	8003f74 <HAL_DMA_IRQHandler+0xe0c>
 8003e0e:	bf00      	nop
 8003e10:	40020010 	.word	0x40020010
 8003e14:	40020028 	.word	0x40020028
 8003e18:	40020040 	.word	0x40020040
 8003e1c:	40020058 	.word	0x40020058
 8003e20:	40020070 	.word	0x40020070
 8003e24:	40020088 	.word	0x40020088
 8003e28:	400200a0 	.word	0x400200a0
 8003e2c:	400200b8 	.word	0x400200b8
 8003e30:	40020410 	.word	0x40020410
 8003e34:	40020428 	.word	0x40020428
 8003e38:	40020440 	.word	0x40020440
 8003e3c:	40020458 	.word	0x40020458
 8003e40:	40020470 	.word	0x40020470
 8003e44:	40020488 	.word	0x40020488
 8003e48:	400204a0 	.word	0x400204a0
 8003e4c:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e54:	f003 031f 	and.w	r3, r3, #31
 8003e58:	2208      	movs	r2, #8
 8003e5a:	409a      	lsls	r2, r3
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	4013      	ands	r3, r2
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	f000 8088 	beq.w	8003f76 <HAL_DMA_IRQHandler+0xe0e>
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	f003 0308 	and.w	r3, r3, #8
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	f000 8082 	beq.w	8003f76 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a41      	ldr	r2, [pc, #260]	; (8003f7c <HAL_DMA_IRQHandler+0xe14>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d04a      	beq.n	8003f12 <HAL_DMA_IRQHandler+0xdaa>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a3f      	ldr	r2, [pc, #252]	; (8003f80 <HAL_DMA_IRQHandler+0xe18>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d045      	beq.n	8003f12 <HAL_DMA_IRQHandler+0xdaa>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a3e      	ldr	r2, [pc, #248]	; (8003f84 <HAL_DMA_IRQHandler+0xe1c>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d040      	beq.n	8003f12 <HAL_DMA_IRQHandler+0xdaa>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a3c      	ldr	r2, [pc, #240]	; (8003f88 <HAL_DMA_IRQHandler+0xe20>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d03b      	beq.n	8003f12 <HAL_DMA_IRQHandler+0xdaa>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a3b      	ldr	r2, [pc, #236]	; (8003f8c <HAL_DMA_IRQHandler+0xe24>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d036      	beq.n	8003f12 <HAL_DMA_IRQHandler+0xdaa>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a39      	ldr	r2, [pc, #228]	; (8003f90 <HAL_DMA_IRQHandler+0xe28>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d031      	beq.n	8003f12 <HAL_DMA_IRQHandler+0xdaa>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a38      	ldr	r2, [pc, #224]	; (8003f94 <HAL_DMA_IRQHandler+0xe2c>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d02c      	beq.n	8003f12 <HAL_DMA_IRQHandler+0xdaa>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a36      	ldr	r2, [pc, #216]	; (8003f98 <HAL_DMA_IRQHandler+0xe30>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d027      	beq.n	8003f12 <HAL_DMA_IRQHandler+0xdaa>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a35      	ldr	r2, [pc, #212]	; (8003f9c <HAL_DMA_IRQHandler+0xe34>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d022      	beq.n	8003f12 <HAL_DMA_IRQHandler+0xdaa>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a33      	ldr	r2, [pc, #204]	; (8003fa0 <HAL_DMA_IRQHandler+0xe38>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d01d      	beq.n	8003f12 <HAL_DMA_IRQHandler+0xdaa>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a32      	ldr	r2, [pc, #200]	; (8003fa4 <HAL_DMA_IRQHandler+0xe3c>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d018      	beq.n	8003f12 <HAL_DMA_IRQHandler+0xdaa>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a30      	ldr	r2, [pc, #192]	; (8003fa8 <HAL_DMA_IRQHandler+0xe40>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d013      	beq.n	8003f12 <HAL_DMA_IRQHandler+0xdaa>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a2f      	ldr	r2, [pc, #188]	; (8003fac <HAL_DMA_IRQHandler+0xe44>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d00e      	beq.n	8003f12 <HAL_DMA_IRQHandler+0xdaa>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a2d      	ldr	r2, [pc, #180]	; (8003fb0 <HAL_DMA_IRQHandler+0xe48>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d009      	beq.n	8003f12 <HAL_DMA_IRQHandler+0xdaa>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a2c      	ldr	r2, [pc, #176]	; (8003fb4 <HAL_DMA_IRQHandler+0xe4c>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d004      	beq.n	8003f12 <HAL_DMA_IRQHandler+0xdaa>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a2a      	ldr	r2, [pc, #168]	; (8003fb8 <HAL_DMA_IRQHandler+0xe50>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d108      	bne.n	8003f24 <HAL_DMA_IRQHandler+0xdbc>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f022 021c 	bic.w	r2, r2, #28
 8003f20:	601a      	str	r2, [r3, #0]
 8003f22:	e007      	b.n	8003f34 <HAL_DMA_IRQHandler+0xdcc>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f022 020e 	bic.w	r2, r2, #14
 8003f32:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f38:	f003 031f 	and.w	r3, r3, #31
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	409a      	lsls	r2, r3
 8003f40:	69fb      	ldr	r3, [r7, #28]
 8003f42:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2201      	movs	r2, #1
 8003f56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d009      	beq.n	8003f76 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	4798      	blx	r3
 8003f6a:	e004      	b.n	8003f76 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003f6c:	bf00      	nop
 8003f6e:	e002      	b.n	8003f76 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003f70:	bf00      	nop
 8003f72:	e000      	b.n	8003f76 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003f74:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003f76:	3728      	adds	r7, #40	; 0x28
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	40020010 	.word	0x40020010
 8003f80:	40020028 	.word	0x40020028
 8003f84:	40020040 	.word	0x40020040
 8003f88:	40020058 	.word	0x40020058
 8003f8c:	40020070 	.word	0x40020070
 8003f90:	40020088 	.word	0x40020088
 8003f94:	400200a0 	.word	0x400200a0
 8003f98:	400200b8 	.word	0x400200b8
 8003f9c:	40020410 	.word	0x40020410
 8003fa0:	40020428 	.word	0x40020428
 8003fa4:	40020440 	.word	0x40020440
 8003fa8:	40020458 	.word	0x40020458
 8003fac:	40020470 	.word	0x40020470
 8003fb0:	40020488 	.word	0x40020488
 8003fb4:	400204a0 	.word	0x400204a0
 8003fb8:	400204b8 	.word	0x400204b8

08003fbc <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b085      	sub	sp, #20
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a42      	ldr	r2, [pc, #264]	; (80040d4 <DMA_CalcBaseAndBitshift+0x118>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d04a      	beq.n	8004064 <DMA_CalcBaseAndBitshift+0xa8>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a41      	ldr	r2, [pc, #260]	; (80040d8 <DMA_CalcBaseAndBitshift+0x11c>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d045      	beq.n	8004064 <DMA_CalcBaseAndBitshift+0xa8>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a3f      	ldr	r2, [pc, #252]	; (80040dc <DMA_CalcBaseAndBitshift+0x120>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d040      	beq.n	8004064 <DMA_CalcBaseAndBitshift+0xa8>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a3e      	ldr	r2, [pc, #248]	; (80040e0 <DMA_CalcBaseAndBitshift+0x124>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d03b      	beq.n	8004064 <DMA_CalcBaseAndBitshift+0xa8>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a3c      	ldr	r2, [pc, #240]	; (80040e4 <DMA_CalcBaseAndBitshift+0x128>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d036      	beq.n	8004064 <DMA_CalcBaseAndBitshift+0xa8>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a3b      	ldr	r2, [pc, #236]	; (80040e8 <DMA_CalcBaseAndBitshift+0x12c>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d031      	beq.n	8004064 <DMA_CalcBaseAndBitshift+0xa8>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a39      	ldr	r2, [pc, #228]	; (80040ec <DMA_CalcBaseAndBitshift+0x130>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d02c      	beq.n	8004064 <DMA_CalcBaseAndBitshift+0xa8>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a38      	ldr	r2, [pc, #224]	; (80040f0 <DMA_CalcBaseAndBitshift+0x134>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d027      	beq.n	8004064 <DMA_CalcBaseAndBitshift+0xa8>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a36      	ldr	r2, [pc, #216]	; (80040f4 <DMA_CalcBaseAndBitshift+0x138>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d022      	beq.n	8004064 <DMA_CalcBaseAndBitshift+0xa8>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a35      	ldr	r2, [pc, #212]	; (80040f8 <DMA_CalcBaseAndBitshift+0x13c>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d01d      	beq.n	8004064 <DMA_CalcBaseAndBitshift+0xa8>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a33      	ldr	r2, [pc, #204]	; (80040fc <DMA_CalcBaseAndBitshift+0x140>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d018      	beq.n	8004064 <DMA_CalcBaseAndBitshift+0xa8>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a32      	ldr	r2, [pc, #200]	; (8004100 <DMA_CalcBaseAndBitshift+0x144>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d013      	beq.n	8004064 <DMA_CalcBaseAndBitshift+0xa8>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a30      	ldr	r2, [pc, #192]	; (8004104 <DMA_CalcBaseAndBitshift+0x148>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d00e      	beq.n	8004064 <DMA_CalcBaseAndBitshift+0xa8>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a2f      	ldr	r2, [pc, #188]	; (8004108 <DMA_CalcBaseAndBitshift+0x14c>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d009      	beq.n	8004064 <DMA_CalcBaseAndBitshift+0xa8>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a2d      	ldr	r2, [pc, #180]	; (800410c <DMA_CalcBaseAndBitshift+0x150>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d004      	beq.n	8004064 <DMA_CalcBaseAndBitshift+0xa8>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a2c      	ldr	r2, [pc, #176]	; (8004110 <DMA_CalcBaseAndBitshift+0x154>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d101      	bne.n	8004068 <DMA_CalcBaseAndBitshift+0xac>
 8004064:	2301      	movs	r3, #1
 8004066:	e000      	b.n	800406a <DMA_CalcBaseAndBitshift+0xae>
 8004068:	2300      	movs	r3, #0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d024      	beq.n	80040b8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	b2db      	uxtb	r3, r3
 8004074:	3b10      	subs	r3, #16
 8004076:	4a27      	ldr	r2, [pc, #156]	; (8004114 <DMA_CalcBaseAndBitshift+0x158>)
 8004078:	fba2 2303 	umull	r2, r3, r2, r3
 800407c:	091b      	lsrs	r3, r3, #4
 800407e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f003 0307 	and.w	r3, r3, #7
 8004086:	4a24      	ldr	r2, [pc, #144]	; (8004118 <DMA_CalcBaseAndBitshift+0x15c>)
 8004088:	5cd3      	ldrb	r3, [r2, r3]
 800408a:	461a      	mov	r2, r3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2b03      	cmp	r3, #3
 8004094:	d908      	bls.n	80040a8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	461a      	mov	r2, r3
 800409c:	4b1f      	ldr	r3, [pc, #124]	; (800411c <DMA_CalcBaseAndBitshift+0x160>)
 800409e:	4013      	ands	r3, r2
 80040a0:	1d1a      	adds	r2, r3, #4
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	659a      	str	r2, [r3, #88]	; 0x58
 80040a6:	e00d      	b.n	80040c4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	461a      	mov	r2, r3
 80040ae:	4b1b      	ldr	r3, [pc, #108]	; (800411c <DMA_CalcBaseAndBitshift+0x160>)
 80040b0:	4013      	ands	r3, r2
 80040b2:	687a      	ldr	r2, [r7, #4]
 80040b4:	6593      	str	r3, [r2, #88]	; 0x58
 80040b6:	e005      	b.n	80040c4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3714      	adds	r7, #20
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr
 80040d4:	40020010 	.word	0x40020010
 80040d8:	40020028 	.word	0x40020028
 80040dc:	40020040 	.word	0x40020040
 80040e0:	40020058 	.word	0x40020058
 80040e4:	40020070 	.word	0x40020070
 80040e8:	40020088 	.word	0x40020088
 80040ec:	400200a0 	.word	0x400200a0
 80040f0:	400200b8 	.word	0x400200b8
 80040f4:	40020410 	.word	0x40020410
 80040f8:	40020428 	.word	0x40020428
 80040fc:	40020440 	.word	0x40020440
 8004100:	40020458 	.word	0x40020458
 8004104:	40020470 	.word	0x40020470
 8004108:	40020488 	.word	0x40020488
 800410c:	400204a0 	.word	0x400204a0
 8004110:	400204b8 	.word	0x400204b8
 8004114:	aaaaaaab 	.word	0xaaaaaaab
 8004118:	0800d404 	.word	0x0800d404
 800411c:	fffffc00 	.word	0xfffffc00

08004120 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004128:	2300      	movs	r3, #0
 800412a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	699b      	ldr	r3, [r3, #24]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d120      	bne.n	8004176 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004138:	2b03      	cmp	r3, #3
 800413a:	d858      	bhi.n	80041ee <DMA_CheckFifoParam+0xce>
 800413c:	a201      	add	r2, pc, #4	; (adr r2, 8004144 <DMA_CheckFifoParam+0x24>)
 800413e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004142:	bf00      	nop
 8004144:	08004155 	.word	0x08004155
 8004148:	08004167 	.word	0x08004167
 800414c:	08004155 	.word	0x08004155
 8004150:	080041ef 	.word	0x080041ef
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004158:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800415c:	2b00      	cmp	r3, #0
 800415e:	d048      	beq.n	80041f2 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004164:	e045      	b.n	80041f2 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800416a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800416e:	d142      	bne.n	80041f6 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004174:	e03f      	b.n	80041f6 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	699b      	ldr	r3, [r3, #24]
 800417a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800417e:	d123      	bne.n	80041c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004184:	2b03      	cmp	r3, #3
 8004186:	d838      	bhi.n	80041fa <DMA_CheckFifoParam+0xda>
 8004188:	a201      	add	r2, pc, #4	; (adr r2, 8004190 <DMA_CheckFifoParam+0x70>)
 800418a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800418e:	bf00      	nop
 8004190:	080041a1 	.word	0x080041a1
 8004194:	080041a7 	.word	0x080041a7
 8004198:	080041a1 	.word	0x080041a1
 800419c:	080041b9 	.word	0x080041b9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	73fb      	strb	r3, [r7, #15]
        break;
 80041a4:	e030      	b.n	8004208 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d025      	beq.n	80041fe <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80041b6:	e022      	b.n	80041fe <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041bc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80041c0:	d11f      	bne.n	8004202 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80041c6:	e01c      	b.n	8004202 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041cc:	2b02      	cmp	r3, #2
 80041ce:	d902      	bls.n	80041d6 <DMA_CheckFifoParam+0xb6>
 80041d0:	2b03      	cmp	r3, #3
 80041d2:	d003      	beq.n	80041dc <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80041d4:	e018      	b.n	8004208 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	73fb      	strb	r3, [r7, #15]
        break;
 80041da:	e015      	b.n	8004208 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d00e      	beq.n	8004206 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	73fb      	strb	r3, [r7, #15]
    break;
 80041ec:	e00b      	b.n	8004206 <DMA_CheckFifoParam+0xe6>
        break;
 80041ee:	bf00      	nop
 80041f0:	e00a      	b.n	8004208 <DMA_CheckFifoParam+0xe8>
        break;
 80041f2:	bf00      	nop
 80041f4:	e008      	b.n	8004208 <DMA_CheckFifoParam+0xe8>
        break;
 80041f6:	bf00      	nop
 80041f8:	e006      	b.n	8004208 <DMA_CheckFifoParam+0xe8>
        break;
 80041fa:	bf00      	nop
 80041fc:	e004      	b.n	8004208 <DMA_CheckFifoParam+0xe8>
        break;
 80041fe:	bf00      	nop
 8004200:	e002      	b.n	8004208 <DMA_CheckFifoParam+0xe8>
        break;
 8004202:	bf00      	nop
 8004204:	e000      	b.n	8004208 <DMA_CheckFifoParam+0xe8>
    break;
 8004206:	bf00      	nop
    }
  }

  return status;
 8004208:	7bfb      	ldrb	r3, [r7, #15]
}
 800420a:	4618      	mov	r0, r3
 800420c:	3714      	adds	r7, #20
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr
 8004216:	bf00      	nop

08004218 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004218:	b480      	push	{r7}
 800421a:	b085      	sub	sp, #20
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a38      	ldr	r2, [pc, #224]	; (800430c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d022      	beq.n	8004276 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a36      	ldr	r2, [pc, #216]	; (8004310 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d01d      	beq.n	8004276 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a35      	ldr	r2, [pc, #212]	; (8004314 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d018      	beq.n	8004276 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a33      	ldr	r2, [pc, #204]	; (8004318 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d013      	beq.n	8004276 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a32      	ldr	r2, [pc, #200]	; (800431c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d00e      	beq.n	8004276 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a30      	ldr	r2, [pc, #192]	; (8004320 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d009      	beq.n	8004276 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a2f      	ldr	r2, [pc, #188]	; (8004324 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d004      	beq.n	8004276 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a2d      	ldr	r2, [pc, #180]	; (8004328 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d101      	bne.n	800427a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004276:	2301      	movs	r3, #1
 8004278:	e000      	b.n	800427c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800427a:	2300      	movs	r3, #0
 800427c:	2b00      	cmp	r3, #0
 800427e:	d01a      	beq.n	80042b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	b2db      	uxtb	r3, r3
 8004286:	3b08      	subs	r3, #8
 8004288:	4a28      	ldr	r2, [pc, #160]	; (800432c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800428a:	fba2 2303 	umull	r2, r3, r2, r3
 800428e:	091b      	lsrs	r3, r3, #4
 8004290:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004292:	68fa      	ldr	r2, [r7, #12]
 8004294:	4b26      	ldr	r3, [pc, #152]	; (8004330 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004296:	4413      	add	r3, r2
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	461a      	mov	r2, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	4a24      	ldr	r2, [pc, #144]	; (8004334 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80042a4:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	f003 031f 	and.w	r3, r3, #31
 80042ac:	2201      	movs	r2, #1
 80042ae:	409a      	lsls	r2, r3
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80042b4:	e024      	b.n	8004300 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	3b10      	subs	r3, #16
 80042be:	4a1e      	ldr	r2, [pc, #120]	; (8004338 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80042c0:	fba2 2303 	umull	r2, r3, r2, r3
 80042c4:	091b      	lsrs	r3, r3, #4
 80042c6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	4a1c      	ldr	r2, [pc, #112]	; (800433c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d806      	bhi.n	80042de <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	4a1b      	ldr	r2, [pc, #108]	; (8004340 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d902      	bls.n	80042de <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	3308      	adds	r3, #8
 80042dc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80042de:	68fa      	ldr	r2, [r7, #12]
 80042e0:	4b18      	ldr	r3, [pc, #96]	; (8004344 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80042e2:	4413      	add	r3, r2
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	461a      	mov	r2, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	4a16      	ldr	r2, [pc, #88]	; (8004348 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80042f0:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f003 031f 	and.w	r3, r3, #31
 80042f8:	2201      	movs	r2, #1
 80042fa:	409a      	lsls	r2, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004300:	bf00      	nop
 8004302:	3714      	adds	r7, #20
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr
 800430c:	58025408 	.word	0x58025408
 8004310:	5802541c 	.word	0x5802541c
 8004314:	58025430 	.word	0x58025430
 8004318:	58025444 	.word	0x58025444
 800431c:	58025458 	.word	0x58025458
 8004320:	5802546c 	.word	0x5802546c
 8004324:	58025480 	.word	0x58025480
 8004328:	58025494 	.word	0x58025494
 800432c:	cccccccd 	.word	0xcccccccd
 8004330:	16009600 	.word	0x16009600
 8004334:	58025880 	.word	0x58025880
 8004338:	aaaaaaab 	.word	0xaaaaaaab
 800433c:	400204b8 	.word	0x400204b8
 8004340:	4002040f 	.word	0x4002040f
 8004344:	10008200 	.word	0x10008200
 8004348:	40020880 	.word	0x40020880

0800434c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800434c:	b480      	push	{r7}
 800434e:	b085      	sub	sp, #20
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	b2db      	uxtb	r3, r3
 800435a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d04a      	beq.n	80043f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2b08      	cmp	r3, #8
 8004366:	d847      	bhi.n	80043f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a25      	ldr	r2, [pc, #148]	; (8004404 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d022      	beq.n	80043b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a24      	ldr	r2, [pc, #144]	; (8004408 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d01d      	beq.n	80043b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a22      	ldr	r2, [pc, #136]	; (800440c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d018      	beq.n	80043b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a21      	ldr	r2, [pc, #132]	; (8004410 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d013      	beq.n	80043b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a1f      	ldr	r2, [pc, #124]	; (8004414 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d00e      	beq.n	80043b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a1e      	ldr	r2, [pc, #120]	; (8004418 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d009      	beq.n	80043b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a1c      	ldr	r2, [pc, #112]	; (800441c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d004      	beq.n	80043b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a1b      	ldr	r2, [pc, #108]	; (8004420 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d101      	bne.n	80043bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80043b8:	2301      	movs	r3, #1
 80043ba:	e000      	b.n	80043be <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80043bc:	2300      	movs	r3, #0
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d00a      	beq.n	80043d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80043c2:	68fa      	ldr	r2, [r7, #12]
 80043c4:	4b17      	ldr	r3, [pc, #92]	; (8004424 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80043c6:	4413      	add	r3, r2
 80043c8:	009b      	lsls	r3, r3, #2
 80043ca:	461a      	mov	r2, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	4a15      	ldr	r2, [pc, #84]	; (8004428 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80043d4:	671a      	str	r2, [r3, #112]	; 0x70
 80043d6:	e009      	b.n	80043ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80043d8:	68fa      	ldr	r2, [r7, #12]
 80043da:	4b14      	ldr	r3, [pc, #80]	; (800442c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80043dc:	4413      	add	r3, r2
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	461a      	mov	r2, r3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a11      	ldr	r2, [pc, #68]	; (8004430 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80043ea:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	3b01      	subs	r3, #1
 80043f0:	2201      	movs	r2, #1
 80043f2:	409a      	lsls	r2, r3
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 80043f8:	bf00      	nop
 80043fa:	3714      	adds	r7, #20
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr
 8004404:	58025408 	.word	0x58025408
 8004408:	5802541c 	.word	0x5802541c
 800440c:	58025430 	.word	0x58025430
 8004410:	58025444 	.word	0x58025444
 8004414:	58025458 	.word	0x58025458
 8004418:	5802546c 	.word	0x5802546c
 800441c:	58025480 	.word	0x58025480
 8004420:	58025494 	.word	0x58025494
 8004424:	1600963f 	.word	0x1600963f
 8004428:	58025940 	.word	0x58025940
 800442c:	1000823f 	.word	0x1000823f
 8004430:	40020940 	.word	0x40020940

08004434 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b084      	sub	sp, #16
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d101      	bne.n	8004446 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e0c6      	b.n	80045d4 <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800444a:	2b00      	cmp	r3, #0
 800444c:	d102      	bne.n	8004454 <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	f7fd fce2 	bl	8001e18 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2223      	movs	r2, #35	; 0x23
 8004458:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800445a:	4b60      	ldr	r3, [pc, #384]	; (80045dc <HAL_ETH_Init+0x1a8>)
 800445c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004460:	4a5e      	ldr	r2, [pc, #376]	; (80045dc <HAL_ETH_Init+0x1a8>)
 8004462:	f043 0302 	orr.w	r3, r3, #2
 8004466:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800446a:	4b5c      	ldr	r3, [pc, #368]	; (80045dc <HAL_ETH_Init+0x1a8>)
 800446c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004470:	f003 0302 	and.w	r3, r3, #2
 8004474:	60bb      	str	r3, [r7, #8]
 8004476:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	7a1b      	ldrb	r3, [r3, #8]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d103      	bne.n	8004488 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8004480:	2000      	movs	r0, #0
 8004482:	f7fe f8f9 	bl	8002678 <HAL_SYSCFG_ETHInterfaceSelect>
 8004486:	e003      	b.n	8004490 <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8004488:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800448c:	f7fe f8f4 	bl	8002678 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f042 0201 	orr.w	r2, r2, #1
 80044a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80044a6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80044a8:	f7fe f8b6 	bl	8002618 <HAL_GetTick>
 80044ac:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80044ae:	e00f      	b.n	80044d0 <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 80044b0:	f7fe f8b2 	bl	8002618 <HAL_GetTick>
 80044b4:	4602      	mov	r2, r0
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	1ad3      	subs	r3, r2, r3
 80044ba:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80044be:	d907      	bls.n	80044d0 <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2204      	movs	r2, #4
 80044c4:	675a      	str	r2, [r3, #116]	; 0x74
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	22e0      	movs	r2, #224	; 0xe0
 80044ca:	66da      	str	r2, [r3, #108]	; 0x6c
      /* Return Error */
      return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e081      	b.n	80045d4 <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 0301 	and.w	r3, r3, #1
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d1e6      	bne.n	80044b0 <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f000 fac0 	bl	8004a68 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80044e8:	f001 fcf6 	bl	8005ed8 <HAL_RCC_GetHCLKFreq>
 80044ec:	4603      	mov	r3, r0
 80044ee:	4a3c      	ldr	r2, [pc, #240]	; (80045e0 <HAL_ETH_Init+0x1ac>)
 80044f0:	fba2 2303 	umull	r2, r3, r2, r3
 80044f4:	0c9a      	lsrs	r2, r3, #18
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	3a01      	subs	r2, #1
 80044fc:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8004500:	6878      	ldr	r0, [r7, #4]
 8004502:	f000 fa13 	bl	800492c <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800451c:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8004520:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	695b      	ldr	r3, [r3, #20]
 8004526:	f003 0303 	and.w	r3, r3, #3
 800452a:	2b00      	cmp	r3, #0
 800452c:	d007      	beq.n	800453e <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2201      	movs	r2, #1
 8004532:	675a      	str	r2, [r3, #116]	; 0x74
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	22e0      	movs	r2, #224	; 0xe0
 8004538:	66da      	str	r2, [r3, #108]	; 0x6c
    /* Return Error */
    return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e04a      	b.n	80045d4 <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681a      	ldr	r2, [r3, #0]
 8004542:	f241 1308 	movw	r3, #4360	; 0x1108
 8004546:	4413      	add	r3, r2
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	4b26      	ldr	r3, [pc, #152]	; (80045e4 <HAL_ETH_Init+0x1b0>)
 800454c:	4013      	ands	r3, r2
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	6952      	ldr	r2, [r2, #20]
 8004552:	0052      	lsls	r2, r2, #1
 8004554:	6879      	ldr	r1, [r7, #4]
 8004556:	6809      	ldr	r1, [r1, #0]
 8004558:	431a      	orrs	r2, r3
 800455a:	f241 1308 	movw	r3, #4360	; 0x1108
 800455e:	440b      	add	r3, r1
 8004560:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f000 fad8 	bl	8004b18 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f000 fb1c 	bl	8004ba6 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	3305      	adds	r3, #5
 8004574:	781b      	ldrb	r3, [r3, #0]
 8004576:	021a      	lsls	r2, r3, #8
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	3304      	adds	r3, #4
 800457e:	781b      	ldrb	r3, [r3, #0]
 8004580:	4619      	mov	r1, r3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	430a      	orrs	r2, r1
 8004588:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	3303      	adds	r3, #3
 8004592:	781b      	ldrb	r3, [r3, #0]
 8004594:	061a      	lsls	r2, r3, #24
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	3302      	adds	r3, #2
 800459c:	781b      	ldrb	r3, [r3, #0]
 800459e:	041b      	lsls	r3, r3, #16
 80045a0:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	3301      	adds	r3, #1
 80045a8:	781b      	ldrb	r3, [r3, #0]
 80045aa:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80045ac:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	781b      	ldrb	r3, [r3, #0]
 80045b4:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80045ba:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80045bc:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	675a      	str	r2, [r3, #116]	; 0x74
  heth->gState = HAL_ETH_STATE_READY;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2210      	movs	r2, #16
 80045ca:	66da      	str	r2, [r3, #108]	; 0x6c
  heth->RxState = HAL_ETH_STATE_READY;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2210      	movs	r2, #16
 80045d0:	671a      	str	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80045d2:	2300      	movs	r3, #0
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3710      	adds	r7, #16
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	58024400 	.word	0x58024400
 80045e0:	431bde83 	.word	0x431bde83
 80045e4:	ffff8001 	.word	0xffff8001

080045e8 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b085      	sub	sp, #20
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
 80045f0:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 80045fa:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	791b      	ldrb	r3, [r3, #4]
 8004600:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 8004602:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	7b1b      	ldrb	r3, [r3, #12]
 8004608:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 800460a:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	7b5b      	ldrb	r3, [r3, #13]
 8004610:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004612:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	7b9b      	ldrb	r3, [r3, #14]
 8004618:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 800461a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	7bdb      	ldrb	r3, [r3, #15]
 8004620:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004622:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004624:	683a      	ldr	r2, [r7, #0]
 8004626:	7c12      	ldrb	r2, [r2, #16]
 8004628:	2a00      	cmp	r2, #0
 800462a:	d102      	bne.n	8004632 <ETH_SetMACConfig+0x4a>
 800462c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8004630:	e000      	b.n	8004634 <ETH_SetMACConfig+0x4c>
 8004632:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004634:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004636:	683a      	ldr	r2, [r7, #0]
 8004638:	7c52      	ldrb	r2, [r2, #17]
 800463a:	2a00      	cmp	r2, #0
 800463c:	d102      	bne.n	8004644 <ETH_SetMACConfig+0x5c>
 800463e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004642:	e000      	b.n	8004646 <ETH_SetMACConfig+0x5e>
 8004644:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004646:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	7c9b      	ldrb	r3, [r3, #18]
 800464c:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800464e:	431a      	orrs	r2, r3
                                macconf->Speed |
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 8004654:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 800465a:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	7f1b      	ldrb	r3, [r3, #28]
 8004660:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 8004662:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	7f5b      	ldrb	r3, [r3, #29]
 8004668:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 800466a:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 800466c:	683a      	ldr	r2, [r7, #0]
 800466e:	7f92      	ldrb	r2, [r2, #30]
 8004670:	2a00      	cmp	r2, #0
 8004672:	d102      	bne.n	800467a <ETH_SetMACConfig+0x92>
 8004674:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004678:	e000      	b.n	800467c <ETH_SetMACConfig+0x94>
 800467a:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 800467c:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	7fdb      	ldrb	r3, [r3, #31]
 8004682:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8004684:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8004686:	683a      	ldr	r2, [r7, #0]
 8004688:	f892 2020 	ldrb.w	r2, [r2, #32]
 800468c:	2a00      	cmp	r2, #0
 800468e:	d102      	bne.n	8004696 <ETH_SetMACConfig+0xae>
 8004690:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004694:	e000      	b.n	8004698 <ETH_SetMACConfig+0xb0>
 8004696:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8004698:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 800469e:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80046a6:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 80046a8:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 80046ae:	4313      	orrs	r3, r2
 80046b0:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	4b56      	ldr	r3, [pc, #344]	; (8004814 <ETH_SetMACConfig+0x22c>)
 80046ba:	4013      	ands	r3, r2
 80046bc:	687a      	ldr	r2, [r7, #4]
 80046be:	6812      	ldr	r2, [r2, #0]
 80046c0:	68f9      	ldr	r1, [r7, #12]
 80046c2:	430b      	orrs	r3, r1
 80046c4:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046ca:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80046d2:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 80046d4:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80046dc:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 80046de:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80046e6:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 80046e8:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 80046ea:	683a      	ldr	r2, [r7, #0]
 80046ec:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 80046f0:	2a00      	cmp	r2, #0
 80046f2:	d102      	bne.n	80046fa <ETH_SetMACConfig+0x112>
 80046f4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80046f8:	e000      	b.n	80046fc <ETH_SetMACConfig+0x114>
 80046fa:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 80046fc:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8004702:	4313      	orrs	r3, r2
 8004704:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	685a      	ldr	r2, [r3, #4]
 800470c:	4b42      	ldr	r3, [pc, #264]	; (8004818 <ETH_SetMACConfig+0x230>)
 800470e:	4013      	ands	r3, r2
 8004710:	687a      	ldr	r2, [r7, #4]
 8004712:	6812      	ldr	r2, [r2, #0]
 8004714:	68f9      	ldr	r1, [r7, #12]
 8004716:	430b      	orrs	r3, r1
 8004718:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004720:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8004726:	4313      	orrs	r3, r2
 8004728:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68da      	ldr	r2, [r3, #12]
 8004730:	4b3a      	ldr	r3, [pc, #232]	; (800481c <ETH_SetMACConfig+0x234>)
 8004732:	4013      	ands	r3, r2
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	6812      	ldr	r2, [r2, #0]
 8004738:	68f9      	ldr	r1, [r7, #12]
 800473a:	430b      	orrs	r3, r1
 800473c:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8004744:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800474a:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 800474c:	683a      	ldr	r2, [r7, #0]
 800474e:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8004752:	2a00      	cmp	r2, #0
 8004754:	d101      	bne.n	800475a <ETH_SetMACConfig+0x172>
 8004756:	2280      	movs	r2, #128	; 0x80
 8004758:	e000      	b.n	800475c <ETH_SetMACConfig+0x174>
 800475a:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 800475c:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004762:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004764:	4313      	orrs	r3, r2
 8004766:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800476e:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8004772:	4013      	ands	r3, r2
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	6812      	ldr	r2, [r2, #0]
 8004778:	68f9      	ldr	r1, [r7, #12]
 800477a:	430b      	orrs	r3, r1
 800477c:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8004784:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800478c:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 800478e:	4313      	orrs	r3, r2
 8004790:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800479a:	f023 0103 	bic.w	r1, r3, #3
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	68fa      	ldr	r2, [r7, #12]
 80047a4:	430a      	orrs	r2, r1
 80047a6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 80047b2:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	430a      	orrs	r2, r1
 80047c0:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80047c8:	683a      	ldr	r2, [r7, #0]
 80047ca:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 80047ce:	2a00      	cmp	r2, #0
 80047d0:	d101      	bne.n	80047d6 <ETH_SetMACConfig+0x1ee>
 80047d2:	2240      	movs	r2, #64	; 0x40
 80047d4:	e000      	b.n	80047d8 <ETH_SetMACConfig+0x1f0>
 80047d6:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80047d8:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80047e0:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80047e2:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80047ea:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 80047ec:	4313      	orrs	r3, r2
 80047ee:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80047f8:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	68fa      	ldr	r2, [r7, #12]
 8004802:	430a      	orrs	r2, r1
 8004804:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8004808:	bf00      	nop
 800480a:	3714      	adds	r7, #20
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr
 8004814:	00048083 	.word	0x00048083
 8004818:	c0f88000 	.word	0xc0f88000
 800481c:	fffffef0 	.word	0xfffffef0

08004820 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8004820:	b480      	push	{r7}
 8004822:	b085      	sub	sp, #20
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
 8004828:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	4b38      	ldr	r3, [pc, #224]	; (8004918 <ETH_SetDMAConfig+0xf8>)
 8004836:	4013      	ands	r3, r2
 8004838:	683a      	ldr	r2, [r7, #0]
 800483a:	6812      	ldr	r2, [r2, #0]
 800483c:	6879      	ldr	r1, [r7, #4]
 800483e:	6809      	ldr	r1, [r1, #0]
 8004840:	431a      	orrs	r2, r3
 8004842:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8004846:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	791b      	ldrb	r3, [r3, #4]
 800484c:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8004852:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	7b1b      	ldrb	r3, [r3, #12]
 8004858:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800485a:	4313      	orrs	r3, r2
 800485c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	f241 0304 	movw	r3, #4100	; 0x1004
 8004866:	4413      	add	r3, r2
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	4b2c      	ldr	r3, [pc, #176]	; (800491c <ETH_SetDMAConfig+0xfc>)
 800486c:	4013      	ands	r3, r2
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	6811      	ldr	r1, [r2, #0]
 8004872:	68fa      	ldr	r2, [r7, #12]
 8004874:	431a      	orrs	r2, r3
 8004876:	f241 0304 	movw	r3, #4100	; 0x1004
 800487a:	440b      	add	r3, r1
 800487c:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	7b5b      	ldrb	r3, [r3, #13]
 8004882:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8004888:	4313      	orrs	r3, r2
 800488a:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	4b22      	ldr	r3, [pc, #136]	; (8004920 <ETH_SetDMAConfig+0x100>)
 8004898:	4013      	ands	r3, r2
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	6811      	ldr	r1, [r2, #0]
 800489e:	68fa      	ldr	r2, [r7, #12]
 80048a0:	431a      	orrs	r2, r3
 80048a2:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 80048a6:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	7d1b      	ldrb	r3, [r3, #20]
 80048b0:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 80048b2:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	7f5b      	ldrb	r3, [r3, #29]
 80048b8:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 80048ba:	4313      	orrs	r3, r2
 80048bc:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	f241 1304 	movw	r3, #4356	; 0x1104
 80048c6:	4413      	add	r3, r2
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	4b16      	ldr	r3, [pc, #88]	; (8004924 <ETH_SetDMAConfig+0x104>)
 80048cc:	4013      	ands	r3, r2
 80048ce:	687a      	ldr	r2, [r7, #4]
 80048d0:	6811      	ldr	r1, [r2, #0]
 80048d2:	68fa      	ldr	r2, [r7, #12]
 80048d4:	431a      	orrs	r2, r3
 80048d6:	f241 1304 	movw	r3, #4356	; 0x1104
 80048da:	440b      	add	r3, r1
 80048dc:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	7f1b      	ldrb	r3, [r3, #28]
 80048e2:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80048e8:	4313      	orrs	r3, r2
 80048ea:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	f241 1308 	movw	r3, #4360	; 0x1108
 80048f4:	4413      	add	r3, r2
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	4b0b      	ldr	r3, [pc, #44]	; (8004928 <ETH_SetDMAConfig+0x108>)
 80048fa:	4013      	ands	r3, r2
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	6811      	ldr	r1, [r2, #0]
 8004900:	68fa      	ldr	r2, [r7, #12]
 8004902:	431a      	orrs	r2, r3
 8004904:	f241 1308 	movw	r3, #4360	; 0x1108
 8004908:	440b      	add	r3, r1
 800490a:	601a      	str	r2, [r3, #0]
}
 800490c:	bf00      	nop
 800490e:	3714      	adds	r7, #20
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr
 8004918:	ffff87fd 	.word	0xffff87fd
 800491c:	ffff2ffe 	.word	0xffff2ffe
 8004920:	fffec000 	.word	0xfffec000
 8004924:	ffc0efef 	.word	0xffc0efef
 8004928:	7fc0ffff 	.word	0x7fc0ffff

0800492c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b0a4      	sub	sp, #144	; 0x90
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8004934:	2301      	movs	r3, #1
 8004936:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800493a:	2300      	movs	r3, #0
 800493c:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800493e:	2300      	movs	r3, #0
 8004940:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8004944:	2300      	movs	r3, #0
 8004946:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 800494a:	2301      	movs	r3, #1
 800494c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8004950:	2301      	movs	r3, #1
 8004952:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8004956:	2301      	movs	r3, #1
 8004958:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 800495c:	2300      	movs	r3, #0
 800495e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8004962:	2301      	movs	r3, #1
 8004964:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8004968:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800496c:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 800496e:	2300      	movs	r3, #0
 8004970:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8004974:	2300      	movs	r3, #0
 8004976:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8004978:	2300      	movs	r3, #0
 800497a:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 800497e:	2300      	movs	r3, #0
 8004980:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8004984:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8004988:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 800498a:	2300      	movs	r3, #0
 800498c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8004990:	2300      	movs	r3, #0
 8004992:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8004994:	2301      	movs	r3, #1
 8004996:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 800499a:	2300      	movs	r3, #0
 800499c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 80049a0:	2300      	movs	r3, #0
 80049a2:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 80049a6:	2300      	movs	r3, #0
 80049a8:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 80049aa:	2300      	movs	r3, #0
 80049ac:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 80049ae:	2300      	movs	r3, #0
 80049b0:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80049b2:	2300      	movs	r3, #0
 80049b4:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80049b8:	2300      	movs	r3, #0
 80049ba:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 80049be:	2301      	movs	r3, #1
 80049c0:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80049c4:	2320      	movs	r3, #32
 80049c6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 80049ca:	2301      	movs	r3, #1
 80049cc:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80049d0:	2300      	movs	r3, #0
 80049d2:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80049d6:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80049da:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 80049dc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80049e0:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 80049e2:	2300      	movs	r3, #0
 80049e4:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 80049e8:	2302      	movs	r3, #2
 80049ea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 80049ee:	2300      	movs	r3, #0
 80049f0:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80049f4:	2300      	movs	r3, #0
 80049f6:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 80049fa:	2300      	movs	r3, #0
 80049fc:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8004a00:	2301      	movs	r3, #1
 8004a02:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8004a06:	2300      	movs	r3, #0
 8004a08:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8004a10:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004a14:	4619      	mov	r1, r3
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f7ff fde6 	bl	80045e8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8004a20:	2301      	movs	r3, #1
 8004a22:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8004a24:	2300      	movs	r3, #0
 8004a26:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8004a32:	2300      	movs	r3, #0
 8004a34:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8004a36:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004a3a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004a40:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004a44:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8004a46:	2300      	movs	r3, #0
 8004a48:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 8004a4c:	f44f 7306 	mov.w	r3, #536	; 0x218
 8004a50:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8004a52:	f107 0308 	add.w	r3, r7, #8
 8004a56:	4619      	mov	r1, r3
 8004a58:	6878      	ldr	r0, [r7, #4]
 8004a5a:	f7ff fee1 	bl	8004820 <ETH_SetDMAConfig>
}
 8004a5e:	bf00      	nop
 8004a60:	3790      	adds	r7, #144	; 0x90
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}
	...

08004a68 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004a78:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004a80:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004a82:	f001 fa29 	bl	8005ed8 <HAL_RCC_GetHCLKFreq>
 8004a86:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	4a1e      	ldr	r2, [pc, #120]	; (8004b04 <ETH_MAC_MDIO_ClkConfig+0x9c>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d908      	bls.n	8004aa2 <ETH_MAC_MDIO_ClkConfig+0x3a>
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	4a1d      	ldr	r2, [pc, #116]	; (8004b08 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d804      	bhi.n	8004aa2 <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004a9e:	60fb      	str	r3, [r7, #12]
 8004aa0:	e027      	b.n	8004af2 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	4a18      	ldr	r2, [pc, #96]	; (8004b08 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d908      	bls.n	8004abc <ETH_MAC_MDIO_ClkConfig+0x54>
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	4a17      	ldr	r2, [pc, #92]	; (8004b0c <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d204      	bcs.n	8004abc <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004ab8:	60fb      	str	r3, [r7, #12]
 8004aba:	e01a      	b.n	8004af2 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	4a13      	ldr	r2, [pc, #76]	; (8004b0c <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d303      	bcc.n	8004acc <ETH_MAC_MDIO_ClkConfig+0x64>
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	4a12      	ldr	r2, [pc, #72]	; (8004b10 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d911      	bls.n	8004af0 <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	4a10      	ldr	r2, [pc, #64]	; (8004b10 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d908      	bls.n	8004ae6 <ETH_MAC_MDIO_ClkConfig+0x7e>
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	4a0f      	ldr	r2, [pc, #60]	; (8004b14 <ETH_MAC_MDIO_ClkConfig+0xac>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d804      	bhi.n	8004ae6 <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ae2:	60fb      	str	r3, [r7, #12]
 8004ae4:	e005      	b.n	8004af2 <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004aec:	60fb      	str	r3, [r7, #12]
 8004aee:	e000      	b.n	8004af2 <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8004af0:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	68fa      	ldr	r2, [r7, #12]
 8004af8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8004afc:	bf00      	nop
 8004afe:	3710      	adds	r7, #16
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}
 8004b04:	01312cff 	.word	0x01312cff
 8004b08:	02160ebf 	.word	0x02160ebf
 8004b0c:	03938700 	.word	0x03938700
 8004b10:	05f5e0ff 	.word	0x05f5e0ff
 8004b14:	08f0d17f 	.word	0x08f0d17f

08004b18 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b085      	sub	sp, #20
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004b20:	2300      	movs	r3, #0
 8004b22:	60fb      	str	r3, [r7, #12]
 8004b24:	e01d      	b.n	8004b62 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	68d9      	ldr	r1, [r3, #12]
 8004b2a:	68fa      	ldr	r2, [r7, #12]
 8004b2c:	4613      	mov	r3, r2
 8004b2e:	005b      	lsls	r3, r3, #1
 8004b30:	4413      	add	r3, r2
 8004b32:	00db      	lsls	r3, r3, #3
 8004b34:	440b      	add	r3, r1
 8004b36:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	2200      	movs	r2, #0
 8004b42:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	2200      	movs	r2, #0
 8004b48:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004b50:	68b9      	ldr	r1, [r7, #8]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	68fa      	ldr	r2, [r7, #12]
 8004b56:	3206      	adds	r2, #6
 8004b58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	3301      	adds	r3, #1
 8004b60:	60fb      	str	r3, [r7, #12]
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2b03      	cmp	r3, #3
 8004b66:	d9de      	bls.n	8004b26 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	f241 132c 	movw	r3, #4396	; 0x112c
 8004b76:	4413      	add	r3, r2
 8004b78:	2203      	movs	r2, #3
 8004b7a:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	68d9      	ldr	r1, [r3, #12]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	f241 1314 	movw	r3, #4372	; 0x1114
 8004b88:	4413      	add	r3, r2
 8004b8a:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	68da      	ldr	r2, [r3, #12]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8004b98:	601a      	str	r2, [r3, #0]
}
 8004b9a:	bf00      	nop
 8004b9c:	3714      	adds	r7, #20
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr

08004ba6 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8004ba6:	b480      	push	{r7}
 8004ba8:	b085      	sub	sp, #20
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004bae:	2300      	movs	r3, #0
 8004bb0:	60fb      	str	r3, [r7, #12]
 8004bb2:	e024      	b.n	8004bfe <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6919      	ldr	r1, [r3, #16]
 8004bb8:	68fa      	ldr	r2, [r7, #12]
 8004bba:	4613      	mov	r3, r2
 8004bbc:	005b      	lsls	r3, r3, #1
 8004bbe:	4413      	add	r3, r2
 8004bc0:	00db      	lsls	r3, r3, #3
 8004bc2:	440b      	add	r3, r1
 8004bc4:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	2200      	movs	r2, #0
 8004be2:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	2200      	movs	r2, #0
 8004be8:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8004bea:	68ba      	ldr	r2, [r7, #8]
 8004bec:	6879      	ldr	r1, [r7, #4]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	3310      	adds	r3, #16
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	440b      	add	r3, r1
 8004bf6:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	3301      	adds	r3, #1
 8004bfc:	60fb      	str	r3, [r7, #12]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2b03      	cmp	r3, #3
 8004c02:	d9d7      	bls.n	8004bb4 <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2200      	movs	r2, #0
 8004c08:	655a      	str	r2, [r3, #84]	; 0x54
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	659a      	str	r2, [r3, #88]	; 0x58
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	665a      	str	r2, [r3, #100]	; 0x64
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	f241 1330 	movw	r3, #4400	; 0x1130
 8004c2a:	4413      	add	r3, r2
 8004c2c:	2203      	movs	r2, #3
 8004c2e:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6919      	ldr	r1, [r3, #16]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	f241 131c 	movw	r3, #4380	; 0x111c
 8004c3c:	4413      	add	r3, r2
 8004c3e:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	691b      	ldr	r3, [r3, #16]
 8004c44:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	f241 1328 	movw	r3, #4392	; 0x1128
 8004c50:	4413      	add	r3, r2
 8004c52:	6019      	str	r1, [r3, #0]
}
 8004c54:	bf00      	nop
 8004c56:	3714      	adds	r7, #20
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr

08004c60 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b089      	sub	sp, #36	; 0x24
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
 8004c68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004c6e:	4b86      	ldr	r3, [pc, #536]	; (8004e88 <HAL_GPIO_Init+0x228>)
 8004c70:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004c72:	e18c      	b.n	8004f8e <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	2101      	movs	r1, #1
 8004c7a:	69fb      	ldr	r3, [r7, #28]
 8004c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8004c80:	4013      	ands	r3, r2
 8004c82:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	f000 817e 	beq.w	8004f88 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d00b      	beq.n	8004cac <HAL_GPIO_Init+0x4c>
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	2b02      	cmp	r3, #2
 8004c9a:	d007      	beq.n	8004cac <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004ca0:	2b11      	cmp	r3, #17
 8004ca2:	d003      	beq.n	8004cac <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	2b12      	cmp	r3, #18
 8004caa:	d130      	bne.n	8004d0e <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004cb2:	69fb      	ldr	r3, [r7, #28]
 8004cb4:	005b      	lsls	r3, r3, #1
 8004cb6:	2203      	movs	r2, #3
 8004cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cbc:	43db      	mvns	r3, r3
 8004cbe:	69ba      	ldr	r2, [r7, #24]
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	68da      	ldr	r2, [r3, #12]
 8004cc8:	69fb      	ldr	r3, [r7, #28]
 8004cca:	005b      	lsls	r3, r3, #1
 8004ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd0:	69ba      	ldr	r2, [r7, #24]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	69ba      	ldr	r2, [r7, #24]
 8004cda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	69fb      	ldr	r3, [r7, #28]
 8004ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cea:	43db      	mvns	r3, r3
 8004cec:	69ba      	ldr	r2, [r7, #24]
 8004cee:	4013      	ands	r3, r2
 8004cf0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	091b      	lsrs	r3, r3, #4
 8004cf8:	f003 0201 	and.w	r2, r3, #1
 8004cfc:	69fb      	ldr	r3, [r7, #28]
 8004cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8004d02:	69ba      	ldr	r2, [r7, #24]
 8004d04:	4313      	orrs	r3, r2
 8004d06:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	69ba      	ldr	r2, [r7, #24]
 8004d0c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004d14:	69fb      	ldr	r3, [r7, #28]
 8004d16:	005b      	lsls	r3, r3, #1
 8004d18:	2203      	movs	r2, #3
 8004d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1e:	43db      	mvns	r3, r3
 8004d20:	69ba      	ldr	r2, [r7, #24]
 8004d22:	4013      	ands	r3, r2
 8004d24:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	689a      	ldr	r2, [r3, #8]
 8004d2a:	69fb      	ldr	r3, [r7, #28]
 8004d2c:	005b      	lsls	r3, r3, #1
 8004d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d32:	69ba      	ldr	r2, [r7, #24]
 8004d34:	4313      	orrs	r3, r2
 8004d36:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	69ba      	ldr	r2, [r7, #24]
 8004d3c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	2b02      	cmp	r3, #2
 8004d44:	d003      	beq.n	8004d4e <HAL_GPIO_Init+0xee>
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	2b12      	cmp	r3, #18
 8004d4c:	d123      	bne.n	8004d96 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004d4e:	69fb      	ldr	r3, [r7, #28]
 8004d50:	08da      	lsrs	r2, r3, #3
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	3208      	adds	r2, #8
 8004d56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004d5c:	69fb      	ldr	r3, [r7, #28]
 8004d5e:	f003 0307 	and.w	r3, r3, #7
 8004d62:	009b      	lsls	r3, r3, #2
 8004d64:	220f      	movs	r2, #15
 8004d66:	fa02 f303 	lsl.w	r3, r2, r3
 8004d6a:	43db      	mvns	r3, r3
 8004d6c:	69ba      	ldr	r2, [r7, #24]
 8004d6e:	4013      	ands	r3, r2
 8004d70:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	691a      	ldr	r2, [r3, #16]
 8004d76:	69fb      	ldr	r3, [r7, #28]
 8004d78:	f003 0307 	and.w	r3, r3, #7
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d82:	69ba      	ldr	r2, [r7, #24]
 8004d84:	4313      	orrs	r3, r2
 8004d86:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004d88:	69fb      	ldr	r3, [r7, #28]
 8004d8a:	08da      	lsrs	r2, r3, #3
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	3208      	adds	r2, #8
 8004d90:	69b9      	ldr	r1, [r7, #24]
 8004d92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004d9c:	69fb      	ldr	r3, [r7, #28]
 8004d9e:	005b      	lsls	r3, r3, #1
 8004da0:	2203      	movs	r2, #3
 8004da2:	fa02 f303 	lsl.w	r3, r2, r3
 8004da6:	43db      	mvns	r3, r3
 8004da8:	69ba      	ldr	r2, [r7, #24]
 8004daa:	4013      	ands	r3, r2
 8004dac:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	f003 0203 	and.w	r2, r3, #3
 8004db6:	69fb      	ldr	r3, [r7, #28]
 8004db8:	005b      	lsls	r3, r3, #1
 8004dba:	fa02 f303 	lsl.w	r3, r2, r3
 8004dbe:	69ba      	ldr	r2, [r7, #24]
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	69ba      	ldr	r2, [r7, #24]
 8004dc8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	f000 80d8 	beq.w	8004f88 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004dd8:	4b2c      	ldr	r3, [pc, #176]	; (8004e8c <HAL_GPIO_Init+0x22c>)
 8004dda:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004dde:	4a2b      	ldr	r2, [pc, #172]	; (8004e8c <HAL_GPIO_Init+0x22c>)
 8004de0:	f043 0302 	orr.w	r3, r3, #2
 8004de4:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004de8:	4b28      	ldr	r3, [pc, #160]	; (8004e8c <HAL_GPIO_Init+0x22c>)
 8004dea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004dee:	f003 0302 	and.w	r3, r3, #2
 8004df2:	60fb      	str	r3, [r7, #12]
 8004df4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004df6:	4a26      	ldr	r2, [pc, #152]	; (8004e90 <HAL_GPIO_Init+0x230>)
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	089b      	lsrs	r3, r3, #2
 8004dfc:	3302      	adds	r3, #2
 8004dfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004e04:	69fb      	ldr	r3, [r7, #28]
 8004e06:	f003 0303 	and.w	r3, r3, #3
 8004e0a:	009b      	lsls	r3, r3, #2
 8004e0c:	220f      	movs	r2, #15
 8004e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e12:	43db      	mvns	r3, r3
 8004e14:	69ba      	ldr	r2, [r7, #24]
 8004e16:	4013      	ands	r3, r2
 8004e18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	4a1d      	ldr	r2, [pc, #116]	; (8004e94 <HAL_GPIO_Init+0x234>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d04a      	beq.n	8004eb8 <HAL_GPIO_Init+0x258>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	4a1c      	ldr	r2, [pc, #112]	; (8004e98 <HAL_GPIO_Init+0x238>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d02b      	beq.n	8004e82 <HAL_GPIO_Init+0x222>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	4a1b      	ldr	r2, [pc, #108]	; (8004e9c <HAL_GPIO_Init+0x23c>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d025      	beq.n	8004e7e <HAL_GPIO_Init+0x21e>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4a1a      	ldr	r2, [pc, #104]	; (8004ea0 <HAL_GPIO_Init+0x240>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d01f      	beq.n	8004e7a <HAL_GPIO_Init+0x21a>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4a19      	ldr	r2, [pc, #100]	; (8004ea4 <HAL_GPIO_Init+0x244>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d019      	beq.n	8004e76 <HAL_GPIO_Init+0x216>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	4a18      	ldr	r2, [pc, #96]	; (8004ea8 <HAL_GPIO_Init+0x248>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d013      	beq.n	8004e72 <HAL_GPIO_Init+0x212>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4a17      	ldr	r2, [pc, #92]	; (8004eac <HAL_GPIO_Init+0x24c>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d00d      	beq.n	8004e6e <HAL_GPIO_Init+0x20e>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	4a16      	ldr	r2, [pc, #88]	; (8004eb0 <HAL_GPIO_Init+0x250>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d007      	beq.n	8004e6a <HAL_GPIO_Init+0x20a>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4a15      	ldr	r2, [pc, #84]	; (8004eb4 <HAL_GPIO_Init+0x254>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d101      	bne.n	8004e66 <HAL_GPIO_Init+0x206>
 8004e62:	2309      	movs	r3, #9
 8004e64:	e029      	b.n	8004eba <HAL_GPIO_Init+0x25a>
 8004e66:	230a      	movs	r3, #10
 8004e68:	e027      	b.n	8004eba <HAL_GPIO_Init+0x25a>
 8004e6a:	2307      	movs	r3, #7
 8004e6c:	e025      	b.n	8004eba <HAL_GPIO_Init+0x25a>
 8004e6e:	2306      	movs	r3, #6
 8004e70:	e023      	b.n	8004eba <HAL_GPIO_Init+0x25a>
 8004e72:	2305      	movs	r3, #5
 8004e74:	e021      	b.n	8004eba <HAL_GPIO_Init+0x25a>
 8004e76:	2304      	movs	r3, #4
 8004e78:	e01f      	b.n	8004eba <HAL_GPIO_Init+0x25a>
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e01d      	b.n	8004eba <HAL_GPIO_Init+0x25a>
 8004e7e:	2302      	movs	r3, #2
 8004e80:	e01b      	b.n	8004eba <HAL_GPIO_Init+0x25a>
 8004e82:	2301      	movs	r3, #1
 8004e84:	e019      	b.n	8004eba <HAL_GPIO_Init+0x25a>
 8004e86:	bf00      	nop
 8004e88:	58000080 	.word	0x58000080
 8004e8c:	58024400 	.word	0x58024400
 8004e90:	58000400 	.word	0x58000400
 8004e94:	58020000 	.word	0x58020000
 8004e98:	58020400 	.word	0x58020400
 8004e9c:	58020800 	.word	0x58020800
 8004ea0:	58020c00 	.word	0x58020c00
 8004ea4:	58021000 	.word	0x58021000
 8004ea8:	58021400 	.word	0x58021400
 8004eac:	58021800 	.word	0x58021800
 8004eb0:	58021c00 	.word	0x58021c00
 8004eb4:	58022400 	.word	0x58022400
 8004eb8:	2300      	movs	r3, #0
 8004eba:	69fa      	ldr	r2, [r7, #28]
 8004ebc:	f002 0203 	and.w	r2, r2, #3
 8004ec0:	0092      	lsls	r2, r2, #2
 8004ec2:	4093      	lsls	r3, r2
 8004ec4:	69ba      	ldr	r2, [r7, #24]
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004eca:	4938      	ldr	r1, [pc, #224]	; (8004fac <HAL_GPIO_Init+0x34c>)
 8004ecc:	69fb      	ldr	r3, [r7, #28]
 8004ece:	089b      	lsrs	r3, r3, #2
 8004ed0:	3302      	adds	r3, #2
 8004ed2:	69ba      	ldr	r2, [r7, #24]
 8004ed4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	43db      	mvns	r3, r3
 8004ee2:	69ba      	ldr	r2, [r7, #24]
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d003      	beq.n	8004efc <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8004ef4:	69ba      	ldr	r2, [r7, #24]
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	69ba      	ldr	r2, [r7, #24]
 8004f00:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	43db      	mvns	r3, r3
 8004f0c:	69ba      	ldr	r2, [r7, #24]
 8004f0e:	4013      	ands	r3, r2
 8004f10:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d003      	beq.n	8004f26 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8004f1e:	69ba      	ldr	r2, [r7, #24]
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	4313      	orrs	r3, r2
 8004f24:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	69ba      	ldr	r2, [r7, #24]
 8004f2a:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004f2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	43db      	mvns	r3, r3
 8004f38:	69ba      	ldr	r2, [r7, #24]
 8004f3a:	4013      	ands	r3, r2
 8004f3c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d003      	beq.n	8004f52 <HAL_GPIO_Init+0x2f2>
        {
          temp |= iocurrent;
 8004f4a:	69ba      	ldr	r2, [r7, #24]
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004f52:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004f56:	69bb      	ldr	r3, [r7, #24]
 8004f58:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004f5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	43db      	mvns	r3, r3
 8004f66:	69ba      	ldr	r2, [r7, #24]
 8004f68:	4013      	ands	r3, r2
 8004f6a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d003      	beq.n	8004f80 <HAL_GPIO_Init+0x320>
        {
          temp |= iocurrent;
 8004f78:	69ba      	ldr	r2, [r7, #24]
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004f80:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004f84:	69bb      	ldr	r3, [r7, #24]
 8004f86:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	3301      	adds	r3, #1
 8004f8c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	69fb      	ldr	r3, [r7, #28]
 8004f94:	fa22 f303 	lsr.w	r3, r2, r3
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	f47f ae6b 	bne.w	8004c74 <HAL_GPIO_Init+0x14>
  }
}
 8004f9e:	bf00      	nop
 8004fa0:	bf00      	nop
 8004fa2:	3724      	adds	r7, #36	; 0x24
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr
 8004fac:	58000400 	.word	0x58000400

08004fb0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b085      	sub	sp, #20
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	460b      	mov	r3, r1
 8004fba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	691a      	ldr	r2, [r3, #16]
 8004fc0:	887b      	ldrh	r3, [r7, #2]
 8004fc2:	4013      	ands	r3, r2
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d002      	beq.n	8004fce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	73fb      	strb	r3, [r7, #15]
 8004fcc:	e001      	b.n	8004fd2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004fd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3714      	adds	r7, #20
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b083      	sub	sp, #12
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	460b      	mov	r3, r1
 8004fea:	807b      	strh	r3, [r7, #2]
 8004fec:	4613      	mov	r3, r2
 8004fee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004ff0:	787b      	ldrb	r3, [r7, #1]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d003      	beq.n	8004ffe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ff6:	887a      	ldrh	r2, [r7, #2]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004ffc:	e003      	b.n	8005006 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004ffe:	887b      	ldrh	r3, [r7, #2]
 8005000:	041a      	lsls	r2, r3, #16
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	619a      	str	r2, [r3, #24]
}
 8005006:	bf00      	nop
 8005008:	370c      	adds	r7, #12
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr
	...

08005014 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b084      	sub	sp, #16
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800501c:	4b19      	ldr	r3, [pc, #100]	; (8005084 <HAL_PWREx_ConfigSupply+0x70>)
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	f003 0304 	and.w	r3, r3, #4
 8005024:	2b04      	cmp	r3, #4
 8005026:	d00a      	beq.n	800503e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005028:	4b16      	ldr	r3, [pc, #88]	; (8005084 <HAL_PWREx_ConfigSupply+0x70>)
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	f003 0307 	and.w	r3, r3, #7
 8005030:	687a      	ldr	r2, [r7, #4]
 8005032:	429a      	cmp	r2, r3
 8005034:	d001      	beq.n	800503a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	e01f      	b.n	800507a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800503a:	2300      	movs	r3, #0
 800503c:	e01d      	b.n	800507a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800503e:	4b11      	ldr	r3, [pc, #68]	; (8005084 <HAL_PWREx_ConfigSupply+0x70>)
 8005040:	68db      	ldr	r3, [r3, #12]
 8005042:	f023 0207 	bic.w	r2, r3, #7
 8005046:	490f      	ldr	r1, [pc, #60]	; (8005084 <HAL_PWREx_ConfigSupply+0x70>)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	4313      	orrs	r3, r2
 800504c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800504e:	f7fd fae3 	bl	8002618 <HAL_GetTick>
 8005052:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005054:	e009      	b.n	800506a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005056:	f7fd fadf 	bl	8002618 <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005064:	d901      	bls.n	800506a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e007      	b.n	800507a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800506a:	4b06      	ldr	r3, [pc, #24]	; (8005084 <HAL_PWREx_ConfigSupply+0x70>)
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005072:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005076:	d1ee      	bne.n	8005056 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3710      	adds	r7, #16
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
 8005082:	bf00      	nop
 8005084:	58024800 	.word	0x58024800

08005088 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b08c      	sub	sp, #48	; 0x30
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d101      	bne.n	800509a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	e37a      	b.n	8005790 <HAL_RCC_OscConfig+0x708>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f003 0301 	and.w	r3, r3, #1
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	f000 8087 	beq.w	80051b6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050a8:	4ba0      	ldr	r3, [pc, #640]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 80050aa:	691b      	ldr	r3, [r3, #16]
 80050ac:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80050b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80050b2:	4b9e      	ldr	r3, [pc, #632]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 80050b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050b6:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80050b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050ba:	2b10      	cmp	r3, #16
 80050bc:	d007      	beq.n	80050ce <HAL_RCC_OscConfig+0x46>
 80050be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050c0:	2b18      	cmp	r3, #24
 80050c2:	d110      	bne.n	80050e6 <HAL_RCC_OscConfig+0x5e>
 80050c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050c6:	f003 0303 	and.w	r3, r3, #3
 80050ca:	2b02      	cmp	r3, #2
 80050cc:	d10b      	bne.n	80050e6 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050ce:	4b97      	ldr	r3, [pc, #604]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d06c      	beq.n	80051b4 <HAL_RCC_OscConfig+0x12c>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d168      	bne.n	80051b4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e354      	b.n	8005790 <HAL_RCC_OscConfig+0x708>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050ee:	d106      	bne.n	80050fe <HAL_RCC_OscConfig+0x76>
 80050f0:	4b8e      	ldr	r3, [pc, #568]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a8d      	ldr	r2, [pc, #564]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 80050f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050fa:	6013      	str	r3, [r2, #0]
 80050fc:	e02e      	b.n	800515c <HAL_RCC_OscConfig+0xd4>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d10c      	bne.n	8005120 <HAL_RCC_OscConfig+0x98>
 8005106:	4b89      	ldr	r3, [pc, #548]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a88      	ldr	r2, [pc, #544]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 800510c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005110:	6013      	str	r3, [r2, #0]
 8005112:	4b86      	ldr	r3, [pc, #536]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a85      	ldr	r2, [pc, #532]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 8005118:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800511c:	6013      	str	r3, [r2, #0]
 800511e:	e01d      	b.n	800515c <HAL_RCC_OscConfig+0xd4>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005128:	d10c      	bne.n	8005144 <HAL_RCC_OscConfig+0xbc>
 800512a:	4b80      	ldr	r3, [pc, #512]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a7f      	ldr	r2, [pc, #508]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 8005130:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005134:	6013      	str	r3, [r2, #0]
 8005136:	4b7d      	ldr	r3, [pc, #500]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a7c      	ldr	r2, [pc, #496]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 800513c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005140:	6013      	str	r3, [r2, #0]
 8005142:	e00b      	b.n	800515c <HAL_RCC_OscConfig+0xd4>
 8005144:	4b79      	ldr	r3, [pc, #484]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a78      	ldr	r2, [pc, #480]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 800514a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800514e:	6013      	str	r3, [r2, #0]
 8005150:	4b76      	ldr	r3, [pc, #472]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a75      	ldr	r2, [pc, #468]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 8005156:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800515a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d013      	beq.n	800518c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005164:	f7fd fa58 	bl	8002618 <HAL_GetTick>
 8005168:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800516a:	e008      	b.n	800517e <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800516c:	f7fd fa54 	bl	8002618 <HAL_GetTick>
 8005170:	4602      	mov	r2, r0
 8005172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005174:	1ad3      	subs	r3, r2, r3
 8005176:	2b64      	cmp	r3, #100	; 0x64
 8005178:	d901      	bls.n	800517e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800517a:	2303      	movs	r3, #3
 800517c:	e308      	b.n	8005790 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800517e:	4b6b      	ldr	r3, [pc, #428]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005186:	2b00      	cmp	r3, #0
 8005188:	d0f0      	beq.n	800516c <HAL_RCC_OscConfig+0xe4>
 800518a:	e014      	b.n	80051b6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800518c:	f7fd fa44 	bl	8002618 <HAL_GetTick>
 8005190:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005192:	e008      	b.n	80051a6 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005194:	f7fd fa40 	bl	8002618 <HAL_GetTick>
 8005198:	4602      	mov	r2, r0
 800519a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	2b64      	cmp	r3, #100	; 0x64
 80051a0:	d901      	bls.n	80051a6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80051a2:	2303      	movs	r3, #3
 80051a4:	e2f4      	b.n	8005790 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80051a6:	4b61      	ldr	r3, [pc, #388]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d1f0      	bne.n	8005194 <HAL_RCC_OscConfig+0x10c>
 80051b2:	e000      	b.n	80051b6 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f003 0302 	and.w	r3, r3, #2
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d06d      	beq.n	800529e <HAL_RCC_OscConfig+0x216>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80051c2:	4b5a      	ldr	r3, [pc, #360]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 80051c4:	691b      	ldr	r3, [r3, #16]
 80051c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80051ca:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80051cc:	4b57      	ldr	r3, [pc, #348]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 80051ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051d0:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80051d2:	6a3b      	ldr	r3, [r7, #32]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d007      	beq.n	80051e8 <HAL_RCC_OscConfig+0x160>
 80051d8:	6a3b      	ldr	r3, [r7, #32]
 80051da:	2b18      	cmp	r3, #24
 80051dc:	d11b      	bne.n	8005216 <HAL_RCC_OscConfig+0x18e>
 80051de:	69fb      	ldr	r3, [r7, #28]
 80051e0:	f003 0303 	and.w	r3, r3, #3
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d116      	bne.n	8005216 <HAL_RCC_OscConfig+0x18e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80051e8:	4b50      	ldr	r3, [pc, #320]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 0304 	and.w	r3, r3, #4
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d005      	beq.n	8005200 <HAL_RCC_OscConfig+0x178>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d101      	bne.n	8005200 <HAL_RCC_OscConfig+0x178>
      {
        return HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	e2c7      	b.n	8005790 <HAL_RCC_OscConfig+0x708>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005200:	4b4a      	ldr	r3, [pc, #296]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	691b      	ldr	r3, [r3, #16]
 800520c:	061b      	lsls	r3, r3, #24
 800520e:	4947      	ldr	r1, [pc, #284]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 8005210:	4313      	orrs	r3, r2
 8005212:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005214:	e043      	b.n	800529e <HAL_RCC_OscConfig+0x216>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	68db      	ldr	r3, [r3, #12]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d026      	beq.n	800526c <HAL_RCC_OscConfig+0x1e4>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800521e:	4b43      	ldr	r3, [pc, #268]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f023 0219 	bic.w	r2, r3, #25
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	68db      	ldr	r3, [r3, #12]
 800522a:	4940      	ldr	r1, [pc, #256]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 800522c:	4313      	orrs	r3, r2
 800522e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005230:	f7fd f9f2 	bl	8002618 <HAL_GetTick>
 8005234:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005236:	e008      	b.n	800524a <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005238:	f7fd f9ee 	bl	8002618 <HAL_GetTick>
 800523c:	4602      	mov	r2, r0
 800523e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005240:	1ad3      	subs	r3, r2, r3
 8005242:	2b02      	cmp	r3, #2
 8005244:	d901      	bls.n	800524a <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8005246:	2303      	movs	r3, #3
 8005248:	e2a2      	b.n	8005790 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800524a:	4b38      	ldr	r3, [pc, #224]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f003 0304 	and.w	r3, r3, #4
 8005252:	2b00      	cmp	r3, #0
 8005254:	d0f0      	beq.n	8005238 <HAL_RCC_OscConfig+0x1b0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005256:	4b35      	ldr	r3, [pc, #212]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	691b      	ldr	r3, [r3, #16]
 8005262:	061b      	lsls	r3, r3, #24
 8005264:	4931      	ldr	r1, [pc, #196]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 8005266:	4313      	orrs	r3, r2
 8005268:	604b      	str	r3, [r1, #4]
 800526a:	e018      	b.n	800529e <HAL_RCC_OscConfig+0x216>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800526c:	4b2f      	ldr	r3, [pc, #188]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a2e      	ldr	r2, [pc, #184]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 8005272:	f023 0301 	bic.w	r3, r3, #1
 8005276:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005278:	f7fd f9ce 	bl	8002618 <HAL_GetTick>
 800527c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800527e:	e008      	b.n	8005292 <HAL_RCC_OscConfig+0x20a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005280:	f7fd f9ca 	bl	8002618 <HAL_GetTick>
 8005284:	4602      	mov	r2, r0
 8005286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005288:	1ad3      	subs	r3, r2, r3
 800528a:	2b02      	cmp	r3, #2
 800528c:	d901      	bls.n	8005292 <HAL_RCC_OscConfig+0x20a>
          {
            return HAL_TIMEOUT;
 800528e:	2303      	movs	r3, #3
 8005290:	e27e      	b.n	8005790 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005292:	4b26      	ldr	r3, [pc, #152]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f003 0304 	and.w	r3, r3, #4
 800529a:	2b00      	cmp	r3, #0
 800529c:	d1f0      	bne.n	8005280 <HAL_RCC_OscConfig+0x1f8>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f003 0310 	and.w	r3, r3, #16
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d06c      	beq.n	8005384 <HAL_RCC_OscConfig+0x2fc>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80052aa:	4b20      	ldr	r3, [pc, #128]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 80052ac:	691b      	ldr	r3, [r3, #16]
 80052ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80052b2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80052b4:	4b1d      	ldr	r3, [pc, #116]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 80052b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052b8:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80052ba:	69bb      	ldr	r3, [r7, #24]
 80052bc:	2b08      	cmp	r3, #8
 80052be:	d007      	beq.n	80052d0 <HAL_RCC_OscConfig+0x248>
 80052c0:	69bb      	ldr	r3, [r7, #24]
 80052c2:	2b18      	cmp	r3, #24
 80052c4:	d11b      	bne.n	80052fe <HAL_RCC_OscConfig+0x276>
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	f003 0303 	and.w	r3, r3, #3
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d116      	bne.n	80052fe <HAL_RCC_OscConfig+0x276>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80052d0:	4b16      	ldr	r3, [pc, #88]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d005      	beq.n	80052e8 <HAL_RCC_OscConfig+0x260>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	69db      	ldr	r3, [r3, #28]
 80052e0:	2b80      	cmp	r3, #128	; 0x80
 80052e2:	d001      	beq.n	80052e8 <HAL_RCC_OscConfig+0x260>
      {
        return HAL_ERROR;
 80052e4:	2301      	movs	r3, #1
 80052e6:	e253      	b.n	8005790 <HAL_RCC_OscConfig+0x708>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80052e8:	4b10      	ldr	r3, [pc, #64]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 80052ea:	68db      	ldr	r3, [r3, #12]
 80052ec:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6a1b      	ldr	r3, [r3, #32]
 80052f4:	061b      	lsls	r3, r3, #24
 80052f6:	490d      	ldr	r1, [pc, #52]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 80052f8:	4313      	orrs	r3, r2
 80052fa:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80052fc:	e042      	b.n	8005384 <HAL_RCC_OscConfig+0x2fc>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	69db      	ldr	r3, [r3, #28]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d025      	beq.n	8005352 <HAL_RCC_OscConfig+0x2ca>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005306:	4b09      	ldr	r3, [pc, #36]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a08      	ldr	r2, [pc, #32]	; (800532c <HAL_RCC_OscConfig+0x2a4>)
 800530c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005310:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005312:	f7fd f981 	bl	8002618 <HAL_GetTick>
 8005316:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005318:	e00a      	b.n	8005330 <HAL_RCC_OscConfig+0x2a8>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800531a:	f7fd f97d 	bl	8002618 <HAL_GetTick>
 800531e:	4602      	mov	r2, r0
 8005320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005322:	1ad3      	subs	r3, r2, r3
 8005324:	2b02      	cmp	r3, #2
 8005326:	d903      	bls.n	8005330 <HAL_RCC_OscConfig+0x2a8>
          {
            return HAL_TIMEOUT;
 8005328:	2303      	movs	r3, #3
 800532a:	e231      	b.n	8005790 <HAL_RCC_OscConfig+0x708>
 800532c:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005330:	4ba3      	ldr	r3, [pc, #652]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005338:	2b00      	cmp	r3, #0
 800533a:	d0ee      	beq.n	800531a <HAL_RCC_OscConfig+0x292>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800533c:	4ba0      	ldr	r3, [pc, #640]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6a1b      	ldr	r3, [r3, #32]
 8005348:	061b      	lsls	r3, r3, #24
 800534a:	499d      	ldr	r1, [pc, #628]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 800534c:	4313      	orrs	r3, r2
 800534e:	60cb      	str	r3, [r1, #12]
 8005350:	e018      	b.n	8005384 <HAL_RCC_OscConfig+0x2fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005352:	4b9b      	ldr	r3, [pc, #620]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a9a      	ldr	r2, [pc, #616]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 8005358:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800535c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800535e:	f7fd f95b 	bl	8002618 <HAL_GetTick>
 8005362:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005364:	e008      	b.n	8005378 <HAL_RCC_OscConfig+0x2f0>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005366:	f7fd f957 	bl	8002618 <HAL_GetTick>
 800536a:	4602      	mov	r2, r0
 800536c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536e:	1ad3      	subs	r3, r2, r3
 8005370:	2b02      	cmp	r3, #2
 8005372:	d901      	bls.n	8005378 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 8005374:	2303      	movs	r3, #3
 8005376:	e20b      	b.n	8005790 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005378:	4b91      	ldr	r3, [pc, #580]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005380:	2b00      	cmp	r3, #0
 8005382:	d1f0      	bne.n	8005366 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f003 0308 	and.w	r3, r3, #8
 800538c:	2b00      	cmp	r3, #0
 800538e:	d036      	beq.n	80053fe <HAL_RCC_OscConfig+0x376>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	695b      	ldr	r3, [r3, #20]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d019      	beq.n	80053cc <HAL_RCC_OscConfig+0x344>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005398:	4b89      	ldr	r3, [pc, #548]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 800539a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800539c:	4a88      	ldr	r2, [pc, #544]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 800539e:	f043 0301 	orr.w	r3, r3, #1
 80053a2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053a4:	f7fd f938 	bl	8002618 <HAL_GetTick>
 80053a8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80053aa:	e008      	b.n	80053be <HAL_RCC_OscConfig+0x336>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053ac:	f7fd f934 	bl	8002618 <HAL_GetTick>
 80053b0:	4602      	mov	r2, r0
 80053b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b4:	1ad3      	subs	r3, r2, r3
 80053b6:	2b02      	cmp	r3, #2
 80053b8:	d901      	bls.n	80053be <HAL_RCC_OscConfig+0x336>
        {
          return HAL_TIMEOUT;
 80053ba:	2303      	movs	r3, #3
 80053bc:	e1e8      	b.n	8005790 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80053be:	4b80      	ldr	r3, [pc, #512]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 80053c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053c2:	f003 0302 	and.w	r3, r3, #2
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d0f0      	beq.n	80053ac <HAL_RCC_OscConfig+0x324>
 80053ca:	e018      	b.n	80053fe <HAL_RCC_OscConfig+0x376>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053cc:	4b7c      	ldr	r3, [pc, #496]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 80053ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053d0:	4a7b      	ldr	r2, [pc, #492]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 80053d2:	f023 0301 	bic.w	r3, r3, #1
 80053d6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053d8:	f7fd f91e 	bl	8002618 <HAL_GetTick>
 80053dc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80053de:	e008      	b.n	80053f2 <HAL_RCC_OscConfig+0x36a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053e0:	f7fd f91a 	bl	8002618 <HAL_GetTick>
 80053e4:	4602      	mov	r2, r0
 80053e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	2b02      	cmp	r3, #2
 80053ec:	d901      	bls.n	80053f2 <HAL_RCC_OscConfig+0x36a>
        {
          return HAL_TIMEOUT;
 80053ee:	2303      	movs	r3, #3
 80053f0:	e1ce      	b.n	8005790 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80053f2:	4b73      	ldr	r3, [pc, #460]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 80053f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053f6:	f003 0302 	and.w	r3, r3, #2
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d1f0      	bne.n	80053e0 <HAL_RCC_OscConfig+0x358>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f003 0320 	and.w	r3, r3, #32
 8005406:	2b00      	cmp	r3, #0
 8005408:	d036      	beq.n	8005478 <HAL_RCC_OscConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	699b      	ldr	r3, [r3, #24]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d019      	beq.n	8005446 <HAL_RCC_OscConfig+0x3be>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005412:	4b6b      	ldr	r3, [pc, #428]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a6a      	ldr	r2, [pc, #424]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 8005418:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800541c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800541e:	f7fd f8fb 	bl	8002618 <HAL_GetTick>
 8005422:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005424:	e008      	b.n	8005438 <HAL_RCC_OscConfig+0x3b0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005426:	f7fd f8f7 	bl	8002618 <HAL_GetTick>
 800542a:	4602      	mov	r2, r0
 800542c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800542e:	1ad3      	subs	r3, r2, r3
 8005430:	2b02      	cmp	r3, #2
 8005432:	d901      	bls.n	8005438 <HAL_RCC_OscConfig+0x3b0>
        {
          return HAL_TIMEOUT;
 8005434:	2303      	movs	r3, #3
 8005436:	e1ab      	b.n	8005790 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005438:	4b61      	ldr	r3, [pc, #388]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d0f0      	beq.n	8005426 <HAL_RCC_OscConfig+0x39e>
 8005444:	e018      	b.n	8005478 <HAL_RCC_OscConfig+0x3f0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005446:	4b5e      	ldr	r3, [pc, #376]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a5d      	ldr	r2, [pc, #372]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 800544c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005450:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005452:	f7fd f8e1 	bl	8002618 <HAL_GetTick>
 8005456:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005458:	e008      	b.n	800546c <HAL_RCC_OscConfig+0x3e4>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800545a:	f7fd f8dd 	bl	8002618 <HAL_GetTick>
 800545e:	4602      	mov	r2, r0
 8005460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005462:	1ad3      	subs	r3, r2, r3
 8005464:	2b02      	cmp	r3, #2
 8005466:	d901      	bls.n	800546c <HAL_RCC_OscConfig+0x3e4>
        {
          return HAL_TIMEOUT;
 8005468:	2303      	movs	r3, #3
 800546a:	e191      	b.n	8005790 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800546c:	4b54      	ldr	r3, [pc, #336]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005474:	2b00      	cmp	r3, #0
 8005476:	d1f0      	bne.n	800545a <HAL_RCC_OscConfig+0x3d2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 0304 	and.w	r3, r3, #4
 8005480:	2b00      	cmp	r3, #0
 8005482:	f000 8081 	beq.w	8005588 <HAL_RCC_OscConfig+0x500>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005486:	4b4f      	ldr	r3, [pc, #316]	; (80055c4 <HAL_RCC_OscConfig+0x53c>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a4e      	ldr	r2, [pc, #312]	; (80055c4 <HAL_RCC_OscConfig+0x53c>)
 800548c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005490:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005492:	f7fd f8c1 	bl	8002618 <HAL_GetTick>
 8005496:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005498:	e008      	b.n	80054ac <HAL_RCC_OscConfig+0x424>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800549a:	f7fd f8bd 	bl	8002618 <HAL_GetTick>
 800549e:	4602      	mov	r2, r0
 80054a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a2:	1ad3      	subs	r3, r2, r3
 80054a4:	2b64      	cmp	r3, #100	; 0x64
 80054a6:	d901      	bls.n	80054ac <HAL_RCC_OscConfig+0x424>
      {
        return HAL_TIMEOUT;
 80054a8:	2303      	movs	r3, #3
 80054aa:	e171      	b.n	8005790 <HAL_RCC_OscConfig+0x708>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80054ac:	4b45      	ldr	r3, [pc, #276]	; (80055c4 <HAL_RCC_OscConfig+0x53c>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d0f0      	beq.n	800549a <HAL_RCC_OscConfig+0x412>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d106      	bne.n	80054ce <HAL_RCC_OscConfig+0x446>
 80054c0:	4b3f      	ldr	r3, [pc, #252]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 80054c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054c4:	4a3e      	ldr	r2, [pc, #248]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 80054c6:	f043 0301 	orr.w	r3, r3, #1
 80054ca:	6713      	str	r3, [r2, #112]	; 0x70
 80054cc:	e02d      	b.n	800552a <HAL_RCC_OscConfig+0x4a2>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d10c      	bne.n	80054f0 <HAL_RCC_OscConfig+0x468>
 80054d6:	4b3a      	ldr	r3, [pc, #232]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 80054d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054da:	4a39      	ldr	r2, [pc, #228]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 80054dc:	f023 0301 	bic.w	r3, r3, #1
 80054e0:	6713      	str	r3, [r2, #112]	; 0x70
 80054e2:	4b37      	ldr	r3, [pc, #220]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 80054e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054e6:	4a36      	ldr	r2, [pc, #216]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 80054e8:	f023 0304 	bic.w	r3, r3, #4
 80054ec:	6713      	str	r3, [r2, #112]	; 0x70
 80054ee:	e01c      	b.n	800552a <HAL_RCC_OscConfig+0x4a2>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	2b05      	cmp	r3, #5
 80054f6:	d10c      	bne.n	8005512 <HAL_RCC_OscConfig+0x48a>
 80054f8:	4b31      	ldr	r3, [pc, #196]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 80054fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054fc:	4a30      	ldr	r2, [pc, #192]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 80054fe:	f043 0304 	orr.w	r3, r3, #4
 8005502:	6713      	str	r3, [r2, #112]	; 0x70
 8005504:	4b2e      	ldr	r3, [pc, #184]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 8005506:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005508:	4a2d      	ldr	r2, [pc, #180]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 800550a:	f043 0301 	orr.w	r3, r3, #1
 800550e:	6713      	str	r3, [r2, #112]	; 0x70
 8005510:	e00b      	b.n	800552a <HAL_RCC_OscConfig+0x4a2>
 8005512:	4b2b      	ldr	r3, [pc, #172]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 8005514:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005516:	4a2a      	ldr	r2, [pc, #168]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 8005518:	f023 0301 	bic.w	r3, r3, #1
 800551c:	6713      	str	r3, [r2, #112]	; 0x70
 800551e:	4b28      	ldr	r3, [pc, #160]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 8005520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005522:	4a27      	ldr	r2, [pc, #156]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 8005524:	f023 0304 	bic.w	r3, r3, #4
 8005528:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	689b      	ldr	r3, [r3, #8]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d015      	beq.n	800555e <HAL_RCC_OscConfig+0x4d6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005532:	f7fd f871 	bl	8002618 <HAL_GetTick>
 8005536:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005538:	e00a      	b.n	8005550 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800553a:	f7fd f86d 	bl	8002618 <HAL_GetTick>
 800553e:	4602      	mov	r2, r0
 8005540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005542:	1ad3      	subs	r3, r2, r3
 8005544:	f241 3288 	movw	r2, #5000	; 0x1388
 8005548:	4293      	cmp	r3, r2
 800554a:	d901      	bls.n	8005550 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 800554c:	2303      	movs	r3, #3
 800554e:	e11f      	b.n	8005790 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005550:	4b1b      	ldr	r3, [pc, #108]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 8005552:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005554:	f003 0302 	and.w	r3, r3, #2
 8005558:	2b00      	cmp	r3, #0
 800555a:	d0ee      	beq.n	800553a <HAL_RCC_OscConfig+0x4b2>
 800555c:	e014      	b.n	8005588 <HAL_RCC_OscConfig+0x500>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800555e:	f7fd f85b 	bl	8002618 <HAL_GetTick>
 8005562:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005564:	e00a      	b.n	800557c <HAL_RCC_OscConfig+0x4f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005566:	f7fd f857 	bl	8002618 <HAL_GetTick>
 800556a:	4602      	mov	r2, r0
 800556c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800556e:	1ad3      	subs	r3, r2, r3
 8005570:	f241 3288 	movw	r2, #5000	; 0x1388
 8005574:	4293      	cmp	r3, r2
 8005576:	d901      	bls.n	800557c <HAL_RCC_OscConfig+0x4f4>
        {
          return HAL_TIMEOUT;
 8005578:	2303      	movs	r3, #3
 800557a:	e109      	b.n	8005790 <HAL_RCC_OscConfig+0x708>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800557c:	4b10      	ldr	r3, [pc, #64]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 800557e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005580:	f003 0302 	and.w	r3, r3, #2
 8005584:	2b00      	cmp	r3, #0
 8005586:	d1ee      	bne.n	8005566 <HAL_RCC_OscConfig+0x4de>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558c:	2b00      	cmp	r3, #0
 800558e:	f000 80fe 	beq.w	800578e <HAL_RCC_OscConfig+0x706>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005592:	4b0b      	ldr	r3, [pc, #44]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 8005594:	691b      	ldr	r3, [r3, #16]
 8005596:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800559a:	2b18      	cmp	r3, #24
 800559c:	f000 80b9 	beq.w	8005712 <HAL_RCC_OscConfig+0x68a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a4:	2b02      	cmp	r3, #2
 80055a6:	f040 809a 	bne.w	80056de <HAL_RCC_OscConfig+0x656>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055aa:	4b05      	ldr	r3, [pc, #20]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a04      	ldr	r2, [pc, #16]	; (80055c0 <HAL_RCC_OscConfig+0x538>)
 80055b0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80055b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055b6:	f7fd f82f 	bl	8002618 <HAL_GetTick>
 80055ba:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80055bc:	e00d      	b.n	80055da <HAL_RCC_OscConfig+0x552>
 80055be:	bf00      	nop
 80055c0:	58024400 	.word	0x58024400
 80055c4:	58024800 	.word	0x58024800
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055c8:	f7fd f826 	bl	8002618 <HAL_GetTick>
 80055cc:	4602      	mov	r2, r0
 80055ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d0:	1ad3      	subs	r3, r2, r3
 80055d2:	2b02      	cmp	r3, #2
 80055d4:	d901      	bls.n	80055da <HAL_RCC_OscConfig+0x552>
          {
            return HAL_TIMEOUT;
 80055d6:	2303      	movs	r3, #3
 80055d8:	e0da      	b.n	8005790 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80055da:	4b6f      	ldr	r3, [pc, #444]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d1f0      	bne.n	80055c8 <HAL_RCC_OscConfig+0x540>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80055e6:	4b6c      	ldr	r3, [pc, #432]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 80055e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80055ea:	4b6c      	ldr	r3, [pc, #432]	; (800579c <HAL_RCC_OscConfig+0x714>)
 80055ec:	4013      	ands	r3, r2
 80055ee:	687a      	ldr	r2, [r7, #4]
 80055f0:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80055f6:	0112      	lsls	r2, r2, #4
 80055f8:	430a      	orrs	r2, r1
 80055fa:	4967      	ldr	r1, [pc, #412]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 80055fc:	4313      	orrs	r3, r2
 80055fe:	628b      	str	r3, [r1, #40]	; 0x28
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005604:	3b01      	subs	r3, #1
 8005606:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800560e:	3b01      	subs	r3, #1
 8005610:	025b      	lsls	r3, r3, #9
 8005612:	b29b      	uxth	r3, r3
 8005614:	431a      	orrs	r2, r3
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800561a:	3b01      	subs	r3, #1
 800561c:	041b      	lsls	r3, r3, #16
 800561e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005622:	431a      	orrs	r2, r3
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005628:	3b01      	subs	r3, #1
 800562a:	061b      	lsls	r3, r3, #24
 800562c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005630:	4959      	ldr	r1, [pc, #356]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 8005632:	4313      	orrs	r3, r2
 8005634:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8005636:	4b58      	ldr	r3, [pc, #352]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 8005638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800563a:	4a57      	ldr	r2, [pc, #348]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 800563c:	f023 0301 	bic.w	r3, r3, #1
 8005640:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005642:	4b55      	ldr	r3, [pc, #340]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 8005644:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005646:	4b56      	ldr	r3, [pc, #344]	; (80057a0 <HAL_RCC_OscConfig+0x718>)
 8005648:	4013      	ands	r3, r2
 800564a:	687a      	ldr	r2, [r7, #4]
 800564c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800564e:	00d2      	lsls	r2, r2, #3
 8005650:	4951      	ldr	r1, [pc, #324]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 8005652:	4313      	orrs	r3, r2
 8005654:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005656:	4b50      	ldr	r3, [pc, #320]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 8005658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800565a:	f023 020c 	bic.w	r2, r3, #12
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005662:	494d      	ldr	r1, [pc, #308]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 8005664:	4313      	orrs	r3, r2
 8005666:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005668:	4b4b      	ldr	r3, [pc, #300]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 800566a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800566c:	f023 0202 	bic.w	r2, r3, #2
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005674:	4948      	ldr	r1, [pc, #288]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 8005676:	4313      	orrs	r3, r2
 8005678:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800567a:	4b47      	ldr	r3, [pc, #284]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 800567c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800567e:	4a46      	ldr	r2, [pc, #280]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 8005680:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005684:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005686:	4b44      	ldr	r3, [pc, #272]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 8005688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800568a:	4a43      	ldr	r2, [pc, #268]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 800568c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005690:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005692:	4b41      	ldr	r3, [pc, #260]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 8005694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005696:	4a40      	ldr	r2, [pc, #256]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 8005698:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800569c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800569e:	4b3e      	ldr	r3, [pc, #248]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 80056a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056a2:	4a3d      	ldr	r2, [pc, #244]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 80056a4:	f043 0301 	orr.w	r3, r3, #1
 80056a8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80056aa:	4b3b      	ldr	r3, [pc, #236]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a3a      	ldr	r2, [pc, #232]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 80056b0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80056b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056b6:	f7fc ffaf 	bl	8002618 <HAL_GetTick>
 80056ba:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80056bc:	e008      	b.n	80056d0 <HAL_RCC_OscConfig+0x648>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056be:	f7fc ffab 	bl	8002618 <HAL_GetTick>
 80056c2:	4602      	mov	r2, r0
 80056c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056c6:	1ad3      	subs	r3, r2, r3
 80056c8:	2b02      	cmp	r3, #2
 80056ca:	d901      	bls.n	80056d0 <HAL_RCC_OscConfig+0x648>
          {
            return HAL_TIMEOUT;
 80056cc:	2303      	movs	r3, #3
 80056ce:	e05f      	b.n	8005790 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80056d0:	4b31      	ldr	r3, [pc, #196]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d0f0      	beq.n	80056be <HAL_RCC_OscConfig+0x636>
 80056dc:	e057      	b.n	800578e <HAL_RCC_OscConfig+0x706>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056de:	4b2e      	ldr	r3, [pc, #184]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a2d      	ldr	r2, [pc, #180]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 80056e4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80056e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056ea:	f7fc ff95 	bl	8002618 <HAL_GetTick>
 80056ee:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80056f0:	e008      	b.n	8005704 <HAL_RCC_OscConfig+0x67c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056f2:	f7fc ff91 	bl	8002618 <HAL_GetTick>
 80056f6:	4602      	mov	r2, r0
 80056f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	2b02      	cmp	r3, #2
 80056fe:	d901      	bls.n	8005704 <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 8005700:	2303      	movs	r3, #3
 8005702:	e045      	b.n	8005790 <HAL_RCC_OscConfig+0x708>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005704:	4b24      	ldr	r3, [pc, #144]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800570c:	2b00      	cmp	r3, #0
 800570e:	d1f0      	bne.n	80056f2 <HAL_RCC_OscConfig+0x66a>
 8005710:	e03d      	b.n	800578e <HAL_RCC_OscConfig+0x706>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005712:	4b21      	ldr	r3, [pc, #132]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 8005714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005716:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005718:	4b1f      	ldr	r3, [pc, #124]	; (8005798 <HAL_RCC_OscConfig+0x710>)
 800571a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800571c:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005722:	2b01      	cmp	r3, #1
 8005724:	d031      	beq.n	800578a <HAL_RCC_OscConfig+0x702>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005726:	693b      	ldr	r3, [r7, #16]
 8005728:	f003 0203 	and.w	r2, r3, #3
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005730:	429a      	cmp	r2, r3
 8005732:	d12a      	bne.n	800578a <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005734:	693b      	ldr	r3, [r7, #16]
 8005736:	091b      	lsrs	r3, r3, #4
 8005738:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005740:	429a      	cmp	r2, r3
 8005742:	d122      	bne.n	800578a <HAL_RCC_OscConfig+0x702>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800574e:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005750:	429a      	cmp	r2, r3
 8005752:	d11a      	bne.n	800578a <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	0a5b      	lsrs	r3, r3, #9
 8005758:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005760:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005762:	429a      	cmp	r2, r3
 8005764:	d111      	bne.n	800578a <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	0c1b      	lsrs	r3, r3, #16
 800576a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005772:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005774:	429a      	cmp	r2, r3
 8005776:	d108      	bne.n	800578a <HAL_RCC_OscConfig+0x702>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	0e1b      	lsrs	r3, r3, #24
 800577c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005784:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005786:	429a      	cmp	r2, r3
 8005788:	d001      	beq.n	800578e <HAL_RCC_OscConfig+0x706>
      {
        return HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	e000      	b.n	8005790 <HAL_RCC_OscConfig+0x708>
      }
    }
  }
  return HAL_OK;
 800578e:	2300      	movs	r3, #0
}
 8005790:	4618      	mov	r0, r3
 8005792:	3730      	adds	r7, #48	; 0x30
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}
 8005798:	58024400 	.word	0x58024400
 800579c:	fffffc0c 	.word	0xfffffc0c
 80057a0:	ffff0007 	.word	0xffff0007

080057a4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b086      	sub	sp, #24
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
 80057ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d101      	bne.n	80057b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	e19c      	b.n	8005af2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80057b8:	4b8a      	ldr	r3, [pc, #552]	; (80059e4 <HAL_RCC_ClockConfig+0x240>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f003 030f 	and.w	r3, r3, #15
 80057c0:	683a      	ldr	r2, [r7, #0]
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d910      	bls.n	80057e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057c6:	4b87      	ldr	r3, [pc, #540]	; (80059e4 <HAL_RCC_ClockConfig+0x240>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f023 020f 	bic.w	r2, r3, #15
 80057ce:	4985      	ldr	r1, [pc, #532]	; (80059e4 <HAL_RCC_ClockConfig+0x240>)
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	4313      	orrs	r3, r2
 80057d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057d6:	4b83      	ldr	r3, [pc, #524]	; (80059e4 <HAL_RCC_ClockConfig+0x240>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f003 030f 	and.w	r3, r3, #15
 80057de:	683a      	ldr	r2, [r7, #0]
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d001      	beq.n	80057e8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e184      	b.n	8005af2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f003 0304 	and.w	r3, r3, #4
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d010      	beq.n	8005816 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	691a      	ldr	r2, [r3, #16]
 80057f8:	4b7b      	ldr	r3, [pc, #492]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 80057fa:	699b      	ldr	r3, [r3, #24]
 80057fc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005800:	429a      	cmp	r2, r3
 8005802:	d908      	bls.n	8005816 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005804:	4b78      	ldr	r3, [pc, #480]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 8005806:	699b      	ldr	r3, [r3, #24]
 8005808:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	691b      	ldr	r3, [r3, #16]
 8005810:	4975      	ldr	r1, [pc, #468]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 8005812:	4313      	orrs	r3, r2
 8005814:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 0308 	and.w	r3, r3, #8
 800581e:	2b00      	cmp	r3, #0
 8005820:	d010      	beq.n	8005844 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	695a      	ldr	r2, [r3, #20]
 8005826:	4b70      	ldr	r3, [pc, #448]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 8005828:	69db      	ldr	r3, [r3, #28]
 800582a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800582e:	429a      	cmp	r2, r3
 8005830:	d908      	bls.n	8005844 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005832:	4b6d      	ldr	r3, [pc, #436]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 8005834:	69db      	ldr	r3, [r3, #28]
 8005836:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	695b      	ldr	r3, [r3, #20]
 800583e:	496a      	ldr	r1, [pc, #424]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 8005840:	4313      	orrs	r3, r2
 8005842:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f003 0310 	and.w	r3, r3, #16
 800584c:	2b00      	cmp	r3, #0
 800584e:	d010      	beq.n	8005872 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	699a      	ldr	r2, [r3, #24]
 8005854:	4b64      	ldr	r3, [pc, #400]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 8005856:	69db      	ldr	r3, [r3, #28]
 8005858:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800585c:	429a      	cmp	r2, r3
 800585e:	d908      	bls.n	8005872 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005860:	4b61      	ldr	r3, [pc, #388]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 8005862:	69db      	ldr	r3, [r3, #28]
 8005864:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	699b      	ldr	r3, [r3, #24]
 800586c:	495e      	ldr	r1, [pc, #376]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 800586e:	4313      	orrs	r3, r2
 8005870:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f003 0320 	and.w	r3, r3, #32
 800587a:	2b00      	cmp	r3, #0
 800587c:	d010      	beq.n	80058a0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	69da      	ldr	r2, [r3, #28]
 8005882:	4b59      	ldr	r3, [pc, #356]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 8005884:	6a1b      	ldr	r3, [r3, #32]
 8005886:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800588a:	429a      	cmp	r2, r3
 800588c:	d908      	bls.n	80058a0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800588e:	4b56      	ldr	r3, [pc, #344]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 8005890:	6a1b      	ldr	r3, [r3, #32]
 8005892:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	69db      	ldr	r3, [r3, #28]
 800589a:	4953      	ldr	r1, [pc, #332]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 800589c:	4313      	orrs	r3, r2
 800589e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f003 0302 	and.w	r3, r3, #2
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d010      	beq.n	80058ce <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	68da      	ldr	r2, [r3, #12]
 80058b0:	4b4d      	ldr	r3, [pc, #308]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 80058b2:	699b      	ldr	r3, [r3, #24]
 80058b4:	f003 030f 	and.w	r3, r3, #15
 80058b8:	429a      	cmp	r2, r3
 80058ba:	d908      	bls.n	80058ce <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058bc:	4b4a      	ldr	r3, [pc, #296]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 80058be:	699b      	ldr	r3, [r3, #24]
 80058c0:	f023 020f 	bic.w	r2, r3, #15
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	68db      	ldr	r3, [r3, #12]
 80058c8:	4947      	ldr	r1, [pc, #284]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 80058ca:	4313      	orrs	r3, r2
 80058cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f003 0301 	and.w	r3, r3, #1
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d055      	beq.n	8005986 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80058da:	4b43      	ldr	r3, [pc, #268]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 80058dc:	699b      	ldr	r3, [r3, #24]
 80058de:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	4940      	ldr	r1, [pc, #256]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 80058e8:	4313      	orrs	r3, r2
 80058ea:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	2b02      	cmp	r3, #2
 80058f2:	d107      	bne.n	8005904 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80058f4:	4b3c      	ldr	r3, [pc, #240]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d121      	bne.n	8005944 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005900:	2301      	movs	r3, #1
 8005902:	e0f6      	b.n	8005af2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	2b03      	cmp	r3, #3
 800590a:	d107      	bne.n	800591c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800590c:	4b36      	ldr	r3, [pc, #216]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005914:	2b00      	cmp	r3, #0
 8005916:	d115      	bne.n	8005944 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e0ea      	b.n	8005af2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	2b01      	cmp	r3, #1
 8005922:	d107      	bne.n	8005934 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005924:	4b30      	ldr	r3, [pc, #192]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800592c:	2b00      	cmp	r3, #0
 800592e:	d109      	bne.n	8005944 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	e0de      	b.n	8005af2 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005934:	4b2c      	ldr	r3, [pc, #176]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 0304 	and.w	r3, r3, #4
 800593c:	2b00      	cmp	r3, #0
 800593e:	d101      	bne.n	8005944 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e0d6      	b.n	8005af2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005944:	4b28      	ldr	r3, [pc, #160]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 8005946:	691b      	ldr	r3, [r3, #16]
 8005948:	f023 0207 	bic.w	r2, r3, #7
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	4925      	ldr	r1, [pc, #148]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 8005952:	4313      	orrs	r3, r2
 8005954:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005956:	f7fc fe5f 	bl	8002618 <HAL_GetTick>
 800595a:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800595c:	e00a      	b.n	8005974 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800595e:	f7fc fe5b 	bl	8002618 <HAL_GetTick>
 8005962:	4602      	mov	r2, r0
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	1ad3      	subs	r3, r2, r3
 8005968:	f241 3288 	movw	r2, #5000	; 0x1388
 800596c:	4293      	cmp	r3, r2
 800596e:	d901      	bls.n	8005974 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005970:	2303      	movs	r3, #3
 8005972:	e0be      	b.n	8005af2 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005974:	4b1c      	ldr	r3, [pc, #112]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 8005976:	691b      	ldr	r3, [r3, #16]
 8005978:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	00db      	lsls	r3, r3, #3
 8005982:	429a      	cmp	r2, r3
 8005984:	d1eb      	bne.n	800595e <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f003 0302 	and.w	r3, r3, #2
 800598e:	2b00      	cmp	r3, #0
 8005990:	d010      	beq.n	80059b4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	68da      	ldr	r2, [r3, #12]
 8005996:	4b14      	ldr	r3, [pc, #80]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 8005998:	699b      	ldr	r3, [r3, #24]
 800599a:	f003 030f 	and.w	r3, r3, #15
 800599e:	429a      	cmp	r2, r3
 80059a0:	d208      	bcs.n	80059b4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059a2:	4b11      	ldr	r3, [pc, #68]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 80059a4:	699b      	ldr	r3, [r3, #24]
 80059a6:	f023 020f 	bic.w	r2, r3, #15
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	68db      	ldr	r3, [r3, #12]
 80059ae:	490e      	ldr	r1, [pc, #56]	; (80059e8 <HAL_RCC_ClockConfig+0x244>)
 80059b0:	4313      	orrs	r3, r2
 80059b2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80059b4:	4b0b      	ldr	r3, [pc, #44]	; (80059e4 <HAL_RCC_ClockConfig+0x240>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f003 030f 	and.w	r3, r3, #15
 80059bc:	683a      	ldr	r2, [r7, #0]
 80059be:	429a      	cmp	r2, r3
 80059c0:	d214      	bcs.n	80059ec <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059c2:	4b08      	ldr	r3, [pc, #32]	; (80059e4 <HAL_RCC_ClockConfig+0x240>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f023 020f 	bic.w	r2, r3, #15
 80059ca:	4906      	ldr	r1, [pc, #24]	; (80059e4 <HAL_RCC_ClockConfig+0x240>)
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	4313      	orrs	r3, r2
 80059d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059d2:	4b04      	ldr	r3, [pc, #16]	; (80059e4 <HAL_RCC_ClockConfig+0x240>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f003 030f 	and.w	r3, r3, #15
 80059da:	683a      	ldr	r2, [r7, #0]
 80059dc:	429a      	cmp	r2, r3
 80059de:	d005      	beq.n	80059ec <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e086      	b.n	8005af2 <HAL_RCC_ClockConfig+0x34e>
 80059e4:	52002000 	.word	0x52002000
 80059e8:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f003 0304 	and.w	r3, r3, #4
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d010      	beq.n	8005a1a <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	691a      	ldr	r2, [r3, #16]
 80059fc:	4b3f      	ldr	r3, [pc, #252]	; (8005afc <HAL_RCC_ClockConfig+0x358>)
 80059fe:	699b      	ldr	r3, [r3, #24]
 8005a00:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005a04:	429a      	cmp	r2, r3
 8005a06:	d208      	bcs.n	8005a1a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005a08:	4b3c      	ldr	r3, [pc, #240]	; (8005afc <HAL_RCC_ClockConfig+0x358>)
 8005a0a:	699b      	ldr	r3, [r3, #24]
 8005a0c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	691b      	ldr	r3, [r3, #16]
 8005a14:	4939      	ldr	r1, [pc, #228]	; (8005afc <HAL_RCC_ClockConfig+0x358>)
 8005a16:	4313      	orrs	r3, r2
 8005a18:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f003 0308 	and.w	r3, r3, #8
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d010      	beq.n	8005a48 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	695a      	ldr	r2, [r3, #20]
 8005a2a:	4b34      	ldr	r3, [pc, #208]	; (8005afc <HAL_RCC_ClockConfig+0x358>)
 8005a2c:	69db      	ldr	r3, [r3, #28]
 8005a2e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d208      	bcs.n	8005a48 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005a36:	4b31      	ldr	r3, [pc, #196]	; (8005afc <HAL_RCC_ClockConfig+0x358>)
 8005a38:	69db      	ldr	r3, [r3, #28]
 8005a3a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	695b      	ldr	r3, [r3, #20]
 8005a42:	492e      	ldr	r1, [pc, #184]	; (8005afc <HAL_RCC_ClockConfig+0x358>)
 8005a44:	4313      	orrs	r3, r2
 8005a46:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 0310 	and.w	r3, r3, #16
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d010      	beq.n	8005a76 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	699a      	ldr	r2, [r3, #24]
 8005a58:	4b28      	ldr	r3, [pc, #160]	; (8005afc <HAL_RCC_ClockConfig+0x358>)
 8005a5a:	69db      	ldr	r3, [r3, #28]
 8005a5c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d208      	bcs.n	8005a76 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005a64:	4b25      	ldr	r3, [pc, #148]	; (8005afc <HAL_RCC_ClockConfig+0x358>)
 8005a66:	69db      	ldr	r3, [r3, #28]
 8005a68:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	699b      	ldr	r3, [r3, #24]
 8005a70:	4922      	ldr	r1, [pc, #136]	; (8005afc <HAL_RCC_ClockConfig+0x358>)
 8005a72:	4313      	orrs	r3, r2
 8005a74:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f003 0320 	and.w	r3, r3, #32
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d010      	beq.n	8005aa4 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	69da      	ldr	r2, [r3, #28]
 8005a86:	4b1d      	ldr	r3, [pc, #116]	; (8005afc <HAL_RCC_ClockConfig+0x358>)
 8005a88:	6a1b      	ldr	r3, [r3, #32]
 8005a8a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005a8e:	429a      	cmp	r2, r3
 8005a90:	d208      	bcs.n	8005aa4 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005a92:	4b1a      	ldr	r3, [pc, #104]	; (8005afc <HAL_RCC_ClockConfig+0x358>)
 8005a94:	6a1b      	ldr	r3, [r3, #32]
 8005a96:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	69db      	ldr	r3, [r3, #28]
 8005a9e:	4917      	ldr	r1, [pc, #92]	; (8005afc <HAL_RCC_ClockConfig+0x358>)
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005aa4:	f000 f89e 	bl	8005be4 <HAL_RCC_GetSysClockFreq>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	4b14      	ldr	r3, [pc, #80]	; (8005afc <HAL_RCC_ClockConfig+0x358>)
 8005aac:	699b      	ldr	r3, [r3, #24]
 8005aae:	0a1b      	lsrs	r3, r3, #8
 8005ab0:	f003 030f 	and.w	r3, r3, #15
 8005ab4:	4912      	ldr	r1, [pc, #72]	; (8005b00 <HAL_RCC_ClockConfig+0x35c>)
 8005ab6:	5ccb      	ldrb	r3, [r1, r3]
 8005ab8:	f003 031f 	and.w	r3, r3, #31
 8005abc:	fa22 f303 	lsr.w	r3, r2, r3
 8005ac0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005ac2:	4b0e      	ldr	r3, [pc, #56]	; (8005afc <HAL_RCC_ClockConfig+0x358>)
 8005ac4:	699b      	ldr	r3, [r3, #24]
 8005ac6:	f003 030f 	and.w	r3, r3, #15
 8005aca:	4a0d      	ldr	r2, [pc, #52]	; (8005b00 <HAL_RCC_ClockConfig+0x35c>)
 8005acc:	5cd3      	ldrb	r3, [r2, r3]
 8005ace:	f003 031f 	and.w	r3, r3, #31
 8005ad2:	693a      	ldr	r2, [r7, #16]
 8005ad4:	fa22 f303 	lsr.w	r3, r2, r3
 8005ad8:	4a0a      	ldr	r2, [pc, #40]	; (8005b04 <HAL_RCC_ClockConfig+0x360>)
 8005ada:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005adc:	4a0a      	ldr	r2, [pc, #40]	; (8005b08 <HAL_RCC_ClockConfig+0x364>)
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8005ae2:	4b0a      	ldr	r3, [pc, #40]	; (8005b0c <HAL_RCC_ClockConfig+0x368>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f7fc fbf6 	bl	80022d8 <HAL_InitTick>
 8005aec:	4603      	mov	r3, r0
 8005aee:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3718      	adds	r7, #24
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
 8005afa:	bf00      	nop
 8005afc:	58024400 	.word	0x58024400
 8005b00:	0800d3f4 	.word	0x0800d3f4
 8005b04:	20000008 	.word	0x20000008
 8005b08:	20000004 	.word	0x20000004
 8005b0c:	2000000c 	.word	0x2000000c

08005b10 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b08c      	sub	sp, #48	; 0x30
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	60f8      	str	r0, [r7, #12]
 8005b18:	60b9      	str	r1, [r7, #8]
 8005b1a:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d12a      	bne.n	8005b78 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 8005b22:	4b2d      	ldr	r3, [pc, #180]	; (8005bd8 <HAL_RCC_MCOConfig+0xc8>)
 8005b24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005b28:	4a2b      	ldr	r2, [pc, #172]	; (8005bd8 <HAL_RCC_MCOConfig+0xc8>)
 8005b2a:	f043 0301 	orr.w	r3, r3, #1
 8005b2e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005b32:	4b29      	ldr	r3, [pc, #164]	; (8005bd8 <HAL_RCC_MCOConfig+0xc8>)
 8005b34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005b38:	f003 0301 	and.w	r3, r3, #1
 8005b3c:	61bb      	str	r3, [r7, #24]
 8005b3e:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8005b40:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005b44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b46:	2302      	movs	r3, #2
 8005b48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b4a:	2303      	movs	r3, #3
 8005b4c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005b52:	2300      	movs	r3, #0
 8005b54:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8005b56:	f107 031c 	add.w	r3, r7, #28
 8005b5a:	4619      	mov	r1, r3
 8005b5c:	481f      	ldr	r0, [pc, #124]	; (8005bdc <HAL_RCC_MCOConfig+0xcc>)
 8005b5e:	f7ff f87f 	bl	8004c60 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8005b62:	4b1d      	ldr	r3, [pc, #116]	; (8005bd8 <HAL_RCC_MCOConfig+0xc8>)
 8005b64:	691b      	ldr	r3, [r3, #16]
 8005b66:	f023 72fe 	bic.w	r2, r3, #33292288	; 0x1fc0000
 8005b6a:	68b9      	ldr	r1, [r7, #8]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	430b      	orrs	r3, r1
 8005b70:	4919      	ldr	r1, [pc, #100]	; (8005bd8 <HAL_RCC_MCOConfig+0xc8>)
 8005b72:	4313      	orrs	r3, r2
 8005b74:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 8005b76:	e02a      	b.n	8005bce <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 8005b78:	4b17      	ldr	r3, [pc, #92]	; (8005bd8 <HAL_RCC_MCOConfig+0xc8>)
 8005b7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005b7e:	4a16      	ldr	r2, [pc, #88]	; (8005bd8 <HAL_RCC_MCOConfig+0xc8>)
 8005b80:	f043 0304 	orr.w	r3, r3, #4
 8005b84:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8005b88:	4b13      	ldr	r3, [pc, #76]	; (8005bd8 <HAL_RCC_MCOConfig+0xc8>)
 8005b8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005b8e:	f003 0304 	and.w	r3, r3, #4
 8005b92:	617b      	str	r3, [r7, #20]
 8005b94:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8005b96:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005b9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b9c:	2302      	movs	r3, #2
 8005b9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ba0:	2303      	movs	r3, #3
 8005ba2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005ba8:	2300      	movs	r3, #0
 8005baa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8005bac:	f107 031c 	add.w	r3, r7, #28
 8005bb0:	4619      	mov	r1, r3
 8005bb2:	480b      	ldr	r0, [pc, #44]	; (8005be0 <HAL_RCC_MCOConfig+0xd0>)
 8005bb4:	f7ff f854 	bl	8004c60 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8005bb8:	4b07      	ldr	r3, [pc, #28]	; (8005bd8 <HAL_RCC_MCOConfig+0xc8>)
 8005bba:	691b      	ldr	r3, [r3, #16]
 8005bbc:	f023 427e 	bic.w	r2, r3, #4261412864	; 0xfe000000
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	01d9      	lsls	r1, r3, #7
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	430b      	orrs	r3, r1
 8005bc8:	4903      	ldr	r1, [pc, #12]	; (8005bd8 <HAL_RCC_MCOConfig+0xc8>)
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	610b      	str	r3, [r1, #16]
}
 8005bce:	bf00      	nop
 8005bd0:	3730      	adds	r7, #48	; 0x30
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}
 8005bd6:	bf00      	nop
 8005bd8:	58024400 	.word	0x58024400
 8005bdc:	58020000 	.word	0x58020000
 8005be0:	58020800 	.word	0x58020800

08005be4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b089      	sub	sp, #36	; 0x24
 8005be8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005bea:	4bb3      	ldr	r3, [pc, #716]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005bf2:	2b18      	cmp	r3, #24
 8005bf4:	f200 8155 	bhi.w	8005ea2 <HAL_RCC_GetSysClockFreq+0x2be>
 8005bf8:	a201      	add	r2, pc, #4	; (adr r2, 8005c00 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bfe:	bf00      	nop
 8005c00:	08005c65 	.word	0x08005c65
 8005c04:	08005ea3 	.word	0x08005ea3
 8005c08:	08005ea3 	.word	0x08005ea3
 8005c0c:	08005ea3 	.word	0x08005ea3
 8005c10:	08005ea3 	.word	0x08005ea3
 8005c14:	08005ea3 	.word	0x08005ea3
 8005c18:	08005ea3 	.word	0x08005ea3
 8005c1c:	08005ea3 	.word	0x08005ea3
 8005c20:	08005c8b 	.word	0x08005c8b
 8005c24:	08005ea3 	.word	0x08005ea3
 8005c28:	08005ea3 	.word	0x08005ea3
 8005c2c:	08005ea3 	.word	0x08005ea3
 8005c30:	08005ea3 	.word	0x08005ea3
 8005c34:	08005ea3 	.word	0x08005ea3
 8005c38:	08005ea3 	.word	0x08005ea3
 8005c3c:	08005ea3 	.word	0x08005ea3
 8005c40:	08005c91 	.word	0x08005c91
 8005c44:	08005ea3 	.word	0x08005ea3
 8005c48:	08005ea3 	.word	0x08005ea3
 8005c4c:	08005ea3 	.word	0x08005ea3
 8005c50:	08005ea3 	.word	0x08005ea3
 8005c54:	08005ea3 	.word	0x08005ea3
 8005c58:	08005ea3 	.word	0x08005ea3
 8005c5c:	08005ea3 	.word	0x08005ea3
 8005c60:	08005c97 	.word	0x08005c97
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005c64:	4b94      	ldr	r3, [pc, #592]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f003 0320 	and.w	r3, r3, #32
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d009      	beq.n	8005c84 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005c70:	4b91      	ldr	r3, [pc, #580]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	08db      	lsrs	r3, r3, #3
 8005c76:	f003 0303 	and.w	r3, r3, #3
 8005c7a:	4a90      	ldr	r2, [pc, #576]	; (8005ebc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005c7c:	fa22 f303 	lsr.w	r3, r2, r3
 8005c80:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8005c82:	e111      	b.n	8005ea8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005c84:	4b8d      	ldr	r3, [pc, #564]	; (8005ebc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005c86:	61bb      	str	r3, [r7, #24]
    break;
 8005c88:	e10e      	b.n	8005ea8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8005c8a:	4b8d      	ldr	r3, [pc, #564]	; (8005ec0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005c8c:	61bb      	str	r3, [r7, #24]
    break;
 8005c8e:	e10b      	b.n	8005ea8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8005c90:	4b8c      	ldr	r3, [pc, #560]	; (8005ec4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005c92:	61bb      	str	r3, [r7, #24]
    break;
 8005c94:	e108      	b.n	8005ea8 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005c96:	4b88      	ldr	r3, [pc, #544]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c9a:	f003 0303 	and.w	r3, r3, #3
 8005c9e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8005ca0:	4b85      	ldr	r3, [pc, #532]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ca2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ca4:	091b      	lsrs	r3, r3, #4
 8005ca6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005caa:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005cac:	4b82      	ldr	r3, [pc, #520]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cb0:	f003 0301 	and.w	r3, r3, #1
 8005cb4:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8005cb6:	4b80      	ldr	r3, [pc, #512]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cba:	08db      	lsrs	r3, r3, #3
 8005cbc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005cc0:	68fa      	ldr	r2, [r7, #12]
 8005cc2:	fb02 f303 	mul.w	r3, r2, r3
 8005cc6:	ee07 3a90 	vmov	s15, r3
 8005cca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cce:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	f000 80e1 	beq.w	8005e9c <HAL_RCC_GetSysClockFreq+0x2b8>
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	2b02      	cmp	r3, #2
 8005cde:	f000 8083 	beq.w	8005de8 <HAL_RCC_GetSysClockFreq+0x204>
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	2b02      	cmp	r3, #2
 8005ce6:	f200 80a1 	bhi.w	8005e2c <HAL_RCC_GetSysClockFreq+0x248>
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d003      	beq.n	8005cf8 <HAL_RCC_GetSysClockFreq+0x114>
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	2b01      	cmp	r3, #1
 8005cf4:	d056      	beq.n	8005da4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005cf6:	e099      	b.n	8005e2c <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005cf8:	4b6f      	ldr	r3, [pc, #444]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f003 0320 	and.w	r3, r3, #32
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d02d      	beq.n	8005d60 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005d04:	4b6c      	ldr	r3, [pc, #432]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	08db      	lsrs	r3, r3, #3
 8005d0a:	f003 0303 	and.w	r3, r3, #3
 8005d0e:	4a6b      	ldr	r2, [pc, #428]	; (8005ebc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005d10:	fa22 f303 	lsr.w	r3, r2, r3
 8005d14:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	ee07 3a90 	vmov	s15, r3
 8005d1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	ee07 3a90 	vmov	s15, r3
 8005d26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d2e:	4b62      	ldr	r3, [pc, #392]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d36:	ee07 3a90 	vmov	s15, r3
 8005d3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d3e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005d42:	eddf 5a61 	vldr	s11, [pc, #388]	; 8005ec8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005d46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d4e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005d52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d5a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8005d5e:	e087      	b.n	8005e70 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	ee07 3a90 	vmov	s15, r3
 8005d66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d6a:	eddf 6a58 	vldr	s13, [pc, #352]	; 8005ecc <HAL_RCC_GetSysClockFreq+0x2e8>
 8005d6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d72:	4b51      	ldr	r3, [pc, #324]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d7a:	ee07 3a90 	vmov	s15, r3
 8005d7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d82:	ed97 6a02 	vldr	s12, [r7, #8]
 8005d86:	eddf 5a50 	vldr	s11, [pc, #320]	; 8005ec8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005d8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d92:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005d96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d9e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005da2:	e065      	b.n	8005e70 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	ee07 3a90 	vmov	s15, r3
 8005daa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dae:	eddf 6a48 	vldr	s13, [pc, #288]	; 8005ed0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005db2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005db6:	4b40      	ldr	r3, [pc, #256]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dbe:	ee07 3a90 	vmov	s15, r3
 8005dc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005dc6:	ed97 6a02 	vldr	s12, [r7, #8]
 8005dca:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8005ec8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005dce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005dd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005dd6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005dda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005dde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005de2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005de6:	e043      	b.n	8005e70 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	ee07 3a90 	vmov	s15, r3
 8005dee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005df2:	eddf 6a38 	vldr	s13, [pc, #224]	; 8005ed4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005df6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005dfa:	4b2f      	ldr	r3, [pc, #188]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e02:	ee07 3a90 	vmov	s15, r3
 8005e06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e0a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e0e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8005ec8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005e12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e1a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005e1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e26:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005e2a:	e021      	b.n	8005e70 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	ee07 3a90 	vmov	s15, r3
 8005e32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e36:	eddf 6a26 	vldr	s13, [pc, #152]	; 8005ed0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005e3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e3e:	4b1e      	ldr	r3, [pc, #120]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e46:	ee07 3a90 	vmov	s15, r3
 8005e4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e4e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e52:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8005ec8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005e56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e5e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005e62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e6a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005e6e:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8005e70:	4b11      	ldr	r3, [pc, #68]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e74:	0a5b      	lsrs	r3, r3, #9
 8005e76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e7a:	3301      	adds	r3, #1
 8005e7c:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	ee07 3a90 	vmov	s15, r3
 8005e84:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005e88:	edd7 6a07 	vldr	s13, [r7, #28]
 8005e8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e94:	ee17 3a90 	vmov	r3, s15
 8005e98:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8005e9a:	e005      	b.n	8005ea8 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	61bb      	str	r3, [r7, #24]
    break;
 8005ea0:	e002      	b.n	8005ea8 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8005ea2:	4b07      	ldr	r3, [pc, #28]	; (8005ec0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005ea4:	61bb      	str	r3, [r7, #24]
    break;
 8005ea6:	bf00      	nop
  }

  return sysclockfreq;
 8005ea8:	69bb      	ldr	r3, [r7, #24]
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3724      	adds	r7, #36	; 0x24
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb4:	4770      	bx	lr
 8005eb6:	bf00      	nop
 8005eb8:	58024400 	.word	0x58024400
 8005ebc:	03d09000 	.word	0x03d09000
 8005ec0:	003d0900 	.word	0x003d0900
 8005ec4:	007a1200 	.word	0x007a1200
 8005ec8:	46000000 	.word	0x46000000
 8005ecc:	4c742400 	.word	0x4c742400
 8005ed0:	4a742400 	.word	0x4a742400
 8005ed4:	4af42400 	.word	0x4af42400

08005ed8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b082      	sub	sp, #8
 8005edc:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005ede:	f7ff fe81 	bl	8005be4 <HAL_RCC_GetSysClockFreq>
 8005ee2:	4602      	mov	r2, r0
 8005ee4:	4b10      	ldr	r3, [pc, #64]	; (8005f28 <HAL_RCC_GetHCLKFreq+0x50>)
 8005ee6:	699b      	ldr	r3, [r3, #24]
 8005ee8:	0a1b      	lsrs	r3, r3, #8
 8005eea:	f003 030f 	and.w	r3, r3, #15
 8005eee:	490f      	ldr	r1, [pc, #60]	; (8005f2c <HAL_RCC_GetHCLKFreq+0x54>)
 8005ef0:	5ccb      	ldrb	r3, [r1, r3]
 8005ef2:	f003 031f 	and.w	r3, r3, #31
 8005ef6:	fa22 f303 	lsr.w	r3, r2, r3
 8005efa:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005efc:	4b0a      	ldr	r3, [pc, #40]	; (8005f28 <HAL_RCC_GetHCLKFreq+0x50>)
 8005efe:	699b      	ldr	r3, [r3, #24]
 8005f00:	f003 030f 	and.w	r3, r3, #15
 8005f04:	4a09      	ldr	r2, [pc, #36]	; (8005f2c <HAL_RCC_GetHCLKFreq+0x54>)
 8005f06:	5cd3      	ldrb	r3, [r2, r3]
 8005f08:	f003 031f 	and.w	r3, r3, #31
 8005f0c:	687a      	ldr	r2, [r7, #4]
 8005f0e:	fa22 f303 	lsr.w	r3, r2, r3
 8005f12:	4a07      	ldr	r2, [pc, #28]	; (8005f30 <HAL_RCC_GetHCLKFreq+0x58>)
 8005f14:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005f16:	4a07      	ldr	r2, [pc, #28]	; (8005f34 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005f1c:	4b04      	ldr	r3, [pc, #16]	; (8005f30 <HAL_RCC_GetHCLKFreq+0x58>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3708      	adds	r7, #8
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}
 8005f28:	58024400 	.word	0x58024400
 8005f2c:	0800d3f4 	.word	0x0800d3f4
 8005f30:	20000008 	.word	0x20000008
 8005f34:	20000004 	.word	0x20000004

08005f38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005f3c:	f7ff ffcc 	bl	8005ed8 <HAL_RCC_GetHCLKFreq>
 8005f40:	4602      	mov	r2, r0
 8005f42:	4b06      	ldr	r3, [pc, #24]	; (8005f5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f44:	69db      	ldr	r3, [r3, #28]
 8005f46:	091b      	lsrs	r3, r3, #4
 8005f48:	f003 0307 	and.w	r3, r3, #7
 8005f4c:	4904      	ldr	r1, [pc, #16]	; (8005f60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005f4e:	5ccb      	ldrb	r3, [r1, r3]
 8005f50:	f003 031f 	and.w	r3, r3, #31
 8005f54:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	bd80      	pop	{r7, pc}
 8005f5c:	58024400 	.word	0x58024400
 8005f60:	0800d3f4 	.word	0x0800d3f4

08005f64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005f68:	f7ff ffb6 	bl	8005ed8 <HAL_RCC_GetHCLKFreq>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	4b06      	ldr	r3, [pc, #24]	; (8005f88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f70:	69db      	ldr	r3, [r3, #28]
 8005f72:	0a1b      	lsrs	r3, r3, #8
 8005f74:	f003 0307 	and.w	r3, r3, #7
 8005f78:	4904      	ldr	r1, [pc, #16]	; (8005f8c <HAL_RCC_GetPCLK2Freq+0x28>)
 8005f7a:	5ccb      	ldrb	r3, [r1, r3]
 8005f7c:	f003 031f 	and.w	r3, r3, #31
 8005f80:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	bd80      	pop	{r7, pc}
 8005f88:	58024400 	.word	0x58024400
 8005f8c:	0800d3f4 	.word	0x0800d3f4

08005f90 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b083      	sub	sp, #12
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
 8005f98:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	223f      	movs	r2, #63	; 0x3f
 8005f9e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005fa0:	4b1a      	ldr	r3, [pc, #104]	; (800600c <HAL_RCC_GetClockConfig+0x7c>)
 8005fa2:	691b      	ldr	r3, [r3, #16]
 8005fa4:	f003 0207 	and.w	r2, r3, #7
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8005fac:	4b17      	ldr	r3, [pc, #92]	; (800600c <HAL_RCC_GetClockConfig+0x7c>)
 8005fae:	699b      	ldr	r3, [r3, #24]
 8005fb0:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8005fb8:	4b14      	ldr	r3, [pc, #80]	; (800600c <HAL_RCC_GetClockConfig+0x7c>)
 8005fba:	699b      	ldr	r3, [r3, #24]
 8005fbc:	f003 020f 	and.w	r2, r3, #15
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8005fc4:	4b11      	ldr	r3, [pc, #68]	; (800600c <HAL_RCC_GetClockConfig+0x7c>)
 8005fc6:	699b      	ldr	r3, [r3, #24]
 8005fc8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8005fd0:	4b0e      	ldr	r3, [pc, #56]	; (800600c <HAL_RCC_GetClockConfig+0x7c>)
 8005fd2:	69db      	ldr	r3, [r3, #28]
 8005fd4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8005fdc:	4b0b      	ldr	r3, [pc, #44]	; (800600c <HAL_RCC_GetClockConfig+0x7c>)
 8005fde:	69db      	ldr	r3, [r3, #28]
 8005fe0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8005fe8:	4b08      	ldr	r3, [pc, #32]	; (800600c <HAL_RCC_GetClockConfig+0x7c>)
 8005fea:	6a1b      	ldr	r3, [r3, #32]
 8005fec:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005ff4:	4b06      	ldr	r3, [pc, #24]	; (8006010 <HAL_RCC_GetClockConfig+0x80>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f003 020f 	and.w	r2, r3, #15
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	601a      	str	r2, [r3, #0]
}
 8006000:	bf00      	nop
 8006002:	370c      	adds	r7, #12
 8006004:	46bd      	mov	sp, r7
 8006006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600a:	4770      	bx	lr
 800600c:	58024400 	.word	0x58024400
 8006010:	52002000 	.word	0x52002000

08006014 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b086      	sub	sp, #24
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800601c:	2300      	movs	r3, #0
 800601e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006020:	2300      	movs	r3, #0
 8006022:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800602c:	2b00      	cmp	r3, #0
 800602e:	d03f      	beq.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006034:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006038:	d02a      	beq.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800603a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800603e:	d824      	bhi.n	800608a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006040:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006044:	d018      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006046:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800604a:	d81e      	bhi.n	800608a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800604c:	2b00      	cmp	r3, #0
 800604e:	d003      	beq.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006050:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006054:	d007      	beq.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006056:	e018      	b.n	800608a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006058:	4bab      	ldr	r3, [pc, #684]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800605a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800605c:	4aaa      	ldr	r2, [pc, #680]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800605e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006062:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006064:	e015      	b.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	3304      	adds	r3, #4
 800606a:	2102      	movs	r1, #2
 800606c:	4618      	mov	r0, r3
 800606e:	f001 f989 	bl	8007384 <RCCEx_PLL2_Config>
 8006072:	4603      	mov	r3, r0
 8006074:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006076:	e00c      	b.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	3324      	adds	r3, #36	; 0x24
 800607c:	2102      	movs	r1, #2
 800607e:	4618      	mov	r0, r3
 8006080:	f001 fa32 	bl	80074e8 <RCCEx_PLL3_Config>
 8006084:	4603      	mov	r3, r0
 8006086:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006088:	e003      	b.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	75fb      	strb	r3, [r7, #23]
      break;
 800608e:	e000      	b.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006090:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006092:	7dfb      	ldrb	r3, [r7, #23]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d109      	bne.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006098:	4b9b      	ldr	r3, [pc, #620]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800609a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800609c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060a4:	4998      	ldr	r1, [pc, #608]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80060a6:	4313      	orrs	r3, r2
 80060a8:	650b      	str	r3, [r1, #80]	; 0x50
 80060aa:	e001      	b.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060ac:	7dfb      	ldrb	r3, [r7, #23]
 80060ae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d03d      	beq.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060c0:	2b04      	cmp	r3, #4
 80060c2:	d826      	bhi.n	8006112 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80060c4:	a201      	add	r2, pc, #4	; (adr r2, 80060cc <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80060c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060ca:	bf00      	nop
 80060cc:	080060e1 	.word	0x080060e1
 80060d0:	080060ef 	.word	0x080060ef
 80060d4:	08006101 	.word	0x08006101
 80060d8:	08006119 	.word	0x08006119
 80060dc:	08006119 	.word	0x08006119
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80060e0:	4b89      	ldr	r3, [pc, #548]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80060e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060e4:	4a88      	ldr	r2, [pc, #544]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80060e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80060ea:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80060ec:	e015      	b.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	3304      	adds	r3, #4
 80060f2:	2100      	movs	r1, #0
 80060f4:	4618      	mov	r0, r3
 80060f6:	f001 f945 	bl	8007384 <RCCEx_PLL2_Config>
 80060fa:	4603      	mov	r3, r0
 80060fc:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80060fe:	e00c      	b.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	3324      	adds	r3, #36	; 0x24
 8006104:	2100      	movs	r1, #0
 8006106:	4618      	mov	r0, r3
 8006108:	f001 f9ee 	bl	80074e8 <RCCEx_PLL3_Config>
 800610c:	4603      	mov	r3, r0
 800610e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006110:	e003      	b.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	75fb      	strb	r3, [r7, #23]
      break;
 8006116:	e000      	b.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8006118:	bf00      	nop
    }

    if(ret == HAL_OK)
 800611a:	7dfb      	ldrb	r3, [r7, #23]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d109      	bne.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006120:	4b79      	ldr	r3, [pc, #484]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006122:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006124:	f023 0207 	bic.w	r2, r3, #7
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800612c:	4976      	ldr	r1, [pc, #472]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800612e:	4313      	orrs	r3, r2
 8006130:	650b      	str	r3, [r1, #80]	; 0x50
 8006132:	e001      	b.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006134:	7dfb      	ldrb	r3, [r7, #23]
 8006136:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006140:	2b00      	cmp	r3, #0
 8006142:	d051      	beq.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800614a:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800614e:	d036      	beq.n	80061be <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006150:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8006154:	d830      	bhi.n	80061b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8006156:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800615a:	d032      	beq.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 800615c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006160:	d82a      	bhi.n	80061b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8006162:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006166:	d02e      	beq.n	80061c6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8006168:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800616c:	d824      	bhi.n	80061b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800616e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006172:	d018      	beq.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8006174:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006178:	d81e      	bhi.n	80061b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800617a:	2b00      	cmp	r3, #0
 800617c:	d003      	beq.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0x172>
 800617e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006182:	d007      	beq.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8006184:	e018      	b.n	80061b8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006186:	4b60      	ldr	r3, [pc, #384]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800618a:	4a5f      	ldr	r2, [pc, #380]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800618c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006190:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006192:	e019      	b.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	3304      	adds	r3, #4
 8006198:	2100      	movs	r1, #0
 800619a:	4618      	mov	r0, r3
 800619c:	f001 f8f2 	bl	8007384 <RCCEx_PLL2_Config>
 80061a0:	4603      	mov	r3, r0
 80061a2:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80061a4:	e010      	b.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	3324      	adds	r3, #36	; 0x24
 80061aa:	2100      	movs	r1, #0
 80061ac:	4618      	mov	r0, r3
 80061ae:	f001 f99b 	bl	80074e8 <RCCEx_PLL3_Config>
 80061b2:	4603      	mov	r3, r0
 80061b4:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80061b6:	e007      	b.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80061b8:	2301      	movs	r3, #1
 80061ba:	75fb      	strb	r3, [r7, #23]
      break;
 80061bc:	e004      	b.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80061be:	bf00      	nop
 80061c0:	e002      	b.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80061c2:	bf00      	nop
 80061c4:	e000      	b.n	80061c8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 80061c6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80061c8:	7dfb      	ldrb	r3, [r7, #23]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d10a      	bne.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80061ce:	4b4e      	ldr	r3, [pc, #312]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80061d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061d2:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80061dc:	494a      	ldr	r1, [pc, #296]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80061de:	4313      	orrs	r3, r2
 80061e0:	658b      	str	r3, [r1, #88]	; 0x58
 80061e2:	e001      	b.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061e4:	7dfb      	ldrb	r3, [r7, #23]
 80061e6:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d051      	beq.n	8006298 <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80061fa:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 80061fe:	d036      	beq.n	800626e <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8006200:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8006204:	d830      	bhi.n	8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8006206:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800620a:	d032      	beq.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x25e>
 800620c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006210:	d82a      	bhi.n	8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8006212:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006216:	d02e      	beq.n	8006276 <HAL_RCCEx_PeriphCLKConfig+0x262>
 8006218:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800621c:	d824      	bhi.n	8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>
 800621e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006222:	d018      	beq.n	8006256 <HAL_RCCEx_PeriphCLKConfig+0x242>
 8006224:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006228:	d81e      	bhi.n	8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>
 800622a:	2b00      	cmp	r3, #0
 800622c:	d003      	beq.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0x222>
 800622e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006232:	d007      	beq.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8006234:	e018      	b.n	8006268 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006236:	4b34      	ldr	r3, [pc, #208]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800623a:	4a33      	ldr	r2, [pc, #204]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800623c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006240:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006242:	e019      	b.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	3304      	adds	r3, #4
 8006248:	2100      	movs	r1, #0
 800624a:	4618      	mov	r0, r3
 800624c:	f001 f89a 	bl	8007384 <RCCEx_PLL2_Config>
 8006250:	4603      	mov	r3, r0
 8006252:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006254:	e010      	b.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	3324      	adds	r3, #36	; 0x24
 800625a:	2100      	movs	r1, #0
 800625c:	4618      	mov	r0, r3
 800625e:	f001 f943 	bl	80074e8 <RCCEx_PLL3_Config>
 8006262:	4603      	mov	r3, r0
 8006264:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006266:	e007      	b.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	75fb      	strb	r3, [r7, #23]
      break;
 800626c:	e004      	b.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 800626e:	bf00      	nop
 8006270:	e002      	b.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8006272:	bf00      	nop
 8006274:	e000      	b.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8006276:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006278:	7dfb      	ldrb	r3, [r7, #23]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d10a      	bne.n	8006294 <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800627e:	4b22      	ldr	r3, [pc, #136]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006280:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006282:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800628c:	491e      	ldr	r1, [pc, #120]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800628e:	4313      	orrs	r3, r2
 8006290:	658b      	str	r3, [r1, #88]	; 0x58
 8006292:	e001      	b.n	8006298 <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006294:	7dfb      	ldrb	r3, [r7, #23]
 8006296:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d035      	beq.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062a8:	2b30      	cmp	r3, #48	; 0x30
 80062aa:	d01c      	beq.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80062ac:	2b30      	cmp	r3, #48	; 0x30
 80062ae:	d817      	bhi.n	80062e0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 80062b0:	2b20      	cmp	r3, #32
 80062b2:	d00c      	beq.n	80062ce <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 80062b4:	2b20      	cmp	r3, #32
 80062b6:	d813      	bhi.n	80062e0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d016      	beq.n	80062ea <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 80062bc:	2b10      	cmp	r3, #16
 80062be:	d10f      	bne.n	80062e0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80062c0:	4b11      	ldr	r3, [pc, #68]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80062c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062c4:	4a10      	ldr	r2, [pc, #64]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80062c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80062ca:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 80062cc:	e00e      	b.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x2d8>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	3304      	adds	r3, #4
 80062d2:	2102      	movs	r1, #2
 80062d4:	4618      	mov	r0, r3
 80062d6:	f001 f855 	bl	8007384 <RCCEx_PLL2_Config>
 80062da:	4603      	mov	r3, r0
 80062dc:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 80062de:	e005      	b.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	75fb      	strb	r3, [r7, #23]
      break;
 80062e4:	e002      	b.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 80062e6:	bf00      	nop
 80062e8:	e000      	b.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 80062ea:	bf00      	nop
    }

    if(ret == HAL_OK)
 80062ec:	7dfb      	ldrb	r3, [r7, #23]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d10c      	bne.n	800630c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80062f2:	4b05      	ldr	r3, [pc, #20]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80062f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062f6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062fe:	4902      	ldr	r1, [pc, #8]	; (8006308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006300:	4313      	orrs	r3, r2
 8006302:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006304:	e004      	b.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8006306:	bf00      	nop
 8006308:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800630c:	7dfb      	ldrb	r3, [r7, #23]
 800630e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006318:	2b00      	cmp	r3, #0
 800631a:	d047      	beq.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006320:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006324:	d030      	beq.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8006326:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800632a:	d82a      	bhi.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800632c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006330:	d02c      	beq.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x378>
 8006332:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006336:	d824      	bhi.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8006338:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800633c:	d018      	beq.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800633e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006342:	d81e      	bhi.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8006344:	2b00      	cmp	r3, #0
 8006346:	d003      	beq.n	8006350 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006348:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800634c:	d007      	beq.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800634e:	e018      	b.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006350:	4bac      	ldr	r3, [pc, #688]	; (8006604 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006354:	4aab      	ldr	r2, [pc, #684]	; (8006604 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006356:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800635a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800635c:	e017      	b.n	800638e <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	3304      	adds	r3, #4
 8006362:	2100      	movs	r1, #0
 8006364:	4618      	mov	r0, r3
 8006366:	f001 f80d 	bl	8007384 <RCCEx_PLL2_Config>
 800636a:	4603      	mov	r3, r0
 800636c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800636e:	e00e      	b.n	800638e <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	3324      	adds	r3, #36	; 0x24
 8006374:	2100      	movs	r1, #0
 8006376:	4618      	mov	r0, r3
 8006378:	f001 f8b6 	bl	80074e8 <RCCEx_PLL3_Config>
 800637c:	4603      	mov	r3, r0
 800637e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006380:	e005      	b.n	800638e <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	75fb      	strb	r3, [r7, #23]
      break;
 8006386:	e002      	b.n	800638e <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8006388:	bf00      	nop
 800638a:	e000      	b.n	800638e <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 800638c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800638e:	7dfb      	ldrb	r3, [r7, #23]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d109      	bne.n	80063a8 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006394:	4b9b      	ldr	r3, [pc, #620]	; (8006604 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006396:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006398:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063a0:	4998      	ldr	r1, [pc, #608]	; (8006604 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80063a2:	4313      	orrs	r3, r2
 80063a4:	650b      	str	r3, [r1, #80]	; 0x50
 80063a6:	e001      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063a8:	7dfb      	ldrb	r3, [r7, #23]
 80063aa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d049      	beq.n	800644c <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80063c0:	d02e      	beq.n	8006420 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 80063c2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80063c6:	d828      	bhi.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x406>
 80063c8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80063cc:	d02a      	beq.n	8006424 <HAL_RCCEx_PeriphCLKConfig+0x410>
 80063ce:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80063d2:	d822      	bhi.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x406>
 80063d4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80063d8:	d026      	beq.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x414>
 80063da:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80063de:	d81c      	bhi.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x406>
 80063e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80063e4:	d010      	beq.n	8006408 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 80063e6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80063ea:	d816      	bhi.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x406>
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d01d      	beq.n	800642c <HAL_RCCEx_PeriphCLKConfig+0x418>
 80063f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063f4:	d111      	bne.n	800641a <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	3304      	adds	r3, #4
 80063fa:	2101      	movs	r1, #1
 80063fc:	4618      	mov	r0, r3
 80063fe:	f000 ffc1 	bl	8007384 <RCCEx_PLL2_Config>
 8006402:	4603      	mov	r3, r0
 8006404:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006406:	e012      	b.n	800642e <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	3324      	adds	r3, #36	; 0x24
 800640c:	2101      	movs	r1, #1
 800640e:	4618      	mov	r0, r3
 8006410:	f001 f86a 	bl	80074e8 <RCCEx_PLL3_Config>
 8006414:	4603      	mov	r3, r0
 8006416:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006418:	e009      	b.n	800642e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800641a:	2301      	movs	r3, #1
 800641c:	75fb      	strb	r3, [r7, #23]
      break;
 800641e:	e006      	b.n	800642e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8006420:	bf00      	nop
 8006422:	e004      	b.n	800642e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8006424:	bf00      	nop
 8006426:	e002      	b.n	800642e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8006428:	bf00      	nop
 800642a:	e000      	b.n	800642e <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 800642c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800642e:	7dfb      	ldrb	r3, [r7, #23]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d109      	bne.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006434:	4b73      	ldr	r3, [pc, #460]	; (8006604 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006436:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006438:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006440:	4970      	ldr	r1, [pc, #448]	; (8006604 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006442:	4313      	orrs	r3, r2
 8006444:	650b      	str	r3, [r1, #80]	; 0x50
 8006446:	e001      	b.n	800644c <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006448:	7dfb      	ldrb	r3, [r7, #23]
 800644a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006454:	2b00      	cmp	r3, #0
 8006456:	d04b      	beq.n	80064f0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800645e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006462:	d02e      	beq.n	80064c2 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8006464:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006468:	d828      	bhi.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800646a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800646e:	d02a      	beq.n	80064c6 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8006470:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006474:	d822      	bhi.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8006476:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800647a:	d026      	beq.n	80064ca <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 800647c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006480:	d81c      	bhi.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8006482:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006486:	d010      	beq.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x496>
 8006488:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800648c:	d816      	bhi.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800648e:	2b00      	cmp	r3, #0
 8006490:	d01d      	beq.n	80064ce <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8006492:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006496:	d111      	bne.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	3304      	adds	r3, #4
 800649c:	2101      	movs	r1, #1
 800649e:	4618      	mov	r0, r3
 80064a0:	f000 ff70 	bl	8007384 <RCCEx_PLL2_Config>
 80064a4:	4603      	mov	r3, r0
 80064a6:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80064a8:	e012      	b.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	3324      	adds	r3, #36	; 0x24
 80064ae:	2101      	movs	r1, #1
 80064b0:	4618      	mov	r0, r3
 80064b2:	f001 f819 	bl	80074e8 <RCCEx_PLL3_Config>
 80064b6:	4603      	mov	r3, r0
 80064b8:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 80064ba:	e009      	b.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 80064bc:	2301      	movs	r3, #1
 80064be:	75fb      	strb	r3, [r7, #23]
      break;
 80064c0:	e006      	b.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80064c2:	bf00      	nop
 80064c4:	e004      	b.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80064c6:	bf00      	nop
 80064c8:	e002      	b.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80064ca:	bf00      	nop
 80064cc:	e000      	b.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 80064ce:	bf00      	nop
    }

    if(ret == HAL_OK)
 80064d0:	7dfb      	ldrb	r3, [r7, #23]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d10a      	bne.n	80064ec <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80064d6:	4b4b      	ldr	r3, [pc, #300]	; (8006604 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80064d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064da:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80064e4:	4947      	ldr	r1, [pc, #284]	; (8006604 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80064e6:	4313      	orrs	r3, r2
 80064e8:	658b      	str	r3, [r1, #88]	; 0x58
 80064ea:	e001      	b.n	80064f0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064ec:	7dfb      	ldrb	r3, [r7, #23]
 80064ee:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d02f      	beq.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006500:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006504:	d00e      	beq.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0x510>
 8006506:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800650a:	d814      	bhi.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x522>
 800650c:	2b00      	cmp	r3, #0
 800650e:	d015      	beq.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x528>
 8006510:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006514:	d10f      	bne.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006516:	4b3b      	ldr	r3, [pc, #236]	; (8006604 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800651a:	4a3a      	ldr	r2, [pc, #232]	; (8006604 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800651c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006520:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006522:	e00c      	b.n	800653e <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	3304      	adds	r3, #4
 8006528:	2101      	movs	r1, #1
 800652a:	4618      	mov	r0, r3
 800652c:	f000 ff2a 	bl	8007384 <RCCEx_PLL2_Config>
 8006530:	4603      	mov	r3, r0
 8006532:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8006534:	e003      	b.n	800653e <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	75fb      	strb	r3, [r7, #23]
      break;
 800653a:	e000      	b.n	800653e <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 800653c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800653e:	7dfb      	ldrb	r3, [r7, #23]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d109      	bne.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006544:	4b2f      	ldr	r3, [pc, #188]	; (8006604 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006546:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006548:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006550:	492c      	ldr	r1, [pc, #176]	; (8006604 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006552:	4313      	orrs	r3, r2
 8006554:	650b      	str	r3, [r1, #80]	; 0x50
 8006556:	e001      	b.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006558:	7dfb      	ldrb	r3, [r7, #23]
 800655a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006564:	2b00      	cmp	r3, #0
 8006566:	d032      	beq.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800656c:	2b03      	cmp	r3, #3
 800656e:	d81b      	bhi.n	80065a8 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8006570:	a201      	add	r2, pc, #4	; (adr r2, 8006578 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8006572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006576:	bf00      	nop
 8006578:	080065af 	.word	0x080065af
 800657c:	08006589 	.word	0x08006589
 8006580:	08006597 	.word	0x08006597
 8006584:	080065af 	.word	0x080065af
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006588:	4b1e      	ldr	r3, [pc, #120]	; (8006604 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800658a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800658c:	4a1d      	ldr	r2, [pc, #116]	; (8006604 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800658e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006592:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006594:	e00c      	b.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	3304      	adds	r3, #4
 800659a:	2102      	movs	r1, #2
 800659c:	4618      	mov	r0, r3
 800659e:	f000 fef1 	bl	8007384 <RCCEx_PLL2_Config>
 80065a2:	4603      	mov	r3, r0
 80065a4:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 80065a6:	e003      	b.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80065a8:	2301      	movs	r3, #1
 80065aa:	75fb      	strb	r3, [r7, #23]
      break;
 80065ac:	e000      	b.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 80065ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 80065b0:	7dfb      	ldrb	r3, [r7, #23]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d109      	bne.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80065b6:	4b13      	ldr	r3, [pc, #76]	; (8006604 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80065b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065ba:	f023 0203 	bic.w	r2, r3, #3
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065c2:	4910      	ldr	r1, [pc, #64]	; (8006604 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80065c4:	4313      	orrs	r3, r2
 80065c6:	64cb      	str	r3, [r1, #76]	; 0x4c
 80065c8:	e001      	b.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065ca:	7dfb      	ldrb	r3, [r7, #23]
 80065cc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	f000 808a 	beq.w	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80065dc:	4b0a      	ldr	r3, [pc, #40]	; (8006608 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a09      	ldr	r2, [pc, #36]	; (8006608 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80065e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065e6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80065e8:	f7fc f816 	bl	8002618 <HAL_GetTick>
 80065ec:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80065ee:	e00d      	b.n	800660c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065f0:	f7fc f812 	bl	8002618 <HAL_GetTick>
 80065f4:	4602      	mov	r2, r0
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	1ad3      	subs	r3, r2, r3
 80065fa:	2b64      	cmp	r3, #100	; 0x64
 80065fc:	d906      	bls.n	800660c <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      {
        ret = HAL_TIMEOUT;
 80065fe:	2303      	movs	r3, #3
 8006600:	75fb      	strb	r3, [r7, #23]
        break;
 8006602:	e009      	b.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8006604:	58024400 	.word	0x58024400
 8006608:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800660c:	4bb9      	ldr	r3, [pc, #740]	; (80068f4 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006614:	2b00      	cmp	r3, #0
 8006616:	d0eb      	beq.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      }
    }

    if(ret == HAL_OK)
 8006618:	7dfb      	ldrb	r3, [r7, #23]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d166      	bne.n	80066ec <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800661e:	4bb6      	ldr	r3, [pc, #728]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006620:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006628:	4053      	eors	r3, r2
 800662a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800662e:	2b00      	cmp	r3, #0
 8006630:	d013      	beq.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x646>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006632:	4bb1      	ldr	r3, [pc, #708]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006634:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006636:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800663a:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800663c:	4bae      	ldr	r3, [pc, #696]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800663e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006640:	4aad      	ldr	r2, [pc, #692]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006642:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006646:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006648:	4bab      	ldr	r3, [pc, #684]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800664a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800664c:	4aaa      	ldr	r2, [pc, #680]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800664e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006652:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006654:	4aa8      	ldr	r2, [pc, #672]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006660:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006664:	d115      	bne.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006666:	f7fb ffd7 	bl	8002618 <HAL_GetTick>
 800666a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800666c:	e00b      	b.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800666e:	f7fb ffd3 	bl	8002618 <HAL_GetTick>
 8006672:	4602      	mov	r2, r0
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	1ad3      	subs	r3, r2, r3
 8006678:	f241 3288 	movw	r2, #5000	; 0x1388
 800667c:	4293      	cmp	r3, r2
 800667e:	d902      	bls.n	8006686 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 8006680:	2303      	movs	r3, #3
 8006682:	75fb      	strb	r3, [r7, #23]
            break;
 8006684:	e005      	b.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0x67e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006686:	4b9c      	ldr	r3, [pc, #624]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006688:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800668a:	f003 0302 	and.w	r3, r3, #2
 800668e:	2b00      	cmp	r3, #0
 8006690:	d0ed      	beq.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x65a>
          }
        }
      }

      if(ret == HAL_OK)
 8006692:	7dfb      	ldrb	r3, [r7, #23]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d126      	bne.n	80066e6 <HAL_RCCEx_PeriphCLKConfig+0x6d2>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800669e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80066a6:	d10d      	bne.n	80066c4 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 80066a8:	4b93      	ldr	r3, [pc, #588]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80066aa:	691b      	ldr	r3, [r3, #16]
 80066ac:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80066b6:	0919      	lsrs	r1, r3, #4
 80066b8:	4b90      	ldr	r3, [pc, #576]	; (80068fc <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80066ba:	400b      	ands	r3, r1
 80066bc:	498e      	ldr	r1, [pc, #568]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80066be:	4313      	orrs	r3, r2
 80066c0:	610b      	str	r3, [r1, #16]
 80066c2:	e005      	b.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 80066c4:	4b8c      	ldr	r3, [pc, #560]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80066c6:	691b      	ldr	r3, [r3, #16]
 80066c8:	4a8b      	ldr	r2, [pc, #556]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80066ca:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80066ce:	6113      	str	r3, [r2, #16]
 80066d0:	4b89      	ldr	r3, [pc, #548]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80066d2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80066da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066de:	4986      	ldr	r1, [pc, #536]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80066e0:	4313      	orrs	r3, r2
 80066e2:	670b      	str	r3, [r1, #112]	; 0x70
 80066e4:	e004      	b.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80066e6:	7dfb      	ldrb	r3, [r7, #23]
 80066e8:	75bb      	strb	r3, [r7, #22]
 80066ea:	e001      	b.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066ec:	7dfb      	ldrb	r3, [r7, #23]
 80066ee:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f003 0301 	and.w	r3, r3, #1
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d07e      	beq.n	80067fa <HAL_RCCEx_PeriphCLKConfig+0x7e6>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006700:	2b28      	cmp	r3, #40	; 0x28
 8006702:	d867      	bhi.n	80067d4 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8006704:	a201      	add	r2, pc, #4	; (adr r2, 800670c <HAL_RCCEx_PeriphCLKConfig+0x6f8>)
 8006706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800670a:	bf00      	nop
 800670c:	080067db 	.word	0x080067db
 8006710:	080067d5 	.word	0x080067d5
 8006714:	080067d5 	.word	0x080067d5
 8006718:	080067d5 	.word	0x080067d5
 800671c:	080067d5 	.word	0x080067d5
 8006720:	080067d5 	.word	0x080067d5
 8006724:	080067d5 	.word	0x080067d5
 8006728:	080067d5 	.word	0x080067d5
 800672c:	080067b1 	.word	0x080067b1
 8006730:	080067d5 	.word	0x080067d5
 8006734:	080067d5 	.word	0x080067d5
 8006738:	080067d5 	.word	0x080067d5
 800673c:	080067d5 	.word	0x080067d5
 8006740:	080067d5 	.word	0x080067d5
 8006744:	080067d5 	.word	0x080067d5
 8006748:	080067d5 	.word	0x080067d5
 800674c:	080067c3 	.word	0x080067c3
 8006750:	080067d5 	.word	0x080067d5
 8006754:	080067d5 	.word	0x080067d5
 8006758:	080067d5 	.word	0x080067d5
 800675c:	080067d5 	.word	0x080067d5
 8006760:	080067d5 	.word	0x080067d5
 8006764:	080067d5 	.word	0x080067d5
 8006768:	080067d5 	.word	0x080067d5
 800676c:	080067db 	.word	0x080067db
 8006770:	080067d5 	.word	0x080067d5
 8006774:	080067d5 	.word	0x080067d5
 8006778:	080067d5 	.word	0x080067d5
 800677c:	080067d5 	.word	0x080067d5
 8006780:	080067d5 	.word	0x080067d5
 8006784:	080067d5 	.word	0x080067d5
 8006788:	080067d5 	.word	0x080067d5
 800678c:	080067db 	.word	0x080067db
 8006790:	080067d5 	.word	0x080067d5
 8006794:	080067d5 	.word	0x080067d5
 8006798:	080067d5 	.word	0x080067d5
 800679c:	080067d5 	.word	0x080067d5
 80067a0:	080067d5 	.word	0x080067d5
 80067a4:	080067d5 	.word	0x080067d5
 80067a8:	080067d5 	.word	0x080067d5
 80067ac:	080067db 	.word	0x080067db
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	3304      	adds	r3, #4
 80067b4:	2101      	movs	r1, #1
 80067b6:	4618      	mov	r0, r3
 80067b8:	f000 fde4 	bl	8007384 <RCCEx_PLL2_Config>
 80067bc:	4603      	mov	r3, r0
 80067be:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80067c0:	e00c      	b.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x7c8>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	3324      	adds	r3, #36	; 0x24
 80067c6:	2101      	movs	r1, #1
 80067c8:	4618      	mov	r0, r3
 80067ca:	f000 fe8d 	bl	80074e8 <RCCEx_PLL3_Config>
 80067ce:	4603      	mov	r3, r0
 80067d0:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 80067d2:	e003      	b.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80067d4:	2301      	movs	r3, #1
 80067d6:	75fb      	strb	r3, [r7, #23]
      break;
 80067d8:	e000      	b.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      break;
 80067da:	bf00      	nop
    }

    if(ret == HAL_OK)
 80067dc:	7dfb      	ldrb	r3, [r7, #23]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d109      	bne.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80067e2:	4b45      	ldr	r3, [pc, #276]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80067e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067e6:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067ee:	4942      	ldr	r1, [pc, #264]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80067f0:	4313      	orrs	r3, r2
 80067f2:	654b      	str	r3, [r1, #84]	; 0x54
 80067f4:	e001      	b.n	80067fa <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067f6:	7dfb      	ldrb	r3, [r7, #23]
 80067f8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f003 0302 	and.w	r3, r3, #2
 8006802:	2b00      	cmp	r3, #0
 8006804:	d037      	beq.n	8006876 <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800680a:	2b05      	cmp	r3, #5
 800680c:	d820      	bhi.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 800680e:	a201      	add	r2, pc, #4	; (adr r2, 8006814 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 8006810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006814:	08006857 	.word	0x08006857
 8006818:	0800682d 	.word	0x0800682d
 800681c:	0800683f 	.word	0x0800683f
 8006820:	08006857 	.word	0x08006857
 8006824:	08006857 	.word	0x08006857
 8006828:	08006857 	.word	0x08006857
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	3304      	adds	r3, #4
 8006830:	2101      	movs	r1, #1
 8006832:	4618      	mov	r0, r3
 8006834:	f000 fda6 	bl	8007384 <RCCEx_PLL2_Config>
 8006838:	4603      	mov	r3, r0
 800683a:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800683c:	e00c      	b.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	3324      	adds	r3, #36	; 0x24
 8006842:	2101      	movs	r1, #1
 8006844:	4618      	mov	r0, r3
 8006846:	f000 fe4f 	bl	80074e8 <RCCEx_PLL3_Config>
 800684a:	4603      	mov	r3, r0
 800684c:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800684e:	e003      	b.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006850:	2301      	movs	r3, #1
 8006852:	75fb      	strb	r3, [r7, #23]
      break;
 8006854:	e000      	b.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 8006856:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006858:	7dfb      	ldrb	r3, [r7, #23]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d109      	bne.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800685e:	4b26      	ldr	r3, [pc, #152]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006860:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006862:	f023 0207 	bic.w	r2, r3, #7
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800686a:	4923      	ldr	r1, [pc, #140]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800686c:	4313      	orrs	r3, r2
 800686e:	654b      	str	r3, [r1, #84]	; 0x54
 8006870:	e001      	b.n	8006876 <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006872:	7dfb      	ldrb	r3, [r7, #23]
 8006874:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f003 0304 	and.w	r3, r3, #4
 800687e:	2b00      	cmp	r3, #0
 8006880:	d040      	beq.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006888:	2b05      	cmp	r3, #5
 800688a:	d821      	bhi.n	80068d0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 800688c:	a201      	add	r2, pc, #4	; (adr r2, 8006894 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 800688e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006892:	bf00      	nop
 8006894:	080068d7 	.word	0x080068d7
 8006898:	080068ad 	.word	0x080068ad
 800689c:	080068bf 	.word	0x080068bf
 80068a0:	080068d7 	.word	0x080068d7
 80068a4:	080068d7 	.word	0x080068d7
 80068a8:	080068d7 	.word	0x080068d7
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	3304      	adds	r3, #4
 80068b0:	2101      	movs	r1, #1
 80068b2:	4618      	mov	r0, r3
 80068b4:	f000 fd66 	bl	8007384 <RCCEx_PLL2_Config>
 80068b8:	4603      	mov	r3, r0
 80068ba:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80068bc:	e00c      	b.n	80068d8 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	3324      	adds	r3, #36	; 0x24
 80068c2:	2101      	movs	r1, #1
 80068c4:	4618      	mov	r0, r3
 80068c6:	f000 fe0f 	bl	80074e8 <RCCEx_PLL3_Config>
 80068ca:	4603      	mov	r3, r0
 80068cc:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 80068ce:	e003      	b.n	80068d8 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80068d0:	2301      	movs	r3, #1
 80068d2:	75fb      	strb	r3, [r7, #23]
      break;
 80068d4:	e000      	b.n	80068d8 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 80068d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80068d8:	7dfb      	ldrb	r3, [r7, #23]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d110      	bne.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80068de:	4b06      	ldr	r3, [pc, #24]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80068e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068e2:	f023 0207 	bic.w	r2, r3, #7
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80068ec:	4902      	ldr	r1, [pc, #8]	; (80068f8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80068ee:	4313      	orrs	r3, r2
 80068f0:	658b      	str	r3, [r1, #88]	; 0x58
 80068f2:	e007      	b.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 80068f4:	58024800 	.word	0x58024800
 80068f8:	58024400 	.word	0x58024400
 80068fc:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006900:	7dfb      	ldrb	r3, [r7, #23]
 8006902:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f003 0320 	and.w	r3, r3, #32
 800690c:	2b00      	cmp	r3, #0
 800690e:	d04b      	beq.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006916:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800691a:	d02e      	beq.n	800697a <HAL_RCCEx_PeriphCLKConfig+0x966>
 800691c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006920:	d828      	bhi.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8006922:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006926:	d02a      	beq.n	800697e <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8006928:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800692c:	d822      	bhi.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800692e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006932:	d026      	beq.n	8006982 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8006934:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006938:	d81c      	bhi.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800693a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800693e:	d010      	beq.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0x94e>
 8006940:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006944:	d816      	bhi.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8006946:	2b00      	cmp	r3, #0
 8006948:	d01d      	beq.n	8006986 <HAL_RCCEx_PeriphCLKConfig+0x972>
 800694a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800694e:	d111      	bne.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	3304      	adds	r3, #4
 8006954:	2100      	movs	r1, #0
 8006956:	4618      	mov	r0, r3
 8006958:	f000 fd14 	bl	8007384 <RCCEx_PLL2_Config>
 800695c:	4603      	mov	r3, r0
 800695e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006960:	e012      	b.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	3324      	adds	r3, #36	; 0x24
 8006966:	2102      	movs	r1, #2
 8006968:	4618      	mov	r0, r3
 800696a:	f000 fdbd 	bl	80074e8 <RCCEx_PLL3_Config>
 800696e:	4603      	mov	r3, r0
 8006970:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006972:	e009      	b.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006974:	2301      	movs	r3, #1
 8006976:	75fb      	strb	r3, [r7, #23]
      break;
 8006978:	e006      	b.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 800697a:	bf00      	nop
 800697c:	e004      	b.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 800697e:	bf00      	nop
 8006980:	e002      	b.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8006982:	bf00      	nop
 8006984:	e000      	b.n	8006988 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8006986:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006988:	7dfb      	ldrb	r3, [r7, #23]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d10a      	bne.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800698e:	4bb2      	ldr	r3, [pc, #712]	; (8006c58 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006990:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006992:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800699c:	49ae      	ldr	r1, [pc, #696]	; (8006c58 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800699e:	4313      	orrs	r3, r2
 80069a0:	654b      	str	r3, [r1, #84]	; 0x54
 80069a2:	e001      	b.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069a4:	7dfb      	ldrb	r3, [r7, #23]
 80069a6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d04b      	beq.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80069ba:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80069be:	d02e      	beq.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 80069c0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80069c4:	d828      	bhi.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80069c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069ca:	d02a      	beq.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 80069cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069d0:	d822      	bhi.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80069d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80069d6:	d026      	beq.n	8006a26 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 80069d8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80069dc:	d81c      	bhi.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80069de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80069e2:	d010      	beq.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 80069e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80069e8:	d816      	bhi.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d01d      	beq.n	8006a2a <HAL_RCCEx_PeriphCLKConfig+0xa16>
 80069ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069f2:	d111      	bne.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	3304      	adds	r3, #4
 80069f8:	2100      	movs	r1, #0
 80069fa:	4618      	mov	r0, r3
 80069fc:	f000 fcc2 	bl	8007384 <RCCEx_PLL2_Config>
 8006a00:	4603      	mov	r3, r0
 8006a02:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006a04:	e012      	b.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	3324      	adds	r3, #36	; 0x24
 8006a0a:	2102      	movs	r1, #2
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	f000 fd6b 	bl	80074e8 <RCCEx_PLL3_Config>
 8006a12:	4603      	mov	r3, r0
 8006a14:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006a16:	e009      	b.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	75fb      	strb	r3, [r7, #23]
      break;
 8006a1c:	e006      	b.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8006a1e:	bf00      	nop
 8006a20:	e004      	b.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8006a22:	bf00      	nop
 8006a24:	e002      	b.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8006a26:	bf00      	nop
 8006a28:	e000      	b.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 8006a2a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a2c:	7dfb      	ldrb	r3, [r7, #23]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d10a      	bne.n	8006a48 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006a32:	4b89      	ldr	r3, [pc, #548]	; (8006c58 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a36:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006a40:	4985      	ldr	r1, [pc, #532]	; (8006c58 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006a42:	4313      	orrs	r3, r2
 8006a44:	658b      	str	r3, [r1, #88]	; 0x58
 8006a46:	e001      	b.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a48:	7dfb      	ldrb	r3, [r7, #23]
 8006a4a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d04b      	beq.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006a5e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006a62:	d02e      	beq.n	8006ac2 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8006a64:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006a68:	d828      	bhi.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006a6a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a6e:	d02a      	beq.n	8006ac6 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 8006a70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a74:	d822      	bhi.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006a76:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006a7a:	d026      	beq.n	8006aca <HAL_RCCEx_PeriphCLKConfig+0xab6>
 8006a7c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006a80:	d81c      	bhi.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006a82:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006a86:	d010      	beq.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0xa96>
 8006a88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006a8c:	d816      	bhi.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d01d      	beq.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0xaba>
 8006a92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a96:	d111      	bne.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	3304      	adds	r3, #4
 8006a9c:	2100      	movs	r1, #0
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f000 fc70 	bl	8007384 <RCCEx_PLL2_Config>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006aa8:	e012      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	3324      	adds	r3, #36	; 0x24
 8006aae:	2102      	movs	r1, #2
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	f000 fd19 	bl	80074e8 <RCCEx_PLL3_Config>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006aba:	e009      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006abc:	2301      	movs	r3, #1
 8006abe:	75fb      	strb	r3, [r7, #23]
      break;
 8006ac0:	e006      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006ac2:	bf00      	nop
 8006ac4:	e004      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006ac6:	bf00      	nop
 8006ac8:	e002      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006aca:	bf00      	nop
 8006acc:	e000      	b.n	8006ad0 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006ace:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ad0:	7dfb      	ldrb	r3, [r7, #23]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d10a      	bne.n	8006aec <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006ad6:	4b60      	ldr	r3, [pc, #384]	; (8006c58 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ada:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006ae4:	495c      	ldr	r1, [pc, #368]	; (8006c58 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	658b      	str	r3, [r1, #88]	; 0x58
 8006aea:	e001      	b.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006aec:	7dfb      	ldrb	r3, [r7, #23]
 8006aee:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f003 0308 	and.w	r3, r3, #8
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d018      	beq.n	8006b2e <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b04:	d10a      	bne.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	3324      	adds	r3, #36	; 0x24
 8006b0a:	2102      	movs	r1, #2
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	f000 fceb 	bl	80074e8 <RCCEx_PLL3_Config>
 8006b12:	4603      	mov	r3, r0
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d001      	beq.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 8006b18:	2301      	movs	r3, #1
 8006b1a:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8006b1c:	4b4e      	ldr	r3, [pc, #312]	; (8006c58 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006b1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b20:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b28:	494b      	ldr	r1, [pc, #300]	; (8006c58 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f003 0310 	and.w	r3, r3, #16
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d01a      	beq.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b44:	d10a      	bne.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	3324      	adds	r3, #36	; 0x24
 8006b4a:	2102      	movs	r1, #2
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	f000 fccb 	bl	80074e8 <RCCEx_PLL3_Config>
 8006b52:	4603      	mov	r3, r0
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d001      	beq.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006b5c:	4b3e      	ldr	r3, [pc, #248]	; (8006c58 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006b5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b60:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b6a:	493b      	ldr	r1, [pc, #236]	; (8006c58 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d034      	beq.n	8006be6 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006b82:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006b86:	d01d      	beq.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8006b88:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006b8c:	d817      	bhi.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d003      	beq.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8006b92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b96:	d009      	beq.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006b98:	e011      	b.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	3304      	adds	r3, #4
 8006b9e:	2100      	movs	r1, #0
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	f000 fbef 	bl	8007384 <RCCEx_PLL2_Config>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006baa:	e00c      	b.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	3324      	adds	r3, #36	; 0x24
 8006bb0:	2102      	movs	r1, #2
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	f000 fc98 	bl	80074e8 <RCCEx_PLL3_Config>
 8006bb8:	4603      	mov	r3, r0
 8006bba:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006bbc:	e003      	b.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	75fb      	strb	r3, [r7, #23]
      break;
 8006bc2:	e000      	b.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 8006bc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006bc6:	7dfb      	ldrb	r3, [r7, #23]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d10a      	bne.n	8006be2 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006bcc:	4b22      	ldr	r3, [pc, #136]	; (8006c58 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006bce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bd0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006bda:	491f      	ldr	r1, [pc, #124]	; (8006c58 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	658b      	str	r3, [r1, #88]	; 0x58
 8006be0:	e001      	b.n	8006be6 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006be2:	7dfb      	ldrb	r3, [r7, #23]
 8006be4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d036      	beq.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006bf8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006bfc:	d01c      	beq.n	8006c38 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8006bfe:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006c02:	d816      	bhi.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8006c04:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006c08:	d003      	beq.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8006c0a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006c0e:	d007      	beq.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 8006c10:	e00f      	b.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c12:	4b11      	ldr	r3, [pc, #68]	; (8006c58 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c16:	4a10      	ldr	r2, [pc, #64]	; (8006c58 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006c18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c1c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8006c1e:	e00c      	b.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	3324      	adds	r3, #36	; 0x24
 8006c24:	2101      	movs	r1, #1
 8006c26:	4618      	mov	r0, r3
 8006c28:	f000 fc5e 	bl	80074e8 <RCCEx_PLL3_Config>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8006c30:	e003      	b.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006c32:	2301      	movs	r3, #1
 8006c34:	75fb      	strb	r3, [r7, #23]
      break;
 8006c36:	e000      	b.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 8006c38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006c3a:	7dfb      	ldrb	r3, [r7, #23]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d10d      	bne.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0xc48>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006c40:	4b05      	ldr	r3, [pc, #20]	; (8006c58 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006c42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c44:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c4e:	4902      	ldr	r1, [pc, #8]	; (8006c58 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006c50:	4313      	orrs	r3, r2
 8006c52:	654b      	str	r3, [r1, #84]	; 0x54
 8006c54:	e004      	b.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
 8006c56:	bf00      	nop
 8006c58:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c5c:	7dfb      	ldrb	r3, [r7, #23]
 8006c5e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d029      	beq.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d003      	beq.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8006c74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c78:	d007      	beq.n	8006c8a <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8006c7a:	e00f      	b.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0xc88>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c7c:	4b61      	ldr	r3, [pc, #388]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c80:	4a60      	ldr	r2, [pc, #384]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006c82:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c86:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006c88:	e00b      	b.n	8006ca2 <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	3304      	adds	r3, #4
 8006c8e:	2102      	movs	r1, #2
 8006c90:	4618      	mov	r0, r3
 8006c92:	f000 fb77 	bl	8007384 <RCCEx_PLL2_Config>
 8006c96:	4603      	mov	r3, r0
 8006c98:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006c9a:	e002      	b.n	8006ca2 <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    default:
      ret = HAL_ERROR;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	75fb      	strb	r3, [r7, #23]
      break;
 8006ca0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ca2:	7dfb      	ldrb	r3, [r7, #23]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d109      	bne.n	8006cbc <HAL_RCCEx_PeriphCLKConfig+0xca8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006ca8:	4b56      	ldr	r3, [pc, #344]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006caa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006cac:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006cb4:	4953      	ldr	r1, [pc, #332]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006cba:	e001      	b.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0xcac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cbc:	7dfb      	ldrb	r3, [r7, #23]
 8006cbe:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d00a      	beq.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0xcce>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	3324      	adds	r3, #36	; 0x24
 8006cd0:	2102      	movs	r1, #2
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	f000 fc08 	bl	80074e8 <RCCEx_PLL3_Config>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d001      	beq.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0xcce>
    {
      status=HAL_ERROR;
 8006cde:	2301      	movs	r3, #1
 8006ce0:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d030      	beq.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006cf2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006cf6:	d017      	beq.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8006cf8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006cfc:	d811      	bhi.n	8006d22 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8006cfe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d02:	d013      	beq.n	8006d2c <HAL_RCCEx_PeriphCLKConfig+0xd18>
 8006d04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d08:	d80b      	bhi.n	8006d22 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d010      	beq.n	8006d30 <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 8006d0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d12:	d106      	bne.n	8006d22 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d14:	4b3b      	ldr	r3, [pc, #236]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d18:	4a3a      	ldr	r2, [pc, #232]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d1e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8006d20:	e007      	b.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006d22:	2301      	movs	r3, #1
 8006d24:	75fb      	strb	r3, [r7, #23]
      break;
 8006d26:	e004      	b.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8006d28:	bf00      	nop
 8006d2a:	e002      	b.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8006d2c:	bf00      	nop
 8006d2e:	e000      	b.n	8006d32 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8006d30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d32:	7dfb      	ldrb	r3, [r7, #23]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d109      	bne.n	8006d4c <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006d38:	4b32      	ldr	r3, [pc, #200]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006d44:	492f      	ldr	r1, [pc, #188]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d46:	4313      	orrs	r3, r2
 8006d48:	654b      	str	r3, [r1, #84]	; 0x54
 8006d4a:	e001      	b.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d4c:	7dfb      	ldrb	r3, [r7, #23]
 8006d4e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d008      	beq.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006d5c:	4b29      	ldr	r3, [pc, #164]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d60:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d68:	4926      	ldr	r1, [pc, #152]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d008      	beq.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006d7a:	4b22      	ldr	r3, [pc, #136]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d7e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d86:	491f      	ldr	r1, [pc, #124]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d00d      	beq.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006d98:	4b1a      	ldr	r3, [pc, #104]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d9a:	691b      	ldr	r3, [r3, #16]
 8006d9c:	4a19      	ldr	r2, [pc, #100]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d9e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006da2:	6113      	str	r3, [r2, #16]
 8006da4:	4b17      	ldr	r3, [pc, #92]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006da6:	691a      	ldr	r2, [r3, #16]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006dae:	4915      	ldr	r1, [pc, #84]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006db0:	4313      	orrs	r3, r2
 8006db2:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	da08      	bge.n	8006dce <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006dbc:	4b11      	ldr	r3, [pc, #68]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006dbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006dc0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006dc8:	490e      	ldr	r1, [pc, #56]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d009      	beq.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006dda:	4b0a      	ldr	r3, [pc, #40]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006ddc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dde:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006de8:	4906      	ldr	r1, [pc, #24]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006dea:	4313      	orrs	r3, r2
 8006dec:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8006dee:	7dbb      	ldrb	r3, [r7, #22]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d101      	bne.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 8006df4:	2300      	movs	r3, #0
 8006df6:	e000      	b.n	8006dfa <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 8006df8:	2301      	movs	r3, #1
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3718      	adds	r7, #24
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}
 8006e02:	bf00      	nop
 8006e04:	58024400 	.word	0x58024400

08006e08 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006e0c:	f7ff f864 	bl	8005ed8 <HAL_RCC_GetHCLKFreq>
 8006e10:	4602      	mov	r2, r0
 8006e12:	4b06      	ldr	r3, [pc, #24]	; (8006e2c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006e14:	6a1b      	ldr	r3, [r3, #32]
 8006e16:	091b      	lsrs	r3, r3, #4
 8006e18:	f003 0307 	and.w	r3, r3, #7
 8006e1c:	4904      	ldr	r1, [pc, #16]	; (8006e30 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006e1e:	5ccb      	ldrb	r3, [r1, r3]
 8006e20:	f003 031f 	and.w	r3, r3, #31
 8006e24:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	bd80      	pop	{r7, pc}
 8006e2c:	58024400 	.word	0x58024400
 8006e30:	0800d3f4 	.word	0x0800d3f4

08006e34 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b089      	sub	sp, #36	; 0x24
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006e3c:	4ba1      	ldr	r3, [pc, #644]	; (80070c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e40:	f003 0303 	and.w	r3, r3, #3
 8006e44:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8006e46:	4b9f      	ldr	r3, [pc, #636]	; (80070c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e4a:	0b1b      	lsrs	r3, r3, #12
 8006e4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006e50:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006e52:	4b9c      	ldr	r3, [pc, #624]	; (80070c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e56:	091b      	lsrs	r3, r3, #4
 8006e58:	f003 0301 	and.w	r3, r3, #1
 8006e5c:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8006e5e:	4b99      	ldr	r3, [pc, #612]	; (80070c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006e60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e62:	08db      	lsrs	r3, r3, #3
 8006e64:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006e68:	693a      	ldr	r2, [r7, #16]
 8006e6a:	fb02 f303 	mul.w	r3, r2, r3
 8006e6e:	ee07 3a90 	vmov	s15, r3
 8006e72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e76:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	f000 8111 	beq.w	80070a4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006e82:	69bb      	ldr	r3, [r7, #24]
 8006e84:	2b02      	cmp	r3, #2
 8006e86:	f000 8083 	beq.w	8006f90 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006e8a:	69bb      	ldr	r3, [r7, #24]
 8006e8c:	2b02      	cmp	r3, #2
 8006e8e:	f200 80a1 	bhi.w	8006fd4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006e92:	69bb      	ldr	r3, [r7, #24]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d003      	beq.n	8006ea0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006e98:	69bb      	ldr	r3, [r7, #24]
 8006e9a:	2b01      	cmp	r3, #1
 8006e9c:	d056      	beq.n	8006f4c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006e9e:	e099      	b.n	8006fd4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ea0:	4b88      	ldr	r3, [pc, #544]	; (80070c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f003 0320 	and.w	r3, r3, #32
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d02d      	beq.n	8006f08 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006eac:	4b85      	ldr	r3, [pc, #532]	; (80070c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	08db      	lsrs	r3, r3, #3
 8006eb2:	f003 0303 	and.w	r3, r3, #3
 8006eb6:	4a84      	ldr	r2, [pc, #528]	; (80070c8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006eb8:	fa22 f303 	lsr.w	r3, r2, r3
 8006ebc:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	ee07 3a90 	vmov	s15, r3
 8006ec4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	ee07 3a90 	vmov	s15, r3
 8006ece:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ed2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ed6:	4b7b      	ldr	r3, [pc, #492]	; (80070c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ede:	ee07 3a90 	vmov	s15, r3
 8006ee2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ee6:	ed97 6a03 	vldr	s12, [r7, #12]
 8006eea:	eddf 5a78 	vldr	s11, [pc, #480]	; 80070cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006eee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ef2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ef6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006efa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006efe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f02:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8006f06:	e087      	b.n	8007018 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	ee07 3a90 	vmov	s15, r3
 8006f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f12:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80070d0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006f16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f1a:	4b6a      	ldr	r3, [pc, #424]	; (80070c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f22:	ee07 3a90 	vmov	s15, r3
 8006f26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f2e:	eddf 5a67 	vldr	s11, [pc, #412]	; 80070cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006f32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006f3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f46:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006f4a:	e065      	b.n	8007018 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	ee07 3a90 	vmov	s15, r3
 8006f52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f56:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80070d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006f5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f5e:	4b59      	ldr	r3, [pc, #356]	; (80070c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f66:	ee07 3a90 	vmov	s15, r3
 8006f6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f72:	eddf 5a56 	vldr	s11, [pc, #344]	; 80070cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006f76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f7e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006f82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f8a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006f8e:	e043      	b.n	8007018 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	ee07 3a90 	vmov	s15, r3
 8006f96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f9a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80070d8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006f9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fa2:	4b48      	ldr	r3, [pc, #288]	; (80070c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006faa:	ee07 3a90 	vmov	s15, r3
 8006fae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8006fb6:	eddf 5a45 	vldr	s11, [pc, #276]	; 80070cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006fba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fc2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006fc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fce:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006fd2:	e021      	b.n	8007018 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	ee07 3a90 	vmov	s15, r3
 8006fda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fde:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80070d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006fe2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fe6:	4b37      	ldr	r3, [pc, #220]	; (80070c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006fe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fee:	ee07 3a90 	vmov	s15, r3
 8006ff2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ff6:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ffa:	eddf 5a34 	vldr	s11, [pc, #208]	; 80070cc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006ffe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007002:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007006:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800700a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800700e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007012:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007016:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007018:	4b2a      	ldr	r3, [pc, #168]	; (80070c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800701a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800701c:	0a5b      	lsrs	r3, r3, #9
 800701e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007022:	ee07 3a90 	vmov	s15, r3
 8007026:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800702a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800702e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007032:	edd7 6a07 	vldr	s13, [r7, #28]
 8007036:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800703a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800703e:	ee17 2a90 	vmov	r2, s15
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8007046:	4b1f      	ldr	r3, [pc, #124]	; (80070c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800704a:	0c1b      	lsrs	r3, r3, #16
 800704c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007050:	ee07 3a90 	vmov	s15, r3
 8007054:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007058:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800705c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007060:	edd7 6a07 	vldr	s13, [r7, #28]
 8007064:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007068:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800706c:	ee17 2a90 	vmov	r2, s15
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007074:	4b13      	ldr	r3, [pc, #76]	; (80070c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007078:	0e1b      	lsrs	r3, r3, #24
 800707a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800707e:	ee07 3a90 	vmov	s15, r3
 8007082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007086:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800708a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800708e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007092:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007096:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800709a:	ee17 2a90 	vmov	r2, s15
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80070a2:	e008      	b.n	80070b6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2200      	movs	r2, #0
 80070a8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2200      	movs	r2, #0
 80070ae:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2200      	movs	r2, #0
 80070b4:	609a      	str	r2, [r3, #8]
}
 80070b6:	bf00      	nop
 80070b8:	3724      	adds	r7, #36	; 0x24
 80070ba:	46bd      	mov	sp, r7
 80070bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c0:	4770      	bx	lr
 80070c2:	bf00      	nop
 80070c4:	58024400 	.word	0x58024400
 80070c8:	03d09000 	.word	0x03d09000
 80070cc:	46000000 	.word	0x46000000
 80070d0:	4c742400 	.word	0x4c742400
 80070d4:	4a742400 	.word	0x4a742400
 80070d8:	4af42400 	.word	0x4af42400

080070dc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 80070dc:	b480      	push	{r7}
 80070de:	b089      	sub	sp, #36	; 0x24
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80070e4:	4ba1      	ldr	r3, [pc, #644]	; (800736c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80070e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070e8:	f003 0303 	and.w	r3, r3, #3
 80070ec:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80070ee:	4b9f      	ldr	r3, [pc, #636]	; (800736c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80070f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070f2:	0d1b      	lsrs	r3, r3, #20
 80070f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80070f8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80070fa:	4b9c      	ldr	r3, [pc, #624]	; (800736c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80070fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070fe:	0a1b      	lsrs	r3, r3, #8
 8007100:	f003 0301 	and.w	r3, r3, #1
 8007104:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007106:	4b99      	ldr	r3, [pc, #612]	; (800736c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800710a:	08db      	lsrs	r3, r3, #3
 800710c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007110:	693a      	ldr	r2, [r7, #16]
 8007112:	fb02 f303 	mul.w	r3, r2, r3
 8007116:	ee07 3a90 	vmov	s15, r3
 800711a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800711e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	2b00      	cmp	r3, #0
 8007126:	f000 8111 	beq.w	800734c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800712a:	69bb      	ldr	r3, [r7, #24]
 800712c:	2b02      	cmp	r3, #2
 800712e:	f000 8083 	beq.w	8007238 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007132:	69bb      	ldr	r3, [r7, #24]
 8007134:	2b02      	cmp	r3, #2
 8007136:	f200 80a1 	bhi.w	800727c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800713a:	69bb      	ldr	r3, [r7, #24]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d003      	beq.n	8007148 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007140:	69bb      	ldr	r3, [r7, #24]
 8007142:	2b01      	cmp	r3, #1
 8007144:	d056      	beq.n	80071f4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007146:	e099      	b.n	800727c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007148:	4b88      	ldr	r3, [pc, #544]	; (800736c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f003 0320 	and.w	r3, r3, #32
 8007150:	2b00      	cmp	r3, #0
 8007152:	d02d      	beq.n	80071b0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007154:	4b85      	ldr	r3, [pc, #532]	; (800736c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	08db      	lsrs	r3, r3, #3
 800715a:	f003 0303 	and.w	r3, r3, #3
 800715e:	4a84      	ldr	r2, [pc, #528]	; (8007370 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007160:	fa22 f303 	lsr.w	r3, r2, r3
 8007164:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	ee07 3a90 	vmov	s15, r3
 800716c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007170:	697b      	ldr	r3, [r7, #20]
 8007172:	ee07 3a90 	vmov	s15, r3
 8007176:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800717a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800717e:	4b7b      	ldr	r3, [pc, #492]	; (800736c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007182:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007186:	ee07 3a90 	vmov	s15, r3
 800718a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800718e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007192:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007374 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007196:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800719a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800719e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80071a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071aa:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80071ae:	e087      	b.n	80072c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	ee07 3a90 	vmov	s15, r3
 80071b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071ba:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007378 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80071be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071c2:	4b6a      	ldr	r3, [pc, #424]	; (800736c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80071c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071ca:	ee07 3a90 	vmov	s15, r3
 80071ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80071d6:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007374 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80071da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80071de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80071e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80071e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071ee:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80071f2:	e065      	b.n	80072c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	ee07 3a90 	vmov	s15, r3
 80071fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071fe:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800737c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007202:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007206:	4b59      	ldr	r3, [pc, #356]	; (800736c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800720a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800720e:	ee07 3a90 	vmov	s15, r3
 8007212:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007216:	ed97 6a03 	vldr	s12, [r7, #12]
 800721a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007374 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800721e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007222:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007226:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800722a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800722e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007232:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007236:	e043      	b.n	80072c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	ee07 3a90 	vmov	s15, r3
 800723e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007242:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007380 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007246:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800724a:	4b48      	ldr	r3, [pc, #288]	; (800736c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800724c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800724e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007252:	ee07 3a90 	vmov	s15, r3
 8007256:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800725a:	ed97 6a03 	vldr	s12, [r7, #12]
 800725e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007374 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007262:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007266:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800726a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800726e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007272:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007276:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800727a:	e021      	b.n	80072c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800727c:	697b      	ldr	r3, [r7, #20]
 800727e:	ee07 3a90 	vmov	s15, r3
 8007282:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007286:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800737c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800728a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800728e:	4b37      	ldr	r3, [pc, #220]	; (800736c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007292:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007296:	ee07 3a90 	vmov	s15, r3
 800729a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800729e:	ed97 6a03 	vldr	s12, [r7, #12]
 80072a2:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007374 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80072a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80072b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072ba:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80072be:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80072c0:	4b2a      	ldr	r3, [pc, #168]	; (800736c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80072c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072c4:	0a5b      	lsrs	r3, r3, #9
 80072c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072ca:	ee07 3a90 	vmov	s15, r3
 80072ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072d2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80072d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80072da:	edd7 6a07 	vldr	s13, [r7, #28]
 80072de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80072e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80072e6:	ee17 2a90 	vmov	r2, s15
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80072ee:	4b1f      	ldr	r3, [pc, #124]	; (800736c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80072f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072f2:	0c1b      	lsrs	r3, r3, #16
 80072f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072f8:	ee07 3a90 	vmov	s15, r3
 80072fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007300:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007304:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007308:	edd7 6a07 	vldr	s13, [r7, #28]
 800730c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007310:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007314:	ee17 2a90 	vmov	r2, s15
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800731c:	4b13      	ldr	r3, [pc, #76]	; (800736c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800731e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007320:	0e1b      	lsrs	r3, r3, #24
 8007322:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007326:	ee07 3a90 	vmov	s15, r3
 800732a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800732e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007332:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007336:	edd7 6a07 	vldr	s13, [r7, #28]
 800733a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800733e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007342:	ee17 2a90 	vmov	r2, s15
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800734a:	e008      	b.n	800735e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2200      	movs	r2, #0
 8007350:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2200      	movs	r2, #0
 8007356:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2200      	movs	r2, #0
 800735c:	609a      	str	r2, [r3, #8]
}
 800735e:	bf00      	nop
 8007360:	3724      	adds	r7, #36	; 0x24
 8007362:	46bd      	mov	sp, r7
 8007364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007368:	4770      	bx	lr
 800736a:	bf00      	nop
 800736c:	58024400 	.word	0x58024400
 8007370:	03d09000 	.word	0x03d09000
 8007374:	46000000 	.word	0x46000000
 8007378:	4c742400 	.word	0x4c742400
 800737c:	4a742400 	.word	0x4a742400
 8007380:	4af42400 	.word	0x4af42400

08007384 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b084      	sub	sp, #16
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800738e:	2300      	movs	r3, #0
 8007390:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007392:	4b53      	ldr	r3, [pc, #332]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 8007394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007396:	f003 0303 	and.w	r3, r3, #3
 800739a:	2b03      	cmp	r3, #3
 800739c:	d101      	bne.n	80073a2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800739e:	2301      	movs	r3, #1
 80073a0:	e099      	b.n	80074d6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80073a2:	4b4f      	ldr	r3, [pc, #316]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4a4e      	ldr	r2, [pc, #312]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 80073a8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80073ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80073ae:	f7fb f933 	bl	8002618 <HAL_GetTick>
 80073b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80073b4:	e008      	b.n	80073c8 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80073b6:	f7fb f92f 	bl	8002618 <HAL_GetTick>
 80073ba:	4602      	mov	r2, r0
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	1ad3      	subs	r3, r2, r3
 80073c0:	2b02      	cmp	r3, #2
 80073c2:	d901      	bls.n	80073c8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80073c4:	2303      	movs	r3, #3
 80073c6:	e086      	b.n	80074d6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80073c8:	4b45      	ldr	r3, [pc, #276]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d1f0      	bne.n	80073b6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80073d4:	4b42      	ldr	r3, [pc, #264]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 80073d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073d8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	031b      	lsls	r3, r3, #12
 80073e2:	493f      	ldr	r1, [pc, #252]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 80073e4:	4313      	orrs	r3, r2
 80073e6:	628b      	str	r3, [r1, #40]	; 0x28
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	685b      	ldr	r3, [r3, #4]
 80073ec:	3b01      	subs	r3, #1
 80073ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	689b      	ldr	r3, [r3, #8]
 80073f6:	3b01      	subs	r3, #1
 80073f8:	025b      	lsls	r3, r3, #9
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	431a      	orrs	r2, r3
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	68db      	ldr	r3, [r3, #12]
 8007402:	3b01      	subs	r3, #1
 8007404:	041b      	lsls	r3, r3, #16
 8007406:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800740a:	431a      	orrs	r2, r3
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	691b      	ldr	r3, [r3, #16]
 8007410:	3b01      	subs	r3, #1
 8007412:	061b      	lsls	r3, r3, #24
 8007414:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007418:	4931      	ldr	r1, [pc, #196]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 800741a:	4313      	orrs	r3, r2
 800741c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800741e:	4b30      	ldr	r3, [pc, #192]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 8007420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007422:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	695b      	ldr	r3, [r3, #20]
 800742a:	492d      	ldr	r1, [pc, #180]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 800742c:	4313      	orrs	r3, r2
 800742e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007430:	4b2b      	ldr	r3, [pc, #172]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 8007432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007434:	f023 0220 	bic.w	r2, r3, #32
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	699b      	ldr	r3, [r3, #24]
 800743c:	4928      	ldr	r1, [pc, #160]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 800743e:	4313      	orrs	r3, r2
 8007440:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007442:	4b27      	ldr	r3, [pc, #156]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 8007444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007446:	4a26      	ldr	r2, [pc, #152]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 8007448:	f023 0310 	bic.w	r3, r3, #16
 800744c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800744e:	4b24      	ldr	r3, [pc, #144]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 8007450:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007452:	4b24      	ldr	r3, [pc, #144]	; (80074e4 <RCCEx_PLL2_Config+0x160>)
 8007454:	4013      	ands	r3, r2
 8007456:	687a      	ldr	r2, [r7, #4]
 8007458:	69d2      	ldr	r2, [r2, #28]
 800745a:	00d2      	lsls	r2, r2, #3
 800745c:	4920      	ldr	r1, [pc, #128]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 800745e:	4313      	orrs	r3, r2
 8007460:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007462:	4b1f      	ldr	r3, [pc, #124]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 8007464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007466:	4a1e      	ldr	r2, [pc, #120]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 8007468:	f043 0310 	orr.w	r3, r3, #16
 800746c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d106      	bne.n	8007482 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007474:	4b1a      	ldr	r3, [pc, #104]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 8007476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007478:	4a19      	ldr	r2, [pc, #100]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 800747a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800747e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007480:	e00f      	b.n	80074a2 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	2b01      	cmp	r3, #1
 8007486:	d106      	bne.n	8007496 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007488:	4b15      	ldr	r3, [pc, #84]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 800748a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800748c:	4a14      	ldr	r2, [pc, #80]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 800748e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007492:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007494:	e005      	b.n	80074a2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007496:	4b12      	ldr	r3, [pc, #72]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 8007498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800749a:	4a11      	ldr	r2, [pc, #68]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 800749c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80074a0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80074a2:	4b0f      	ldr	r3, [pc, #60]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4a0e      	ldr	r2, [pc, #56]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 80074a8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80074ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074ae:	f7fb f8b3 	bl	8002618 <HAL_GetTick>
 80074b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80074b4:	e008      	b.n	80074c8 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80074b6:	f7fb f8af 	bl	8002618 <HAL_GetTick>
 80074ba:	4602      	mov	r2, r0
 80074bc:	68bb      	ldr	r3, [r7, #8]
 80074be:	1ad3      	subs	r3, r2, r3
 80074c0:	2b02      	cmp	r3, #2
 80074c2:	d901      	bls.n	80074c8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80074c4:	2303      	movs	r3, #3
 80074c6:	e006      	b.n	80074d6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80074c8:	4b05      	ldr	r3, [pc, #20]	; (80074e0 <RCCEx_PLL2_Config+0x15c>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d0f0      	beq.n	80074b6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80074d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	3710      	adds	r7, #16
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}
 80074de:	bf00      	nop
 80074e0:	58024400 	.word	0x58024400
 80074e4:	ffff0007 	.word	0xffff0007

080074e8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b084      	sub	sp, #16
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80074f2:	2300      	movs	r3, #0
 80074f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80074f6:	4b53      	ldr	r3, [pc, #332]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 80074f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074fa:	f003 0303 	and.w	r3, r3, #3
 80074fe:	2b03      	cmp	r3, #3
 8007500:	d101      	bne.n	8007506 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007502:	2301      	movs	r3, #1
 8007504:	e099      	b.n	800763a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007506:	4b4f      	ldr	r3, [pc, #316]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	4a4e      	ldr	r2, [pc, #312]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 800750c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007510:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007512:	f7fb f881 	bl	8002618 <HAL_GetTick>
 8007516:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007518:	e008      	b.n	800752c <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800751a:	f7fb f87d 	bl	8002618 <HAL_GetTick>
 800751e:	4602      	mov	r2, r0
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	1ad3      	subs	r3, r2, r3
 8007524:	2b02      	cmp	r3, #2
 8007526:	d901      	bls.n	800752c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007528:	2303      	movs	r3, #3
 800752a:	e086      	b.n	800763a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800752c:	4b45      	ldr	r3, [pc, #276]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007534:	2b00      	cmp	r3, #0
 8007536:	d1f0      	bne.n	800751a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007538:	4b42      	ldr	r3, [pc, #264]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 800753a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800753c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	051b      	lsls	r3, r3, #20
 8007546:	493f      	ldr	r1, [pc, #252]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 8007548:	4313      	orrs	r3, r2
 800754a:	628b      	str	r3, [r1, #40]	; 0x28
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	3b01      	subs	r3, #1
 8007552:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	3b01      	subs	r3, #1
 800755c:	025b      	lsls	r3, r3, #9
 800755e:	b29b      	uxth	r3, r3
 8007560:	431a      	orrs	r2, r3
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	68db      	ldr	r3, [r3, #12]
 8007566:	3b01      	subs	r3, #1
 8007568:	041b      	lsls	r3, r3, #16
 800756a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800756e:	431a      	orrs	r2, r3
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	691b      	ldr	r3, [r3, #16]
 8007574:	3b01      	subs	r3, #1
 8007576:	061b      	lsls	r3, r3, #24
 8007578:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800757c:	4931      	ldr	r1, [pc, #196]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 800757e:	4313      	orrs	r3, r2
 8007580:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007582:	4b30      	ldr	r3, [pc, #192]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 8007584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007586:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	695b      	ldr	r3, [r3, #20]
 800758e:	492d      	ldr	r1, [pc, #180]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 8007590:	4313      	orrs	r3, r2
 8007592:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007594:	4b2b      	ldr	r3, [pc, #172]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 8007596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007598:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	699b      	ldr	r3, [r3, #24]
 80075a0:	4928      	ldr	r1, [pc, #160]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 80075a2:	4313      	orrs	r3, r2
 80075a4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80075a6:	4b27      	ldr	r3, [pc, #156]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 80075a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075aa:	4a26      	ldr	r2, [pc, #152]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 80075ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80075b0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80075b2:	4b24      	ldr	r3, [pc, #144]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 80075b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80075b6:	4b24      	ldr	r3, [pc, #144]	; (8007648 <RCCEx_PLL3_Config+0x160>)
 80075b8:	4013      	ands	r3, r2
 80075ba:	687a      	ldr	r2, [r7, #4]
 80075bc:	69d2      	ldr	r2, [r2, #28]
 80075be:	00d2      	lsls	r2, r2, #3
 80075c0:	4920      	ldr	r1, [pc, #128]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 80075c2:	4313      	orrs	r3, r2
 80075c4:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80075c6:	4b1f      	ldr	r3, [pc, #124]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 80075c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ca:	4a1e      	ldr	r2, [pc, #120]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 80075cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80075d0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d106      	bne.n	80075e6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80075d8:	4b1a      	ldr	r3, [pc, #104]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 80075da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075dc:	4a19      	ldr	r2, [pc, #100]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 80075de:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80075e2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80075e4:	e00f      	b.n	8007606 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	2b01      	cmp	r3, #1
 80075ea:	d106      	bne.n	80075fa <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80075ec:	4b15      	ldr	r3, [pc, #84]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 80075ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075f0:	4a14      	ldr	r2, [pc, #80]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 80075f2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80075f6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80075f8:	e005      	b.n	8007606 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80075fa:	4b12      	ldr	r3, [pc, #72]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 80075fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075fe:	4a11      	ldr	r2, [pc, #68]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 8007600:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007604:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007606:	4b0f      	ldr	r3, [pc, #60]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	4a0e      	ldr	r2, [pc, #56]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 800760c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007610:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007612:	f7fb f801 	bl	8002618 <HAL_GetTick>
 8007616:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007618:	e008      	b.n	800762c <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800761a:	f7fa fffd 	bl	8002618 <HAL_GetTick>
 800761e:	4602      	mov	r2, r0
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	1ad3      	subs	r3, r2, r3
 8007624:	2b02      	cmp	r3, #2
 8007626:	d901      	bls.n	800762c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007628:	2303      	movs	r3, #3
 800762a:	e006      	b.n	800763a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800762c:	4b05      	ldr	r3, [pc, #20]	; (8007644 <RCCEx_PLL3_Config+0x15c>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007634:	2b00      	cmp	r3, #0
 8007636:	d0f0      	beq.n	800761a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007638:	7bfb      	ldrb	r3, [r7, #15]
}
 800763a:	4618      	mov	r0, r3
 800763c:	3710      	adds	r7, #16
 800763e:	46bd      	mov	sp, r7
 8007640:	bd80      	pop	{r7, pc}
 8007642:	bf00      	nop
 8007644:	58024400 	.word	0x58024400
 8007648:	ffff0007 	.word	0xffff0007

0800764c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b082      	sub	sp, #8
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d101      	bne.n	800765e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800765a:	2301      	movs	r3, #1
 800765c:	e049      	b.n	80076f2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007664:	b2db      	uxtb	r3, r3
 8007666:	2b00      	cmp	r3, #0
 8007668:	d106      	bne.n	8007678 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2200      	movs	r2, #0
 800766e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f7fa fc9e 	bl	8001fb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2202      	movs	r2, #2
 800767c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681a      	ldr	r2, [r3, #0]
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	3304      	adds	r3, #4
 8007688:	4619      	mov	r1, r3
 800768a:	4610      	mov	r0, r2
 800768c:	f000 fd40 	bl	8008110 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2201      	movs	r2, #1
 8007694:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2201      	movs	r2, #1
 800769c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2201      	movs	r2, #1
 80076a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2201      	movs	r2, #1
 80076ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2201      	movs	r2, #1
 80076b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2201      	movs	r2, #1
 80076bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2201      	movs	r2, #1
 80076c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2201      	movs	r2, #1
 80076cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2201      	movs	r2, #1
 80076d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2201      	movs	r2, #1
 80076dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2201      	movs	r2, #1
 80076e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2201      	movs	r2, #1
 80076ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80076f0:	2300      	movs	r3, #0
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3708      	adds	r7, #8
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}
	...

080076fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b085      	sub	sp, #20
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800770a:	b2db      	uxtb	r3, r3
 800770c:	2b01      	cmp	r3, #1
 800770e:	d001      	beq.n	8007714 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007710:	2301      	movs	r3, #1
 8007712:	e05e      	b.n	80077d2 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2202      	movs	r2, #2
 8007718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	68da      	ldr	r2, [r3, #12]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f042 0201 	orr.w	r2, r2, #1
 800772a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	4a2b      	ldr	r2, [pc, #172]	; (80077e0 <HAL_TIM_Base_Start_IT+0xe4>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d02c      	beq.n	8007790 <HAL_TIM_Base_Start_IT+0x94>
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800773e:	d027      	beq.n	8007790 <HAL_TIM_Base_Start_IT+0x94>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4a27      	ldr	r2, [pc, #156]	; (80077e4 <HAL_TIM_Base_Start_IT+0xe8>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d022      	beq.n	8007790 <HAL_TIM_Base_Start_IT+0x94>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a26      	ldr	r2, [pc, #152]	; (80077e8 <HAL_TIM_Base_Start_IT+0xec>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d01d      	beq.n	8007790 <HAL_TIM_Base_Start_IT+0x94>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	4a24      	ldr	r2, [pc, #144]	; (80077ec <HAL_TIM_Base_Start_IT+0xf0>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d018      	beq.n	8007790 <HAL_TIM_Base_Start_IT+0x94>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4a23      	ldr	r2, [pc, #140]	; (80077f0 <HAL_TIM_Base_Start_IT+0xf4>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d013      	beq.n	8007790 <HAL_TIM_Base_Start_IT+0x94>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	4a21      	ldr	r2, [pc, #132]	; (80077f4 <HAL_TIM_Base_Start_IT+0xf8>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d00e      	beq.n	8007790 <HAL_TIM_Base_Start_IT+0x94>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a20      	ldr	r2, [pc, #128]	; (80077f8 <HAL_TIM_Base_Start_IT+0xfc>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d009      	beq.n	8007790 <HAL_TIM_Base_Start_IT+0x94>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a1e      	ldr	r2, [pc, #120]	; (80077fc <HAL_TIM_Base_Start_IT+0x100>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d004      	beq.n	8007790 <HAL_TIM_Base_Start_IT+0x94>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4a1d      	ldr	r2, [pc, #116]	; (8007800 <HAL_TIM_Base_Start_IT+0x104>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d115      	bne.n	80077bc <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	689a      	ldr	r2, [r3, #8]
 8007796:	4b1b      	ldr	r3, [pc, #108]	; (8007804 <HAL_TIM_Base_Start_IT+0x108>)
 8007798:	4013      	ands	r3, r2
 800779a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2b06      	cmp	r3, #6
 80077a0:	d015      	beq.n	80077ce <HAL_TIM_Base_Start_IT+0xd2>
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80077a8:	d011      	beq.n	80077ce <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	681a      	ldr	r2, [r3, #0]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f042 0201 	orr.w	r2, r2, #1
 80077b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077ba:	e008      	b.n	80077ce <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	681a      	ldr	r2, [r3, #0]
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f042 0201 	orr.w	r2, r2, #1
 80077ca:	601a      	str	r2, [r3, #0]
 80077cc:	e000      	b.n	80077d0 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077ce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80077d0:	2300      	movs	r3, #0
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3714      	adds	r7, #20
 80077d6:	46bd      	mov	sp, r7
 80077d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077dc:	4770      	bx	lr
 80077de:	bf00      	nop
 80077e0:	40010000 	.word	0x40010000
 80077e4:	40000400 	.word	0x40000400
 80077e8:	40000800 	.word	0x40000800
 80077ec:	40000c00 	.word	0x40000c00
 80077f0:	40010400 	.word	0x40010400
 80077f4:	40001800 	.word	0x40001800
 80077f8:	40014000 	.word	0x40014000
 80077fc:	4000e000 	.word	0x4000e000
 8007800:	4000e400 	.word	0x4000e400
 8007804:	00010007 	.word	0x00010007

08007808 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b082      	sub	sp, #8
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d101      	bne.n	800781a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007816:	2301      	movs	r3, #1
 8007818:	e049      	b.n	80078ae <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007820:	b2db      	uxtb	r3, r3
 8007822:	2b00      	cmp	r3, #0
 8007824:	d106      	bne.n	8007834 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2200      	movs	r2, #0
 800782a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f000 f841 	bl	80078b6 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2202      	movs	r2, #2
 8007838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681a      	ldr	r2, [r3, #0]
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	3304      	adds	r3, #4
 8007844:	4619      	mov	r1, r3
 8007846:	4610      	mov	r0, r2
 8007848:	f000 fc62 	bl	8008110 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2201      	movs	r2, #1
 8007850:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2201      	movs	r2, #1
 8007858:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2201      	movs	r2, #1
 8007860:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2201      	movs	r2, #1
 8007868:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2201      	movs	r2, #1
 8007870:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2201      	movs	r2, #1
 8007878:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2201      	movs	r2, #1
 8007880:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2201      	movs	r2, #1
 8007888:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2201      	movs	r2, #1
 8007890:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2201      	movs	r2, #1
 8007898:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2201      	movs	r2, #1
 80078a0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2201      	movs	r2, #1
 80078a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80078ac:	2300      	movs	r3, #0
}
 80078ae:	4618      	mov	r0, r3
 80078b0:	3708      	adds	r7, #8
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bd80      	pop	{r7, pc}

080078b6 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80078b6:	b480      	push	{r7}
 80078b8:	b083      	sub	sp, #12
 80078ba:	af00      	add	r7, sp, #0
 80078bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80078be:	bf00      	nop
 80078c0:	370c      	adds	r7, #12
 80078c2:	46bd      	mov	sp, r7
 80078c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c8:	4770      	bx	lr

080078ca <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80078ca:	b580      	push	{r7, lr}
 80078cc:	b082      	sub	sp, #8
 80078ce:	af00      	add	r7, sp, #0
 80078d0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d101      	bne.n	80078dc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80078d8:	2301      	movs	r3, #1
 80078da:	e049      	b.n	8007970 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078e2:	b2db      	uxtb	r3, r3
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d106      	bne.n	80078f6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2200      	movs	r2, #0
 80078ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80078f0:	6878      	ldr	r0, [r7, #4]
 80078f2:	f000 f841 	bl	8007978 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2202      	movs	r2, #2
 80078fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681a      	ldr	r2, [r3, #0]
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	3304      	adds	r3, #4
 8007906:	4619      	mov	r1, r3
 8007908:	4610      	mov	r0, r2
 800790a:	f000 fc01 	bl	8008110 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2201      	movs	r2, #1
 8007912:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2201      	movs	r2, #1
 800791a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2201      	movs	r2, #1
 8007922:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2201      	movs	r2, #1
 800792a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2201      	movs	r2, #1
 8007932:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2201      	movs	r2, #1
 800793a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2201      	movs	r2, #1
 8007942:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2201      	movs	r2, #1
 800794a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2201      	movs	r2, #1
 8007952:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2201      	movs	r2, #1
 800795a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2201      	movs	r2, #1
 8007962:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2201      	movs	r2, #1
 800796a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800796e:	2300      	movs	r3, #0
}
 8007970:	4618      	mov	r0, r3
 8007972:	3708      	adds	r7, #8
 8007974:	46bd      	mov	sp, r7
 8007976:	bd80      	pop	{r7, pc}

08007978 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007978:	b480      	push	{r7}
 800797a:	b083      	sub	sp, #12
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007980:	bf00      	nop
 8007982:	370c      	adds	r7, #12
 8007984:	46bd      	mov	sp, r7
 8007986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798a:	4770      	bx	lr

0800798c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b082      	sub	sp, #8
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	691b      	ldr	r3, [r3, #16]
 800799a:	f003 0302 	and.w	r3, r3, #2
 800799e:	2b02      	cmp	r3, #2
 80079a0:	d122      	bne.n	80079e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	68db      	ldr	r3, [r3, #12]
 80079a8:	f003 0302 	and.w	r3, r3, #2
 80079ac:	2b02      	cmp	r3, #2
 80079ae:	d11b      	bne.n	80079e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f06f 0202 	mvn.w	r2, #2
 80079b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2201      	movs	r2, #1
 80079be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	699b      	ldr	r3, [r3, #24]
 80079c6:	f003 0303 	and.w	r3, r3, #3
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d003      	beq.n	80079d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80079ce:	6878      	ldr	r0, [r7, #4]
 80079d0:	f000 fb80 	bl	80080d4 <HAL_TIM_IC_CaptureCallback>
 80079d4:	e005      	b.n	80079e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80079d6:	6878      	ldr	r0, [r7, #4]
 80079d8:	f000 fb72 	bl	80080c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f000 fb83 	bl	80080e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2200      	movs	r2, #0
 80079e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	691b      	ldr	r3, [r3, #16]
 80079ee:	f003 0304 	and.w	r3, r3, #4
 80079f2:	2b04      	cmp	r3, #4
 80079f4:	d122      	bne.n	8007a3c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	68db      	ldr	r3, [r3, #12]
 80079fc:	f003 0304 	and.w	r3, r3, #4
 8007a00:	2b04      	cmp	r3, #4
 8007a02:	d11b      	bne.n	8007a3c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f06f 0204 	mvn.w	r2, #4
 8007a0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2202      	movs	r2, #2
 8007a12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	699b      	ldr	r3, [r3, #24]
 8007a1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d003      	beq.n	8007a2a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a22:	6878      	ldr	r0, [r7, #4]
 8007a24:	f000 fb56 	bl	80080d4 <HAL_TIM_IC_CaptureCallback>
 8007a28:	e005      	b.n	8007a36 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f000 fb48 	bl	80080c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f000 fb59 	bl	80080e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2200      	movs	r2, #0
 8007a3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	691b      	ldr	r3, [r3, #16]
 8007a42:	f003 0308 	and.w	r3, r3, #8
 8007a46:	2b08      	cmp	r3, #8
 8007a48:	d122      	bne.n	8007a90 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	68db      	ldr	r3, [r3, #12]
 8007a50:	f003 0308 	and.w	r3, r3, #8
 8007a54:	2b08      	cmp	r3, #8
 8007a56:	d11b      	bne.n	8007a90 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f06f 0208 	mvn.w	r2, #8
 8007a60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2204      	movs	r2, #4
 8007a66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	69db      	ldr	r3, [r3, #28]
 8007a6e:	f003 0303 	and.w	r3, r3, #3
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d003      	beq.n	8007a7e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f000 fb2c 	bl	80080d4 <HAL_TIM_IC_CaptureCallback>
 8007a7c:	e005      	b.n	8007a8a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f000 fb1e 	bl	80080c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a84:	6878      	ldr	r0, [r7, #4]
 8007a86:	f000 fb2f 	bl	80080e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	691b      	ldr	r3, [r3, #16]
 8007a96:	f003 0310 	and.w	r3, r3, #16
 8007a9a:	2b10      	cmp	r3, #16
 8007a9c:	d122      	bne.n	8007ae4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	68db      	ldr	r3, [r3, #12]
 8007aa4:	f003 0310 	and.w	r3, r3, #16
 8007aa8:	2b10      	cmp	r3, #16
 8007aaa:	d11b      	bne.n	8007ae4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f06f 0210 	mvn.w	r2, #16
 8007ab4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2208      	movs	r2, #8
 8007aba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	69db      	ldr	r3, [r3, #28]
 8007ac2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d003      	beq.n	8007ad2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f000 fb02 	bl	80080d4 <HAL_TIM_IC_CaptureCallback>
 8007ad0:	e005      	b.n	8007ade <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ad2:	6878      	ldr	r0, [r7, #4]
 8007ad4:	f000 faf4 	bl	80080c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ad8:	6878      	ldr	r0, [r7, #4]
 8007ada:	f000 fb05 	bl	80080e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	691b      	ldr	r3, [r3, #16]
 8007aea:	f003 0301 	and.w	r3, r3, #1
 8007aee:	2b01      	cmp	r3, #1
 8007af0:	d10e      	bne.n	8007b10 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	68db      	ldr	r3, [r3, #12]
 8007af8:	f003 0301 	and.w	r3, r3, #1
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	d107      	bne.n	8007b10 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f06f 0201 	mvn.w	r2, #1
 8007b08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f7fa f88e 	bl	8001c2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	691b      	ldr	r3, [r3, #16]
 8007b16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b1a:	2b80      	cmp	r3, #128	; 0x80
 8007b1c:	d10e      	bne.n	8007b3c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	68db      	ldr	r3, [r3, #12]
 8007b24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b28:	2b80      	cmp	r3, #128	; 0x80
 8007b2a:	d107      	bne.n	8007b3c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007b34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f001 f820 	bl	8008b7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	691b      	ldr	r3, [r3, #16]
 8007b42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b4a:	d10e      	bne.n	8007b6a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	68db      	ldr	r3, [r3, #12]
 8007b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b56:	2b80      	cmp	r3, #128	; 0x80
 8007b58:	d107      	bne.n	8007b6a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007b62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007b64:	6878      	ldr	r0, [r7, #4]
 8007b66:	f001 f813 	bl	8008b90 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	691b      	ldr	r3, [r3, #16]
 8007b70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b74:	2b40      	cmp	r3, #64	; 0x40
 8007b76:	d10e      	bne.n	8007b96 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	68db      	ldr	r3, [r3, #12]
 8007b7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b82:	2b40      	cmp	r3, #64	; 0x40
 8007b84:	d107      	bne.n	8007b96 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007b8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007b90:	6878      	ldr	r0, [r7, #4]
 8007b92:	f000 fab3 	bl	80080fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	691b      	ldr	r3, [r3, #16]
 8007b9c:	f003 0320 	and.w	r3, r3, #32
 8007ba0:	2b20      	cmp	r3, #32
 8007ba2:	d10e      	bne.n	8007bc2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	68db      	ldr	r3, [r3, #12]
 8007baa:	f003 0320 	and.w	r3, r3, #32
 8007bae:	2b20      	cmp	r3, #32
 8007bb0:	d107      	bne.n	8007bc2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f06f 0220 	mvn.w	r2, #32
 8007bba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007bbc:	6878      	ldr	r0, [r7, #4]
 8007bbe:	f000 ffd3 	bl	8008b68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007bc2:	bf00      	nop
 8007bc4:	3708      	adds	r7, #8
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}
	...

08007bcc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b084      	sub	sp, #16
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	60f8      	str	r0, [r7, #12]
 8007bd4:	60b9      	str	r1, [r7, #8]
 8007bd6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bde:	2b01      	cmp	r3, #1
 8007be0:	d101      	bne.n	8007be6 <HAL_TIM_OC_ConfigChannel+0x1a>
 8007be2:	2302      	movs	r3, #2
 8007be4:	e064      	b.n	8007cb0 <HAL_TIM_OC_ConfigChannel+0xe4>
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	2201      	movs	r2, #1
 8007bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2b14      	cmp	r3, #20
 8007bf2:	d857      	bhi.n	8007ca4 <HAL_TIM_OC_ConfigChannel+0xd8>
 8007bf4:	a201      	add	r2, pc, #4	; (adr r2, 8007bfc <HAL_TIM_OC_ConfigChannel+0x30>)
 8007bf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bfa:	bf00      	nop
 8007bfc:	08007c51 	.word	0x08007c51
 8007c00:	08007ca5 	.word	0x08007ca5
 8007c04:	08007ca5 	.word	0x08007ca5
 8007c08:	08007ca5 	.word	0x08007ca5
 8007c0c:	08007c5f 	.word	0x08007c5f
 8007c10:	08007ca5 	.word	0x08007ca5
 8007c14:	08007ca5 	.word	0x08007ca5
 8007c18:	08007ca5 	.word	0x08007ca5
 8007c1c:	08007c6d 	.word	0x08007c6d
 8007c20:	08007ca5 	.word	0x08007ca5
 8007c24:	08007ca5 	.word	0x08007ca5
 8007c28:	08007ca5 	.word	0x08007ca5
 8007c2c:	08007c7b 	.word	0x08007c7b
 8007c30:	08007ca5 	.word	0x08007ca5
 8007c34:	08007ca5 	.word	0x08007ca5
 8007c38:	08007ca5 	.word	0x08007ca5
 8007c3c:	08007c89 	.word	0x08007c89
 8007c40:	08007ca5 	.word	0x08007ca5
 8007c44:	08007ca5 	.word	0x08007ca5
 8007c48:	08007ca5 	.word	0x08007ca5
 8007c4c:	08007c97 	.word	0x08007c97
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	68b9      	ldr	r1, [r7, #8]
 8007c56:	4618      	mov	r0, r3
 8007c58:	f000 fb00 	bl	800825c <TIM_OC1_SetConfig>
      break;
 8007c5c:	e023      	b.n	8007ca6 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	68b9      	ldr	r1, [r7, #8]
 8007c64:	4618      	mov	r0, r3
 8007c66:	f000 fb89 	bl	800837c <TIM_OC2_SetConfig>
      break;
 8007c6a:	e01c      	b.n	8007ca6 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	68b9      	ldr	r1, [r7, #8]
 8007c72:	4618      	mov	r0, r3
 8007c74:	f000 fc0c 	bl	8008490 <TIM_OC3_SetConfig>
      break;
 8007c78:	e015      	b.n	8007ca6 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	68b9      	ldr	r1, [r7, #8]
 8007c80:	4618      	mov	r0, r3
 8007c82:	f000 fc8b 	bl	800859c <TIM_OC4_SetConfig>
      break;
 8007c86:	e00e      	b.n	8007ca6 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	68b9      	ldr	r1, [r7, #8]
 8007c8e:	4618      	mov	r0, r3
 8007c90:	f000 fcec 	bl	800866c <TIM_OC5_SetConfig>
      break;
 8007c94:	e007      	b.n	8007ca6 <HAL_TIM_OC_ConfigChannel+0xda>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	68b9      	ldr	r1, [r7, #8]
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	f000 fd47 	bl	8008730 <TIM_OC6_SetConfig>
      break;
 8007ca2:	e000      	b.n	8007ca6 <HAL_TIM_OC_ConfigChannel+0xda>
    }

    default:
      break;
 8007ca4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007cae:	2300      	movs	r3, #0
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	3710      	adds	r7, #16
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bd80      	pop	{r7, pc}

08007cb8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b084      	sub	sp, #16
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	60f8      	str	r0, [r7, #12]
 8007cc0:	60b9      	str	r1, [r7, #8]
 8007cc2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007cca:	2b01      	cmp	r3, #1
 8007ccc:	d101      	bne.n	8007cd2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007cce:	2302      	movs	r3, #2
 8007cd0:	e0fd      	b.n	8007ece <HAL_TIM_PWM_ConfigChannel+0x216>
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	2201      	movs	r2, #1
 8007cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2b14      	cmp	r3, #20
 8007cde:	f200 80f0 	bhi.w	8007ec2 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8007ce2:	a201      	add	r2, pc, #4	; (adr r2, 8007ce8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8007ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ce8:	08007d3d 	.word	0x08007d3d
 8007cec:	08007ec3 	.word	0x08007ec3
 8007cf0:	08007ec3 	.word	0x08007ec3
 8007cf4:	08007ec3 	.word	0x08007ec3
 8007cf8:	08007d7d 	.word	0x08007d7d
 8007cfc:	08007ec3 	.word	0x08007ec3
 8007d00:	08007ec3 	.word	0x08007ec3
 8007d04:	08007ec3 	.word	0x08007ec3
 8007d08:	08007dbf 	.word	0x08007dbf
 8007d0c:	08007ec3 	.word	0x08007ec3
 8007d10:	08007ec3 	.word	0x08007ec3
 8007d14:	08007ec3 	.word	0x08007ec3
 8007d18:	08007dff 	.word	0x08007dff
 8007d1c:	08007ec3 	.word	0x08007ec3
 8007d20:	08007ec3 	.word	0x08007ec3
 8007d24:	08007ec3 	.word	0x08007ec3
 8007d28:	08007e41 	.word	0x08007e41
 8007d2c:	08007ec3 	.word	0x08007ec3
 8007d30:	08007ec3 	.word	0x08007ec3
 8007d34:	08007ec3 	.word	0x08007ec3
 8007d38:	08007e81 	.word	0x08007e81
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	68b9      	ldr	r1, [r7, #8]
 8007d42:	4618      	mov	r0, r3
 8007d44:	f000 fa8a 	bl	800825c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	699a      	ldr	r2, [r3, #24]
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f042 0208 	orr.w	r2, r2, #8
 8007d56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	699a      	ldr	r2, [r3, #24]
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f022 0204 	bic.w	r2, r2, #4
 8007d66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	6999      	ldr	r1, [r3, #24]
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	691a      	ldr	r2, [r3, #16]
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	430a      	orrs	r2, r1
 8007d78:	619a      	str	r2, [r3, #24]
      break;
 8007d7a:	e0a3      	b.n	8007ec4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	68b9      	ldr	r1, [r7, #8]
 8007d82:	4618      	mov	r0, r3
 8007d84:	f000 fafa 	bl	800837c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	699a      	ldr	r2, [r3, #24]
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007d96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	699a      	ldr	r2, [r3, #24]
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007da6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	6999      	ldr	r1, [r3, #24]
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	691b      	ldr	r3, [r3, #16]
 8007db2:	021a      	lsls	r2, r3, #8
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	430a      	orrs	r2, r1
 8007dba:	619a      	str	r2, [r3, #24]
      break;
 8007dbc:	e082      	b.n	8007ec4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	68b9      	ldr	r1, [r7, #8]
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	f000 fb63 	bl	8008490 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	69da      	ldr	r2, [r3, #28]
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f042 0208 	orr.w	r2, r2, #8
 8007dd8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	69da      	ldr	r2, [r3, #28]
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f022 0204 	bic.w	r2, r2, #4
 8007de8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	69d9      	ldr	r1, [r3, #28]
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	691a      	ldr	r2, [r3, #16]
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	430a      	orrs	r2, r1
 8007dfa:	61da      	str	r2, [r3, #28]
      break;
 8007dfc:	e062      	b.n	8007ec4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	68b9      	ldr	r1, [r7, #8]
 8007e04:	4618      	mov	r0, r3
 8007e06:	f000 fbc9 	bl	800859c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	69da      	ldr	r2, [r3, #28]
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007e18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	69da      	ldr	r2, [r3, #28]
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	69d9      	ldr	r1, [r3, #28]
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	691b      	ldr	r3, [r3, #16]
 8007e34:	021a      	lsls	r2, r3, #8
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	430a      	orrs	r2, r1
 8007e3c:	61da      	str	r2, [r3, #28]
      break;
 8007e3e:	e041      	b.n	8007ec4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	68b9      	ldr	r1, [r7, #8]
 8007e46:	4618      	mov	r0, r3
 8007e48:	f000 fc10 	bl	800866c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f042 0208 	orr.w	r2, r2, #8
 8007e5a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f022 0204 	bic.w	r2, r2, #4
 8007e6a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	691a      	ldr	r2, [r3, #16]
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	430a      	orrs	r2, r1
 8007e7c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007e7e:	e021      	b.n	8007ec4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	68b9      	ldr	r1, [r7, #8]
 8007e86:	4618      	mov	r0, r3
 8007e88:	f000 fc52 	bl	8008730 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007e9a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007eaa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	691b      	ldr	r3, [r3, #16]
 8007eb6:	021a      	lsls	r2, r3, #8
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	430a      	orrs	r2, r1
 8007ebe:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007ec0:	e000      	b.n	8007ec4 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8007ec2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ecc:	2300      	movs	r3, #0
}
 8007ece:	4618      	mov	r0, r3
 8007ed0:	3710      	adds	r7, #16
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	bd80      	pop	{r7, pc}
 8007ed6:	bf00      	nop

08007ed8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b084      	sub	sp, #16
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
 8007ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ee8:	2b01      	cmp	r3, #1
 8007eea:	d101      	bne.n	8007ef0 <HAL_TIM_ConfigClockSource+0x18>
 8007eec:	2302      	movs	r3, #2
 8007eee:	e0db      	b.n	80080a8 <HAL_TIM_ConfigClockSource+0x1d0>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2202      	movs	r2, #2
 8007efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	689b      	ldr	r3, [r3, #8]
 8007f06:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007f08:	68fa      	ldr	r2, [r7, #12]
 8007f0a:	4b69      	ldr	r3, [pc, #420]	; (80080b0 <HAL_TIM_ConfigClockSource+0x1d8>)
 8007f0c:	4013      	ands	r3, r2
 8007f0e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007f16:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	68fa      	ldr	r2, [r7, #12]
 8007f1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	4a63      	ldr	r2, [pc, #396]	; (80080b4 <HAL_TIM_ConfigClockSource+0x1dc>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	f000 80a9 	beq.w	800807e <HAL_TIM_ConfigClockSource+0x1a6>
 8007f2c:	4a61      	ldr	r2, [pc, #388]	; (80080b4 <HAL_TIM_ConfigClockSource+0x1dc>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	f200 80ae 	bhi.w	8008090 <HAL_TIM_ConfigClockSource+0x1b8>
 8007f34:	4a60      	ldr	r2, [pc, #384]	; (80080b8 <HAL_TIM_ConfigClockSource+0x1e0>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	f000 80a1 	beq.w	800807e <HAL_TIM_ConfigClockSource+0x1a6>
 8007f3c:	4a5e      	ldr	r2, [pc, #376]	; (80080b8 <HAL_TIM_ConfigClockSource+0x1e0>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	f200 80a6 	bhi.w	8008090 <HAL_TIM_ConfigClockSource+0x1b8>
 8007f44:	4a5d      	ldr	r2, [pc, #372]	; (80080bc <HAL_TIM_ConfigClockSource+0x1e4>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	f000 8099 	beq.w	800807e <HAL_TIM_ConfigClockSource+0x1a6>
 8007f4c:	4a5b      	ldr	r2, [pc, #364]	; (80080bc <HAL_TIM_ConfigClockSource+0x1e4>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	f200 809e 	bhi.w	8008090 <HAL_TIM_ConfigClockSource+0x1b8>
 8007f54:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007f58:	f000 8091 	beq.w	800807e <HAL_TIM_ConfigClockSource+0x1a6>
 8007f5c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007f60:	f200 8096 	bhi.w	8008090 <HAL_TIM_ConfigClockSource+0x1b8>
 8007f64:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f68:	f000 8089 	beq.w	800807e <HAL_TIM_ConfigClockSource+0x1a6>
 8007f6c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f70:	f200 808e 	bhi.w	8008090 <HAL_TIM_ConfigClockSource+0x1b8>
 8007f74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f78:	d03e      	beq.n	8007ff8 <HAL_TIM_ConfigClockSource+0x120>
 8007f7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f7e:	f200 8087 	bhi.w	8008090 <HAL_TIM_ConfigClockSource+0x1b8>
 8007f82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f86:	f000 8085 	beq.w	8008094 <HAL_TIM_ConfigClockSource+0x1bc>
 8007f8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f8e:	d87f      	bhi.n	8008090 <HAL_TIM_ConfigClockSource+0x1b8>
 8007f90:	2b70      	cmp	r3, #112	; 0x70
 8007f92:	d01a      	beq.n	8007fca <HAL_TIM_ConfigClockSource+0xf2>
 8007f94:	2b70      	cmp	r3, #112	; 0x70
 8007f96:	d87b      	bhi.n	8008090 <HAL_TIM_ConfigClockSource+0x1b8>
 8007f98:	2b60      	cmp	r3, #96	; 0x60
 8007f9a:	d050      	beq.n	800803e <HAL_TIM_ConfigClockSource+0x166>
 8007f9c:	2b60      	cmp	r3, #96	; 0x60
 8007f9e:	d877      	bhi.n	8008090 <HAL_TIM_ConfigClockSource+0x1b8>
 8007fa0:	2b50      	cmp	r3, #80	; 0x50
 8007fa2:	d03c      	beq.n	800801e <HAL_TIM_ConfigClockSource+0x146>
 8007fa4:	2b50      	cmp	r3, #80	; 0x50
 8007fa6:	d873      	bhi.n	8008090 <HAL_TIM_ConfigClockSource+0x1b8>
 8007fa8:	2b40      	cmp	r3, #64	; 0x40
 8007faa:	d058      	beq.n	800805e <HAL_TIM_ConfigClockSource+0x186>
 8007fac:	2b40      	cmp	r3, #64	; 0x40
 8007fae:	d86f      	bhi.n	8008090 <HAL_TIM_ConfigClockSource+0x1b8>
 8007fb0:	2b30      	cmp	r3, #48	; 0x30
 8007fb2:	d064      	beq.n	800807e <HAL_TIM_ConfigClockSource+0x1a6>
 8007fb4:	2b30      	cmp	r3, #48	; 0x30
 8007fb6:	d86b      	bhi.n	8008090 <HAL_TIM_ConfigClockSource+0x1b8>
 8007fb8:	2b20      	cmp	r3, #32
 8007fba:	d060      	beq.n	800807e <HAL_TIM_ConfigClockSource+0x1a6>
 8007fbc:	2b20      	cmp	r3, #32
 8007fbe:	d867      	bhi.n	8008090 <HAL_TIM_ConfigClockSource+0x1b8>
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d05c      	beq.n	800807e <HAL_TIM_ConfigClockSource+0x1a6>
 8007fc4:	2b10      	cmp	r3, #16
 8007fc6:	d05a      	beq.n	800807e <HAL_TIM_ConfigClockSource+0x1a6>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007fc8:	e062      	b.n	8008090 <HAL_TIM_ConfigClockSource+0x1b8>
      TIM_ETR_SetConfig(htim->Instance,
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6818      	ldr	r0, [r3, #0]
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	6899      	ldr	r1, [r3, #8]
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	685a      	ldr	r2, [r3, #4]
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	68db      	ldr	r3, [r3, #12]
 8007fda:	f000 fc8b 	bl	80088f4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	689b      	ldr	r3, [r3, #8]
 8007fe4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007fec:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	68fa      	ldr	r2, [r7, #12]
 8007ff4:	609a      	str	r2, [r3, #8]
      break;
 8007ff6:	e04e      	b.n	8008096 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_ETR_SetConfig(htim->Instance,
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6818      	ldr	r0, [r3, #0]
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	6899      	ldr	r1, [r3, #8]
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	685a      	ldr	r2, [r3, #4]
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	68db      	ldr	r3, [r3, #12]
 8008008:	f000 fc74 	bl	80088f4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	689a      	ldr	r2, [r3, #8]
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800801a:	609a      	str	r2, [r3, #8]
      break;
 800801c:	e03b      	b.n	8008096 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6818      	ldr	r0, [r3, #0]
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	6859      	ldr	r1, [r3, #4]
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	68db      	ldr	r3, [r3, #12]
 800802a:	461a      	mov	r2, r3
 800802c:	f000 fbe4 	bl	80087f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	2150      	movs	r1, #80	; 0x50
 8008036:	4618      	mov	r0, r3
 8008038:	f000 fc3e 	bl	80088b8 <TIM_ITRx_SetConfig>
      break;
 800803c:	e02b      	b.n	8008096 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6818      	ldr	r0, [r3, #0]
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	6859      	ldr	r1, [r3, #4]
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	68db      	ldr	r3, [r3, #12]
 800804a:	461a      	mov	r2, r3
 800804c:	f000 fc03 	bl	8008856 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	2160      	movs	r1, #96	; 0x60
 8008056:	4618      	mov	r0, r3
 8008058:	f000 fc2e 	bl	80088b8 <TIM_ITRx_SetConfig>
      break;
 800805c:	e01b      	b.n	8008096 <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6818      	ldr	r0, [r3, #0]
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	6859      	ldr	r1, [r3, #4]
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	68db      	ldr	r3, [r3, #12]
 800806a:	461a      	mov	r2, r3
 800806c:	f000 fbc4 	bl	80087f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	2140      	movs	r1, #64	; 0x40
 8008076:	4618      	mov	r0, r3
 8008078:	f000 fc1e 	bl	80088b8 <TIM_ITRx_SetConfig>
      break;
 800807c:	e00b      	b.n	8008096 <HAL_TIM_ConfigClockSource+0x1be>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681a      	ldr	r2, [r3, #0]
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	4619      	mov	r1, r3
 8008088:	4610      	mov	r0, r2
 800808a:	f000 fc15 	bl	80088b8 <TIM_ITRx_SetConfig>
        break;
 800808e:	e002      	b.n	8008096 <HAL_TIM_ConfigClockSource+0x1be>
      break;
 8008090:	bf00      	nop
 8008092:	e000      	b.n	8008096 <HAL_TIM_ConfigClockSource+0x1be>
      break;
 8008094:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2201      	movs	r2, #1
 800809a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2200      	movs	r2, #0
 80080a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80080a6:	2300      	movs	r3, #0
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	3710      	adds	r7, #16
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}
 80080b0:	ffceff88 	.word	0xffceff88
 80080b4:	00100040 	.word	0x00100040
 80080b8:	00100030 	.word	0x00100030
 80080bc:	00100020 	.word	0x00100020

080080c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b083      	sub	sp, #12
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80080c8:	bf00      	nop
 80080ca:	370c      	adds	r7, #12
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr

080080d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80080d4:	b480      	push	{r7}
 80080d6:	b083      	sub	sp, #12
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80080dc:	bf00      	nop
 80080de:	370c      	adds	r7, #12
 80080e0:	46bd      	mov	sp, r7
 80080e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e6:	4770      	bx	lr

080080e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b083      	sub	sp, #12
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80080f0:	bf00      	nop
 80080f2:	370c      	adds	r7, #12
 80080f4:	46bd      	mov	sp, r7
 80080f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fa:	4770      	bx	lr

080080fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80080fc:	b480      	push	{r7}
 80080fe:	b083      	sub	sp, #12
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008104:	bf00      	nop
 8008106:	370c      	adds	r7, #12
 8008108:	46bd      	mov	sp, r7
 800810a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810e:	4770      	bx	lr

08008110 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008110:	b480      	push	{r7}
 8008112:	b085      	sub	sp, #20
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
 8008118:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	4a44      	ldr	r2, [pc, #272]	; (8008234 <TIM_Base_SetConfig+0x124>)
 8008124:	4293      	cmp	r3, r2
 8008126:	d013      	beq.n	8008150 <TIM_Base_SetConfig+0x40>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800812e:	d00f      	beq.n	8008150 <TIM_Base_SetConfig+0x40>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	4a41      	ldr	r2, [pc, #260]	; (8008238 <TIM_Base_SetConfig+0x128>)
 8008134:	4293      	cmp	r3, r2
 8008136:	d00b      	beq.n	8008150 <TIM_Base_SetConfig+0x40>
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	4a40      	ldr	r2, [pc, #256]	; (800823c <TIM_Base_SetConfig+0x12c>)
 800813c:	4293      	cmp	r3, r2
 800813e:	d007      	beq.n	8008150 <TIM_Base_SetConfig+0x40>
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	4a3f      	ldr	r2, [pc, #252]	; (8008240 <TIM_Base_SetConfig+0x130>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d003      	beq.n	8008150 <TIM_Base_SetConfig+0x40>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	4a3e      	ldr	r2, [pc, #248]	; (8008244 <TIM_Base_SetConfig+0x134>)
 800814c:	4293      	cmp	r3, r2
 800814e:	d108      	bne.n	8008162 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008156:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	685b      	ldr	r3, [r3, #4]
 800815c:	68fa      	ldr	r2, [r7, #12]
 800815e:	4313      	orrs	r3, r2
 8008160:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	4a33      	ldr	r2, [pc, #204]	; (8008234 <TIM_Base_SetConfig+0x124>)
 8008166:	4293      	cmp	r3, r2
 8008168:	d027      	beq.n	80081ba <TIM_Base_SetConfig+0xaa>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008170:	d023      	beq.n	80081ba <TIM_Base_SetConfig+0xaa>
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	4a30      	ldr	r2, [pc, #192]	; (8008238 <TIM_Base_SetConfig+0x128>)
 8008176:	4293      	cmp	r3, r2
 8008178:	d01f      	beq.n	80081ba <TIM_Base_SetConfig+0xaa>
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	4a2f      	ldr	r2, [pc, #188]	; (800823c <TIM_Base_SetConfig+0x12c>)
 800817e:	4293      	cmp	r3, r2
 8008180:	d01b      	beq.n	80081ba <TIM_Base_SetConfig+0xaa>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	4a2e      	ldr	r2, [pc, #184]	; (8008240 <TIM_Base_SetConfig+0x130>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d017      	beq.n	80081ba <TIM_Base_SetConfig+0xaa>
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	4a2d      	ldr	r2, [pc, #180]	; (8008244 <TIM_Base_SetConfig+0x134>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d013      	beq.n	80081ba <TIM_Base_SetConfig+0xaa>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	4a2c      	ldr	r2, [pc, #176]	; (8008248 <TIM_Base_SetConfig+0x138>)
 8008196:	4293      	cmp	r3, r2
 8008198:	d00f      	beq.n	80081ba <TIM_Base_SetConfig+0xaa>
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	4a2b      	ldr	r2, [pc, #172]	; (800824c <TIM_Base_SetConfig+0x13c>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d00b      	beq.n	80081ba <TIM_Base_SetConfig+0xaa>
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	4a2a      	ldr	r2, [pc, #168]	; (8008250 <TIM_Base_SetConfig+0x140>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d007      	beq.n	80081ba <TIM_Base_SetConfig+0xaa>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	4a29      	ldr	r2, [pc, #164]	; (8008254 <TIM_Base_SetConfig+0x144>)
 80081ae:	4293      	cmp	r3, r2
 80081b0:	d003      	beq.n	80081ba <TIM_Base_SetConfig+0xaa>
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	4a28      	ldr	r2, [pc, #160]	; (8008258 <TIM_Base_SetConfig+0x148>)
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d108      	bne.n	80081cc <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80081c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	68db      	ldr	r3, [r3, #12]
 80081c6:	68fa      	ldr	r2, [r7, #12]
 80081c8:	4313      	orrs	r3, r2
 80081ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	695b      	ldr	r3, [r3, #20]
 80081d6:	4313      	orrs	r3, r2
 80081d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	68fa      	ldr	r2, [r7, #12]
 80081de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	689a      	ldr	r2, [r3, #8]
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	681a      	ldr	r2, [r3, #0]
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	4a10      	ldr	r2, [pc, #64]	; (8008234 <TIM_Base_SetConfig+0x124>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d00f      	beq.n	8008218 <TIM_Base_SetConfig+0x108>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	4a12      	ldr	r2, [pc, #72]	; (8008244 <TIM_Base_SetConfig+0x134>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d00b      	beq.n	8008218 <TIM_Base_SetConfig+0x108>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	4a11      	ldr	r2, [pc, #68]	; (8008248 <TIM_Base_SetConfig+0x138>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d007      	beq.n	8008218 <TIM_Base_SetConfig+0x108>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	4a10      	ldr	r2, [pc, #64]	; (800824c <TIM_Base_SetConfig+0x13c>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d003      	beq.n	8008218 <TIM_Base_SetConfig+0x108>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	4a0f      	ldr	r2, [pc, #60]	; (8008250 <TIM_Base_SetConfig+0x140>)
 8008214:	4293      	cmp	r3, r2
 8008216:	d103      	bne.n	8008220 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	691a      	ldr	r2, [r3, #16]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2201      	movs	r2, #1
 8008224:	615a      	str	r2, [r3, #20]
}
 8008226:	bf00      	nop
 8008228:	3714      	adds	r7, #20
 800822a:	46bd      	mov	sp, r7
 800822c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008230:	4770      	bx	lr
 8008232:	bf00      	nop
 8008234:	40010000 	.word	0x40010000
 8008238:	40000400 	.word	0x40000400
 800823c:	40000800 	.word	0x40000800
 8008240:	40000c00 	.word	0x40000c00
 8008244:	40010400 	.word	0x40010400
 8008248:	40014000 	.word	0x40014000
 800824c:	40014400 	.word	0x40014400
 8008250:	40014800 	.word	0x40014800
 8008254:	4000e000 	.word	0x4000e000
 8008258:	4000e400 	.word	0x4000e400

0800825c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800825c:	b480      	push	{r7}
 800825e:	b087      	sub	sp, #28
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
 8008264:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6a1b      	ldr	r3, [r3, #32]
 800826a:	f023 0201 	bic.w	r2, r3, #1
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6a1b      	ldr	r3, [r3, #32]
 8008276:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	685b      	ldr	r3, [r3, #4]
 800827c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	699b      	ldr	r3, [r3, #24]
 8008282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008284:	68fa      	ldr	r2, [r7, #12]
 8008286:	4b37      	ldr	r3, [pc, #220]	; (8008364 <TIM_OC1_SetConfig+0x108>)
 8008288:	4013      	ands	r3, r2
 800828a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f023 0303 	bic.w	r3, r3, #3
 8008292:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	68fa      	ldr	r2, [r7, #12]
 800829a:	4313      	orrs	r3, r2
 800829c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800829e:	697b      	ldr	r3, [r7, #20]
 80082a0:	f023 0302 	bic.w	r3, r3, #2
 80082a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	689b      	ldr	r3, [r3, #8]
 80082aa:	697a      	ldr	r2, [r7, #20]
 80082ac:	4313      	orrs	r3, r2
 80082ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	4a2d      	ldr	r2, [pc, #180]	; (8008368 <TIM_OC1_SetConfig+0x10c>)
 80082b4:	4293      	cmp	r3, r2
 80082b6:	d00f      	beq.n	80082d8 <TIM_OC1_SetConfig+0x7c>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	4a2c      	ldr	r2, [pc, #176]	; (800836c <TIM_OC1_SetConfig+0x110>)
 80082bc:	4293      	cmp	r3, r2
 80082be:	d00b      	beq.n	80082d8 <TIM_OC1_SetConfig+0x7c>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	4a2b      	ldr	r2, [pc, #172]	; (8008370 <TIM_OC1_SetConfig+0x114>)
 80082c4:	4293      	cmp	r3, r2
 80082c6:	d007      	beq.n	80082d8 <TIM_OC1_SetConfig+0x7c>
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	4a2a      	ldr	r2, [pc, #168]	; (8008374 <TIM_OC1_SetConfig+0x118>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d003      	beq.n	80082d8 <TIM_OC1_SetConfig+0x7c>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	4a29      	ldr	r2, [pc, #164]	; (8008378 <TIM_OC1_SetConfig+0x11c>)
 80082d4:	4293      	cmp	r3, r2
 80082d6:	d10c      	bne.n	80082f2 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	f023 0308 	bic.w	r3, r3, #8
 80082de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	68db      	ldr	r3, [r3, #12]
 80082e4:	697a      	ldr	r2, [r7, #20]
 80082e6:	4313      	orrs	r3, r2
 80082e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	f023 0304 	bic.w	r3, r3, #4
 80082f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	4a1c      	ldr	r2, [pc, #112]	; (8008368 <TIM_OC1_SetConfig+0x10c>)
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d00f      	beq.n	800831a <TIM_OC1_SetConfig+0xbe>
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	4a1b      	ldr	r2, [pc, #108]	; (800836c <TIM_OC1_SetConfig+0x110>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d00b      	beq.n	800831a <TIM_OC1_SetConfig+0xbe>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	4a1a      	ldr	r2, [pc, #104]	; (8008370 <TIM_OC1_SetConfig+0x114>)
 8008306:	4293      	cmp	r3, r2
 8008308:	d007      	beq.n	800831a <TIM_OC1_SetConfig+0xbe>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	4a19      	ldr	r2, [pc, #100]	; (8008374 <TIM_OC1_SetConfig+0x118>)
 800830e:	4293      	cmp	r3, r2
 8008310:	d003      	beq.n	800831a <TIM_OC1_SetConfig+0xbe>
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	4a18      	ldr	r2, [pc, #96]	; (8008378 <TIM_OC1_SetConfig+0x11c>)
 8008316:	4293      	cmp	r3, r2
 8008318:	d111      	bne.n	800833e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800831a:	693b      	ldr	r3, [r7, #16]
 800831c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008320:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008322:	693b      	ldr	r3, [r7, #16]
 8008324:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008328:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	695b      	ldr	r3, [r3, #20]
 800832e:	693a      	ldr	r2, [r7, #16]
 8008330:	4313      	orrs	r3, r2
 8008332:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	699b      	ldr	r3, [r3, #24]
 8008338:	693a      	ldr	r2, [r7, #16]
 800833a:	4313      	orrs	r3, r2
 800833c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	693a      	ldr	r2, [r7, #16]
 8008342:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	68fa      	ldr	r2, [r7, #12]
 8008348:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	685a      	ldr	r2, [r3, #4]
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	697a      	ldr	r2, [r7, #20]
 8008356:	621a      	str	r2, [r3, #32]
}
 8008358:	bf00      	nop
 800835a:	371c      	adds	r7, #28
 800835c:	46bd      	mov	sp, r7
 800835e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008362:	4770      	bx	lr
 8008364:	fffeff8f 	.word	0xfffeff8f
 8008368:	40010000 	.word	0x40010000
 800836c:	40010400 	.word	0x40010400
 8008370:	40014000 	.word	0x40014000
 8008374:	40014400 	.word	0x40014400
 8008378:	40014800 	.word	0x40014800

0800837c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800837c:	b480      	push	{r7}
 800837e:	b087      	sub	sp, #28
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6a1b      	ldr	r3, [r3, #32]
 800838a:	f023 0210 	bic.w	r2, r3, #16
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6a1b      	ldr	r3, [r3, #32]
 8008396:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	685b      	ldr	r3, [r3, #4]
 800839c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	699b      	ldr	r3, [r3, #24]
 80083a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80083a4:	68fa      	ldr	r2, [r7, #12]
 80083a6:	4b34      	ldr	r3, [pc, #208]	; (8008478 <TIM_OC2_SetConfig+0xfc>)
 80083a8:	4013      	ands	r3, r2
 80083aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80083b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	021b      	lsls	r3, r3, #8
 80083ba:	68fa      	ldr	r2, [r7, #12]
 80083bc:	4313      	orrs	r3, r2
 80083be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	f023 0320 	bic.w	r3, r3, #32
 80083c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	689b      	ldr	r3, [r3, #8]
 80083cc:	011b      	lsls	r3, r3, #4
 80083ce:	697a      	ldr	r2, [r7, #20]
 80083d0:	4313      	orrs	r3, r2
 80083d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	4a29      	ldr	r2, [pc, #164]	; (800847c <TIM_OC2_SetConfig+0x100>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d003      	beq.n	80083e4 <TIM_OC2_SetConfig+0x68>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	4a28      	ldr	r2, [pc, #160]	; (8008480 <TIM_OC2_SetConfig+0x104>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d10d      	bne.n	8008400 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80083e4:	697b      	ldr	r3, [r7, #20]
 80083e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80083ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	68db      	ldr	r3, [r3, #12]
 80083f0:	011b      	lsls	r3, r3, #4
 80083f2:	697a      	ldr	r2, [r7, #20]
 80083f4:	4313      	orrs	r3, r2
 80083f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80083f8:	697b      	ldr	r3, [r7, #20]
 80083fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80083fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	4a1e      	ldr	r2, [pc, #120]	; (800847c <TIM_OC2_SetConfig+0x100>)
 8008404:	4293      	cmp	r3, r2
 8008406:	d00f      	beq.n	8008428 <TIM_OC2_SetConfig+0xac>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	4a1d      	ldr	r2, [pc, #116]	; (8008480 <TIM_OC2_SetConfig+0x104>)
 800840c:	4293      	cmp	r3, r2
 800840e:	d00b      	beq.n	8008428 <TIM_OC2_SetConfig+0xac>
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	4a1c      	ldr	r2, [pc, #112]	; (8008484 <TIM_OC2_SetConfig+0x108>)
 8008414:	4293      	cmp	r3, r2
 8008416:	d007      	beq.n	8008428 <TIM_OC2_SetConfig+0xac>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	4a1b      	ldr	r2, [pc, #108]	; (8008488 <TIM_OC2_SetConfig+0x10c>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d003      	beq.n	8008428 <TIM_OC2_SetConfig+0xac>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	4a1a      	ldr	r2, [pc, #104]	; (800848c <TIM_OC2_SetConfig+0x110>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d113      	bne.n	8008450 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800842e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008430:	693b      	ldr	r3, [r7, #16]
 8008432:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008436:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	695b      	ldr	r3, [r3, #20]
 800843c:	009b      	lsls	r3, r3, #2
 800843e:	693a      	ldr	r2, [r7, #16]
 8008440:	4313      	orrs	r3, r2
 8008442:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	699b      	ldr	r3, [r3, #24]
 8008448:	009b      	lsls	r3, r3, #2
 800844a:	693a      	ldr	r2, [r7, #16]
 800844c:	4313      	orrs	r3, r2
 800844e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	693a      	ldr	r2, [r7, #16]
 8008454:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	68fa      	ldr	r2, [r7, #12]
 800845a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	685a      	ldr	r2, [r3, #4]
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	697a      	ldr	r2, [r7, #20]
 8008468:	621a      	str	r2, [r3, #32]
}
 800846a:	bf00      	nop
 800846c:	371c      	adds	r7, #28
 800846e:	46bd      	mov	sp, r7
 8008470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008474:	4770      	bx	lr
 8008476:	bf00      	nop
 8008478:	feff8fff 	.word	0xfeff8fff
 800847c:	40010000 	.word	0x40010000
 8008480:	40010400 	.word	0x40010400
 8008484:	40014000 	.word	0x40014000
 8008488:	40014400 	.word	0x40014400
 800848c:	40014800 	.word	0x40014800

08008490 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008490:	b480      	push	{r7}
 8008492:	b087      	sub	sp, #28
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]
 8008498:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6a1b      	ldr	r3, [r3, #32]
 800849e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6a1b      	ldr	r3, [r3, #32]
 80084aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	69db      	ldr	r3, [r3, #28]
 80084b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	f023 0303 	bic.w	r3, r3, #3
 80084c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	68fa      	ldr	r2, [r7, #12]
 80084ce:	4313      	orrs	r3, r2
 80084d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80084d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	021b      	lsls	r3, r3, #8
 80084e0:	697a      	ldr	r2, [r7, #20]
 80084e2:	4313      	orrs	r3, r2
 80084e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	4a27      	ldr	r2, [pc, #156]	; (8008588 <TIM_OC3_SetConfig+0xf8>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d003      	beq.n	80084f6 <TIM_OC3_SetConfig+0x66>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	4a26      	ldr	r2, [pc, #152]	; (800858c <TIM_OC3_SetConfig+0xfc>)
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d10d      	bne.n	8008512 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80084f6:	697b      	ldr	r3, [r7, #20]
 80084f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80084fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	68db      	ldr	r3, [r3, #12]
 8008502:	021b      	lsls	r3, r3, #8
 8008504:	697a      	ldr	r2, [r7, #20]
 8008506:	4313      	orrs	r3, r2
 8008508:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800850a:	697b      	ldr	r3, [r7, #20]
 800850c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008510:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	4a1c      	ldr	r2, [pc, #112]	; (8008588 <TIM_OC3_SetConfig+0xf8>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d00f      	beq.n	800853a <TIM_OC3_SetConfig+0xaa>
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	4a1b      	ldr	r2, [pc, #108]	; (800858c <TIM_OC3_SetConfig+0xfc>)
 800851e:	4293      	cmp	r3, r2
 8008520:	d00b      	beq.n	800853a <TIM_OC3_SetConfig+0xaa>
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	4a1a      	ldr	r2, [pc, #104]	; (8008590 <TIM_OC3_SetConfig+0x100>)
 8008526:	4293      	cmp	r3, r2
 8008528:	d007      	beq.n	800853a <TIM_OC3_SetConfig+0xaa>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	4a19      	ldr	r2, [pc, #100]	; (8008594 <TIM_OC3_SetConfig+0x104>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d003      	beq.n	800853a <TIM_OC3_SetConfig+0xaa>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	4a18      	ldr	r2, [pc, #96]	; (8008598 <TIM_OC3_SetConfig+0x108>)
 8008536:	4293      	cmp	r3, r2
 8008538:	d113      	bne.n	8008562 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800853a:	693b      	ldr	r3, [r7, #16]
 800853c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008540:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008542:	693b      	ldr	r3, [r7, #16]
 8008544:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008548:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	695b      	ldr	r3, [r3, #20]
 800854e:	011b      	lsls	r3, r3, #4
 8008550:	693a      	ldr	r2, [r7, #16]
 8008552:	4313      	orrs	r3, r2
 8008554:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	699b      	ldr	r3, [r3, #24]
 800855a:	011b      	lsls	r3, r3, #4
 800855c:	693a      	ldr	r2, [r7, #16]
 800855e:	4313      	orrs	r3, r2
 8008560:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	693a      	ldr	r2, [r7, #16]
 8008566:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	68fa      	ldr	r2, [r7, #12]
 800856c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	685a      	ldr	r2, [r3, #4]
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	697a      	ldr	r2, [r7, #20]
 800857a:	621a      	str	r2, [r3, #32]
}
 800857c:	bf00      	nop
 800857e:	371c      	adds	r7, #28
 8008580:	46bd      	mov	sp, r7
 8008582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008586:	4770      	bx	lr
 8008588:	40010000 	.word	0x40010000
 800858c:	40010400 	.word	0x40010400
 8008590:	40014000 	.word	0x40014000
 8008594:	40014400 	.word	0x40014400
 8008598:	40014800 	.word	0x40014800

0800859c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800859c:	b480      	push	{r7}
 800859e:	b087      	sub	sp, #28
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
 80085a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6a1b      	ldr	r3, [r3, #32]
 80085aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6a1b      	ldr	r3, [r3, #32]
 80085b6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	69db      	ldr	r3, [r3, #28]
 80085c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80085ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80085d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	021b      	lsls	r3, r3, #8
 80085da:	68fa      	ldr	r2, [r7, #12]
 80085dc:	4313      	orrs	r3, r2
 80085de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80085e0:	693b      	ldr	r3, [r7, #16]
 80085e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80085e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	689b      	ldr	r3, [r3, #8]
 80085ec:	031b      	lsls	r3, r3, #12
 80085ee:	693a      	ldr	r2, [r7, #16]
 80085f0:	4313      	orrs	r3, r2
 80085f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	4a18      	ldr	r2, [pc, #96]	; (8008658 <TIM_OC4_SetConfig+0xbc>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d00f      	beq.n	800861c <TIM_OC4_SetConfig+0x80>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	4a17      	ldr	r2, [pc, #92]	; (800865c <TIM_OC4_SetConfig+0xc0>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d00b      	beq.n	800861c <TIM_OC4_SetConfig+0x80>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	4a16      	ldr	r2, [pc, #88]	; (8008660 <TIM_OC4_SetConfig+0xc4>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d007      	beq.n	800861c <TIM_OC4_SetConfig+0x80>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	4a15      	ldr	r2, [pc, #84]	; (8008664 <TIM_OC4_SetConfig+0xc8>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d003      	beq.n	800861c <TIM_OC4_SetConfig+0x80>
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	4a14      	ldr	r2, [pc, #80]	; (8008668 <TIM_OC4_SetConfig+0xcc>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d109      	bne.n	8008630 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800861c:	697b      	ldr	r3, [r7, #20]
 800861e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008622:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	695b      	ldr	r3, [r3, #20]
 8008628:	019b      	lsls	r3, r3, #6
 800862a:	697a      	ldr	r2, [r7, #20]
 800862c:	4313      	orrs	r3, r2
 800862e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	697a      	ldr	r2, [r7, #20]
 8008634:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	68fa      	ldr	r2, [r7, #12]
 800863a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	685a      	ldr	r2, [r3, #4]
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	693a      	ldr	r2, [r7, #16]
 8008648:	621a      	str	r2, [r3, #32]
}
 800864a:	bf00      	nop
 800864c:	371c      	adds	r7, #28
 800864e:	46bd      	mov	sp, r7
 8008650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008654:	4770      	bx	lr
 8008656:	bf00      	nop
 8008658:	40010000 	.word	0x40010000
 800865c:	40010400 	.word	0x40010400
 8008660:	40014000 	.word	0x40014000
 8008664:	40014400 	.word	0x40014400
 8008668:	40014800 	.word	0x40014800

0800866c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800866c:	b480      	push	{r7}
 800866e:	b087      	sub	sp, #28
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
 8008674:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6a1b      	ldr	r3, [r3, #32]
 800867a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6a1b      	ldr	r3, [r3, #32]
 8008686:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	685b      	ldr	r3, [r3, #4]
 800868c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800869a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	68fa      	ldr	r2, [r7, #12]
 80086a2:	4313      	orrs	r3, r2
 80086a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80086a6:	693b      	ldr	r3, [r7, #16]
 80086a8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80086ac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	689b      	ldr	r3, [r3, #8]
 80086b2:	041b      	lsls	r3, r3, #16
 80086b4:	693a      	ldr	r2, [r7, #16]
 80086b6:	4313      	orrs	r3, r2
 80086b8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	4a17      	ldr	r2, [pc, #92]	; (800871c <TIM_OC5_SetConfig+0xb0>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d00f      	beq.n	80086e2 <TIM_OC5_SetConfig+0x76>
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	4a16      	ldr	r2, [pc, #88]	; (8008720 <TIM_OC5_SetConfig+0xb4>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d00b      	beq.n	80086e2 <TIM_OC5_SetConfig+0x76>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	4a15      	ldr	r2, [pc, #84]	; (8008724 <TIM_OC5_SetConfig+0xb8>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d007      	beq.n	80086e2 <TIM_OC5_SetConfig+0x76>
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	4a14      	ldr	r2, [pc, #80]	; (8008728 <TIM_OC5_SetConfig+0xbc>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d003      	beq.n	80086e2 <TIM_OC5_SetConfig+0x76>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	4a13      	ldr	r2, [pc, #76]	; (800872c <TIM_OC5_SetConfig+0xc0>)
 80086de:	4293      	cmp	r3, r2
 80086e0:	d109      	bne.n	80086f6 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80086e8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	695b      	ldr	r3, [r3, #20]
 80086ee:	021b      	lsls	r3, r3, #8
 80086f0:	697a      	ldr	r2, [r7, #20]
 80086f2:	4313      	orrs	r3, r2
 80086f4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	697a      	ldr	r2, [r7, #20]
 80086fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	68fa      	ldr	r2, [r7, #12]
 8008700:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	685a      	ldr	r2, [r3, #4]
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	693a      	ldr	r2, [r7, #16]
 800870e:	621a      	str	r2, [r3, #32]
}
 8008710:	bf00      	nop
 8008712:	371c      	adds	r7, #28
 8008714:	46bd      	mov	sp, r7
 8008716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871a:	4770      	bx	lr
 800871c:	40010000 	.word	0x40010000
 8008720:	40010400 	.word	0x40010400
 8008724:	40014000 	.word	0x40014000
 8008728:	40014400 	.word	0x40014400
 800872c:	40014800 	.word	0x40014800

08008730 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008730:	b480      	push	{r7}
 8008732:	b087      	sub	sp, #28
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
 8008738:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6a1b      	ldr	r3, [r3, #32]
 800873e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6a1b      	ldr	r3, [r3, #32]
 800874a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	685b      	ldr	r3, [r3, #4]
 8008750:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800875e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008760:	683b      	ldr	r3, [r7, #0]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	021b      	lsls	r3, r3, #8
 8008766:	68fa      	ldr	r2, [r7, #12]
 8008768:	4313      	orrs	r3, r2
 800876a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800876c:	693b      	ldr	r3, [r7, #16]
 800876e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008772:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	689b      	ldr	r3, [r3, #8]
 8008778:	051b      	lsls	r3, r3, #20
 800877a:	693a      	ldr	r2, [r7, #16]
 800877c:	4313      	orrs	r3, r2
 800877e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	4a18      	ldr	r2, [pc, #96]	; (80087e4 <TIM_OC6_SetConfig+0xb4>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d00f      	beq.n	80087a8 <TIM_OC6_SetConfig+0x78>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	4a17      	ldr	r2, [pc, #92]	; (80087e8 <TIM_OC6_SetConfig+0xb8>)
 800878c:	4293      	cmp	r3, r2
 800878e:	d00b      	beq.n	80087a8 <TIM_OC6_SetConfig+0x78>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	4a16      	ldr	r2, [pc, #88]	; (80087ec <TIM_OC6_SetConfig+0xbc>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d007      	beq.n	80087a8 <TIM_OC6_SetConfig+0x78>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	4a15      	ldr	r2, [pc, #84]	; (80087f0 <TIM_OC6_SetConfig+0xc0>)
 800879c:	4293      	cmp	r3, r2
 800879e:	d003      	beq.n	80087a8 <TIM_OC6_SetConfig+0x78>
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	4a14      	ldr	r2, [pc, #80]	; (80087f4 <TIM_OC6_SetConfig+0xc4>)
 80087a4:	4293      	cmp	r3, r2
 80087a6:	d109      	bne.n	80087bc <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80087a8:	697b      	ldr	r3, [r7, #20]
 80087aa:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80087ae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	695b      	ldr	r3, [r3, #20]
 80087b4:	029b      	lsls	r3, r3, #10
 80087b6:	697a      	ldr	r2, [r7, #20]
 80087b8:	4313      	orrs	r3, r2
 80087ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	697a      	ldr	r2, [r7, #20]
 80087c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	68fa      	ldr	r2, [r7, #12]
 80087c6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	685a      	ldr	r2, [r3, #4]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	693a      	ldr	r2, [r7, #16]
 80087d4:	621a      	str	r2, [r3, #32]
}
 80087d6:	bf00      	nop
 80087d8:	371c      	adds	r7, #28
 80087da:	46bd      	mov	sp, r7
 80087dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e0:	4770      	bx	lr
 80087e2:	bf00      	nop
 80087e4:	40010000 	.word	0x40010000
 80087e8:	40010400 	.word	0x40010400
 80087ec:	40014000 	.word	0x40014000
 80087f0:	40014400 	.word	0x40014400
 80087f4:	40014800 	.word	0x40014800

080087f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80087f8:	b480      	push	{r7}
 80087fa:	b087      	sub	sp, #28
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	60f8      	str	r0, [r7, #12]
 8008800:	60b9      	str	r1, [r7, #8]
 8008802:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	6a1b      	ldr	r3, [r3, #32]
 8008808:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	6a1b      	ldr	r3, [r3, #32]
 800880e:	f023 0201 	bic.w	r2, r3, #1
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	699b      	ldr	r3, [r3, #24]
 800881a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800881c:	693b      	ldr	r3, [r7, #16]
 800881e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008822:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	011b      	lsls	r3, r3, #4
 8008828:	693a      	ldr	r2, [r7, #16]
 800882a:	4313      	orrs	r3, r2
 800882c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	f023 030a 	bic.w	r3, r3, #10
 8008834:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008836:	697a      	ldr	r2, [r7, #20]
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	4313      	orrs	r3, r2
 800883c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	693a      	ldr	r2, [r7, #16]
 8008842:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	697a      	ldr	r2, [r7, #20]
 8008848:	621a      	str	r2, [r3, #32]
}
 800884a:	bf00      	nop
 800884c:	371c      	adds	r7, #28
 800884e:	46bd      	mov	sp, r7
 8008850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008854:	4770      	bx	lr

08008856 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008856:	b480      	push	{r7}
 8008858:	b087      	sub	sp, #28
 800885a:	af00      	add	r7, sp, #0
 800885c:	60f8      	str	r0, [r7, #12]
 800885e:	60b9      	str	r1, [r7, #8]
 8008860:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	6a1b      	ldr	r3, [r3, #32]
 8008866:	f023 0210 	bic.w	r2, r3, #16
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	699b      	ldr	r3, [r3, #24]
 8008872:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	6a1b      	ldr	r3, [r3, #32]
 8008878:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800887a:	697b      	ldr	r3, [r7, #20]
 800887c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008880:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	031b      	lsls	r3, r3, #12
 8008886:	697a      	ldr	r2, [r7, #20]
 8008888:	4313      	orrs	r3, r2
 800888a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008892:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	011b      	lsls	r3, r3, #4
 8008898:	693a      	ldr	r2, [r7, #16]
 800889a:	4313      	orrs	r3, r2
 800889c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	697a      	ldr	r2, [r7, #20]
 80088a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	693a      	ldr	r2, [r7, #16]
 80088a8:	621a      	str	r2, [r3, #32]
}
 80088aa:	bf00      	nop
 80088ac:	371c      	adds	r7, #28
 80088ae:	46bd      	mov	sp, r7
 80088b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b4:	4770      	bx	lr
	...

080088b8 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80088b8:	b480      	push	{r7}
 80088ba:	b085      	sub	sp, #20
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
 80088c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	689b      	ldr	r3, [r3, #8]
 80088c6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80088c8:	68fa      	ldr	r2, [r7, #12]
 80088ca:	4b09      	ldr	r3, [pc, #36]	; (80088f0 <TIM_ITRx_SetConfig+0x38>)
 80088cc:	4013      	ands	r3, r2
 80088ce:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80088d0:	683a      	ldr	r2, [r7, #0]
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	4313      	orrs	r3, r2
 80088d6:	f043 0307 	orr.w	r3, r3, #7
 80088da:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	68fa      	ldr	r2, [r7, #12]
 80088e0:	609a      	str	r2, [r3, #8]
}
 80088e2:	bf00      	nop
 80088e4:	3714      	adds	r7, #20
 80088e6:	46bd      	mov	sp, r7
 80088e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ec:	4770      	bx	lr
 80088ee:	bf00      	nop
 80088f0:	ffcfff8f 	.word	0xffcfff8f

080088f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80088f4:	b480      	push	{r7}
 80088f6:	b087      	sub	sp, #28
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	60f8      	str	r0, [r7, #12]
 80088fc:	60b9      	str	r1, [r7, #8]
 80088fe:	607a      	str	r2, [r7, #4]
 8008900:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	689b      	ldr	r3, [r3, #8]
 8008906:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008908:	697b      	ldr	r3, [r7, #20]
 800890a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800890e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	021a      	lsls	r2, r3, #8
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	431a      	orrs	r2, r3
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	4313      	orrs	r3, r2
 800891c:	697a      	ldr	r2, [r7, #20]
 800891e:	4313      	orrs	r3, r2
 8008920:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	697a      	ldr	r2, [r7, #20]
 8008926:	609a      	str	r2, [r3, #8]
}
 8008928:	bf00      	nop
 800892a:	371c      	adds	r7, #28
 800892c:	46bd      	mov	sp, r7
 800892e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008932:	4770      	bx	lr

08008934 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008934:	b480      	push	{r7}
 8008936:	b085      	sub	sp, #20
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
 800893c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008944:	2b01      	cmp	r3, #1
 8008946:	d101      	bne.n	800894c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008948:	2302      	movs	r3, #2
 800894a:	e077      	b.n	8008a3c <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2201      	movs	r2, #1
 8008950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2202      	movs	r2, #2
 8008958:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	685b      	ldr	r3, [r3, #4]
 8008962:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	689b      	ldr	r3, [r3, #8]
 800896a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4a35      	ldr	r2, [pc, #212]	; (8008a48 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008972:	4293      	cmp	r3, r2
 8008974:	d004      	beq.n	8008980 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	4a34      	ldr	r2, [pc, #208]	; (8008a4c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800897c:	4293      	cmp	r3, r2
 800897e:	d108      	bne.n	8008992 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008986:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	685b      	ldr	r3, [r3, #4]
 800898c:	68fa      	ldr	r2, [r7, #12]
 800898e:	4313      	orrs	r3, r2
 8008990:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008998:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	68fa      	ldr	r2, [r7, #12]
 80089a0:	4313      	orrs	r3, r2
 80089a2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	68fa      	ldr	r2, [r7, #12]
 80089aa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	4a25      	ldr	r2, [pc, #148]	; (8008a48 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d02c      	beq.n	8008a10 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089be:	d027      	beq.n	8008a10 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	4a22      	ldr	r2, [pc, #136]	; (8008a50 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80089c6:	4293      	cmp	r3, r2
 80089c8:	d022      	beq.n	8008a10 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	4a21      	ldr	r2, [pc, #132]	; (8008a54 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80089d0:	4293      	cmp	r3, r2
 80089d2:	d01d      	beq.n	8008a10 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	4a1f      	ldr	r2, [pc, #124]	; (8008a58 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80089da:	4293      	cmp	r3, r2
 80089dc:	d018      	beq.n	8008a10 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	4a1a      	ldr	r2, [pc, #104]	; (8008a4c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80089e4:	4293      	cmp	r3, r2
 80089e6:	d013      	beq.n	8008a10 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	4a1b      	ldr	r2, [pc, #108]	; (8008a5c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d00e      	beq.n	8008a10 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	4a1a      	ldr	r2, [pc, #104]	; (8008a60 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 80089f8:	4293      	cmp	r3, r2
 80089fa:	d009      	beq.n	8008a10 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	4a18      	ldr	r2, [pc, #96]	; (8008a64 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d004      	beq.n	8008a10 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	4a17      	ldr	r2, [pc, #92]	; (8008a68 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8008a0c:	4293      	cmp	r3, r2
 8008a0e:	d10c      	bne.n	8008a2a <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008a16:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	689b      	ldr	r3, [r3, #8]
 8008a1c:	68ba      	ldr	r2, [r7, #8]
 8008a1e:	4313      	orrs	r3, r2
 8008a20:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	68ba      	ldr	r2, [r7, #8]
 8008a28:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2201      	movs	r2, #1
 8008a2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	2200      	movs	r2, #0
 8008a36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008a3a:	2300      	movs	r3, #0
}
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	3714      	adds	r7, #20
 8008a40:	46bd      	mov	sp, r7
 8008a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a46:	4770      	bx	lr
 8008a48:	40010000 	.word	0x40010000
 8008a4c:	40010400 	.word	0x40010400
 8008a50:	40000400 	.word	0x40000400
 8008a54:	40000800 	.word	0x40000800
 8008a58:	40000c00 	.word	0x40000c00
 8008a5c:	40001800 	.word	0x40001800
 8008a60:	40014000 	.word	0x40014000
 8008a64:	4000e000 	.word	0x4000e000
 8008a68:	4000e400 	.word	0x4000e400

08008a6c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b085      	sub	sp, #20
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
 8008a74:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008a76:	2300      	movs	r3, #0
 8008a78:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a80:	2b01      	cmp	r3, #1
 8008a82:	d101      	bne.n	8008a88 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008a84:	2302      	movs	r3, #2
 8008a86:	e065      	b.n	8008b54 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	68db      	ldr	r3, [r3, #12]
 8008a9a:	4313      	orrs	r3, r2
 8008a9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	689b      	ldr	r3, [r3, #8]
 8008aa8:	4313      	orrs	r3, r2
 8008aaa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	685b      	ldr	r3, [r3, #4]
 8008ab6:	4313      	orrs	r3, r2
 8008ab8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	4313      	orrs	r3, r2
 8008ac6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	691b      	ldr	r3, [r3, #16]
 8008ad2:	4313      	orrs	r3, r2
 8008ad4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	695b      	ldr	r3, [r3, #20]
 8008ae0:	4313      	orrs	r3, r2
 8008ae2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008aee:	4313      	orrs	r3, r2
 8008af0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	699b      	ldr	r3, [r3, #24]
 8008afc:	041b      	lsls	r3, r3, #16
 8008afe:	4313      	orrs	r3, r2
 8008b00:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	4a16      	ldr	r2, [pc, #88]	; (8008b60 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8008b08:	4293      	cmp	r3, r2
 8008b0a:	d004      	beq.n	8008b16 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4a14      	ldr	r2, [pc, #80]	; (8008b64 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8008b12:	4293      	cmp	r3, r2
 8008b14:	d115      	bne.n	8008b42 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b20:	051b      	lsls	r3, r3, #20
 8008b22:	4313      	orrs	r3, r2
 8008b24:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	69db      	ldr	r3, [r3, #28]
 8008b30:	4313      	orrs	r3, r2
 8008b32:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	6a1b      	ldr	r3, [r3, #32]
 8008b3e:	4313      	orrs	r3, r2
 8008b40:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	68fa      	ldr	r2, [r7, #12]
 8008b48:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008b52:	2300      	movs	r3, #0
}
 8008b54:	4618      	mov	r0, r3
 8008b56:	3714      	adds	r7, #20
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5e:	4770      	bx	lr
 8008b60:	40010000 	.word	0x40010000
 8008b64:	40010400 	.word	0x40010400

08008b68 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b083      	sub	sp, #12
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008b70:	bf00      	nop
 8008b72:	370c      	adds	r7, #12
 8008b74:	46bd      	mov	sp, r7
 8008b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7a:	4770      	bx	lr

08008b7c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b083      	sub	sp, #12
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008b84:	bf00      	nop
 8008b86:	370c      	adds	r7, #12
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8e:	4770      	bx	lr

08008b90 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b083      	sub	sp, #12
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008b98:	bf00      	nop
 8008b9a:	370c      	adds	r7, #12
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba2:	4770      	bx	lr

08008ba4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b082      	sub	sp, #8
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d101      	bne.n	8008bb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	e042      	b.n	8008c3c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d106      	bne.n	8008bce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f7f9 fb1f 	bl	800220c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2224      	movs	r2, #36	; 0x24
 8008bd2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	681a      	ldr	r2, [r3, #0]
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f022 0201 	bic.w	r2, r2, #1
 8008be4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008be6:	6878      	ldr	r0, [r7, #4]
 8008be8:	f000 f82c 	bl	8008c44 <UART_SetConfig>
 8008bec:	4603      	mov	r3, r0
 8008bee:	2b01      	cmp	r3, #1
 8008bf0:	d101      	bne.n	8008bf6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	e022      	b.n	8008c3c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d002      	beq.n	8008c04 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f000 fe7e 	bl	8009900 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	685a      	ldr	r2, [r3, #4]
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008c12:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	689a      	ldr	r2, [r3, #8]
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008c22:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	681a      	ldr	r2, [r3, #0]
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f042 0201 	orr.w	r2, r2, #1
 8008c32:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	f000 ff05 	bl	8009a44 <UART_CheckIdleState>
 8008c3a:	4603      	mov	r3, r0
}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	3708      	adds	r7, #8
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd80      	pop	{r7, pc}

08008c44 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008c44:	b5b0      	push	{r4, r5, r7, lr}
 8008c46:	b08e      	sub	sp, #56	; 0x38
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	689a      	ldr	r2, [r3, #8]
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	691b      	ldr	r3, [r3, #16]
 8008c5a:	431a      	orrs	r2, r3
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	695b      	ldr	r3, [r3, #20]
 8008c60:	431a      	orrs	r2, r3
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	69db      	ldr	r3, [r3, #28]
 8008c66:	4313      	orrs	r3, r2
 8008c68:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	681a      	ldr	r2, [r3, #0]
 8008c70:	4bbf      	ldr	r3, [pc, #764]	; (8008f70 <UART_SetConfig+0x32c>)
 8008c72:	4013      	ands	r3, r2
 8008c74:	687a      	ldr	r2, [r7, #4]
 8008c76:	6812      	ldr	r2, [r2, #0]
 8008c78:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008c7a:	430b      	orrs	r3, r1
 8008c7c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	685b      	ldr	r3, [r3, #4]
 8008c84:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	68da      	ldr	r2, [r3, #12]
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	430a      	orrs	r2, r1
 8008c92:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	699b      	ldr	r3, [r3, #24]
 8008c98:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	4ab5      	ldr	r2, [pc, #724]	; (8008f74 <UART_SetConfig+0x330>)
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d004      	beq.n	8008cae <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	6a1b      	ldr	r3, [r3, #32]
 8008ca8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008caa:	4313      	orrs	r3, r2
 8008cac:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	689a      	ldr	r2, [r3, #8]
 8008cb4:	4bb0      	ldr	r3, [pc, #704]	; (8008f78 <UART_SetConfig+0x334>)
 8008cb6:	4013      	ands	r3, r2
 8008cb8:	687a      	ldr	r2, [r7, #4]
 8008cba:	6812      	ldr	r2, [r2, #0]
 8008cbc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008cbe:	430b      	orrs	r3, r1
 8008cc0:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cc8:	f023 010f 	bic.w	r1, r3, #15
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	430a      	orrs	r2, r1
 8008cd6:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	4aa7      	ldr	r2, [pc, #668]	; (8008f7c <UART_SetConfig+0x338>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d176      	bne.n	8008dd0 <UART_SetConfig+0x18c>
 8008ce2:	4ba7      	ldr	r3, [pc, #668]	; (8008f80 <UART_SetConfig+0x33c>)
 8008ce4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ce6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008cea:	2b28      	cmp	r3, #40	; 0x28
 8008cec:	d86c      	bhi.n	8008dc8 <UART_SetConfig+0x184>
 8008cee:	a201      	add	r2, pc, #4	; (adr r2, 8008cf4 <UART_SetConfig+0xb0>)
 8008cf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cf4:	08008d99 	.word	0x08008d99
 8008cf8:	08008dc9 	.word	0x08008dc9
 8008cfc:	08008dc9 	.word	0x08008dc9
 8008d00:	08008dc9 	.word	0x08008dc9
 8008d04:	08008dc9 	.word	0x08008dc9
 8008d08:	08008dc9 	.word	0x08008dc9
 8008d0c:	08008dc9 	.word	0x08008dc9
 8008d10:	08008dc9 	.word	0x08008dc9
 8008d14:	08008da1 	.word	0x08008da1
 8008d18:	08008dc9 	.word	0x08008dc9
 8008d1c:	08008dc9 	.word	0x08008dc9
 8008d20:	08008dc9 	.word	0x08008dc9
 8008d24:	08008dc9 	.word	0x08008dc9
 8008d28:	08008dc9 	.word	0x08008dc9
 8008d2c:	08008dc9 	.word	0x08008dc9
 8008d30:	08008dc9 	.word	0x08008dc9
 8008d34:	08008da9 	.word	0x08008da9
 8008d38:	08008dc9 	.word	0x08008dc9
 8008d3c:	08008dc9 	.word	0x08008dc9
 8008d40:	08008dc9 	.word	0x08008dc9
 8008d44:	08008dc9 	.word	0x08008dc9
 8008d48:	08008dc9 	.word	0x08008dc9
 8008d4c:	08008dc9 	.word	0x08008dc9
 8008d50:	08008dc9 	.word	0x08008dc9
 8008d54:	08008db1 	.word	0x08008db1
 8008d58:	08008dc9 	.word	0x08008dc9
 8008d5c:	08008dc9 	.word	0x08008dc9
 8008d60:	08008dc9 	.word	0x08008dc9
 8008d64:	08008dc9 	.word	0x08008dc9
 8008d68:	08008dc9 	.word	0x08008dc9
 8008d6c:	08008dc9 	.word	0x08008dc9
 8008d70:	08008dc9 	.word	0x08008dc9
 8008d74:	08008db9 	.word	0x08008db9
 8008d78:	08008dc9 	.word	0x08008dc9
 8008d7c:	08008dc9 	.word	0x08008dc9
 8008d80:	08008dc9 	.word	0x08008dc9
 8008d84:	08008dc9 	.word	0x08008dc9
 8008d88:	08008dc9 	.word	0x08008dc9
 8008d8c:	08008dc9 	.word	0x08008dc9
 8008d90:	08008dc9 	.word	0x08008dc9
 8008d94:	08008dc1 	.word	0x08008dc1
 8008d98:	2301      	movs	r3, #1
 8008d9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008d9e:	e326      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008da0:	2304      	movs	r3, #4
 8008da2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008da6:	e322      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008da8:	2308      	movs	r3, #8
 8008daa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008dae:	e31e      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008db0:	2310      	movs	r3, #16
 8008db2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008db6:	e31a      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008db8:	2320      	movs	r3, #32
 8008dba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008dbe:	e316      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008dc0:	2340      	movs	r3, #64	; 0x40
 8008dc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008dc6:	e312      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008dc8:	2380      	movs	r3, #128	; 0x80
 8008dca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008dce:	e30e      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	4a6b      	ldr	r2, [pc, #428]	; (8008f84 <UART_SetConfig+0x340>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d130      	bne.n	8008e3c <UART_SetConfig+0x1f8>
 8008dda:	4b69      	ldr	r3, [pc, #420]	; (8008f80 <UART_SetConfig+0x33c>)
 8008ddc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008dde:	f003 0307 	and.w	r3, r3, #7
 8008de2:	2b05      	cmp	r3, #5
 8008de4:	d826      	bhi.n	8008e34 <UART_SetConfig+0x1f0>
 8008de6:	a201      	add	r2, pc, #4	; (adr r2, 8008dec <UART_SetConfig+0x1a8>)
 8008de8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dec:	08008e05 	.word	0x08008e05
 8008df0:	08008e0d 	.word	0x08008e0d
 8008df4:	08008e15 	.word	0x08008e15
 8008df8:	08008e1d 	.word	0x08008e1d
 8008dfc:	08008e25 	.word	0x08008e25
 8008e00:	08008e2d 	.word	0x08008e2d
 8008e04:	2300      	movs	r3, #0
 8008e06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008e0a:	e2f0      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008e0c:	2304      	movs	r3, #4
 8008e0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008e12:	e2ec      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008e14:	2308      	movs	r3, #8
 8008e16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008e1a:	e2e8      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008e1c:	2310      	movs	r3, #16
 8008e1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008e22:	e2e4      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008e24:	2320      	movs	r3, #32
 8008e26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008e2a:	e2e0      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008e2c:	2340      	movs	r3, #64	; 0x40
 8008e2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008e32:	e2dc      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008e34:	2380      	movs	r3, #128	; 0x80
 8008e36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008e3a:	e2d8      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	4a51      	ldr	r2, [pc, #324]	; (8008f88 <UART_SetConfig+0x344>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d130      	bne.n	8008ea8 <UART_SetConfig+0x264>
 8008e46:	4b4e      	ldr	r3, [pc, #312]	; (8008f80 <UART_SetConfig+0x33c>)
 8008e48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e4a:	f003 0307 	and.w	r3, r3, #7
 8008e4e:	2b05      	cmp	r3, #5
 8008e50:	d826      	bhi.n	8008ea0 <UART_SetConfig+0x25c>
 8008e52:	a201      	add	r2, pc, #4	; (adr r2, 8008e58 <UART_SetConfig+0x214>)
 8008e54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e58:	08008e71 	.word	0x08008e71
 8008e5c:	08008e79 	.word	0x08008e79
 8008e60:	08008e81 	.word	0x08008e81
 8008e64:	08008e89 	.word	0x08008e89
 8008e68:	08008e91 	.word	0x08008e91
 8008e6c:	08008e99 	.word	0x08008e99
 8008e70:	2300      	movs	r3, #0
 8008e72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008e76:	e2ba      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008e78:	2304      	movs	r3, #4
 8008e7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008e7e:	e2b6      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008e80:	2308      	movs	r3, #8
 8008e82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008e86:	e2b2      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008e88:	2310      	movs	r3, #16
 8008e8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008e8e:	e2ae      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008e90:	2320      	movs	r3, #32
 8008e92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008e96:	e2aa      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008e98:	2340      	movs	r3, #64	; 0x40
 8008e9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008e9e:	e2a6      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008ea0:	2380      	movs	r3, #128	; 0x80
 8008ea2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ea6:	e2a2      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	4a37      	ldr	r2, [pc, #220]	; (8008f8c <UART_SetConfig+0x348>)
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	d130      	bne.n	8008f14 <UART_SetConfig+0x2d0>
 8008eb2:	4b33      	ldr	r3, [pc, #204]	; (8008f80 <UART_SetConfig+0x33c>)
 8008eb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008eb6:	f003 0307 	and.w	r3, r3, #7
 8008eba:	2b05      	cmp	r3, #5
 8008ebc:	d826      	bhi.n	8008f0c <UART_SetConfig+0x2c8>
 8008ebe:	a201      	add	r2, pc, #4	; (adr r2, 8008ec4 <UART_SetConfig+0x280>)
 8008ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ec4:	08008edd 	.word	0x08008edd
 8008ec8:	08008ee5 	.word	0x08008ee5
 8008ecc:	08008eed 	.word	0x08008eed
 8008ed0:	08008ef5 	.word	0x08008ef5
 8008ed4:	08008efd 	.word	0x08008efd
 8008ed8:	08008f05 	.word	0x08008f05
 8008edc:	2300      	movs	r3, #0
 8008ede:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ee2:	e284      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008ee4:	2304      	movs	r3, #4
 8008ee6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008eea:	e280      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008eec:	2308      	movs	r3, #8
 8008eee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008ef2:	e27c      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008ef4:	2310      	movs	r3, #16
 8008ef6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008efa:	e278      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008efc:	2320      	movs	r3, #32
 8008efe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f02:	e274      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008f04:	2340      	movs	r3, #64	; 0x40
 8008f06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f0a:	e270      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008f0c:	2380      	movs	r3, #128	; 0x80
 8008f0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f12:	e26c      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4a1d      	ldr	r2, [pc, #116]	; (8008f90 <UART_SetConfig+0x34c>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d142      	bne.n	8008fa4 <UART_SetConfig+0x360>
 8008f1e:	4b18      	ldr	r3, [pc, #96]	; (8008f80 <UART_SetConfig+0x33c>)
 8008f20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f22:	f003 0307 	and.w	r3, r3, #7
 8008f26:	2b05      	cmp	r3, #5
 8008f28:	d838      	bhi.n	8008f9c <UART_SetConfig+0x358>
 8008f2a:	a201      	add	r2, pc, #4	; (adr r2, 8008f30 <UART_SetConfig+0x2ec>)
 8008f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f30:	08008f49 	.word	0x08008f49
 8008f34:	08008f51 	.word	0x08008f51
 8008f38:	08008f59 	.word	0x08008f59
 8008f3c:	08008f61 	.word	0x08008f61
 8008f40:	08008f69 	.word	0x08008f69
 8008f44:	08008f95 	.word	0x08008f95
 8008f48:	2300      	movs	r3, #0
 8008f4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f4e:	e24e      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008f50:	2304      	movs	r3, #4
 8008f52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f56:	e24a      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008f58:	2308      	movs	r3, #8
 8008f5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f5e:	e246      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008f60:	2310      	movs	r3, #16
 8008f62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f66:	e242      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008f68:	2320      	movs	r3, #32
 8008f6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f6e:	e23e      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008f70:	cfff69f3 	.word	0xcfff69f3
 8008f74:	58000c00 	.word	0x58000c00
 8008f78:	11fff4ff 	.word	0x11fff4ff
 8008f7c:	40011000 	.word	0x40011000
 8008f80:	58024400 	.word	0x58024400
 8008f84:	40004400 	.word	0x40004400
 8008f88:	40004800 	.word	0x40004800
 8008f8c:	40004c00 	.word	0x40004c00
 8008f90:	40005000 	.word	0x40005000
 8008f94:	2340      	movs	r3, #64	; 0x40
 8008f96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008f9a:	e228      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008f9c:	2380      	movs	r3, #128	; 0x80
 8008f9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008fa2:	e224      	b.n	80093ee <UART_SetConfig+0x7aa>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	4ab1      	ldr	r2, [pc, #708]	; (8009270 <UART_SetConfig+0x62c>)
 8008faa:	4293      	cmp	r3, r2
 8008fac:	d176      	bne.n	800909c <UART_SetConfig+0x458>
 8008fae:	4bb1      	ldr	r3, [pc, #708]	; (8009274 <UART_SetConfig+0x630>)
 8008fb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fb2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008fb6:	2b28      	cmp	r3, #40	; 0x28
 8008fb8:	d86c      	bhi.n	8009094 <UART_SetConfig+0x450>
 8008fba:	a201      	add	r2, pc, #4	; (adr r2, 8008fc0 <UART_SetConfig+0x37c>)
 8008fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fc0:	08009065 	.word	0x08009065
 8008fc4:	08009095 	.word	0x08009095
 8008fc8:	08009095 	.word	0x08009095
 8008fcc:	08009095 	.word	0x08009095
 8008fd0:	08009095 	.word	0x08009095
 8008fd4:	08009095 	.word	0x08009095
 8008fd8:	08009095 	.word	0x08009095
 8008fdc:	08009095 	.word	0x08009095
 8008fe0:	0800906d 	.word	0x0800906d
 8008fe4:	08009095 	.word	0x08009095
 8008fe8:	08009095 	.word	0x08009095
 8008fec:	08009095 	.word	0x08009095
 8008ff0:	08009095 	.word	0x08009095
 8008ff4:	08009095 	.word	0x08009095
 8008ff8:	08009095 	.word	0x08009095
 8008ffc:	08009095 	.word	0x08009095
 8009000:	08009075 	.word	0x08009075
 8009004:	08009095 	.word	0x08009095
 8009008:	08009095 	.word	0x08009095
 800900c:	08009095 	.word	0x08009095
 8009010:	08009095 	.word	0x08009095
 8009014:	08009095 	.word	0x08009095
 8009018:	08009095 	.word	0x08009095
 800901c:	08009095 	.word	0x08009095
 8009020:	0800907d 	.word	0x0800907d
 8009024:	08009095 	.word	0x08009095
 8009028:	08009095 	.word	0x08009095
 800902c:	08009095 	.word	0x08009095
 8009030:	08009095 	.word	0x08009095
 8009034:	08009095 	.word	0x08009095
 8009038:	08009095 	.word	0x08009095
 800903c:	08009095 	.word	0x08009095
 8009040:	08009085 	.word	0x08009085
 8009044:	08009095 	.word	0x08009095
 8009048:	08009095 	.word	0x08009095
 800904c:	08009095 	.word	0x08009095
 8009050:	08009095 	.word	0x08009095
 8009054:	08009095 	.word	0x08009095
 8009058:	08009095 	.word	0x08009095
 800905c:	08009095 	.word	0x08009095
 8009060:	0800908d 	.word	0x0800908d
 8009064:	2301      	movs	r3, #1
 8009066:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800906a:	e1c0      	b.n	80093ee <UART_SetConfig+0x7aa>
 800906c:	2304      	movs	r3, #4
 800906e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009072:	e1bc      	b.n	80093ee <UART_SetConfig+0x7aa>
 8009074:	2308      	movs	r3, #8
 8009076:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800907a:	e1b8      	b.n	80093ee <UART_SetConfig+0x7aa>
 800907c:	2310      	movs	r3, #16
 800907e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009082:	e1b4      	b.n	80093ee <UART_SetConfig+0x7aa>
 8009084:	2320      	movs	r3, #32
 8009086:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800908a:	e1b0      	b.n	80093ee <UART_SetConfig+0x7aa>
 800908c:	2340      	movs	r3, #64	; 0x40
 800908e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009092:	e1ac      	b.n	80093ee <UART_SetConfig+0x7aa>
 8009094:	2380      	movs	r3, #128	; 0x80
 8009096:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800909a:	e1a8      	b.n	80093ee <UART_SetConfig+0x7aa>
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	4a75      	ldr	r2, [pc, #468]	; (8009278 <UART_SetConfig+0x634>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d130      	bne.n	8009108 <UART_SetConfig+0x4c4>
 80090a6:	4b73      	ldr	r3, [pc, #460]	; (8009274 <UART_SetConfig+0x630>)
 80090a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090aa:	f003 0307 	and.w	r3, r3, #7
 80090ae:	2b05      	cmp	r3, #5
 80090b0:	d826      	bhi.n	8009100 <UART_SetConfig+0x4bc>
 80090b2:	a201      	add	r2, pc, #4	; (adr r2, 80090b8 <UART_SetConfig+0x474>)
 80090b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090b8:	080090d1 	.word	0x080090d1
 80090bc:	080090d9 	.word	0x080090d9
 80090c0:	080090e1 	.word	0x080090e1
 80090c4:	080090e9 	.word	0x080090e9
 80090c8:	080090f1 	.word	0x080090f1
 80090cc:	080090f9 	.word	0x080090f9
 80090d0:	2300      	movs	r3, #0
 80090d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090d6:	e18a      	b.n	80093ee <UART_SetConfig+0x7aa>
 80090d8:	2304      	movs	r3, #4
 80090da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090de:	e186      	b.n	80093ee <UART_SetConfig+0x7aa>
 80090e0:	2308      	movs	r3, #8
 80090e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090e6:	e182      	b.n	80093ee <UART_SetConfig+0x7aa>
 80090e8:	2310      	movs	r3, #16
 80090ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090ee:	e17e      	b.n	80093ee <UART_SetConfig+0x7aa>
 80090f0:	2320      	movs	r3, #32
 80090f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090f6:	e17a      	b.n	80093ee <UART_SetConfig+0x7aa>
 80090f8:	2340      	movs	r3, #64	; 0x40
 80090fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80090fe:	e176      	b.n	80093ee <UART_SetConfig+0x7aa>
 8009100:	2380      	movs	r3, #128	; 0x80
 8009102:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009106:	e172      	b.n	80093ee <UART_SetConfig+0x7aa>
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	4a5b      	ldr	r2, [pc, #364]	; (800927c <UART_SetConfig+0x638>)
 800910e:	4293      	cmp	r3, r2
 8009110:	d130      	bne.n	8009174 <UART_SetConfig+0x530>
 8009112:	4b58      	ldr	r3, [pc, #352]	; (8009274 <UART_SetConfig+0x630>)
 8009114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009116:	f003 0307 	and.w	r3, r3, #7
 800911a:	2b05      	cmp	r3, #5
 800911c:	d826      	bhi.n	800916c <UART_SetConfig+0x528>
 800911e:	a201      	add	r2, pc, #4	; (adr r2, 8009124 <UART_SetConfig+0x4e0>)
 8009120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009124:	0800913d 	.word	0x0800913d
 8009128:	08009145 	.word	0x08009145
 800912c:	0800914d 	.word	0x0800914d
 8009130:	08009155 	.word	0x08009155
 8009134:	0800915d 	.word	0x0800915d
 8009138:	08009165 	.word	0x08009165
 800913c:	2300      	movs	r3, #0
 800913e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009142:	e154      	b.n	80093ee <UART_SetConfig+0x7aa>
 8009144:	2304      	movs	r3, #4
 8009146:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800914a:	e150      	b.n	80093ee <UART_SetConfig+0x7aa>
 800914c:	2308      	movs	r3, #8
 800914e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009152:	e14c      	b.n	80093ee <UART_SetConfig+0x7aa>
 8009154:	2310      	movs	r3, #16
 8009156:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800915a:	e148      	b.n	80093ee <UART_SetConfig+0x7aa>
 800915c:	2320      	movs	r3, #32
 800915e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009162:	e144      	b.n	80093ee <UART_SetConfig+0x7aa>
 8009164:	2340      	movs	r3, #64	; 0x40
 8009166:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800916a:	e140      	b.n	80093ee <UART_SetConfig+0x7aa>
 800916c:	2380      	movs	r3, #128	; 0x80
 800916e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009172:	e13c      	b.n	80093ee <UART_SetConfig+0x7aa>
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	4a41      	ldr	r2, [pc, #260]	; (8009280 <UART_SetConfig+0x63c>)
 800917a:	4293      	cmp	r3, r2
 800917c:	f040 8082 	bne.w	8009284 <UART_SetConfig+0x640>
 8009180:	4b3c      	ldr	r3, [pc, #240]	; (8009274 <UART_SetConfig+0x630>)
 8009182:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009184:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009188:	2b28      	cmp	r3, #40	; 0x28
 800918a:	d86d      	bhi.n	8009268 <UART_SetConfig+0x624>
 800918c:	a201      	add	r2, pc, #4	; (adr r2, 8009194 <UART_SetConfig+0x550>)
 800918e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009192:	bf00      	nop
 8009194:	08009239 	.word	0x08009239
 8009198:	08009269 	.word	0x08009269
 800919c:	08009269 	.word	0x08009269
 80091a0:	08009269 	.word	0x08009269
 80091a4:	08009269 	.word	0x08009269
 80091a8:	08009269 	.word	0x08009269
 80091ac:	08009269 	.word	0x08009269
 80091b0:	08009269 	.word	0x08009269
 80091b4:	08009241 	.word	0x08009241
 80091b8:	08009269 	.word	0x08009269
 80091bc:	08009269 	.word	0x08009269
 80091c0:	08009269 	.word	0x08009269
 80091c4:	08009269 	.word	0x08009269
 80091c8:	08009269 	.word	0x08009269
 80091cc:	08009269 	.word	0x08009269
 80091d0:	08009269 	.word	0x08009269
 80091d4:	08009249 	.word	0x08009249
 80091d8:	08009269 	.word	0x08009269
 80091dc:	08009269 	.word	0x08009269
 80091e0:	08009269 	.word	0x08009269
 80091e4:	08009269 	.word	0x08009269
 80091e8:	08009269 	.word	0x08009269
 80091ec:	08009269 	.word	0x08009269
 80091f0:	08009269 	.word	0x08009269
 80091f4:	08009251 	.word	0x08009251
 80091f8:	08009269 	.word	0x08009269
 80091fc:	08009269 	.word	0x08009269
 8009200:	08009269 	.word	0x08009269
 8009204:	08009269 	.word	0x08009269
 8009208:	08009269 	.word	0x08009269
 800920c:	08009269 	.word	0x08009269
 8009210:	08009269 	.word	0x08009269
 8009214:	08009259 	.word	0x08009259
 8009218:	08009269 	.word	0x08009269
 800921c:	08009269 	.word	0x08009269
 8009220:	08009269 	.word	0x08009269
 8009224:	08009269 	.word	0x08009269
 8009228:	08009269 	.word	0x08009269
 800922c:	08009269 	.word	0x08009269
 8009230:	08009269 	.word	0x08009269
 8009234:	08009261 	.word	0x08009261
 8009238:	2301      	movs	r3, #1
 800923a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800923e:	e0d6      	b.n	80093ee <UART_SetConfig+0x7aa>
 8009240:	2304      	movs	r3, #4
 8009242:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009246:	e0d2      	b.n	80093ee <UART_SetConfig+0x7aa>
 8009248:	2308      	movs	r3, #8
 800924a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800924e:	e0ce      	b.n	80093ee <UART_SetConfig+0x7aa>
 8009250:	2310      	movs	r3, #16
 8009252:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009256:	e0ca      	b.n	80093ee <UART_SetConfig+0x7aa>
 8009258:	2320      	movs	r3, #32
 800925a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800925e:	e0c6      	b.n	80093ee <UART_SetConfig+0x7aa>
 8009260:	2340      	movs	r3, #64	; 0x40
 8009262:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009266:	e0c2      	b.n	80093ee <UART_SetConfig+0x7aa>
 8009268:	2380      	movs	r3, #128	; 0x80
 800926a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800926e:	e0be      	b.n	80093ee <UART_SetConfig+0x7aa>
 8009270:	40011400 	.word	0x40011400
 8009274:	58024400 	.word	0x58024400
 8009278:	40007800 	.word	0x40007800
 800927c:	40007c00 	.word	0x40007c00
 8009280:	40011800 	.word	0x40011800
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	4aad      	ldr	r2, [pc, #692]	; (8009540 <UART_SetConfig+0x8fc>)
 800928a:	4293      	cmp	r3, r2
 800928c:	d176      	bne.n	800937c <UART_SetConfig+0x738>
 800928e:	4bad      	ldr	r3, [pc, #692]	; (8009544 <UART_SetConfig+0x900>)
 8009290:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009292:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009296:	2b28      	cmp	r3, #40	; 0x28
 8009298:	d86c      	bhi.n	8009374 <UART_SetConfig+0x730>
 800929a:	a201      	add	r2, pc, #4	; (adr r2, 80092a0 <UART_SetConfig+0x65c>)
 800929c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092a0:	08009345 	.word	0x08009345
 80092a4:	08009375 	.word	0x08009375
 80092a8:	08009375 	.word	0x08009375
 80092ac:	08009375 	.word	0x08009375
 80092b0:	08009375 	.word	0x08009375
 80092b4:	08009375 	.word	0x08009375
 80092b8:	08009375 	.word	0x08009375
 80092bc:	08009375 	.word	0x08009375
 80092c0:	0800934d 	.word	0x0800934d
 80092c4:	08009375 	.word	0x08009375
 80092c8:	08009375 	.word	0x08009375
 80092cc:	08009375 	.word	0x08009375
 80092d0:	08009375 	.word	0x08009375
 80092d4:	08009375 	.word	0x08009375
 80092d8:	08009375 	.word	0x08009375
 80092dc:	08009375 	.word	0x08009375
 80092e0:	08009355 	.word	0x08009355
 80092e4:	08009375 	.word	0x08009375
 80092e8:	08009375 	.word	0x08009375
 80092ec:	08009375 	.word	0x08009375
 80092f0:	08009375 	.word	0x08009375
 80092f4:	08009375 	.word	0x08009375
 80092f8:	08009375 	.word	0x08009375
 80092fc:	08009375 	.word	0x08009375
 8009300:	0800935d 	.word	0x0800935d
 8009304:	08009375 	.word	0x08009375
 8009308:	08009375 	.word	0x08009375
 800930c:	08009375 	.word	0x08009375
 8009310:	08009375 	.word	0x08009375
 8009314:	08009375 	.word	0x08009375
 8009318:	08009375 	.word	0x08009375
 800931c:	08009375 	.word	0x08009375
 8009320:	08009365 	.word	0x08009365
 8009324:	08009375 	.word	0x08009375
 8009328:	08009375 	.word	0x08009375
 800932c:	08009375 	.word	0x08009375
 8009330:	08009375 	.word	0x08009375
 8009334:	08009375 	.word	0x08009375
 8009338:	08009375 	.word	0x08009375
 800933c:	08009375 	.word	0x08009375
 8009340:	0800936d 	.word	0x0800936d
 8009344:	2301      	movs	r3, #1
 8009346:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800934a:	e050      	b.n	80093ee <UART_SetConfig+0x7aa>
 800934c:	2304      	movs	r3, #4
 800934e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009352:	e04c      	b.n	80093ee <UART_SetConfig+0x7aa>
 8009354:	2308      	movs	r3, #8
 8009356:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800935a:	e048      	b.n	80093ee <UART_SetConfig+0x7aa>
 800935c:	2310      	movs	r3, #16
 800935e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009362:	e044      	b.n	80093ee <UART_SetConfig+0x7aa>
 8009364:	2320      	movs	r3, #32
 8009366:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800936a:	e040      	b.n	80093ee <UART_SetConfig+0x7aa>
 800936c:	2340      	movs	r3, #64	; 0x40
 800936e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009372:	e03c      	b.n	80093ee <UART_SetConfig+0x7aa>
 8009374:	2380      	movs	r3, #128	; 0x80
 8009376:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800937a:	e038      	b.n	80093ee <UART_SetConfig+0x7aa>
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	4a71      	ldr	r2, [pc, #452]	; (8009548 <UART_SetConfig+0x904>)
 8009382:	4293      	cmp	r3, r2
 8009384:	d130      	bne.n	80093e8 <UART_SetConfig+0x7a4>
 8009386:	4b6f      	ldr	r3, [pc, #444]	; (8009544 <UART_SetConfig+0x900>)
 8009388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800938a:	f003 0307 	and.w	r3, r3, #7
 800938e:	2b05      	cmp	r3, #5
 8009390:	d826      	bhi.n	80093e0 <UART_SetConfig+0x79c>
 8009392:	a201      	add	r2, pc, #4	; (adr r2, 8009398 <UART_SetConfig+0x754>)
 8009394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009398:	080093b1 	.word	0x080093b1
 800939c:	080093b9 	.word	0x080093b9
 80093a0:	080093c1 	.word	0x080093c1
 80093a4:	080093c9 	.word	0x080093c9
 80093a8:	080093d1 	.word	0x080093d1
 80093ac:	080093d9 	.word	0x080093d9
 80093b0:	2302      	movs	r3, #2
 80093b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093b6:	e01a      	b.n	80093ee <UART_SetConfig+0x7aa>
 80093b8:	2304      	movs	r3, #4
 80093ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093be:	e016      	b.n	80093ee <UART_SetConfig+0x7aa>
 80093c0:	2308      	movs	r3, #8
 80093c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093c6:	e012      	b.n	80093ee <UART_SetConfig+0x7aa>
 80093c8:	2310      	movs	r3, #16
 80093ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093ce:	e00e      	b.n	80093ee <UART_SetConfig+0x7aa>
 80093d0:	2320      	movs	r3, #32
 80093d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093d6:	e00a      	b.n	80093ee <UART_SetConfig+0x7aa>
 80093d8:	2340      	movs	r3, #64	; 0x40
 80093da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093de:	e006      	b.n	80093ee <UART_SetConfig+0x7aa>
 80093e0:	2380      	movs	r3, #128	; 0x80
 80093e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80093e6:	e002      	b.n	80093ee <UART_SetConfig+0x7aa>
 80093e8:	2380      	movs	r3, #128	; 0x80
 80093ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	4a55      	ldr	r2, [pc, #340]	; (8009548 <UART_SetConfig+0x904>)
 80093f4:	4293      	cmp	r3, r2
 80093f6:	f040 80f0 	bne.w	80095da <UART_SetConfig+0x996>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80093fa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80093fe:	2b20      	cmp	r3, #32
 8009400:	dc46      	bgt.n	8009490 <UART_SetConfig+0x84c>
 8009402:	2b02      	cmp	r3, #2
 8009404:	db75      	blt.n	80094f2 <UART_SetConfig+0x8ae>
 8009406:	3b02      	subs	r3, #2
 8009408:	2b1e      	cmp	r3, #30
 800940a:	d872      	bhi.n	80094f2 <UART_SetConfig+0x8ae>
 800940c:	a201      	add	r2, pc, #4	; (adr r2, 8009414 <UART_SetConfig+0x7d0>)
 800940e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009412:	bf00      	nop
 8009414:	08009497 	.word	0x08009497
 8009418:	080094f3 	.word	0x080094f3
 800941c:	0800949f 	.word	0x0800949f
 8009420:	080094f3 	.word	0x080094f3
 8009424:	080094f3 	.word	0x080094f3
 8009428:	080094f3 	.word	0x080094f3
 800942c:	080094af 	.word	0x080094af
 8009430:	080094f3 	.word	0x080094f3
 8009434:	080094f3 	.word	0x080094f3
 8009438:	080094f3 	.word	0x080094f3
 800943c:	080094f3 	.word	0x080094f3
 8009440:	080094f3 	.word	0x080094f3
 8009444:	080094f3 	.word	0x080094f3
 8009448:	080094f3 	.word	0x080094f3
 800944c:	080094bf 	.word	0x080094bf
 8009450:	080094f3 	.word	0x080094f3
 8009454:	080094f3 	.word	0x080094f3
 8009458:	080094f3 	.word	0x080094f3
 800945c:	080094f3 	.word	0x080094f3
 8009460:	080094f3 	.word	0x080094f3
 8009464:	080094f3 	.word	0x080094f3
 8009468:	080094f3 	.word	0x080094f3
 800946c:	080094f3 	.word	0x080094f3
 8009470:	080094f3 	.word	0x080094f3
 8009474:	080094f3 	.word	0x080094f3
 8009478:	080094f3 	.word	0x080094f3
 800947c:	080094f3 	.word	0x080094f3
 8009480:	080094f3 	.word	0x080094f3
 8009484:	080094f3 	.word	0x080094f3
 8009488:	080094f3 	.word	0x080094f3
 800948c:	080094e5 	.word	0x080094e5
 8009490:	2b40      	cmp	r3, #64	; 0x40
 8009492:	d02a      	beq.n	80094ea <UART_SetConfig+0x8a6>
 8009494:	e02d      	b.n	80094f2 <UART_SetConfig+0x8ae>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009496:	f7fd fcb7 	bl	8006e08 <HAL_RCCEx_GetD3PCLK1Freq>
 800949a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800949c:	e02f      	b.n	80094fe <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800949e:	f107 0314 	add.w	r3, r7, #20
 80094a2:	4618      	mov	r0, r3
 80094a4:	f7fd fcc6 	bl	8006e34 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80094a8:	69bb      	ldr	r3, [r7, #24]
 80094aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80094ac:	e027      	b.n	80094fe <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80094ae:	f107 0308 	add.w	r3, r7, #8
 80094b2:	4618      	mov	r0, r3
 80094b4:	f7fd fe12 	bl	80070dc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80094bc:	e01f      	b.n	80094fe <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80094be:	4b21      	ldr	r3, [pc, #132]	; (8009544 <UART_SetConfig+0x900>)
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	f003 0320 	and.w	r3, r3, #32
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d009      	beq.n	80094de <UART_SetConfig+0x89a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80094ca:	4b1e      	ldr	r3, [pc, #120]	; (8009544 <UART_SetConfig+0x900>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	08db      	lsrs	r3, r3, #3
 80094d0:	f003 0303 	and.w	r3, r3, #3
 80094d4:	4a1d      	ldr	r2, [pc, #116]	; (800954c <UART_SetConfig+0x908>)
 80094d6:	fa22 f303 	lsr.w	r3, r2, r3
 80094da:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80094dc:	e00f      	b.n	80094fe <UART_SetConfig+0x8ba>
          pclk = (uint32_t) HSI_VALUE;
 80094de:	4b1b      	ldr	r3, [pc, #108]	; (800954c <UART_SetConfig+0x908>)
 80094e0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80094e2:	e00c      	b.n	80094fe <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80094e4:	4b1a      	ldr	r3, [pc, #104]	; (8009550 <UART_SetConfig+0x90c>)
 80094e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80094e8:	e009      	b.n	80094fe <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80094ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80094ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80094f0:	e005      	b.n	80094fe <UART_SetConfig+0x8ba>
      default:
        pclk = 0U;
 80094f2:	2300      	movs	r3, #0
 80094f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80094f6:	2301      	movs	r3, #1
 80094f8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80094fc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80094fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009500:	2b00      	cmp	r3, #0
 8009502:	f000 81e6 	beq.w	80098d2 <UART_SetConfig+0xc8e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800950a:	4a12      	ldr	r2, [pc, #72]	; (8009554 <UART_SetConfig+0x910>)
 800950c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009510:	461a      	mov	r2, r3
 8009512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009514:	fbb3 f3f2 	udiv	r3, r3, r2
 8009518:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	685a      	ldr	r2, [r3, #4]
 800951e:	4613      	mov	r3, r2
 8009520:	005b      	lsls	r3, r3, #1
 8009522:	4413      	add	r3, r2
 8009524:	6a3a      	ldr	r2, [r7, #32]
 8009526:	429a      	cmp	r2, r3
 8009528:	d305      	bcc.n	8009536 <UART_SetConfig+0x8f2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	685b      	ldr	r3, [r3, #4]
 800952e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009530:	6a3a      	ldr	r2, [r7, #32]
 8009532:	429a      	cmp	r2, r3
 8009534:	d910      	bls.n	8009558 <UART_SetConfig+0x914>
      {
        ret = HAL_ERROR;
 8009536:	2301      	movs	r3, #1
 8009538:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800953c:	e1c9      	b.n	80098d2 <UART_SetConfig+0xc8e>
 800953e:	bf00      	nop
 8009540:	40011c00 	.word	0x40011c00
 8009544:	58024400 	.word	0x58024400
 8009548:	58000c00 	.word	0x58000c00
 800954c:	03d09000 	.word	0x03d09000
 8009550:	003d0900 	.word	0x003d0900
 8009554:	0800d40c 	.word	0x0800d40c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009558:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800955a:	4618      	mov	r0, r3
 800955c:	f04f 0100 	mov.w	r1, #0
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009564:	4ac1      	ldr	r2, [pc, #772]	; (800986c <UART_SetConfig+0xc28>)
 8009566:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800956a:	b29a      	uxth	r2, r3
 800956c:	f04f 0300 	mov.w	r3, #0
 8009570:	f7f6 fece 	bl	8000310 <__aeabi_uldivmod>
 8009574:	4602      	mov	r2, r0
 8009576:	460b      	mov	r3, r1
 8009578:	4610      	mov	r0, r2
 800957a:	4619      	mov	r1, r3
 800957c:	f04f 0200 	mov.w	r2, #0
 8009580:	f04f 0300 	mov.w	r3, #0
 8009584:	020b      	lsls	r3, r1, #8
 8009586:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800958a:	0202      	lsls	r2, r0, #8
 800958c:	6879      	ldr	r1, [r7, #4]
 800958e:	6849      	ldr	r1, [r1, #4]
 8009590:	0849      	lsrs	r1, r1, #1
 8009592:	4608      	mov	r0, r1
 8009594:	f04f 0100 	mov.w	r1, #0
 8009598:	1814      	adds	r4, r2, r0
 800959a:	eb43 0501 	adc.w	r5, r3, r1
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	685b      	ldr	r3, [r3, #4]
 80095a2:	461a      	mov	r2, r3
 80095a4:	f04f 0300 	mov.w	r3, #0
 80095a8:	4620      	mov	r0, r4
 80095aa:	4629      	mov	r1, r5
 80095ac:	f7f6 feb0 	bl	8000310 <__aeabi_uldivmod>
 80095b0:	4602      	mov	r2, r0
 80095b2:	460b      	mov	r3, r1
 80095b4:	4613      	mov	r3, r2
 80095b6:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80095b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80095be:	d308      	bcc.n	80095d2 <UART_SetConfig+0x98e>
 80095c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80095c6:	d204      	bcs.n	80095d2 <UART_SetConfig+0x98e>
        {
          huart->Instance->BRR = usartdiv;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80095ce:	60da      	str	r2, [r3, #12]
 80095d0:	e17f      	b.n	80098d2 <UART_SetConfig+0xc8e>
        }
        else
        {
          ret = HAL_ERROR;
 80095d2:	2301      	movs	r3, #1
 80095d4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80095d8:	e17b      	b.n	80098d2 <UART_SetConfig+0xc8e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	69db      	ldr	r3, [r3, #28]
 80095de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80095e2:	f040 80be 	bne.w	8009762 <UART_SetConfig+0xb1e>
  {
    switch (clocksource)
 80095e6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80095ea:	2b20      	cmp	r3, #32
 80095ec:	dc48      	bgt.n	8009680 <UART_SetConfig+0xa3c>
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	db7b      	blt.n	80096ea <UART_SetConfig+0xaa6>
 80095f2:	2b20      	cmp	r3, #32
 80095f4:	d879      	bhi.n	80096ea <UART_SetConfig+0xaa6>
 80095f6:	a201      	add	r2, pc, #4	; (adr r2, 80095fc <UART_SetConfig+0x9b8>)
 80095f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095fc:	08009687 	.word	0x08009687
 8009600:	0800968f 	.word	0x0800968f
 8009604:	080096eb 	.word	0x080096eb
 8009608:	080096eb 	.word	0x080096eb
 800960c:	08009697 	.word	0x08009697
 8009610:	080096eb 	.word	0x080096eb
 8009614:	080096eb 	.word	0x080096eb
 8009618:	080096eb 	.word	0x080096eb
 800961c:	080096a7 	.word	0x080096a7
 8009620:	080096eb 	.word	0x080096eb
 8009624:	080096eb 	.word	0x080096eb
 8009628:	080096eb 	.word	0x080096eb
 800962c:	080096eb 	.word	0x080096eb
 8009630:	080096eb 	.word	0x080096eb
 8009634:	080096eb 	.word	0x080096eb
 8009638:	080096eb 	.word	0x080096eb
 800963c:	080096b7 	.word	0x080096b7
 8009640:	080096eb 	.word	0x080096eb
 8009644:	080096eb 	.word	0x080096eb
 8009648:	080096eb 	.word	0x080096eb
 800964c:	080096eb 	.word	0x080096eb
 8009650:	080096eb 	.word	0x080096eb
 8009654:	080096eb 	.word	0x080096eb
 8009658:	080096eb 	.word	0x080096eb
 800965c:	080096eb 	.word	0x080096eb
 8009660:	080096eb 	.word	0x080096eb
 8009664:	080096eb 	.word	0x080096eb
 8009668:	080096eb 	.word	0x080096eb
 800966c:	080096eb 	.word	0x080096eb
 8009670:	080096eb 	.word	0x080096eb
 8009674:	080096eb 	.word	0x080096eb
 8009678:	080096eb 	.word	0x080096eb
 800967c:	080096dd 	.word	0x080096dd
 8009680:	2b40      	cmp	r3, #64	; 0x40
 8009682:	d02e      	beq.n	80096e2 <UART_SetConfig+0xa9e>
 8009684:	e031      	b.n	80096ea <UART_SetConfig+0xaa6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009686:	f7fc fc57 	bl	8005f38 <HAL_RCC_GetPCLK1Freq>
 800968a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800968c:	e033      	b.n	80096f6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800968e:	f7fc fc69 	bl	8005f64 <HAL_RCC_GetPCLK2Freq>
 8009692:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009694:	e02f      	b.n	80096f6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009696:	f107 0314 	add.w	r3, r7, #20
 800969a:	4618      	mov	r0, r3
 800969c:	f7fd fbca 	bl	8006e34 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80096a0:	69bb      	ldr	r3, [r7, #24]
 80096a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80096a4:	e027      	b.n	80096f6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80096a6:	f107 0308 	add.w	r3, r7, #8
 80096aa:	4618      	mov	r0, r3
 80096ac:	f7fd fd16 	bl	80070dc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80096b4:	e01f      	b.n	80096f6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80096b6:	4b6e      	ldr	r3, [pc, #440]	; (8009870 <UART_SetConfig+0xc2c>)
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	f003 0320 	and.w	r3, r3, #32
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d009      	beq.n	80096d6 <UART_SetConfig+0xa92>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80096c2:	4b6b      	ldr	r3, [pc, #428]	; (8009870 <UART_SetConfig+0xc2c>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	08db      	lsrs	r3, r3, #3
 80096c8:	f003 0303 	and.w	r3, r3, #3
 80096cc:	4a69      	ldr	r2, [pc, #420]	; (8009874 <UART_SetConfig+0xc30>)
 80096ce:	fa22 f303 	lsr.w	r3, r2, r3
 80096d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80096d4:	e00f      	b.n	80096f6 <UART_SetConfig+0xab2>
          pclk = (uint32_t) HSI_VALUE;
 80096d6:	4b67      	ldr	r3, [pc, #412]	; (8009874 <UART_SetConfig+0xc30>)
 80096d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80096da:	e00c      	b.n	80096f6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80096dc:	4b66      	ldr	r3, [pc, #408]	; (8009878 <UART_SetConfig+0xc34>)
 80096de:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80096e0:	e009      	b.n	80096f6 <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80096e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80096e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80096e8:	e005      	b.n	80096f6 <UART_SetConfig+0xab2>
      default:
        pclk = 0U;
 80096ea:	2300      	movs	r3, #0
 80096ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80096ee:	2301      	movs	r3, #1
 80096f0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80096f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80096f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	f000 80ea 	beq.w	80098d2 <UART_SetConfig+0xc8e>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009702:	4a5a      	ldr	r2, [pc, #360]	; (800986c <UART_SetConfig+0xc28>)
 8009704:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009708:	461a      	mov	r2, r3
 800970a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800970c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009710:	005a      	lsls	r2, r3, #1
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	685b      	ldr	r3, [r3, #4]
 8009716:	085b      	lsrs	r3, r3, #1
 8009718:	441a      	add	r2, r3
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	685b      	ldr	r3, [r3, #4]
 800971e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009722:	b29b      	uxth	r3, r3
 8009724:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009728:	2b0f      	cmp	r3, #15
 800972a:	d916      	bls.n	800975a <UART_SetConfig+0xb16>
 800972c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800972e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009732:	d212      	bcs.n	800975a <UART_SetConfig+0xb16>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009736:	b29b      	uxth	r3, r3
 8009738:	f023 030f 	bic.w	r3, r3, #15
 800973c:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800973e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009740:	085b      	lsrs	r3, r3, #1
 8009742:	b29b      	uxth	r3, r3
 8009744:	f003 0307 	and.w	r3, r3, #7
 8009748:	b29a      	uxth	r2, r3
 800974a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800974c:	4313      	orrs	r3, r2
 800974e:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8009756:	60da      	str	r2, [r3, #12]
 8009758:	e0bb      	b.n	80098d2 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 800975a:	2301      	movs	r3, #1
 800975c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8009760:	e0b7      	b.n	80098d2 <UART_SetConfig+0xc8e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009762:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009766:	2b20      	cmp	r3, #32
 8009768:	dc4a      	bgt.n	8009800 <UART_SetConfig+0xbbc>
 800976a:	2b00      	cmp	r3, #0
 800976c:	f2c0 8086 	blt.w	800987c <UART_SetConfig+0xc38>
 8009770:	2b20      	cmp	r3, #32
 8009772:	f200 8083 	bhi.w	800987c <UART_SetConfig+0xc38>
 8009776:	a201      	add	r2, pc, #4	; (adr r2, 800977c <UART_SetConfig+0xb38>)
 8009778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800977c:	08009807 	.word	0x08009807
 8009780:	0800980f 	.word	0x0800980f
 8009784:	0800987d 	.word	0x0800987d
 8009788:	0800987d 	.word	0x0800987d
 800978c:	08009817 	.word	0x08009817
 8009790:	0800987d 	.word	0x0800987d
 8009794:	0800987d 	.word	0x0800987d
 8009798:	0800987d 	.word	0x0800987d
 800979c:	08009827 	.word	0x08009827
 80097a0:	0800987d 	.word	0x0800987d
 80097a4:	0800987d 	.word	0x0800987d
 80097a8:	0800987d 	.word	0x0800987d
 80097ac:	0800987d 	.word	0x0800987d
 80097b0:	0800987d 	.word	0x0800987d
 80097b4:	0800987d 	.word	0x0800987d
 80097b8:	0800987d 	.word	0x0800987d
 80097bc:	08009837 	.word	0x08009837
 80097c0:	0800987d 	.word	0x0800987d
 80097c4:	0800987d 	.word	0x0800987d
 80097c8:	0800987d 	.word	0x0800987d
 80097cc:	0800987d 	.word	0x0800987d
 80097d0:	0800987d 	.word	0x0800987d
 80097d4:	0800987d 	.word	0x0800987d
 80097d8:	0800987d 	.word	0x0800987d
 80097dc:	0800987d 	.word	0x0800987d
 80097e0:	0800987d 	.word	0x0800987d
 80097e4:	0800987d 	.word	0x0800987d
 80097e8:	0800987d 	.word	0x0800987d
 80097ec:	0800987d 	.word	0x0800987d
 80097f0:	0800987d 	.word	0x0800987d
 80097f4:	0800987d 	.word	0x0800987d
 80097f8:	0800987d 	.word	0x0800987d
 80097fc:	0800985d 	.word	0x0800985d
 8009800:	2b40      	cmp	r3, #64	; 0x40
 8009802:	d02e      	beq.n	8009862 <UART_SetConfig+0xc1e>
 8009804:	e03a      	b.n	800987c <UART_SetConfig+0xc38>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009806:	f7fc fb97 	bl	8005f38 <HAL_RCC_GetPCLK1Freq>
 800980a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800980c:	e03c      	b.n	8009888 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800980e:	f7fc fba9 	bl	8005f64 <HAL_RCC_GetPCLK2Freq>
 8009812:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8009814:	e038      	b.n	8009888 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009816:	f107 0314 	add.w	r3, r7, #20
 800981a:	4618      	mov	r0, r3
 800981c:	f7fd fb0a 	bl	8006e34 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009820:	69bb      	ldr	r3, [r7, #24]
 8009822:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009824:	e030      	b.n	8009888 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009826:	f107 0308 	add.w	r3, r7, #8
 800982a:	4618      	mov	r0, r3
 800982c:	f7fd fc56 	bl	80070dc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009834:	e028      	b.n	8009888 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009836:	4b0e      	ldr	r3, [pc, #56]	; (8009870 <UART_SetConfig+0xc2c>)
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f003 0320 	and.w	r3, r3, #32
 800983e:	2b00      	cmp	r3, #0
 8009840:	d009      	beq.n	8009856 <UART_SetConfig+0xc12>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009842:	4b0b      	ldr	r3, [pc, #44]	; (8009870 <UART_SetConfig+0xc2c>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	08db      	lsrs	r3, r3, #3
 8009848:	f003 0303 	and.w	r3, r3, #3
 800984c:	4a09      	ldr	r2, [pc, #36]	; (8009874 <UART_SetConfig+0xc30>)
 800984e:	fa22 f303 	lsr.w	r3, r2, r3
 8009852:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009854:	e018      	b.n	8009888 <UART_SetConfig+0xc44>
          pclk = (uint32_t) HSI_VALUE;
 8009856:	4b07      	ldr	r3, [pc, #28]	; (8009874 <UART_SetConfig+0xc30>)
 8009858:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800985a:	e015      	b.n	8009888 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800985c:	4b06      	ldr	r3, [pc, #24]	; (8009878 <UART_SetConfig+0xc34>)
 800985e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009860:	e012      	b.n	8009888 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009862:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009866:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8009868:	e00e      	b.n	8009888 <UART_SetConfig+0xc44>
 800986a:	bf00      	nop
 800986c:	0800d40c 	.word	0x0800d40c
 8009870:	58024400 	.word	0x58024400
 8009874:	03d09000 	.word	0x03d09000
 8009878:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 800987c:	2300      	movs	r3, #0
 800987e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8009880:	2301      	movs	r3, #1
 8009882:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8009886:	bf00      	nop
    }

    if (pclk != 0U)
 8009888:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800988a:	2b00      	cmp	r3, #0
 800988c:	d021      	beq.n	80098d2 <UART_SetConfig+0xc8e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009892:	4a1a      	ldr	r2, [pc, #104]	; (80098fc <UART_SetConfig+0xcb8>)
 8009894:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009898:	461a      	mov	r2, r3
 800989a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800989c:	fbb3 f2f2 	udiv	r2, r3, r2
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	685b      	ldr	r3, [r3, #4]
 80098a4:	085b      	lsrs	r3, r3, #1
 80098a6:	441a      	add	r2, r3
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	685b      	ldr	r3, [r3, #4]
 80098ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80098b0:	b29b      	uxth	r3, r3
 80098b2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80098b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098b6:	2b0f      	cmp	r3, #15
 80098b8:	d908      	bls.n	80098cc <UART_SetConfig+0xc88>
 80098ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80098c0:	d204      	bcs.n	80098cc <UART_SetConfig+0xc88>
      {
        huart->Instance->BRR = usartdiv;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80098c8:	60da      	str	r2, [r3, #12]
 80098ca:	e002      	b.n	80098d2 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 80098cc:	2301      	movs	r3, #1
 80098ce:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	2201      	movs	r2, #1
 80098d6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	2201      	movs	r2, #1
 80098de:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	2200      	movs	r2, #0
 80098e6:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	2200      	movs	r2, #0
 80098ec:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80098ee:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	3738      	adds	r7, #56	; 0x38
 80098f6:	46bd      	mov	sp, r7
 80098f8:	bdb0      	pop	{r4, r5, r7, pc}
 80098fa:	bf00      	nop
 80098fc:	0800d40c 	.word	0x0800d40c

08009900 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009900:	b480      	push	{r7}
 8009902:	b083      	sub	sp, #12
 8009904:	af00      	add	r7, sp, #0
 8009906:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800990c:	f003 0301 	and.w	r3, r3, #1
 8009910:	2b00      	cmp	r3, #0
 8009912:	d00a      	beq.n	800992a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	685b      	ldr	r3, [r3, #4]
 800991a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	430a      	orrs	r2, r1
 8009928:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800992e:	f003 0302 	and.w	r3, r3, #2
 8009932:	2b00      	cmp	r3, #0
 8009934:	d00a      	beq.n	800994c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	685b      	ldr	r3, [r3, #4]
 800993c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	430a      	orrs	r2, r1
 800994a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009950:	f003 0304 	and.w	r3, r3, #4
 8009954:	2b00      	cmp	r3, #0
 8009956:	d00a      	beq.n	800996e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	685b      	ldr	r3, [r3, #4]
 800995e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	430a      	orrs	r2, r1
 800996c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009972:	f003 0308 	and.w	r3, r3, #8
 8009976:	2b00      	cmp	r3, #0
 8009978:	d00a      	beq.n	8009990 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	685b      	ldr	r3, [r3, #4]
 8009980:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	430a      	orrs	r2, r1
 800998e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009994:	f003 0310 	and.w	r3, r3, #16
 8009998:	2b00      	cmp	r3, #0
 800999a:	d00a      	beq.n	80099b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	689b      	ldr	r3, [r3, #8]
 80099a2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	430a      	orrs	r2, r1
 80099b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099b6:	f003 0320 	and.w	r3, r3, #32
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d00a      	beq.n	80099d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	689b      	ldr	r3, [r3, #8]
 80099c4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	430a      	orrs	r2, r1
 80099d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d01a      	beq.n	8009a16 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	685b      	ldr	r3, [r3, #4]
 80099e6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	430a      	orrs	r2, r1
 80099f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80099fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80099fe:	d10a      	bne.n	8009a16 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	685b      	ldr	r3, [r3, #4]
 8009a06:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	430a      	orrs	r2, r1
 8009a14:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d00a      	beq.n	8009a38 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	685b      	ldr	r3, [r3, #4]
 8009a28:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	430a      	orrs	r2, r1
 8009a36:	605a      	str	r2, [r3, #4]
  }
}
 8009a38:	bf00      	nop
 8009a3a:	370c      	adds	r7, #12
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a42:	4770      	bx	lr

08009a44 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	b086      	sub	sp, #24
 8009a48:	af02      	add	r7, sp, #8
 8009a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2200      	movs	r2, #0
 8009a50:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009a54:	f7f8 fde0 	bl	8002618 <HAL_GetTick>
 8009a58:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f003 0308 	and.w	r3, r3, #8
 8009a64:	2b08      	cmp	r3, #8
 8009a66:	d10e      	bne.n	8009a86 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009a68:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009a6c:	9300      	str	r3, [sp, #0]
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2200      	movs	r2, #0
 8009a72:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009a76:	6878      	ldr	r0, [r7, #4]
 8009a78:	f000 f82f 	bl	8009ada <UART_WaitOnFlagUntilTimeout>
 8009a7c:	4603      	mov	r3, r0
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d001      	beq.n	8009a86 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009a82:	2303      	movs	r3, #3
 8009a84:	e025      	b.n	8009ad2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f003 0304 	and.w	r3, r3, #4
 8009a90:	2b04      	cmp	r3, #4
 8009a92:	d10e      	bne.n	8009ab2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009a94:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009a98:	9300      	str	r3, [sp, #0]
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009aa2:	6878      	ldr	r0, [r7, #4]
 8009aa4:	f000 f819 	bl	8009ada <UART_WaitOnFlagUntilTimeout>
 8009aa8:	4603      	mov	r3, r0
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d001      	beq.n	8009ab2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009aae:	2303      	movs	r3, #3
 8009ab0:	e00f      	b.n	8009ad2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	2220      	movs	r2, #32
 8009ab6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	2220      	movs	r2, #32
 8009abe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2200      	movs	r2, #0
 8009acc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009ad0:	2300      	movs	r3, #0
}
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	3710      	adds	r7, #16
 8009ad6:	46bd      	mov	sp, r7
 8009ad8:	bd80      	pop	{r7, pc}

08009ada <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009ada:	b580      	push	{r7, lr}
 8009adc:	b084      	sub	sp, #16
 8009ade:	af00      	add	r7, sp, #0
 8009ae0:	60f8      	str	r0, [r7, #12]
 8009ae2:	60b9      	str	r1, [r7, #8]
 8009ae4:	603b      	str	r3, [r7, #0]
 8009ae6:	4613      	mov	r3, r2
 8009ae8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009aea:	e062      	b.n	8009bb2 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009aec:	69bb      	ldr	r3, [r7, #24]
 8009aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009af2:	d05e      	beq.n	8009bb2 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009af4:	f7f8 fd90 	bl	8002618 <HAL_GetTick>
 8009af8:	4602      	mov	r2, r0
 8009afa:	683b      	ldr	r3, [r7, #0]
 8009afc:	1ad3      	subs	r3, r2, r3
 8009afe:	69ba      	ldr	r2, [r7, #24]
 8009b00:	429a      	cmp	r2, r3
 8009b02:	d302      	bcc.n	8009b0a <UART_WaitOnFlagUntilTimeout+0x30>
 8009b04:	69bb      	ldr	r3, [r7, #24]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d11d      	bne.n	8009b46 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	681a      	ldr	r2, [r3, #0]
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009b18:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	689a      	ldr	r2, [r3, #8]
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	f022 0201 	bic.w	r2, r2, #1
 8009b28:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	2220      	movs	r2, #32
 8009b2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	2220      	movs	r2, #32
 8009b36:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8009b42:	2303      	movs	r3, #3
 8009b44:	e045      	b.n	8009bd2 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f003 0304 	and.w	r3, r3, #4
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d02e      	beq.n	8009bb2 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	69db      	ldr	r3, [r3, #28]
 8009b5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009b5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009b62:	d126      	bne.n	8009bb2 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009b6c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	681a      	ldr	r2, [r3, #0]
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009b7c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	689a      	ldr	r2, [r3, #8]
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	f022 0201 	bic.w	r2, r2, #1
 8009b8c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	2220      	movs	r2, #32
 8009b92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	2220      	movs	r2, #32
 8009b9a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	2220      	movs	r2, #32
 8009ba2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	2200      	movs	r2, #0
 8009baa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8009bae:	2303      	movs	r3, #3
 8009bb0:	e00f      	b.n	8009bd2 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	69da      	ldr	r2, [r3, #28]
 8009bb8:	68bb      	ldr	r3, [r7, #8]
 8009bba:	4013      	ands	r3, r2
 8009bbc:	68ba      	ldr	r2, [r7, #8]
 8009bbe:	429a      	cmp	r2, r3
 8009bc0:	bf0c      	ite	eq
 8009bc2:	2301      	moveq	r3, #1
 8009bc4:	2300      	movne	r3, #0
 8009bc6:	b2db      	uxtb	r3, r3
 8009bc8:	461a      	mov	r2, r3
 8009bca:	79fb      	ldrb	r3, [r7, #7]
 8009bcc:	429a      	cmp	r2, r3
 8009bce:	d08d      	beq.n	8009aec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009bd0:	2300      	movs	r3, #0
}
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	3710      	adds	r7, #16
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	bd80      	pop	{r7, pc}

08009bda <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009bda:	b480      	push	{r7}
 8009bdc:	b085      	sub	sp, #20
 8009bde:	af00      	add	r7, sp, #0
 8009be0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009be8:	2b01      	cmp	r3, #1
 8009bea:	d101      	bne.n	8009bf0 <HAL_UARTEx_DisableFifoMode+0x16>
 8009bec:	2302      	movs	r3, #2
 8009bee:	e027      	b.n	8009c40 <HAL_UARTEx_DisableFifoMode+0x66>
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2201      	movs	r2, #1
 8009bf4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2224      	movs	r2, #36	; 0x24
 8009bfc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	681a      	ldr	r2, [r3, #0]
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	f022 0201 	bic.w	r2, r2, #1
 8009c16:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009c1e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2200      	movs	r2, #0
 8009c24:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	68fa      	ldr	r2, [r7, #12]
 8009c2c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	2220      	movs	r2, #32
 8009c32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2200      	movs	r2, #0
 8009c3a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009c3e:	2300      	movs	r3, #0
}
 8009c40:	4618      	mov	r0, r3
 8009c42:	3714      	adds	r7, #20
 8009c44:	46bd      	mov	sp, r7
 8009c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4a:	4770      	bx	lr

08009c4c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b084      	sub	sp, #16
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
 8009c54:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009c5c:	2b01      	cmp	r3, #1
 8009c5e:	d101      	bne.n	8009c64 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009c60:	2302      	movs	r3, #2
 8009c62:	e02d      	b.n	8009cc0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2201      	movs	r2, #1
 8009c68:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	2224      	movs	r2, #36	; 0x24
 8009c70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	681a      	ldr	r2, [r3, #0]
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	f022 0201 	bic.w	r2, r2, #1
 8009c8a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	689b      	ldr	r3, [r3, #8]
 8009c92:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	683a      	ldr	r2, [r7, #0]
 8009c9c:	430a      	orrs	r2, r1
 8009c9e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009ca0:	6878      	ldr	r0, [r7, #4]
 8009ca2:	f000 f84f 	bl	8009d44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	68fa      	ldr	r2, [r7, #12]
 8009cac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	2220      	movs	r2, #32
 8009cb2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	2200      	movs	r2, #0
 8009cba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009cbe:	2300      	movs	r3, #0
}
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	3710      	adds	r7, #16
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	bd80      	pop	{r7, pc}

08009cc8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b084      	sub	sp, #16
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]
 8009cd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009cd8:	2b01      	cmp	r3, #1
 8009cda:	d101      	bne.n	8009ce0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009cdc:	2302      	movs	r3, #2
 8009cde:	e02d      	b.n	8009d3c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2224      	movs	r2, #36	; 0x24
 8009cec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	681a      	ldr	r2, [r3, #0]
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	f022 0201 	bic.w	r2, r2, #1
 8009d06:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	689b      	ldr	r3, [r3, #8]
 8009d0e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	683a      	ldr	r2, [r7, #0]
 8009d18:	430a      	orrs	r2, r1
 8009d1a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009d1c:	6878      	ldr	r0, [r7, #4]
 8009d1e:	f000 f811 	bl	8009d44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	68fa      	ldr	r2, [r7, #12]
 8009d28:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	2220      	movs	r2, #32
 8009d2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	2200      	movs	r2, #0
 8009d36:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009d3a:	2300      	movs	r3, #0
}
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	3710      	adds	r7, #16
 8009d40:	46bd      	mov	sp, r7
 8009d42:	bd80      	pop	{r7, pc}

08009d44 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009d44:	b480      	push	{r7}
 8009d46:	b085      	sub	sp, #20
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d108      	bne.n	8009d66 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	2201      	movs	r2, #1
 8009d58:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	2201      	movs	r2, #1
 8009d60:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009d64:	e031      	b.n	8009dca <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009d66:	2310      	movs	r3, #16
 8009d68:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009d6a:	2310      	movs	r3, #16
 8009d6c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	689b      	ldr	r3, [r3, #8]
 8009d74:	0e5b      	lsrs	r3, r3, #25
 8009d76:	b2db      	uxtb	r3, r3
 8009d78:	f003 0307 	and.w	r3, r3, #7
 8009d7c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	689b      	ldr	r3, [r3, #8]
 8009d84:	0f5b      	lsrs	r3, r3, #29
 8009d86:	b2db      	uxtb	r3, r3
 8009d88:	f003 0307 	and.w	r3, r3, #7
 8009d8c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009d8e:	7bbb      	ldrb	r3, [r7, #14]
 8009d90:	7b3a      	ldrb	r2, [r7, #12]
 8009d92:	4911      	ldr	r1, [pc, #68]	; (8009dd8 <UARTEx_SetNbDataToProcess+0x94>)
 8009d94:	5c8a      	ldrb	r2, [r1, r2]
 8009d96:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009d9a:	7b3a      	ldrb	r2, [r7, #12]
 8009d9c:	490f      	ldr	r1, [pc, #60]	; (8009ddc <UARTEx_SetNbDataToProcess+0x98>)
 8009d9e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009da0:	fb93 f3f2 	sdiv	r3, r3, r2
 8009da4:	b29a      	uxth	r2, r3
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009dac:	7bfb      	ldrb	r3, [r7, #15]
 8009dae:	7b7a      	ldrb	r2, [r7, #13]
 8009db0:	4909      	ldr	r1, [pc, #36]	; (8009dd8 <UARTEx_SetNbDataToProcess+0x94>)
 8009db2:	5c8a      	ldrb	r2, [r1, r2]
 8009db4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009db8:	7b7a      	ldrb	r2, [r7, #13]
 8009dba:	4908      	ldr	r1, [pc, #32]	; (8009ddc <UARTEx_SetNbDataToProcess+0x98>)
 8009dbc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009dbe:	fb93 f3f2 	sdiv	r3, r3, r2
 8009dc2:	b29a      	uxth	r2, r3
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009dca:	bf00      	nop
 8009dcc:	3714      	adds	r7, #20
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd4:	4770      	bx	lr
 8009dd6:	bf00      	nop
 8009dd8:	0800d424 	.word	0x0800d424
 8009ddc:	0800d42c 	.word	0x0800d42c

08009de0 <__NVIC_SetPriority>:
{
 8009de0:	b480      	push	{r7}
 8009de2:	b083      	sub	sp, #12
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	4603      	mov	r3, r0
 8009de8:	6039      	str	r1, [r7, #0]
 8009dea:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8009dec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	db0a      	blt.n	8009e0a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	b2da      	uxtb	r2, r3
 8009df8:	490c      	ldr	r1, [pc, #48]	; (8009e2c <__NVIC_SetPriority+0x4c>)
 8009dfa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009dfe:	0112      	lsls	r2, r2, #4
 8009e00:	b2d2      	uxtb	r2, r2
 8009e02:	440b      	add	r3, r1
 8009e04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009e08:	e00a      	b.n	8009e20 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	b2da      	uxtb	r2, r3
 8009e0e:	4908      	ldr	r1, [pc, #32]	; (8009e30 <__NVIC_SetPriority+0x50>)
 8009e10:	88fb      	ldrh	r3, [r7, #6]
 8009e12:	f003 030f 	and.w	r3, r3, #15
 8009e16:	3b04      	subs	r3, #4
 8009e18:	0112      	lsls	r2, r2, #4
 8009e1a:	b2d2      	uxtb	r2, r2
 8009e1c:	440b      	add	r3, r1
 8009e1e:	761a      	strb	r2, [r3, #24]
}
 8009e20:	bf00      	nop
 8009e22:	370c      	adds	r7, #12
 8009e24:	46bd      	mov	sp, r7
 8009e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2a:	4770      	bx	lr
 8009e2c:	e000e100 	.word	0xe000e100
 8009e30:	e000ed00 	.word	0xe000ed00

08009e34 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009e34:	b580      	push	{r7, lr}
 8009e36:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009e38:	4b05      	ldr	r3, [pc, #20]	; (8009e50 <SysTick_Handler+0x1c>)
 8009e3a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009e3c:	f002 f922 	bl	800c084 <xTaskGetSchedulerState>
 8009e40:	4603      	mov	r3, r0
 8009e42:	2b01      	cmp	r3, #1
 8009e44:	d001      	beq.n	8009e4a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009e46:	f002 ff47 	bl	800ccd8 <xPortSysTickHandler>
  }
}
 8009e4a:	bf00      	nop
 8009e4c:	bd80      	pop	{r7, pc}
 8009e4e:	bf00      	nop
 8009e50:	e000e010 	.word	0xe000e010

08009e54 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009e54:	b580      	push	{r7, lr}
 8009e56:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009e58:	2100      	movs	r1, #0
 8009e5a:	f06f 0004 	mvn.w	r0, #4
 8009e5e:	f7ff ffbf 	bl	8009de0 <__NVIC_SetPriority>
#endif
}
 8009e62:	bf00      	nop
 8009e64:	bd80      	pop	{r7, pc}
	...

08009e68 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b082      	sub	sp, #8
 8009e6c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e6e:	f3ef 8305 	mrs	r3, IPSR
 8009e72:	603b      	str	r3, [r7, #0]
  return(result);
 8009e74:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d003      	beq.n	8009e82 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009e7a:	f06f 0305 	mvn.w	r3, #5
 8009e7e:	607b      	str	r3, [r7, #4]
 8009e80:	e00f      	b.n	8009ea2 <osKernelInitialize+0x3a>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009e82:	4b0a      	ldr	r3, [pc, #40]	; (8009eac <osKernelInitialize+0x44>)
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d108      	bne.n	8009e9c <osKernelInitialize+0x34>
      #if defined(USE_TRACE_EVENT_RECORDER)
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
 8009e8a:	4809      	ldr	r0, [pc, #36]	; (8009eb0 <osKernelInitialize+0x48>)
 8009e8c:	f003 f918 	bl	800d0c0 <vPortDefineHeapRegions>
      #endif
      KernelState = osKernelReady;
 8009e90:	4b06      	ldr	r3, [pc, #24]	; (8009eac <osKernelInitialize+0x44>)
 8009e92:	2201      	movs	r2, #1
 8009e94:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009e96:	2300      	movs	r3, #0
 8009e98:	607b      	str	r3, [r7, #4]
 8009e9a:	e002      	b.n	8009ea2 <osKernelInitialize+0x3a>
    } else {
      stat = osError;
 8009e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8009ea0:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009ea2:	687b      	ldr	r3, [r7, #4]
}
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	3708      	adds	r7, #8
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}
 8009eac:	2000012c 	.word	0x2000012c
 8009eb0:	20000014 	.word	0x20000014

08009eb4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b082      	sub	sp, #8
 8009eb8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009eba:	f3ef 8305 	mrs	r3, IPSR
 8009ebe:	603b      	str	r3, [r7, #0]
  return(result);
 8009ec0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d003      	beq.n	8009ece <osKernelStart+0x1a>
    stat = osErrorISR;
 8009ec6:	f06f 0305 	mvn.w	r3, #5
 8009eca:	607b      	str	r3, [r7, #4]
 8009ecc:	e010      	b.n	8009ef0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009ece:	4b0b      	ldr	r3, [pc, #44]	; (8009efc <osKernelStart+0x48>)
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	2b01      	cmp	r3, #1
 8009ed4:	d109      	bne.n	8009eea <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009ed6:	f7ff ffbd 	bl	8009e54 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009eda:	4b08      	ldr	r3, [pc, #32]	; (8009efc <osKernelStart+0x48>)
 8009edc:	2202      	movs	r2, #2
 8009ede:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009ee0:	f001 fbbc 	bl	800b65c <vTaskStartScheduler>
      stat = osOK;
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	607b      	str	r3, [r7, #4]
 8009ee8:	e002      	b.n	8009ef0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009eea:	f04f 33ff 	mov.w	r3, #4294967295
 8009eee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009ef0:	687b      	ldr	r3, [r7, #4]
}
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	3708      	adds	r7, #8
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	bd80      	pop	{r7, pc}
 8009efa:	bf00      	nop
 8009efc:	2000012c 	.word	0x2000012c

08009f00 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b08e      	sub	sp, #56	; 0x38
 8009f04:	af04      	add	r7, sp, #16
 8009f06:	60f8      	str	r0, [r7, #12]
 8009f08:	60b9      	str	r1, [r7, #8]
 8009f0a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009f10:	f3ef 8305 	mrs	r3, IPSR
 8009f14:	617b      	str	r3, [r7, #20]
  return(result);
 8009f16:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d17f      	bne.n	800a01c <osThreadNew+0x11c>
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d07c      	beq.n	800a01c <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 8009f22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009f26:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009f28:	2318      	movs	r3, #24
 8009f2a:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8009f30:	f04f 33ff 	mov.w	r3, #4294967295
 8009f34:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d045      	beq.n	8009fc8 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d002      	beq.n	8009f4a <osThreadNew+0x4a>
        name = attr->name;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	699b      	ldr	r3, [r3, #24]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d002      	beq.n	8009f58 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	699b      	ldr	r3, [r3, #24]
 8009f56:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009f58:	69fb      	ldr	r3, [r7, #28]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d008      	beq.n	8009f70 <osThreadNew+0x70>
 8009f5e:	69fb      	ldr	r3, [r7, #28]
 8009f60:	2b38      	cmp	r3, #56	; 0x38
 8009f62:	d805      	bhi.n	8009f70 <osThreadNew+0x70>
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	685b      	ldr	r3, [r3, #4]
 8009f68:	f003 0301 	and.w	r3, r3, #1
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d001      	beq.n	8009f74 <osThreadNew+0x74>
        return (NULL);
 8009f70:	2300      	movs	r3, #0
 8009f72:	e054      	b.n	800a01e <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	695b      	ldr	r3, [r3, #20]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d003      	beq.n	8009f84 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	695b      	ldr	r3, [r3, #20]
 8009f80:	089b      	lsrs	r3, r3, #2
 8009f82:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	689b      	ldr	r3, [r3, #8]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d00e      	beq.n	8009faa <osThreadNew+0xaa>
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	68db      	ldr	r3, [r3, #12]
 8009f90:	2b5b      	cmp	r3, #91	; 0x5b
 8009f92:	d90a      	bls.n	8009faa <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d006      	beq.n	8009faa <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	695b      	ldr	r3, [r3, #20]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d002      	beq.n	8009faa <osThreadNew+0xaa>
        mem = 1;
 8009fa4:	2301      	movs	r3, #1
 8009fa6:	61bb      	str	r3, [r7, #24]
 8009fa8:	e010      	b.n	8009fcc <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	689b      	ldr	r3, [r3, #8]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d10c      	bne.n	8009fcc <osThreadNew+0xcc>
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	68db      	ldr	r3, [r3, #12]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d108      	bne.n	8009fcc <osThreadNew+0xcc>
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	691b      	ldr	r3, [r3, #16]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d104      	bne.n	8009fcc <osThreadNew+0xcc>
          mem = 0;
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	61bb      	str	r3, [r7, #24]
 8009fc6:	e001      	b.n	8009fcc <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 8009fc8:	2300      	movs	r3, #0
 8009fca:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009fcc:	69bb      	ldr	r3, [r7, #24]
 8009fce:	2b01      	cmp	r3, #1
 8009fd0:	d110      	bne.n	8009ff4 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009fd6:	687a      	ldr	r2, [r7, #4]
 8009fd8:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009fda:	9202      	str	r2, [sp, #8]
 8009fdc:	9301      	str	r3, [sp, #4]
 8009fde:	69fb      	ldr	r3, [r7, #28]
 8009fe0:	9300      	str	r3, [sp, #0]
 8009fe2:	68bb      	ldr	r3, [r7, #8]
 8009fe4:	6a3a      	ldr	r2, [r7, #32]
 8009fe6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009fe8:	68f8      	ldr	r0, [r7, #12]
 8009fea:	f001 f961 	bl	800b2b0 <xTaskCreateStatic>
 8009fee:	4603      	mov	r3, r0
 8009ff0:	613b      	str	r3, [r7, #16]
 8009ff2:	e013      	b.n	800a01c <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 8009ff4:	69bb      	ldr	r3, [r7, #24]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d110      	bne.n	800a01c <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009ffa:	6a3b      	ldr	r3, [r7, #32]
 8009ffc:	b29a      	uxth	r2, r3
 8009ffe:	f107 0310 	add.w	r3, r7, #16
 800a002:	9301      	str	r3, [sp, #4]
 800a004:	69fb      	ldr	r3, [r7, #28]
 800a006:	9300      	str	r3, [sp, #0]
 800a008:	68bb      	ldr	r3, [r7, #8]
 800a00a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a00c:	68f8      	ldr	r0, [r7, #12]
 800a00e:	f001 f9ac 	bl	800b36a <xTaskCreate>
 800a012:	4603      	mov	r3, r0
 800a014:	2b01      	cmp	r3, #1
 800a016:	d001      	beq.n	800a01c <osThreadNew+0x11c>
            hTask = NULL;
 800a018:	2300      	movs	r3, #0
 800a01a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a01c:	693b      	ldr	r3, [r7, #16]
}
 800a01e:	4618      	mov	r0, r3
 800a020:	3728      	adds	r7, #40	; 0x28
 800a022:	46bd      	mov	sp, r7
 800a024:	bd80      	pop	{r7, pc}

0800a026 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a026:	b580      	push	{r7, lr}
 800a028:	b084      	sub	sp, #16
 800a02a:	af00      	add	r7, sp, #0
 800a02c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a02e:	f3ef 8305 	mrs	r3, IPSR
 800a032:	60bb      	str	r3, [r7, #8]
  return(result);
 800a034:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a036:	2b00      	cmp	r3, #0
 800a038:	d003      	beq.n	800a042 <osDelay+0x1c>
    stat = osErrorISR;
 800a03a:	f06f 0305 	mvn.w	r3, #5
 800a03e:	60fb      	str	r3, [r7, #12]
 800a040:	e007      	b.n	800a052 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a042:	2300      	movs	r3, #0
 800a044:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d002      	beq.n	800a052 <osDelay+0x2c>
      vTaskDelay(ticks);
 800a04c:	6878      	ldr	r0, [r7, #4]
 800a04e:	f001 fad1 	bl	800b5f4 <vTaskDelay>
    }
  }

  return (stat);
 800a052:	68fb      	ldr	r3, [r7, #12]
}
 800a054:	4618      	mov	r0, r3
 800a056:	3710      	adds	r7, #16
 800a058:	46bd      	mov	sp, r7
 800a05a:	bd80      	pop	{r7, pc}

0800a05c <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b086      	sub	sp, #24
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 800a064:	2300      	movs	r3, #0
 800a066:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a068:	f3ef 8305 	mrs	r3, IPSR
 800a06c:	60fb      	str	r3, [r7, #12]
  return(result);
 800a06e:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 800a070:	2b00      	cmp	r3, #0
 800a072:	d12d      	bne.n	800a0d0 <osEventFlagsNew+0x74>
    mem = -1;
 800a074:	f04f 33ff 	mov.w	r3, #4294967295
 800a078:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d015      	beq.n	800a0ac <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	689b      	ldr	r3, [r3, #8]
 800a084:	2b00      	cmp	r3, #0
 800a086:	d006      	beq.n	800a096 <osEventFlagsNew+0x3a>
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	68db      	ldr	r3, [r3, #12]
 800a08c:	2b1f      	cmp	r3, #31
 800a08e:	d902      	bls.n	800a096 <osEventFlagsNew+0x3a>
        mem = 1;
 800a090:	2301      	movs	r3, #1
 800a092:	613b      	str	r3, [r7, #16]
 800a094:	e00c      	b.n	800a0b0 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	689b      	ldr	r3, [r3, #8]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d108      	bne.n	800a0b0 <osEventFlagsNew+0x54>
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	68db      	ldr	r3, [r3, #12]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d104      	bne.n	800a0b0 <osEventFlagsNew+0x54>
          mem = 0;
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	613b      	str	r3, [r7, #16]
 800a0aa:	e001      	b.n	800a0b0 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 800a0b0:	693b      	ldr	r3, [r7, #16]
 800a0b2:	2b01      	cmp	r3, #1
 800a0b4:	d106      	bne.n	800a0c4 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	689b      	ldr	r3, [r3, #8]
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	f000 f90e 	bl	800a2dc <xEventGroupCreateStatic>
 800a0c0:	6178      	str	r0, [r7, #20]
 800a0c2:	e005      	b.n	800a0d0 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 800a0c4:	693b      	ldr	r3, [r7, #16]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d102      	bne.n	800a0d0 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 800a0ca:	f000 f93e 	bl	800a34a <xEventGroupCreate>
 800a0ce:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 800a0d0:	697b      	ldr	r3, [r7, #20]
}
 800a0d2:	4618      	mov	r0, r3
 800a0d4:	3718      	adds	r7, #24
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	bd80      	pop	{r7, pc}
	...

0800a0dc <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b086      	sub	sp, #24
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	6078      	str	r0, [r7, #4]
 800a0e4:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800a0ea:	693b      	ldr	r3, [r7, #16]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d004      	beq.n	800a0fa <osEventFlagsSet+0x1e>
 800a0f0:	683b      	ldr	r3, [r7, #0]
 800a0f2:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d003      	beq.n	800a102 <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 800a0fa:	f06f 0303 	mvn.w	r3, #3
 800a0fe:	617b      	str	r3, [r7, #20]
 800a100:	e028      	b.n	800a154 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a102:	f3ef 8305 	mrs	r3, IPSR
 800a106:	60fb      	str	r3, [r7, #12]
  return(result);
 800a108:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d01d      	beq.n	800a14a <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 800a10e:	2300      	movs	r3, #0
 800a110:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 800a112:	f107 0308 	add.w	r3, r7, #8
 800a116:	461a      	mov	r2, r3
 800a118:	6839      	ldr	r1, [r7, #0]
 800a11a:	6938      	ldr	r0, [r7, #16]
 800a11c:	f000 fb14 	bl	800a748 <xEventGroupSetBitsFromISR>
 800a120:	4603      	mov	r3, r0
 800a122:	2b00      	cmp	r3, #0
 800a124:	d103      	bne.n	800a12e <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 800a126:	f06f 0302 	mvn.w	r3, #2
 800a12a:	617b      	str	r3, [r7, #20]
 800a12c:	e012      	b.n	800a154 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 800a132:	68bb      	ldr	r3, [r7, #8]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d00d      	beq.n	800a154 <osEventFlagsSet+0x78>
 800a138:	4b09      	ldr	r3, [pc, #36]	; (800a160 <osEventFlagsSet+0x84>)
 800a13a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a13e:	601a      	str	r2, [r3, #0]
 800a140:	f3bf 8f4f 	dsb	sy
 800a144:	f3bf 8f6f 	isb	sy
 800a148:	e004      	b.n	800a154 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 800a14a:	6839      	ldr	r1, [r7, #0]
 800a14c:	6938      	ldr	r0, [r7, #16]
 800a14e:	f000 fa41 	bl	800a5d4 <xEventGroupSetBits>
 800a152:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800a154:	697b      	ldr	r3, [r7, #20]
}
 800a156:	4618      	mov	r0, r3
 800a158:	3718      	adds	r7, #24
 800a15a:	46bd      	mov	sp, r7
 800a15c:	bd80      	pop	{r7, pc}
 800a15e:	bf00      	nop
 800a160:	e000ed04 	.word	0xe000ed04

0800a164 <osEventFlagsGet>:
  }

  return (rflags);
}

uint32_t osEventFlagsGet (osEventFlagsId_t ef_id) {
 800a164:	b580      	push	{r7, lr}
 800a166:	b086      	sub	sp, #24
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if (ef_id == NULL) {
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	2b00      	cmp	r3, #0
 800a174:	d102      	bne.n	800a17c <osEventFlagsGet+0x18>
    rflags = 0U;
 800a176:	2300      	movs	r3, #0
 800a178:	617b      	str	r3, [r7, #20]
 800a17a:	e00f      	b.n	800a19c <osEventFlagsGet+0x38>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a17c:	f3ef 8305 	mrs	r3, IPSR
 800a180:	60fb      	str	r3, [r7, #12]
  return(result);
 800a182:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800a184:	2b00      	cmp	r3, #0
 800a186:	d004      	beq.n	800a192 <osEventFlagsGet+0x2e>
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 800a188:	6938      	ldr	r0, [r7, #16]
 800a18a:	f000 f9ff 	bl	800a58c <xEventGroupGetBitsFromISR>
 800a18e:	6178      	str	r0, [r7, #20]
 800a190:	e004      	b.n	800a19c <osEventFlagsGet+0x38>
  }
  else {
    rflags = xEventGroupGetBits (hEventGroup);
 800a192:	2100      	movs	r1, #0
 800a194:	6938      	ldr	r0, [r7, #16]
 800a196:	f000 f9c1 	bl	800a51c <xEventGroupClearBits>
 800a19a:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800a19c:	697b      	ldr	r3, [r7, #20]
}
 800a19e:	4618      	mov	r0, r3
 800a1a0:	3718      	adds	r7, #24
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	bd80      	pop	{r7, pc}

0800a1a6 <osEventFlagsWait>:

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 800a1a6:	b580      	push	{r7, lr}
 800a1a8:	b08c      	sub	sp, #48	; 0x30
 800a1aa:	af02      	add	r7, sp, #8
 800a1ac:	60f8      	str	r0, [r7, #12]
 800a1ae:	60b9      	str	r1, [r7, #8]
 800a1b0:	607a      	str	r2, [r7, #4]
 800a1b2:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800a1b8:	69bb      	ldr	r3, [r7, #24]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d004      	beq.n	800a1c8 <osEventFlagsWait+0x22>
 800a1be:	68bb      	ldr	r3, [r7, #8]
 800a1c0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d003      	beq.n	800a1d0 <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 800a1c8:	f06f 0303 	mvn.w	r3, #3
 800a1cc:	61fb      	str	r3, [r7, #28]
 800a1ce:	e04b      	b.n	800a268 <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a1d0:	f3ef 8305 	mrs	r3, IPSR
 800a1d4:	617b      	str	r3, [r7, #20]
  return(result);
 800a1d6:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d003      	beq.n	800a1e4 <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 800a1dc:	f06f 0305 	mvn.w	r3, #5
 800a1e0:	61fb      	str	r3, [r7, #28]
 800a1e2:	e041      	b.n	800a268 <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	f003 0301 	and.w	r3, r3, #1
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d002      	beq.n	800a1f4 <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	627b      	str	r3, [r7, #36]	; 0x24
 800a1f2:	e001      	b.n	800a1f8 <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	f003 0302 	and.w	r3, r3, #2
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d002      	beq.n	800a208 <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 800a202:	2300      	movs	r3, #0
 800a204:	623b      	str	r3, [r7, #32]
 800a206:	e001      	b.n	800a20c <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 800a208:	2301      	movs	r3, #1
 800a20a:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	9300      	str	r3, [sp, #0]
 800a210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a212:	6a3a      	ldr	r2, [r7, #32]
 800a214:	68b9      	ldr	r1, [r7, #8]
 800a216:	69b8      	ldr	r0, [r7, #24]
 800a218:	f000 f8b2 	bl	800a380 <xEventGroupWaitBits>
 800a21c:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	f003 0301 	and.w	r3, r3, #1
 800a224:	2b00      	cmp	r3, #0
 800a226:	d010      	beq.n	800a24a <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 800a228:	68ba      	ldr	r2, [r7, #8]
 800a22a:	69fb      	ldr	r3, [r7, #28]
 800a22c:	4013      	ands	r3, r2
 800a22e:	68ba      	ldr	r2, [r7, #8]
 800a230:	429a      	cmp	r2, r3
 800a232:	d019      	beq.n	800a268 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d003      	beq.n	800a242 <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 800a23a:	f06f 0301 	mvn.w	r3, #1
 800a23e:	61fb      	str	r3, [r7, #28]
 800a240:	e012      	b.n	800a268 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 800a242:	f06f 0302 	mvn.w	r3, #2
 800a246:	61fb      	str	r3, [r7, #28]
 800a248:	e00e      	b.n	800a268 <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 800a24a:	68ba      	ldr	r2, [r7, #8]
 800a24c:	69fb      	ldr	r3, [r7, #28]
 800a24e:	4013      	ands	r3, r2
 800a250:	2b00      	cmp	r3, #0
 800a252:	d109      	bne.n	800a268 <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 800a254:	683b      	ldr	r3, [r7, #0]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d003      	beq.n	800a262 <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 800a25a:	f06f 0301 	mvn.w	r3, #1
 800a25e:	61fb      	str	r3, [r7, #28]
 800a260:	e002      	b.n	800a268 <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 800a262:	f06f 0302 	mvn.w	r3, #2
 800a266:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 800a268:	69fb      	ldr	r3, [r7, #28]
}
 800a26a:	4618      	mov	r0, r3
 800a26c:	3728      	adds	r7, #40	; 0x28
 800a26e:	46bd      	mov	sp, r7
 800a270:	bd80      	pop	{r7, pc}
	...

0800a274 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a274:	b480      	push	{r7}
 800a276:	b085      	sub	sp, #20
 800a278:	af00      	add	r7, sp, #0
 800a27a:	60f8      	str	r0, [r7, #12]
 800a27c:	60b9      	str	r1, [r7, #8]
 800a27e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	4a07      	ldr	r2, [pc, #28]	; (800a2a0 <vApplicationGetIdleTaskMemory+0x2c>)
 800a284:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a286:	68bb      	ldr	r3, [r7, #8]
 800a288:	4a06      	ldr	r2, [pc, #24]	; (800a2a4 <vApplicationGetIdleTaskMemory+0x30>)
 800a28a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a292:	601a      	str	r2, [r3, #0]
}
 800a294:	bf00      	nop
 800a296:	3714      	adds	r7, #20
 800a298:	46bd      	mov	sp, r7
 800a29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29e:	4770      	bx	lr
 800a2a0:	20008130 	.word	0x20008130
 800a2a4:	2000818c 	.word	0x2000818c

0800a2a8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a2a8:	b480      	push	{r7}
 800a2aa:	b085      	sub	sp, #20
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	60f8      	str	r0, [r7, #12]
 800a2b0:	60b9      	str	r1, [r7, #8]
 800a2b2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	4a07      	ldr	r2, [pc, #28]	; (800a2d4 <vApplicationGetTimerTaskMemory+0x2c>)
 800a2b8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a2ba:	68bb      	ldr	r3, [r7, #8]
 800a2bc:	4a06      	ldr	r2, [pc, #24]	; (800a2d8 <vApplicationGetTimerTaskMemory+0x30>)
 800a2be:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a2c6:	601a      	str	r2, [r3, #0]
}
 800a2c8:	bf00      	nop
 800a2ca:	3714      	adds	r7, #20
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d2:	4770      	bx	lr
 800a2d4:	2000858c 	.word	0x2000858c
 800a2d8:	200085e8 	.word	0x200085e8

0800a2dc <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b086      	sub	sp, #24
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d10a      	bne.n	800a300 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a2ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2ee:	f383 8811 	msr	BASEPRI, r3
 800a2f2:	f3bf 8f6f 	isb	sy
 800a2f6:	f3bf 8f4f 	dsb	sy
 800a2fa:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a2fc:	bf00      	nop
 800a2fe:	e7fe      	b.n	800a2fe <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 800a300:	2320      	movs	r3, #32
 800a302:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	2b20      	cmp	r3, #32
 800a308:	d00a      	beq.n	800a320 <xEventGroupCreateStatic+0x44>
	__asm volatile
 800a30a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a30e:	f383 8811 	msr	BASEPRI, r3
 800a312:	f3bf 8f6f 	isb	sy
 800a316:	f3bf 8f4f 	dsb	sy
 800a31a:	60fb      	str	r3, [r7, #12]
}
 800a31c:	bf00      	nop
 800a31e:	e7fe      	b.n	800a31e <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 800a324:	697b      	ldr	r3, [r7, #20]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d00a      	beq.n	800a340 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 800a32a:	697b      	ldr	r3, [r7, #20]
 800a32c:	2200      	movs	r2, #0
 800a32e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800a330:	697b      	ldr	r3, [r7, #20]
 800a332:	3304      	adds	r3, #4
 800a334:	4618      	mov	r0, r3
 800a336:	f000 fa1b 	bl	800a770 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800a33a:	697b      	ldr	r3, [r7, #20]
 800a33c:	2201      	movs	r2, #1
 800a33e:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 800a340:	697b      	ldr	r3, [r7, #20]
	}
 800a342:	4618      	mov	r0, r3
 800a344:	3718      	adds	r7, #24
 800a346:	46bd      	mov	sp, r7
 800a348:	bd80      	pop	{r7, pc}

0800a34a <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800a34a:	b580      	push	{r7, lr}
 800a34c:	b082      	sub	sp, #8
 800a34e:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 800a350:	2020      	movs	r0, #32
 800a352:	f002 fd51 	bl	800cdf8 <pvPortMalloc>
 800a356:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d00a      	beq.n	800a374 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	2200      	movs	r2, #0
 800a362:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	3304      	adds	r3, #4
 800a368:	4618      	mov	r0, r3
 800a36a:	f000 fa01 	bl	800a770 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	2200      	movs	r2, #0
 800a372:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800a374:	687b      	ldr	r3, [r7, #4]
	}
 800a376:	4618      	mov	r0, r3
 800a378:	3708      	adds	r7, #8
 800a37a:	46bd      	mov	sp, r7
 800a37c:	bd80      	pop	{r7, pc}
	...

0800a380 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 800a380:	b580      	push	{r7, lr}
 800a382:	b090      	sub	sp, #64	; 0x40
 800a384:	af00      	add	r7, sp, #0
 800a386:	60f8      	str	r0, [r7, #12]
 800a388:	60b9      	str	r1, [r7, #8]
 800a38a:	607a      	str	r2, [r7, #4]
 800a38c:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 800a392:	2300      	movs	r3, #0
 800a394:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800a396:	2300      	movs	r3, #0
 800a398:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d10a      	bne.n	800a3b6 <xEventGroupWaitBits+0x36>
	__asm volatile
 800a3a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3a4:	f383 8811 	msr	BASEPRI, r3
 800a3a8:	f3bf 8f6f 	isb	sy
 800a3ac:	f3bf 8f4f 	dsb	sy
 800a3b0:	623b      	str	r3, [r7, #32]
}
 800a3b2:	bf00      	nop
 800a3b4:	e7fe      	b.n	800a3b4 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800a3b6:	68bb      	ldr	r3, [r7, #8]
 800a3b8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d00a      	beq.n	800a3d6 <xEventGroupWaitBits+0x56>
	__asm volatile
 800a3c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3c4:	f383 8811 	msr	BASEPRI, r3
 800a3c8:	f3bf 8f6f 	isb	sy
 800a3cc:	f3bf 8f4f 	dsb	sy
 800a3d0:	61fb      	str	r3, [r7, #28]
}
 800a3d2:	bf00      	nop
 800a3d4:	e7fe      	b.n	800a3d4 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 800a3d6:	68bb      	ldr	r3, [r7, #8]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d10a      	bne.n	800a3f2 <xEventGroupWaitBits+0x72>
	__asm volatile
 800a3dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3e0:	f383 8811 	msr	BASEPRI, r3
 800a3e4:	f3bf 8f6f 	isb	sy
 800a3e8:	f3bf 8f4f 	dsb	sy
 800a3ec:	61bb      	str	r3, [r7, #24]
}
 800a3ee:	bf00      	nop
 800a3f0:	e7fe      	b.n	800a3f0 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a3f2:	f001 fe47 	bl	800c084 <xTaskGetSchedulerState>
 800a3f6:	4603      	mov	r3, r0
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d102      	bne.n	800a402 <xEventGroupWaitBits+0x82>
 800a3fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d101      	bne.n	800a406 <xEventGroupWaitBits+0x86>
 800a402:	2301      	movs	r3, #1
 800a404:	e000      	b.n	800a408 <xEventGroupWaitBits+0x88>
 800a406:	2300      	movs	r3, #0
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d10a      	bne.n	800a422 <xEventGroupWaitBits+0xa2>
	__asm volatile
 800a40c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a410:	f383 8811 	msr	BASEPRI, r3
 800a414:	f3bf 8f6f 	isb	sy
 800a418:	f3bf 8f4f 	dsb	sy
 800a41c:	617b      	str	r3, [r7, #20]
}
 800a41e:	bf00      	nop
 800a420:	e7fe      	b.n	800a420 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 800a422:	f001 f981 	bl	800b728 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800a426:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 800a42c:	683a      	ldr	r2, [r7, #0]
 800a42e:	68b9      	ldr	r1, [r7, #8]
 800a430:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a432:	f000 f967 	bl	800a704 <prvTestWaitCondition>
 800a436:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 800a438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d00e      	beq.n	800a45c <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 800a43e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a440:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 800a442:	2300      	movs	r3, #0
 800a444:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d028      	beq.n	800a49e <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800a44c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a44e:	681a      	ldr	r2, [r3, #0]
 800a450:	68bb      	ldr	r3, [r7, #8]
 800a452:	43db      	mvns	r3, r3
 800a454:	401a      	ands	r2, r3
 800a456:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a458:	601a      	str	r2, [r3, #0]
 800a45a:	e020      	b.n	800a49e <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800a45c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d104      	bne.n	800a46c <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 800a462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a464:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 800a466:	2301      	movs	r3, #1
 800a468:	633b      	str	r3, [r7, #48]	; 0x30
 800a46a:	e018      	b.n	800a49e <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d003      	beq.n	800a47a <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800a472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a474:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a478:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d003      	beq.n	800a488 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800a480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a482:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a486:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800a488:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a48a:	1d18      	adds	r0, r3, #4
 800a48c:	68ba      	ldr	r2, [r7, #8]
 800a48e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a490:	4313      	orrs	r3, r2
 800a492:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a494:	4619      	mov	r1, r3
 800a496:	f001 fb6b 	bl	800bb70 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800a49a:	2300      	movs	r3, #0
 800a49c:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800a49e:	f001 f951 	bl	800b744 <xTaskResumeAll>
 800a4a2:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 800a4a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d031      	beq.n	800a50e <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 800a4aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d107      	bne.n	800a4c0 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 800a4b0:	4b19      	ldr	r3, [pc, #100]	; (800a518 <xEventGroupWaitBits+0x198>)
 800a4b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a4b6:	601a      	str	r2, [r3, #0]
 800a4b8:	f3bf 8f4f 	dsb	sy
 800a4bc:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 800a4c0:	f001 fe6c 	bl	800c19c <uxTaskResetEventItemValue>
 800a4c4:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800a4c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a4c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d11a      	bne.n	800a506 <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 800a4d0:	f002 fb70 	bl	800cbb4 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 800a4d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800a4da:	683a      	ldr	r2, [r7, #0]
 800a4dc:	68b9      	ldr	r1, [r7, #8]
 800a4de:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800a4e0:	f000 f910 	bl	800a704 <prvTestWaitCondition>
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d009      	beq.n	800a4fe <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d006      	beq.n	800a4fe <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800a4f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4f2:	681a      	ldr	r2, [r3, #0]
 800a4f4:	68bb      	ldr	r3, [r7, #8]
 800a4f6:	43db      	mvns	r3, r3
 800a4f8:	401a      	ands	r2, r3
 800a4fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4fc:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 800a4fe:	2301      	movs	r3, #1
 800a500:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 800a502:	f002 fb87 	bl	800cc14 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800a506:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a508:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a50c:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 800a50e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a510:	4618      	mov	r0, r3
 800a512:	3740      	adds	r7, #64	; 0x40
 800a514:	46bd      	mov	sp, r7
 800a516:	bd80      	pop	{r7, pc}
 800a518:	e000ed04 	.word	0xe000ed04

0800a51c <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b086      	sub	sp, #24
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
 800a524:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d10a      	bne.n	800a546 <xEventGroupClearBits+0x2a>
	__asm volatile
 800a530:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a534:	f383 8811 	msr	BASEPRI, r3
 800a538:	f3bf 8f6f 	isb	sy
 800a53c:	f3bf 8f4f 	dsb	sy
 800a540:	60fb      	str	r3, [r7, #12]
}
 800a542:	bf00      	nop
 800a544:	e7fe      	b.n	800a544 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800a546:	683b      	ldr	r3, [r7, #0]
 800a548:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d00a      	beq.n	800a566 <xEventGroupClearBits+0x4a>
	__asm volatile
 800a550:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a554:	f383 8811 	msr	BASEPRI, r3
 800a558:	f3bf 8f6f 	isb	sy
 800a55c:	f3bf 8f4f 	dsb	sy
 800a560:	60bb      	str	r3, [r7, #8]
}
 800a562:	bf00      	nop
 800a564:	e7fe      	b.n	800a564 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 800a566:	f002 fb25 	bl	800cbb4 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 800a56a:	697b      	ldr	r3, [r7, #20]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800a570:	697b      	ldr	r3, [r7, #20]
 800a572:	681a      	ldr	r2, [r3, #0]
 800a574:	683b      	ldr	r3, [r7, #0]
 800a576:	43db      	mvns	r3, r3
 800a578:	401a      	ands	r2, r3
 800a57a:	697b      	ldr	r3, [r7, #20]
 800a57c:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 800a57e:	f002 fb49 	bl	800cc14 <vPortExitCritical>

	return uxReturn;
 800a582:	693b      	ldr	r3, [r7, #16]
}
 800a584:	4618      	mov	r0, r3
 800a586:	3718      	adds	r7, #24
 800a588:	46bd      	mov	sp, r7
 800a58a:	bd80      	pop	{r7, pc}

0800a58c <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 800a58c:	b480      	push	{r7}
 800a58e:	b089      	sub	sp, #36	; 0x24
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a598:	f3ef 8211 	mrs	r2, BASEPRI
 800a59c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5a0:	f383 8811 	msr	BASEPRI, r3
 800a5a4:	f3bf 8f6f 	isb	sy
 800a5a8:	f3bf 8f4f 	dsb	sy
 800a5ac:	60fa      	str	r2, [r7, #12]
 800a5ae:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a5b0:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a5b2:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 800a5b4:	69fb      	ldr	r3, [r7, #28]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	617b      	str	r3, [r7, #20]
 800a5ba:	69bb      	ldr	r3, [r7, #24]
 800a5bc:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a5be:	693b      	ldr	r3, [r7, #16]
 800a5c0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a5c4:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 800a5c6:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	3724      	adds	r7, #36	; 0x24
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d2:	4770      	bx	lr

0800a5d4 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b08e      	sub	sp, #56	; 0x38
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
 800a5dc:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800a5de:	2300      	movs	r3, #0
 800a5e0:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d10a      	bne.n	800a606 <xEventGroupSetBits+0x32>
	__asm volatile
 800a5f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5f4:	f383 8811 	msr	BASEPRI, r3
 800a5f8:	f3bf 8f6f 	isb	sy
 800a5fc:	f3bf 8f4f 	dsb	sy
 800a600:	613b      	str	r3, [r7, #16]
}
 800a602:	bf00      	nop
 800a604:	e7fe      	b.n	800a604 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800a606:	683b      	ldr	r3, [r7, #0]
 800a608:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d00a      	beq.n	800a626 <xEventGroupSetBits+0x52>
	__asm volatile
 800a610:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a614:	f383 8811 	msr	BASEPRI, r3
 800a618:	f3bf 8f6f 	isb	sy
 800a61c:	f3bf 8f4f 	dsb	sy
 800a620:	60fb      	str	r3, [r7, #12]
}
 800a622:	bf00      	nop
 800a624:	e7fe      	b.n	800a624 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800a626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a628:	3304      	adds	r3, #4
 800a62a:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a62c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a62e:	3308      	adds	r3, #8
 800a630:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800a632:	f001 f879 	bl	800b728 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800a636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a638:	68db      	ldr	r3, [r3, #12]
 800a63a:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 800a63c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a63e:	681a      	ldr	r2, [r3, #0]
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	431a      	orrs	r2, r3
 800a644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a646:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 800a648:	e03c      	b.n	800a6c4 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 800a64a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a64c:	685b      	ldr	r3, [r3, #4]
 800a64e:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800a650:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 800a656:	2300      	movs	r3, #0
 800a658:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 800a65a:	69bb      	ldr	r3, [r7, #24]
 800a65c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800a660:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800a662:	69bb      	ldr	r3, [r7, #24]
 800a664:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a668:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800a66a:	697b      	ldr	r3, [r7, #20]
 800a66c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a670:	2b00      	cmp	r3, #0
 800a672:	d108      	bne.n	800a686 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800a674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a676:	681a      	ldr	r2, [r3, #0]
 800a678:	69bb      	ldr	r3, [r7, #24]
 800a67a:	4013      	ands	r3, r2
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d00b      	beq.n	800a698 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 800a680:	2301      	movs	r3, #1
 800a682:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a684:	e008      	b.n	800a698 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800a686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a688:	681a      	ldr	r2, [r3, #0]
 800a68a:	69bb      	ldr	r3, [r7, #24]
 800a68c:	4013      	ands	r3, r2
 800a68e:	69ba      	ldr	r2, [r7, #24]
 800a690:	429a      	cmp	r2, r3
 800a692:	d101      	bne.n	800a698 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800a694:	2301      	movs	r3, #1
 800a696:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 800a698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d010      	beq.n	800a6c0 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800a69e:	697b      	ldr	r3, [r7, #20]
 800a6a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d003      	beq.n	800a6b0 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800a6a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a6aa:	69bb      	ldr	r3, [r7, #24]
 800a6ac:	4313      	orrs	r3, r2
 800a6ae:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800a6b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a6b8:	4619      	mov	r1, r3
 800a6ba:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800a6bc:	f001 fb24 	bl	800bd08 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800a6c0:	69fb      	ldr	r3, [r7, #28]
 800a6c2:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 800a6c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a6c6:	6a3b      	ldr	r3, [r7, #32]
 800a6c8:	429a      	cmp	r2, r3
 800a6ca:	d1be      	bne.n	800a64a <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800a6cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6ce:	681a      	ldr	r2, [r3, #0]
 800a6d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6d2:	43db      	mvns	r3, r3
 800a6d4:	401a      	ands	r2, r3
 800a6d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6d8:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800a6da:	f001 f833 	bl	800b744 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800a6de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6e0:	681b      	ldr	r3, [r3, #0]
}
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	3738      	adds	r7, #56	; 0x38
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	bd80      	pop	{r7, pc}

0800a6ea <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800a6ea:	b580      	push	{r7, lr}
 800a6ec:	b082      	sub	sp, #8
 800a6ee:	af00      	add	r7, sp, #0
 800a6f0:	6078      	str	r0, [r7, #4]
 800a6f2:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 800a6f4:	6839      	ldr	r1, [r7, #0]
 800a6f6:	6878      	ldr	r0, [r7, #4]
 800a6f8:	f7ff ff6c 	bl	800a5d4 <xEventGroupSetBits>
}
 800a6fc:	bf00      	nop
 800a6fe:	3708      	adds	r7, #8
 800a700:	46bd      	mov	sp, r7
 800a702:	bd80      	pop	{r7, pc}

0800a704 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800a704:	b480      	push	{r7}
 800a706:	b087      	sub	sp, #28
 800a708:	af00      	add	r7, sp, #0
 800a70a:	60f8      	str	r0, [r7, #12]
 800a70c:	60b9      	str	r1, [r7, #8]
 800a70e:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800a710:	2300      	movs	r3, #0
 800a712:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	2b00      	cmp	r3, #0
 800a718:	d107      	bne.n	800a72a <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800a71a:	68fa      	ldr	r2, [r7, #12]
 800a71c:	68bb      	ldr	r3, [r7, #8]
 800a71e:	4013      	ands	r3, r2
 800a720:	2b00      	cmp	r3, #0
 800a722:	d00a      	beq.n	800a73a <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800a724:	2301      	movs	r3, #1
 800a726:	617b      	str	r3, [r7, #20]
 800a728:	e007      	b.n	800a73a <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800a72a:	68fa      	ldr	r2, [r7, #12]
 800a72c:	68bb      	ldr	r3, [r7, #8]
 800a72e:	4013      	ands	r3, r2
 800a730:	68ba      	ldr	r2, [r7, #8]
 800a732:	429a      	cmp	r2, r3
 800a734:	d101      	bne.n	800a73a <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800a736:	2301      	movs	r3, #1
 800a738:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 800a73a:	697b      	ldr	r3, [r7, #20]
}
 800a73c:	4618      	mov	r0, r3
 800a73e:	371c      	adds	r7, #28
 800a740:	46bd      	mov	sp, r7
 800a742:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a746:	4770      	bx	lr

0800a748 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b086      	sub	sp, #24
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	60f8      	str	r0, [r7, #12]
 800a750:	60b9      	str	r1, [r7, #8]
 800a752:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	68ba      	ldr	r2, [r7, #8]
 800a758:	68f9      	ldr	r1, [r7, #12]
 800a75a:	4804      	ldr	r0, [pc, #16]	; (800a76c <xEventGroupSetBitsFromISR+0x24>)
 800a75c:	f002 f8da 	bl	800c914 <xTimerPendFunctionCallFromISR>
 800a760:	6178      	str	r0, [r7, #20]

		return xReturn;
 800a762:	697b      	ldr	r3, [r7, #20]
	}
 800a764:	4618      	mov	r0, r3
 800a766:	3718      	adds	r7, #24
 800a768:	46bd      	mov	sp, r7
 800a76a:	bd80      	pop	{r7, pc}
 800a76c:	0800a6eb 	.word	0x0800a6eb

0800a770 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a770:	b480      	push	{r7}
 800a772:	b083      	sub	sp, #12
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	f103 0208 	add.w	r2, r3, #8
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	f04f 32ff 	mov.w	r2, #4294967295
 800a788:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	f103 0208 	add.w	r2, r3, #8
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	f103 0208 	add.w	r2, r3, #8
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a7a4:	bf00      	nop
 800a7a6:	370c      	adds	r7, #12
 800a7a8:	46bd      	mov	sp, r7
 800a7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ae:	4770      	bx	lr

0800a7b0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a7b0:	b480      	push	{r7}
 800a7b2:	b083      	sub	sp, #12
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a7be:	bf00      	nop
 800a7c0:	370c      	adds	r7, #12
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c8:	4770      	bx	lr

0800a7ca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a7ca:	b480      	push	{r7}
 800a7cc:	b085      	sub	sp, #20
 800a7ce:	af00      	add	r7, sp, #0
 800a7d0:	6078      	str	r0, [r7, #4]
 800a7d2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	685b      	ldr	r3, [r3, #4]
 800a7d8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	68fa      	ldr	r2, [r7, #12]
 800a7de:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	689a      	ldr	r2, [r3, #8]
 800a7e4:	683b      	ldr	r3, [r7, #0]
 800a7e6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	689b      	ldr	r3, [r3, #8]
 800a7ec:	683a      	ldr	r2, [r7, #0]
 800a7ee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	683a      	ldr	r2, [r7, #0]
 800a7f4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a7f6:	683b      	ldr	r3, [r7, #0]
 800a7f8:	687a      	ldr	r2, [r7, #4]
 800a7fa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	1c5a      	adds	r2, r3, #1
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	601a      	str	r2, [r3, #0]
}
 800a806:	bf00      	nop
 800a808:	3714      	adds	r7, #20
 800a80a:	46bd      	mov	sp, r7
 800a80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a810:	4770      	bx	lr

0800a812 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a812:	b480      	push	{r7}
 800a814:	b085      	sub	sp, #20
 800a816:	af00      	add	r7, sp, #0
 800a818:	6078      	str	r0, [r7, #4]
 800a81a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a822:	68bb      	ldr	r3, [r7, #8]
 800a824:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a828:	d103      	bne.n	800a832 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	691b      	ldr	r3, [r3, #16]
 800a82e:	60fb      	str	r3, [r7, #12]
 800a830:	e00c      	b.n	800a84c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	3308      	adds	r3, #8
 800a836:	60fb      	str	r3, [r7, #12]
 800a838:	e002      	b.n	800a840 <vListInsert+0x2e>
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	685b      	ldr	r3, [r3, #4]
 800a83e:	60fb      	str	r3, [r7, #12]
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	685b      	ldr	r3, [r3, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	68ba      	ldr	r2, [r7, #8]
 800a848:	429a      	cmp	r2, r3
 800a84a:	d2f6      	bcs.n	800a83a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	685a      	ldr	r2, [r3, #4]
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a854:	683b      	ldr	r3, [r7, #0]
 800a856:	685b      	ldr	r3, [r3, #4]
 800a858:	683a      	ldr	r2, [r7, #0]
 800a85a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a85c:	683b      	ldr	r3, [r7, #0]
 800a85e:	68fa      	ldr	r2, [r7, #12]
 800a860:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	683a      	ldr	r2, [r7, #0]
 800a866:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a868:	683b      	ldr	r3, [r7, #0]
 800a86a:	687a      	ldr	r2, [r7, #4]
 800a86c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	1c5a      	adds	r2, r3, #1
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	601a      	str	r2, [r3, #0]
}
 800a878:	bf00      	nop
 800a87a:	3714      	adds	r7, #20
 800a87c:	46bd      	mov	sp, r7
 800a87e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a882:	4770      	bx	lr

0800a884 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a884:	b480      	push	{r7}
 800a886:	b085      	sub	sp, #20
 800a888:	af00      	add	r7, sp, #0
 800a88a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	691b      	ldr	r3, [r3, #16]
 800a890:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	685b      	ldr	r3, [r3, #4]
 800a896:	687a      	ldr	r2, [r7, #4]
 800a898:	6892      	ldr	r2, [r2, #8]
 800a89a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	689b      	ldr	r3, [r3, #8]
 800a8a0:	687a      	ldr	r2, [r7, #4]
 800a8a2:	6852      	ldr	r2, [r2, #4]
 800a8a4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	685b      	ldr	r3, [r3, #4]
 800a8aa:	687a      	ldr	r2, [r7, #4]
 800a8ac:	429a      	cmp	r2, r3
 800a8ae:	d103      	bne.n	800a8b8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	689a      	ldr	r2, [r3, #8]
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	2200      	movs	r2, #0
 800a8bc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	1e5a      	subs	r2, r3, #1
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	681b      	ldr	r3, [r3, #0]
}
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	3714      	adds	r7, #20
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d6:	4770      	bx	lr

0800a8d8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a8d8:	b580      	push	{r7, lr}
 800a8da:	b084      	sub	sp, #16
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
 800a8e0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d10a      	bne.n	800a902 <xQueueGenericReset+0x2a>
	__asm volatile
 800a8ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8f0:	f383 8811 	msr	BASEPRI, r3
 800a8f4:	f3bf 8f6f 	isb	sy
 800a8f8:	f3bf 8f4f 	dsb	sy
 800a8fc:	60bb      	str	r3, [r7, #8]
}
 800a8fe:	bf00      	nop
 800a900:	e7fe      	b.n	800a900 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a902:	f002 f957 	bl	800cbb4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	681a      	ldr	r2, [r3, #0]
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a90e:	68f9      	ldr	r1, [r7, #12]
 800a910:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a912:	fb01 f303 	mul.w	r3, r1, r3
 800a916:	441a      	add	r2, r3
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	2200      	movs	r2, #0
 800a920:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	681a      	ldr	r2, [r3, #0]
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	681a      	ldr	r2, [r3, #0]
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a932:	3b01      	subs	r3, #1
 800a934:	68f9      	ldr	r1, [r7, #12]
 800a936:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a938:	fb01 f303 	mul.w	r3, r1, r3
 800a93c:	441a      	add	r2, r3
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	22ff      	movs	r2, #255	; 0xff
 800a946:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	22ff      	movs	r2, #255	; 0xff
 800a94e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a952:	683b      	ldr	r3, [r7, #0]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d114      	bne.n	800a982 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	691b      	ldr	r3, [r3, #16]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d01a      	beq.n	800a996 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	3310      	adds	r3, #16
 800a964:	4618      	mov	r0, r3
 800a966:	f001 f96b 	bl	800bc40 <xTaskRemoveFromEventList>
 800a96a:	4603      	mov	r3, r0
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d012      	beq.n	800a996 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a970:	4b0c      	ldr	r3, [pc, #48]	; (800a9a4 <xQueueGenericReset+0xcc>)
 800a972:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a976:	601a      	str	r2, [r3, #0]
 800a978:	f3bf 8f4f 	dsb	sy
 800a97c:	f3bf 8f6f 	isb	sy
 800a980:	e009      	b.n	800a996 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	3310      	adds	r3, #16
 800a986:	4618      	mov	r0, r3
 800a988:	f7ff fef2 	bl	800a770 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	3324      	adds	r3, #36	; 0x24
 800a990:	4618      	mov	r0, r3
 800a992:	f7ff feed 	bl	800a770 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a996:	f002 f93d 	bl	800cc14 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a99a:	2301      	movs	r3, #1
}
 800a99c:	4618      	mov	r0, r3
 800a99e:	3710      	adds	r7, #16
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	bd80      	pop	{r7, pc}
 800a9a4:	e000ed04 	.word	0xe000ed04

0800a9a8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a9a8:	b580      	push	{r7, lr}
 800a9aa:	b08e      	sub	sp, #56	; 0x38
 800a9ac:	af02      	add	r7, sp, #8
 800a9ae:	60f8      	str	r0, [r7, #12]
 800a9b0:	60b9      	str	r1, [r7, #8]
 800a9b2:	607a      	str	r2, [r7, #4]
 800a9b4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d10a      	bne.n	800a9d2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a9bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9c0:	f383 8811 	msr	BASEPRI, r3
 800a9c4:	f3bf 8f6f 	isb	sy
 800a9c8:	f3bf 8f4f 	dsb	sy
 800a9cc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a9ce:	bf00      	nop
 800a9d0:	e7fe      	b.n	800a9d0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d10a      	bne.n	800a9ee <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a9d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9dc:	f383 8811 	msr	BASEPRI, r3
 800a9e0:	f3bf 8f6f 	isb	sy
 800a9e4:	f3bf 8f4f 	dsb	sy
 800a9e8:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a9ea:	bf00      	nop
 800a9ec:	e7fe      	b.n	800a9ec <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d002      	beq.n	800a9fa <xQueueGenericCreateStatic+0x52>
 800a9f4:	68bb      	ldr	r3, [r7, #8]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d001      	beq.n	800a9fe <xQueueGenericCreateStatic+0x56>
 800a9fa:	2301      	movs	r3, #1
 800a9fc:	e000      	b.n	800aa00 <xQueueGenericCreateStatic+0x58>
 800a9fe:	2300      	movs	r3, #0
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d10a      	bne.n	800aa1a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800aa04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa08:	f383 8811 	msr	BASEPRI, r3
 800aa0c:	f3bf 8f6f 	isb	sy
 800aa10:	f3bf 8f4f 	dsb	sy
 800aa14:	623b      	str	r3, [r7, #32]
}
 800aa16:	bf00      	nop
 800aa18:	e7fe      	b.n	800aa18 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d102      	bne.n	800aa26 <xQueueGenericCreateStatic+0x7e>
 800aa20:	68bb      	ldr	r3, [r7, #8]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d101      	bne.n	800aa2a <xQueueGenericCreateStatic+0x82>
 800aa26:	2301      	movs	r3, #1
 800aa28:	e000      	b.n	800aa2c <xQueueGenericCreateStatic+0x84>
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d10a      	bne.n	800aa46 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800aa30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa34:	f383 8811 	msr	BASEPRI, r3
 800aa38:	f3bf 8f6f 	isb	sy
 800aa3c:	f3bf 8f4f 	dsb	sy
 800aa40:	61fb      	str	r3, [r7, #28]
}
 800aa42:	bf00      	nop
 800aa44:	e7fe      	b.n	800aa44 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800aa46:	2350      	movs	r3, #80	; 0x50
 800aa48:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800aa4a:	697b      	ldr	r3, [r7, #20]
 800aa4c:	2b50      	cmp	r3, #80	; 0x50
 800aa4e:	d00a      	beq.n	800aa66 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800aa50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa54:	f383 8811 	msr	BASEPRI, r3
 800aa58:	f3bf 8f6f 	isb	sy
 800aa5c:	f3bf 8f4f 	dsb	sy
 800aa60:	61bb      	str	r3, [r7, #24]
}
 800aa62:	bf00      	nop
 800aa64:	e7fe      	b.n	800aa64 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800aa66:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800aa6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d00d      	beq.n	800aa8e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800aa72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa74:	2201      	movs	r2, #1
 800aa76:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800aa7a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800aa7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa80:	9300      	str	r3, [sp, #0]
 800aa82:	4613      	mov	r3, r2
 800aa84:	687a      	ldr	r2, [r7, #4]
 800aa86:	68b9      	ldr	r1, [r7, #8]
 800aa88:	68f8      	ldr	r0, [r7, #12]
 800aa8a:	f000 f805 	bl	800aa98 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800aa8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800aa90:	4618      	mov	r0, r3
 800aa92:	3730      	adds	r7, #48	; 0x30
 800aa94:	46bd      	mov	sp, r7
 800aa96:	bd80      	pop	{r7, pc}

0800aa98 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b084      	sub	sp, #16
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	60f8      	str	r0, [r7, #12]
 800aaa0:	60b9      	str	r1, [r7, #8]
 800aaa2:	607a      	str	r2, [r7, #4]
 800aaa4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800aaa6:	68bb      	ldr	r3, [r7, #8]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d103      	bne.n	800aab4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800aaac:	69bb      	ldr	r3, [r7, #24]
 800aaae:	69ba      	ldr	r2, [r7, #24]
 800aab0:	601a      	str	r2, [r3, #0]
 800aab2:	e002      	b.n	800aaba <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800aab4:	69bb      	ldr	r3, [r7, #24]
 800aab6:	687a      	ldr	r2, [r7, #4]
 800aab8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800aaba:	69bb      	ldr	r3, [r7, #24]
 800aabc:	68fa      	ldr	r2, [r7, #12]
 800aabe:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800aac0:	69bb      	ldr	r3, [r7, #24]
 800aac2:	68ba      	ldr	r2, [r7, #8]
 800aac4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800aac6:	2101      	movs	r1, #1
 800aac8:	69b8      	ldr	r0, [r7, #24]
 800aaca:	f7ff ff05 	bl	800a8d8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800aace:	69bb      	ldr	r3, [r7, #24]
 800aad0:	78fa      	ldrb	r2, [r7, #3]
 800aad2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800aad6:	bf00      	nop
 800aad8:	3710      	adds	r7, #16
 800aada:	46bd      	mov	sp, r7
 800aadc:	bd80      	pop	{r7, pc}
	...

0800aae0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b08e      	sub	sp, #56	; 0x38
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	60f8      	str	r0, [r7, #12]
 800aae8:	60b9      	str	r1, [r7, #8]
 800aaea:	607a      	str	r2, [r7, #4]
 800aaec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800aaee:	2300      	movs	r3, #0
 800aaf0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800aaf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d10a      	bne.n	800ab12 <xQueueGenericSend+0x32>
	__asm volatile
 800aafc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab00:	f383 8811 	msr	BASEPRI, r3
 800ab04:	f3bf 8f6f 	isb	sy
 800ab08:	f3bf 8f4f 	dsb	sy
 800ab0c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ab0e:	bf00      	nop
 800ab10:	e7fe      	b.n	800ab10 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ab12:	68bb      	ldr	r3, [r7, #8]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d103      	bne.n	800ab20 <xQueueGenericSend+0x40>
 800ab18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d101      	bne.n	800ab24 <xQueueGenericSend+0x44>
 800ab20:	2301      	movs	r3, #1
 800ab22:	e000      	b.n	800ab26 <xQueueGenericSend+0x46>
 800ab24:	2300      	movs	r3, #0
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d10a      	bne.n	800ab40 <xQueueGenericSend+0x60>
	__asm volatile
 800ab2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab2e:	f383 8811 	msr	BASEPRI, r3
 800ab32:	f3bf 8f6f 	isb	sy
 800ab36:	f3bf 8f4f 	dsb	sy
 800ab3a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ab3c:	bf00      	nop
 800ab3e:	e7fe      	b.n	800ab3e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ab40:	683b      	ldr	r3, [r7, #0]
 800ab42:	2b02      	cmp	r3, #2
 800ab44:	d103      	bne.n	800ab4e <xQueueGenericSend+0x6e>
 800ab46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab4a:	2b01      	cmp	r3, #1
 800ab4c:	d101      	bne.n	800ab52 <xQueueGenericSend+0x72>
 800ab4e:	2301      	movs	r3, #1
 800ab50:	e000      	b.n	800ab54 <xQueueGenericSend+0x74>
 800ab52:	2300      	movs	r3, #0
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d10a      	bne.n	800ab6e <xQueueGenericSend+0x8e>
	__asm volatile
 800ab58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab5c:	f383 8811 	msr	BASEPRI, r3
 800ab60:	f3bf 8f6f 	isb	sy
 800ab64:	f3bf 8f4f 	dsb	sy
 800ab68:	623b      	str	r3, [r7, #32]
}
 800ab6a:	bf00      	nop
 800ab6c:	e7fe      	b.n	800ab6c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ab6e:	f001 fa89 	bl	800c084 <xTaskGetSchedulerState>
 800ab72:	4603      	mov	r3, r0
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d102      	bne.n	800ab7e <xQueueGenericSend+0x9e>
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d101      	bne.n	800ab82 <xQueueGenericSend+0xa2>
 800ab7e:	2301      	movs	r3, #1
 800ab80:	e000      	b.n	800ab84 <xQueueGenericSend+0xa4>
 800ab82:	2300      	movs	r3, #0
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d10a      	bne.n	800ab9e <xQueueGenericSend+0xbe>
	__asm volatile
 800ab88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab8c:	f383 8811 	msr	BASEPRI, r3
 800ab90:	f3bf 8f6f 	isb	sy
 800ab94:	f3bf 8f4f 	dsb	sy
 800ab98:	61fb      	str	r3, [r7, #28]
}
 800ab9a:	bf00      	nop
 800ab9c:	e7fe      	b.n	800ab9c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ab9e:	f002 f809 	bl	800cbb4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800aba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aba4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aba8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abaa:	429a      	cmp	r2, r3
 800abac:	d302      	bcc.n	800abb4 <xQueueGenericSend+0xd4>
 800abae:	683b      	ldr	r3, [r7, #0]
 800abb0:	2b02      	cmp	r3, #2
 800abb2:	d129      	bne.n	800ac08 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800abb4:	683a      	ldr	r2, [r7, #0]
 800abb6:	68b9      	ldr	r1, [r7, #8]
 800abb8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800abba:	f000 fa0b 	bl	800afd4 <prvCopyDataToQueue>
 800abbe:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800abc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d010      	beq.n	800abea <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800abc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abca:	3324      	adds	r3, #36	; 0x24
 800abcc:	4618      	mov	r0, r3
 800abce:	f001 f837 	bl	800bc40 <xTaskRemoveFromEventList>
 800abd2:	4603      	mov	r3, r0
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d013      	beq.n	800ac00 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800abd8:	4b3f      	ldr	r3, [pc, #252]	; (800acd8 <xQueueGenericSend+0x1f8>)
 800abda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800abde:	601a      	str	r2, [r3, #0]
 800abe0:	f3bf 8f4f 	dsb	sy
 800abe4:	f3bf 8f6f 	isb	sy
 800abe8:	e00a      	b.n	800ac00 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800abea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abec:	2b00      	cmp	r3, #0
 800abee:	d007      	beq.n	800ac00 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800abf0:	4b39      	ldr	r3, [pc, #228]	; (800acd8 <xQueueGenericSend+0x1f8>)
 800abf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800abf6:	601a      	str	r2, [r3, #0]
 800abf8:	f3bf 8f4f 	dsb	sy
 800abfc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ac00:	f002 f808 	bl	800cc14 <vPortExitCritical>
				return pdPASS;
 800ac04:	2301      	movs	r3, #1
 800ac06:	e063      	b.n	800acd0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d103      	bne.n	800ac16 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ac0e:	f002 f801 	bl	800cc14 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ac12:	2300      	movs	r3, #0
 800ac14:	e05c      	b.n	800acd0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ac16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d106      	bne.n	800ac2a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ac1c:	f107 0314 	add.w	r3, r7, #20
 800ac20:	4618      	mov	r0, r3
 800ac22:	f001 f8d3 	bl	800bdcc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ac26:	2301      	movs	r3, #1
 800ac28:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ac2a:	f001 fff3 	bl	800cc14 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ac2e:	f000 fd7b 	bl	800b728 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ac32:	f001 ffbf 	bl	800cbb4 <vPortEnterCritical>
 800ac36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac38:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ac3c:	b25b      	sxtb	r3, r3
 800ac3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac42:	d103      	bne.n	800ac4c <xQueueGenericSend+0x16c>
 800ac44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac46:	2200      	movs	r2, #0
 800ac48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ac4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac4e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ac52:	b25b      	sxtb	r3, r3
 800ac54:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac58:	d103      	bne.n	800ac62 <xQueueGenericSend+0x182>
 800ac5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ac62:	f001 ffd7 	bl	800cc14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ac66:	1d3a      	adds	r2, r7, #4
 800ac68:	f107 0314 	add.w	r3, r7, #20
 800ac6c:	4611      	mov	r1, r2
 800ac6e:	4618      	mov	r0, r3
 800ac70:	f001 f8c2 	bl	800bdf8 <xTaskCheckForTimeOut>
 800ac74:	4603      	mov	r3, r0
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d124      	bne.n	800acc4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ac7a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ac7c:	f000 faa2 	bl	800b1c4 <prvIsQueueFull>
 800ac80:	4603      	mov	r3, r0
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d018      	beq.n	800acb8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ac86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac88:	3310      	adds	r3, #16
 800ac8a:	687a      	ldr	r2, [r7, #4]
 800ac8c:	4611      	mov	r1, r2
 800ac8e:	4618      	mov	r0, r3
 800ac90:	f000 ff4a 	bl	800bb28 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ac94:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ac96:	f000 fa2d 	bl	800b0f4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ac9a:	f000 fd53 	bl	800b744 <xTaskResumeAll>
 800ac9e:	4603      	mov	r3, r0
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	f47f af7c 	bne.w	800ab9e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800aca6:	4b0c      	ldr	r3, [pc, #48]	; (800acd8 <xQueueGenericSend+0x1f8>)
 800aca8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800acac:	601a      	str	r2, [r3, #0]
 800acae:	f3bf 8f4f 	dsb	sy
 800acb2:	f3bf 8f6f 	isb	sy
 800acb6:	e772      	b.n	800ab9e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800acb8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800acba:	f000 fa1b 	bl	800b0f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800acbe:	f000 fd41 	bl	800b744 <xTaskResumeAll>
 800acc2:	e76c      	b.n	800ab9e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800acc4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800acc6:	f000 fa15 	bl	800b0f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800acca:	f000 fd3b 	bl	800b744 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800acce:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800acd0:	4618      	mov	r0, r3
 800acd2:	3738      	adds	r7, #56	; 0x38
 800acd4:	46bd      	mov	sp, r7
 800acd6:	bd80      	pop	{r7, pc}
 800acd8:	e000ed04 	.word	0xe000ed04

0800acdc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b090      	sub	sp, #64	; 0x40
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	60f8      	str	r0, [r7, #12]
 800ace4:	60b9      	str	r1, [r7, #8]
 800ace6:	607a      	str	r2, [r7, #4]
 800ace8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800acee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d10a      	bne.n	800ad0a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800acf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acf8:	f383 8811 	msr	BASEPRI, r3
 800acfc:	f3bf 8f6f 	isb	sy
 800ad00:	f3bf 8f4f 	dsb	sy
 800ad04:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ad06:	bf00      	nop
 800ad08:	e7fe      	b.n	800ad08 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ad0a:	68bb      	ldr	r3, [r7, #8]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d103      	bne.n	800ad18 <xQueueGenericSendFromISR+0x3c>
 800ad10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d101      	bne.n	800ad1c <xQueueGenericSendFromISR+0x40>
 800ad18:	2301      	movs	r3, #1
 800ad1a:	e000      	b.n	800ad1e <xQueueGenericSendFromISR+0x42>
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d10a      	bne.n	800ad38 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800ad22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad26:	f383 8811 	msr	BASEPRI, r3
 800ad2a:	f3bf 8f6f 	isb	sy
 800ad2e:	f3bf 8f4f 	dsb	sy
 800ad32:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ad34:	bf00      	nop
 800ad36:	e7fe      	b.n	800ad36 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	2b02      	cmp	r3, #2
 800ad3c:	d103      	bne.n	800ad46 <xQueueGenericSendFromISR+0x6a>
 800ad3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad42:	2b01      	cmp	r3, #1
 800ad44:	d101      	bne.n	800ad4a <xQueueGenericSendFromISR+0x6e>
 800ad46:	2301      	movs	r3, #1
 800ad48:	e000      	b.n	800ad4c <xQueueGenericSendFromISR+0x70>
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d10a      	bne.n	800ad66 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800ad50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad54:	f383 8811 	msr	BASEPRI, r3
 800ad58:	f3bf 8f6f 	isb	sy
 800ad5c:	f3bf 8f4f 	dsb	sy
 800ad60:	623b      	str	r3, [r7, #32]
}
 800ad62:	bf00      	nop
 800ad64:	e7fe      	b.n	800ad64 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ad66:	f002 f807 	bl	800cd78 <vPortValidateInterruptPriority>
	__asm volatile
 800ad6a:	f3ef 8211 	mrs	r2, BASEPRI
 800ad6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad72:	f383 8811 	msr	BASEPRI, r3
 800ad76:	f3bf 8f6f 	isb	sy
 800ad7a:	f3bf 8f4f 	dsb	sy
 800ad7e:	61fa      	str	r2, [r7, #28]
 800ad80:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800ad82:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ad84:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ad86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ad8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad8e:	429a      	cmp	r2, r3
 800ad90:	d302      	bcc.n	800ad98 <xQueueGenericSendFromISR+0xbc>
 800ad92:	683b      	ldr	r3, [r7, #0]
 800ad94:	2b02      	cmp	r3, #2
 800ad96:	d12f      	bne.n	800adf8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ad98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad9a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ad9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ada2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ada4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ada6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ada8:	683a      	ldr	r2, [r7, #0]
 800adaa:	68b9      	ldr	r1, [r7, #8]
 800adac:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800adae:	f000 f911 	bl	800afd4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800adb2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800adb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adba:	d112      	bne.n	800ade2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800adbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d016      	beq.n	800adf2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800adc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adc6:	3324      	adds	r3, #36	; 0x24
 800adc8:	4618      	mov	r0, r3
 800adca:	f000 ff39 	bl	800bc40 <xTaskRemoveFromEventList>
 800adce:	4603      	mov	r3, r0
 800add0:	2b00      	cmp	r3, #0
 800add2:	d00e      	beq.n	800adf2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d00b      	beq.n	800adf2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	2201      	movs	r2, #1
 800adde:	601a      	str	r2, [r3, #0]
 800ade0:	e007      	b.n	800adf2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ade2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ade6:	3301      	adds	r3, #1
 800ade8:	b2db      	uxtb	r3, r3
 800adea:	b25a      	sxtb	r2, r3
 800adec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800adf2:	2301      	movs	r3, #1
 800adf4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800adf6:	e001      	b.n	800adfc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800adf8:	2300      	movs	r3, #0
 800adfa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800adfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800adfe:	617b      	str	r3, [r7, #20]
	__asm volatile
 800ae00:	697b      	ldr	r3, [r7, #20]
 800ae02:	f383 8811 	msr	BASEPRI, r3
}
 800ae06:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ae08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800ae0a:	4618      	mov	r0, r3
 800ae0c:	3740      	adds	r7, #64	; 0x40
 800ae0e:	46bd      	mov	sp, r7
 800ae10:	bd80      	pop	{r7, pc}
	...

0800ae14 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ae14:	b580      	push	{r7, lr}
 800ae16:	b08c      	sub	sp, #48	; 0x30
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	60f8      	str	r0, [r7, #12]
 800ae1c:	60b9      	str	r1, [r7, #8]
 800ae1e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ae20:	2300      	movs	r3, #0
 800ae22:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ae28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d10a      	bne.n	800ae44 <xQueueReceive+0x30>
	__asm volatile
 800ae2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae32:	f383 8811 	msr	BASEPRI, r3
 800ae36:	f3bf 8f6f 	isb	sy
 800ae3a:	f3bf 8f4f 	dsb	sy
 800ae3e:	623b      	str	r3, [r7, #32]
}
 800ae40:	bf00      	nop
 800ae42:	e7fe      	b.n	800ae42 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ae44:	68bb      	ldr	r3, [r7, #8]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d103      	bne.n	800ae52 <xQueueReceive+0x3e>
 800ae4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d101      	bne.n	800ae56 <xQueueReceive+0x42>
 800ae52:	2301      	movs	r3, #1
 800ae54:	e000      	b.n	800ae58 <xQueueReceive+0x44>
 800ae56:	2300      	movs	r3, #0
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d10a      	bne.n	800ae72 <xQueueReceive+0x5e>
	__asm volatile
 800ae5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae60:	f383 8811 	msr	BASEPRI, r3
 800ae64:	f3bf 8f6f 	isb	sy
 800ae68:	f3bf 8f4f 	dsb	sy
 800ae6c:	61fb      	str	r3, [r7, #28]
}
 800ae6e:	bf00      	nop
 800ae70:	e7fe      	b.n	800ae70 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ae72:	f001 f907 	bl	800c084 <xTaskGetSchedulerState>
 800ae76:	4603      	mov	r3, r0
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d102      	bne.n	800ae82 <xQueueReceive+0x6e>
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d101      	bne.n	800ae86 <xQueueReceive+0x72>
 800ae82:	2301      	movs	r3, #1
 800ae84:	e000      	b.n	800ae88 <xQueueReceive+0x74>
 800ae86:	2300      	movs	r3, #0
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d10a      	bne.n	800aea2 <xQueueReceive+0x8e>
	__asm volatile
 800ae8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae90:	f383 8811 	msr	BASEPRI, r3
 800ae94:	f3bf 8f6f 	isb	sy
 800ae98:	f3bf 8f4f 	dsb	sy
 800ae9c:	61bb      	str	r3, [r7, #24]
}
 800ae9e:	bf00      	nop
 800aea0:	e7fe      	b.n	800aea0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800aea2:	f001 fe87 	bl	800cbb4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aeaa:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800aeac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d01f      	beq.n	800aef2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800aeb2:	68b9      	ldr	r1, [r7, #8]
 800aeb4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aeb6:	f000 f8f7 	bl	800b0a8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800aeba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aebc:	1e5a      	subs	r2, r3, #1
 800aebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aec0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aec4:	691b      	ldr	r3, [r3, #16]
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d00f      	beq.n	800aeea <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aeca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aecc:	3310      	adds	r3, #16
 800aece:	4618      	mov	r0, r3
 800aed0:	f000 feb6 	bl	800bc40 <xTaskRemoveFromEventList>
 800aed4:	4603      	mov	r3, r0
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d007      	beq.n	800aeea <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800aeda:	4b3d      	ldr	r3, [pc, #244]	; (800afd0 <xQueueReceive+0x1bc>)
 800aedc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aee0:	601a      	str	r2, [r3, #0]
 800aee2:	f3bf 8f4f 	dsb	sy
 800aee6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800aeea:	f001 fe93 	bl	800cc14 <vPortExitCritical>
				return pdPASS;
 800aeee:	2301      	movs	r3, #1
 800aef0:	e069      	b.n	800afc6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d103      	bne.n	800af00 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800aef8:	f001 fe8c 	bl	800cc14 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800aefc:	2300      	movs	r3, #0
 800aefe:	e062      	b.n	800afc6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800af00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af02:	2b00      	cmp	r3, #0
 800af04:	d106      	bne.n	800af14 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800af06:	f107 0310 	add.w	r3, r7, #16
 800af0a:	4618      	mov	r0, r3
 800af0c:	f000 ff5e 	bl	800bdcc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800af10:	2301      	movs	r3, #1
 800af12:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800af14:	f001 fe7e 	bl	800cc14 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800af18:	f000 fc06 	bl	800b728 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800af1c:	f001 fe4a 	bl	800cbb4 <vPortEnterCritical>
 800af20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af22:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800af26:	b25b      	sxtb	r3, r3
 800af28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af2c:	d103      	bne.n	800af36 <xQueueReceive+0x122>
 800af2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af30:	2200      	movs	r2, #0
 800af32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800af36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af38:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800af3c:	b25b      	sxtb	r3, r3
 800af3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af42:	d103      	bne.n	800af4c <xQueueReceive+0x138>
 800af44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af46:	2200      	movs	r2, #0
 800af48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800af4c:	f001 fe62 	bl	800cc14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800af50:	1d3a      	adds	r2, r7, #4
 800af52:	f107 0310 	add.w	r3, r7, #16
 800af56:	4611      	mov	r1, r2
 800af58:	4618      	mov	r0, r3
 800af5a:	f000 ff4d 	bl	800bdf8 <xTaskCheckForTimeOut>
 800af5e:	4603      	mov	r3, r0
 800af60:	2b00      	cmp	r3, #0
 800af62:	d123      	bne.n	800afac <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800af64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800af66:	f000 f917 	bl	800b198 <prvIsQueueEmpty>
 800af6a:	4603      	mov	r3, r0
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d017      	beq.n	800afa0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800af70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af72:	3324      	adds	r3, #36	; 0x24
 800af74:	687a      	ldr	r2, [r7, #4]
 800af76:	4611      	mov	r1, r2
 800af78:	4618      	mov	r0, r3
 800af7a:	f000 fdd5 	bl	800bb28 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800af7e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800af80:	f000 f8b8 	bl	800b0f4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800af84:	f000 fbde 	bl	800b744 <xTaskResumeAll>
 800af88:	4603      	mov	r3, r0
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d189      	bne.n	800aea2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800af8e:	4b10      	ldr	r3, [pc, #64]	; (800afd0 <xQueueReceive+0x1bc>)
 800af90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af94:	601a      	str	r2, [r3, #0]
 800af96:	f3bf 8f4f 	dsb	sy
 800af9a:	f3bf 8f6f 	isb	sy
 800af9e:	e780      	b.n	800aea2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800afa0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800afa2:	f000 f8a7 	bl	800b0f4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800afa6:	f000 fbcd 	bl	800b744 <xTaskResumeAll>
 800afaa:	e77a      	b.n	800aea2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800afac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800afae:	f000 f8a1 	bl	800b0f4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800afb2:	f000 fbc7 	bl	800b744 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800afb6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800afb8:	f000 f8ee 	bl	800b198 <prvIsQueueEmpty>
 800afbc:	4603      	mov	r3, r0
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	f43f af6f 	beq.w	800aea2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800afc4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800afc6:	4618      	mov	r0, r3
 800afc8:	3730      	adds	r7, #48	; 0x30
 800afca:	46bd      	mov	sp, r7
 800afcc:	bd80      	pop	{r7, pc}
 800afce:	bf00      	nop
 800afd0:	e000ed04 	.word	0xe000ed04

0800afd4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b086      	sub	sp, #24
 800afd8:	af00      	add	r7, sp, #0
 800afda:	60f8      	str	r0, [r7, #12]
 800afdc:	60b9      	str	r1, [r7, #8]
 800afde:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800afe0:	2300      	movs	r3, #0
 800afe2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afe8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d10d      	bne.n	800b00e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d14d      	bne.n	800b096 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	689b      	ldr	r3, [r3, #8]
 800affe:	4618      	mov	r0, r3
 800b000:	f001 f85e 	bl	800c0c0 <xTaskPriorityDisinherit>
 800b004:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	2200      	movs	r2, #0
 800b00a:	609a      	str	r2, [r3, #8]
 800b00c:	e043      	b.n	800b096 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d119      	bne.n	800b048 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	6858      	ldr	r0, [r3, #4]
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b01c:	461a      	mov	r2, r3
 800b01e:	68b9      	ldr	r1, [r7, #8]
 800b020:	f002 f93c 	bl	800d29c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	685a      	ldr	r2, [r3, #4]
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b02c:	441a      	add	r2, r3
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	685a      	ldr	r2, [r3, #4]
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	689b      	ldr	r3, [r3, #8]
 800b03a:	429a      	cmp	r2, r3
 800b03c:	d32b      	bcc.n	800b096 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	681a      	ldr	r2, [r3, #0]
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	605a      	str	r2, [r3, #4]
 800b046:	e026      	b.n	800b096 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	68d8      	ldr	r0, [r3, #12]
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b050:	461a      	mov	r2, r3
 800b052:	68b9      	ldr	r1, [r7, #8]
 800b054:	f002 f922 	bl	800d29c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	68da      	ldr	r2, [r3, #12]
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b060:	425b      	negs	r3, r3
 800b062:	441a      	add	r2, r3
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	68da      	ldr	r2, [r3, #12]
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	429a      	cmp	r2, r3
 800b072:	d207      	bcs.n	800b084 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	689a      	ldr	r2, [r3, #8]
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b07c:	425b      	negs	r3, r3
 800b07e:	441a      	add	r2, r3
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	2b02      	cmp	r3, #2
 800b088:	d105      	bne.n	800b096 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b08a:	693b      	ldr	r3, [r7, #16]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d002      	beq.n	800b096 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b090:	693b      	ldr	r3, [r7, #16]
 800b092:	3b01      	subs	r3, #1
 800b094:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b096:	693b      	ldr	r3, [r7, #16]
 800b098:	1c5a      	adds	r2, r3, #1
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b09e:	697b      	ldr	r3, [r7, #20]
}
 800b0a0:	4618      	mov	r0, r3
 800b0a2:	3718      	adds	r7, #24
 800b0a4:	46bd      	mov	sp, r7
 800b0a6:	bd80      	pop	{r7, pc}

0800b0a8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b082      	sub	sp, #8
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
 800b0b0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d018      	beq.n	800b0ec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	68da      	ldr	r2, [r3, #12]
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0c2:	441a      	add	r2, r3
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	68da      	ldr	r2, [r3, #12]
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	689b      	ldr	r3, [r3, #8]
 800b0d0:	429a      	cmp	r2, r3
 800b0d2:	d303      	bcc.n	800b0dc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681a      	ldr	r2, [r3, #0]
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	68d9      	ldr	r1, [r3, #12]
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0e4:	461a      	mov	r2, r3
 800b0e6:	6838      	ldr	r0, [r7, #0]
 800b0e8:	f002 f8d8 	bl	800d29c <memcpy>
	}
}
 800b0ec:	bf00      	nop
 800b0ee:	3708      	adds	r7, #8
 800b0f0:	46bd      	mov	sp, r7
 800b0f2:	bd80      	pop	{r7, pc}

0800b0f4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	b084      	sub	sp, #16
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b0fc:	f001 fd5a 	bl	800cbb4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b106:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b108:	e011      	b.n	800b12e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d012      	beq.n	800b138 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	3324      	adds	r3, #36	; 0x24
 800b116:	4618      	mov	r0, r3
 800b118:	f000 fd92 	bl	800bc40 <xTaskRemoveFromEventList>
 800b11c:	4603      	mov	r3, r0
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d001      	beq.n	800b126 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b122:	f000 fecb 	bl	800bebc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b126:	7bfb      	ldrb	r3, [r7, #15]
 800b128:	3b01      	subs	r3, #1
 800b12a:	b2db      	uxtb	r3, r3
 800b12c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b12e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b132:	2b00      	cmp	r3, #0
 800b134:	dce9      	bgt.n	800b10a <prvUnlockQueue+0x16>
 800b136:	e000      	b.n	800b13a <prvUnlockQueue+0x46>
					break;
 800b138:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	22ff      	movs	r2, #255	; 0xff
 800b13e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b142:	f001 fd67 	bl	800cc14 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b146:	f001 fd35 	bl	800cbb4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b150:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b152:	e011      	b.n	800b178 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	691b      	ldr	r3, [r3, #16]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d012      	beq.n	800b182 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	3310      	adds	r3, #16
 800b160:	4618      	mov	r0, r3
 800b162:	f000 fd6d 	bl	800bc40 <xTaskRemoveFromEventList>
 800b166:	4603      	mov	r3, r0
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d001      	beq.n	800b170 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b16c:	f000 fea6 	bl	800bebc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b170:	7bbb      	ldrb	r3, [r7, #14]
 800b172:	3b01      	subs	r3, #1
 800b174:	b2db      	uxtb	r3, r3
 800b176:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b178:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	dce9      	bgt.n	800b154 <prvUnlockQueue+0x60>
 800b180:	e000      	b.n	800b184 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b182:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	22ff      	movs	r2, #255	; 0xff
 800b188:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b18c:	f001 fd42 	bl	800cc14 <vPortExitCritical>
}
 800b190:	bf00      	nop
 800b192:	3710      	adds	r7, #16
 800b194:	46bd      	mov	sp, r7
 800b196:	bd80      	pop	{r7, pc}

0800b198 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b084      	sub	sp, #16
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b1a0:	f001 fd08 	bl	800cbb4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d102      	bne.n	800b1b2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b1ac:	2301      	movs	r3, #1
 800b1ae:	60fb      	str	r3, [r7, #12]
 800b1b0:	e001      	b.n	800b1b6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b1b2:	2300      	movs	r3, #0
 800b1b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b1b6:	f001 fd2d 	bl	800cc14 <vPortExitCritical>

	return xReturn;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
}
 800b1bc:	4618      	mov	r0, r3
 800b1be:	3710      	adds	r7, #16
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	bd80      	pop	{r7, pc}

0800b1c4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b1c4:	b580      	push	{r7, lr}
 800b1c6:	b084      	sub	sp, #16
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b1cc:	f001 fcf2 	bl	800cbb4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1d8:	429a      	cmp	r2, r3
 800b1da:	d102      	bne.n	800b1e2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b1dc:	2301      	movs	r3, #1
 800b1de:	60fb      	str	r3, [r7, #12]
 800b1e0:	e001      	b.n	800b1e6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b1e2:	2300      	movs	r3, #0
 800b1e4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b1e6:	f001 fd15 	bl	800cc14 <vPortExitCritical>

	return xReturn;
 800b1ea:	68fb      	ldr	r3, [r7, #12]
}
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	3710      	adds	r7, #16
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	bd80      	pop	{r7, pc}

0800b1f4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b1f4:	b480      	push	{r7}
 800b1f6:	b085      	sub	sp, #20
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	6078      	str	r0, [r7, #4]
 800b1fc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b1fe:	2300      	movs	r3, #0
 800b200:	60fb      	str	r3, [r7, #12]
 800b202:	e014      	b.n	800b22e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b204:	4a0f      	ldr	r2, [pc, #60]	; (800b244 <vQueueAddToRegistry+0x50>)
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d10b      	bne.n	800b228 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b210:	490c      	ldr	r1, [pc, #48]	; (800b244 <vQueueAddToRegistry+0x50>)
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	683a      	ldr	r2, [r7, #0]
 800b216:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b21a:	4a0a      	ldr	r2, [pc, #40]	; (800b244 <vQueueAddToRegistry+0x50>)
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	00db      	lsls	r3, r3, #3
 800b220:	4413      	add	r3, r2
 800b222:	687a      	ldr	r2, [r7, #4]
 800b224:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b226:	e006      	b.n	800b236 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	3301      	adds	r3, #1
 800b22c:	60fb      	str	r3, [r7, #12]
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	2b07      	cmp	r3, #7
 800b232:	d9e7      	bls.n	800b204 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b234:	bf00      	nop
 800b236:	bf00      	nop
 800b238:	3714      	adds	r7, #20
 800b23a:	46bd      	mov	sp, r7
 800b23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b240:	4770      	bx	lr
 800b242:	bf00      	nop
 800b244:	2000a608 	.word	0x2000a608

0800b248 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b248:	b580      	push	{r7, lr}
 800b24a:	b086      	sub	sp, #24
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	60f8      	str	r0, [r7, #12]
 800b250:	60b9      	str	r1, [r7, #8]
 800b252:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b258:	f001 fcac 	bl	800cbb4 <vPortEnterCritical>
 800b25c:	697b      	ldr	r3, [r7, #20]
 800b25e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b262:	b25b      	sxtb	r3, r3
 800b264:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b268:	d103      	bne.n	800b272 <vQueueWaitForMessageRestricted+0x2a>
 800b26a:	697b      	ldr	r3, [r7, #20]
 800b26c:	2200      	movs	r2, #0
 800b26e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b272:	697b      	ldr	r3, [r7, #20]
 800b274:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b278:	b25b      	sxtb	r3, r3
 800b27a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b27e:	d103      	bne.n	800b288 <vQueueWaitForMessageRestricted+0x40>
 800b280:	697b      	ldr	r3, [r7, #20]
 800b282:	2200      	movs	r2, #0
 800b284:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b288:	f001 fcc4 	bl	800cc14 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b28c:	697b      	ldr	r3, [r7, #20]
 800b28e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b290:	2b00      	cmp	r3, #0
 800b292:	d106      	bne.n	800b2a2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b294:	697b      	ldr	r3, [r7, #20]
 800b296:	3324      	adds	r3, #36	; 0x24
 800b298:	687a      	ldr	r2, [r7, #4]
 800b29a:	68b9      	ldr	r1, [r7, #8]
 800b29c:	4618      	mov	r0, r3
 800b29e:	f000 fca3 	bl	800bbe8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b2a2:	6978      	ldr	r0, [r7, #20]
 800b2a4:	f7ff ff26 	bl	800b0f4 <prvUnlockQueue>
	}
 800b2a8:	bf00      	nop
 800b2aa:	3718      	adds	r7, #24
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	bd80      	pop	{r7, pc}

0800b2b0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b2b0:	b580      	push	{r7, lr}
 800b2b2:	b08e      	sub	sp, #56	; 0x38
 800b2b4:	af04      	add	r7, sp, #16
 800b2b6:	60f8      	str	r0, [r7, #12]
 800b2b8:	60b9      	str	r1, [r7, #8]
 800b2ba:	607a      	str	r2, [r7, #4]
 800b2bc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b2be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d10a      	bne.n	800b2da <xTaskCreateStatic+0x2a>
	__asm volatile
 800b2c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2c8:	f383 8811 	msr	BASEPRI, r3
 800b2cc:	f3bf 8f6f 	isb	sy
 800b2d0:	f3bf 8f4f 	dsb	sy
 800b2d4:	623b      	str	r3, [r7, #32]
}
 800b2d6:	bf00      	nop
 800b2d8:	e7fe      	b.n	800b2d8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b2da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d10a      	bne.n	800b2f6 <xTaskCreateStatic+0x46>
	__asm volatile
 800b2e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2e4:	f383 8811 	msr	BASEPRI, r3
 800b2e8:	f3bf 8f6f 	isb	sy
 800b2ec:	f3bf 8f4f 	dsb	sy
 800b2f0:	61fb      	str	r3, [r7, #28]
}
 800b2f2:	bf00      	nop
 800b2f4:	e7fe      	b.n	800b2f4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b2f6:	235c      	movs	r3, #92	; 0x5c
 800b2f8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b2fa:	693b      	ldr	r3, [r7, #16]
 800b2fc:	2b5c      	cmp	r3, #92	; 0x5c
 800b2fe:	d00a      	beq.n	800b316 <xTaskCreateStatic+0x66>
	__asm volatile
 800b300:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b304:	f383 8811 	msr	BASEPRI, r3
 800b308:	f3bf 8f6f 	isb	sy
 800b30c:	f3bf 8f4f 	dsb	sy
 800b310:	61bb      	str	r3, [r7, #24]
}
 800b312:	bf00      	nop
 800b314:	e7fe      	b.n	800b314 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b316:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d01e      	beq.n	800b35c <xTaskCreateStatic+0xac>
 800b31e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b320:	2b00      	cmp	r3, #0
 800b322:	d01b      	beq.n	800b35c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b326:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b32a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b32c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b32e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b330:	2202      	movs	r2, #2
 800b332:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b336:	2300      	movs	r3, #0
 800b338:	9303      	str	r3, [sp, #12]
 800b33a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b33c:	9302      	str	r3, [sp, #8]
 800b33e:	f107 0314 	add.w	r3, r7, #20
 800b342:	9301      	str	r3, [sp, #4]
 800b344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b346:	9300      	str	r3, [sp, #0]
 800b348:	683b      	ldr	r3, [r7, #0]
 800b34a:	687a      	ldr	r2, [r7, #4]
 800b34c:	68b9      	ldr	r1, [r7, #8]
 800b34e:	68f8      	ldr	r0, [r7, #12]
 800b350:	f000 f850 	bl	800b3f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b354:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b356:	f000 f8dd 	bl	800b514 <prvAddNewTaskToReadyList>
 800b35a:	e001      	b.n	800b360 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b35c:	2300      	movs	r3, #0
 800b35e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b360:	697b      	ldr	r3, [r7, #20]
	}
 800b362:	4618      	mov	r0, r3
 800b364:	3728      	adds	r7, #40	; 0x28
 800b366:	46bd      	mov	sp, r7
 800b368:	bd80      	pop	{r7, pc}

0800b36a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b36a:	b580      	push	{r7, lr}
 800b36c:	b08c      	sub	sp, #48	; 0x30
 800b36e:	af04      	add	r7, sp, #16
 800b370:	60f8      	str	r0, [r7, #12]
 800b372:	60b9      	str	r1, [r7, #8]
 800b374:	603b      	str	r3, [r7, #0]
 800b376:	4613      	mov	r3, r2
 800b378:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b37a:	88fb      	ldrh	r3, [r7, #6]
 800b37c:	009b      	lsls	r3, r3, #2
 800b37e:	4618      	mov	r0, r3
 800b380:	f001 fd3a 	bl	800cdf8 <pvPortMalloc>
 800b384:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b386:	697b      	ldr	r3, [r7, #20]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d00e      	beq.n	800b3aa <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b38c:	205c      	movs	r0, #92	; 0x5c
 800b38e:	f001 fd33 	bl	800cdf8 <pvPortMalloc>
 800b392:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b394:	69fb      	ldr	r3, [r7, #28]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d003      	beq.n	800b3a2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b39a:	69fb      	ldr	r3, [r7, #28]
 800b39c:	697a      	ldr	r2, [r7, #20]
 800b39e:	631a      	str	r2, [r3, #48]	; 0x30
 800b3a0:	e005      	b.n	800b3ae <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b3a2:	6978      	ldr	r0, [r7, #20]
 800b3a4:	f001 fdd0 	bl	800cf48 <vPortFree>
 800b3a8:	e001      	b.n	800b3ae <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b3ae:	69fb      	ldr	r3, [r7, #28]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d017      	beq.n	800b3e4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b3b4:	69fb      	ldr	r3, [r7, #28]
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b3bc:	88fa      	ldrh	r2, [r7, #6]
 800b3be:	2300      	movs	r3, #0
 800b3c0:	9303      	str	r3, [sp, #12]
 800b3c2:	69fb      	ldr	r3, [r7, #28]
 800b3c4:	9302      	str	r3, [sp, #8]
 800b3c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3c8:	9301      	str	r3, [sp, #4]
 800b3ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3cc:	9300      	str	r3, [sp, #0]
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	68b9      	ldr	r1, [r7, #8]
 800b3d2:	68f8      	ldr	r0, [r7, #12]
 800b3d4:	f000 f80e 	bl	800b3f4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b3d8:	69f8      	ldr	r0, [r7, #28]
 800b3da:	f000 f89b 	bl	800b514 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b3de:	2301      	movs	r3, #1
 800b3e0:	61bb      	str	r3, [r7, #24]
 800b3e2:	e002      	b.n	800b3ea <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b3e4:	f04f 33ff 	mov.w	r3, #4294967295
 800b3e8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b3ea:	69bb      	ldr	r3, [r7, #24]
	}
 800b3ec:	4618      	mov	r0, r3
 800b3ee:	3720      	adds	r7, #32
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	bd80      	pop	{r7, pc}

0800b3f4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b088      	sub	sp, #32
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	60f8      	str	r0, [r7, #12]
 800b3fc:	60b9      	str	r1, [r7, #8]
 800b3fe:	607a      	str	r2, [r7, #4]
 800b400:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b404:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	009b      	lsls	r3, r3, #2
 800b40a:	461a      	mov	r2, r3
 800b40c:	21a5      	movs	r1, #165	; 0xa5
 800b40e:	f001 ff53 	bl	800d2b8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b414:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b416:	6879      	ldr	r1, [r7, #4]
 800b418:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800b41c:	440b      	add	r3, r1
 800b41e:	009b      	lsls	r3, r3, #2
 800b420:	4413      	add	r3, r2
 800b422:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b424:	69bb      	ldr	r3, [r7, #24]
 800b426:	f023 0307 	bic.w	r3, r3, #7
 800b42a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b42c:	69bb      	ldr	r3, [r7, #24]
 800b42e:	f003 0307 	and.w	r3, r3, #7
 800b432:	2b00      	cmp	r3, #0
 800b434:	d00a      	beq.n	800b44c <prvInitialiseNewTask+0x58>
	__asm volatile
 800b436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b43a:	f383 8811 	msr	BASEPRI, r3
 800b43e:	f3bf 8f6f 	isb	sy
 800b442:	f3bf 8f4f 	dsb	sy
 800b446:	617b      	str	r3, [r7, #20]
}
 800b448:	bf00      	nop
 800b44a:	e7fe      	b.n	800b44a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b44c:	68bb      	ldr	r3, [r7, #8]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d01f      	beq.n	800b492 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b452:	2300      	movs	r3, #0
 800b454:	61fb      	str	r3, [r7, #28]
 800b456:	e012      	b.n	800b47e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b458:	68ba      	ldr	r2, [r7, #8]
 800b45a:	69fb      	ldr	r3, [r7, #28]
 800b45c:	4413      	add	r3, r2
 800b45e:	7819      	ldrb	r1, [r3, #0]
 800b460:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b462:	69fb      	ldr	r3, [r7, #28]
 800b464:	4413      	add	r3, r2
 800b466:	3334      	adds	r3, #52	; 0x34
 800b468:	460a      	mov	r2, r1
 800b46a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b46c:	68ba      	ldr	r2, [r7, #8]
 800b46e:	69fb      	ldr	r3, [r7, #28]
 800b470:	4413      	add	r3, r2
 800b472:	781b      	ldrb	r3, [r3, #0]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d006      	beq.n	800b486 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b478:	69fb      	ldr	r3, [r7, #28]
 800b47a:	3301      	adds	r3, #1
 800b47c:	61fb      	str	r3, [r7, #28]
 800b47e:	69fb      	ldr	r3, [r7, #28]
 800b480:	2b0f      	cmp	r3, #15
 800b482:	d9e9      	bls.n	800b458 <prvInitialiseNewTask+0x64>
 800b484:	e000      	b.n	800b488 <prvInitialiseNewTask+0x94>
			{
				break;
 800b486:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b48a:	2200      	movs	r2, #0
 800b48c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b490:	e003      	b.n	800b49a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b494:	2200      	movs	r2, #0
 800b496:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b49a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b49c:	2b37      	cmp	r3, #55	; 0x37
 800b49e:	d901      	bls.n	800b4a4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b4a0:	2337      	movs	r3, #55	; 0x37
 800b4a2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b4a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b4a8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b4aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b4ae:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b4b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b4b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4b8:	3304      	adds	r3, #4
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	f7ff f978 	bl	800a7b0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b4c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4c2:	3318      	adds	r3, #24
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	f7ff f973 	bl	800a7b0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b4ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b4ce:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b4d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4d2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b4d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4d8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b4da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b4de:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b4e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b4e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4e8:	2200      	movs	r2, #0
 800b4ea:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b4ee:	683a      	ldr	r2, [r7, #0]
 800b4f0:	68f9      	ldr	r1, [r7, #12]
 800b4f2:	69b8      	ldr	r0, [r7, #24]
 800b4f4:	f001 fa2e 	bl	800c954 <pxPortInitialiseStack>
 800b4f8:	4602      	mov	r2, r0
 800b4fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4fc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b4fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b500:	2b00      	cmp	r3, #0
 800b502:	d002      	beq.n	800b50a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b506:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b508:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b50a:	bf00      	nop
 800b50c:	3720      	adds	r7, #32
 800b50e:	46bd      	mov	sp, r7
 800b510:	bd80      	pop	{r7, pc}
	...

0800b514 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b514:	b580      	push	{r7, lr}
 800b516:	b082      	sub	sp, #8
 800b518:	af00      	add	r7, sp, #0
 800b51a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b51c:	f001 fb4a 	bl	800cbb4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b520:	4b2d      	ldr	r3, [pc, #180]	; (800b5d8 <prvAddNewTaskToReadyList+0xc4>)
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	3301      	adds	r3, #1
 800b526:	4a2c      	ldr	r2, [pc, #176]	; (800b5d8 <prvAddNewTaskToReadyList+0xc4>)
 800b528:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b52a:	4b2c      	ldr	r3, [pc, #176]	; (800b5dc <prvAddNewTaskToReadyList+0xc8>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d109      	bne.n	800b546 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b532:	4a2a      	ldr	r2, [pc, #168]	; (800b5dc <prvAddNewTaskToReadyList+0xc8>)
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b538:	4b27      	ldr	r3, [pc, #156]	; (800b5d8 <prvAddNewTaskToReadyList+0xc4>)
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	2b01      	cmp	r3, #1
 800b53e:	d110      	bne.n	800b562 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b540:	f000 fce2 	bl	800bf08 <prvInitialiseTaskLists>
 800b544:	e00d      	b.n	800b562 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b546:	4b26      	ldr	r3, [pc, #152]	; (800b5e0 <prvAddNewTaskToReadyList+0xcc>)
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d109      	bne.n	800b562 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b54e:	4b23      	ldr	r3, [pc, #140]	; (800b5dc <prvAddNewTaskToReadyList+0xc8>)
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b558:	429a      	cmp	r2, r3
 800b55a:	d802      	bhi.n	800b562 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b55c:	4a1f      	ldr	r2, [pc, #124]	; (800b5dc <prvAddNewTaskToReadyList+0xc8>)
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b562:	4b20      	ldr	r3, [pc, #128]	; (800b5e4 <prvAddNewTaskToReadyList+0xd0>)
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	3301      	adds	r3, #1
 800b568:	4a1e      	ldr	r2, [pc, #120]	; (800b5e4 <prvAddNewTaskToReadyList+0xd0>)
 800b56a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b56c:	4b1d      	ldr	r3, [pc, #116]	; (800b5e4 <prvAddNewTaskToReadyList+0xd0>)
 800b56e:	681a      	ldr	r2, [r3, #0]
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b578:	4b1b      	ldr	r3, [pc, #108]	; (800b5e8 <prvAddNewTaskToReadyList+0xd4>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	429a      	cmp	r2, r3
 800b57e:	d903      	bls.n	800b588 <prvAddNewTaskToReadyList+0x74>
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b584:	4a18      	ldr	r2, [pc, #96]	; (800b5e8 <prvAddNewTaskToReadyList+0xd4>)
 800b586:	6013      	str	r3, [r2, #0]
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b58c:	4613      	mov	r3, r2
 800b58e:	009b      	lsls	r3, r3, #2
 800b590:	4413      	add	r3, r2
 800b592:	009b      	lsls	r3, r3, #2
 800b594:	4a15      	ldr	r2, [pc, #84]	; (800b5ec <prvAddNewTaskToReadyList+0xd8>)
 800b596:	441a      	add	r2, r3
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	3304      	adds	r3, #4
 800b59c:	4619      	mov	r1, r3
 800b59e:	4610      	mov	r0, r2
 800b5a0:	f7ff f913 	bl	800a7ca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b5a4:	f001 fb36 	bl	800cc14 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b5a8:	4b0d      	ldr	r3, [pc, #52]	; (800b5e0 <prvAddNewTaskToReadyList+0xcc>)
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d00e      	beq.n	800b5ce <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b5b0:	4b0a      	ldr	r3, [pc, #40]	; (800b5dc <prvAddNewTaskToReadyList+0xc8>)
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5ba:	429a      	cmp	r2, r3
 800b5bc:	d207      	bcs.n	800b5ce <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b5be:	4b0c      	ldr	r3, [pc, #48]	; (800b5f0 <prvAddNewTaskToReadyList+0xdc>)
 800b5c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b5c4:	601a      	str	r2, [r3, #0]
 800b5c6:	f3bf 8f4f 	dsb	sy
 800b5ca:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b5ce:	bf00      	nop
 800b5d0:	3708      	adds	r7, #8
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	bd80      	pop	{r7, pc}
 800b5d6:	bf00      	nop
 800b5d8:	200092bc 	.word	0x200092bc
 800b5dc:	20008de8 	.word	0x20008de8
 800b5e0:	200092c8 	.word	0x200092c8
 800b5e4:	200092d8 	.word	0x200092d8
 800b5e8:	200092c4 	.word	0x200092c4
 800b5ec:	20008dec 	.word	0x20008dec
 800b5f0:	e000ed04 	.word	0xe000ed04

0800b5f4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b084      	sub	sp, #16
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	2b00      	cmp	r3, #0
 800b604:	d017      	beq.n	800b636 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b606:	4b13      	ldr	r3, [pc, #76]	; (800b654 <vTaskDelay+0x60>)
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d00a      	beq.n	800b624 <vTaskDelay+0x30>
	__asm volatile
 800b60e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b612:	f383 8811 	msr	BASEPRI, r3
 800b616:	f3bf 8f6f 	isb	sy
 800b61a:	f3bf 8f4f 	dsb	sy
 800b61e:	60bb      	str	r3, [r7, #8]
}
 800b620:	bf00      	nop
 800b622:	e7fe      	b.n	800b622 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b624:	f000 f880 	bl	800b728 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b628:	2100      	movs	r1, #0
 800b62a:	6878      	ldr	r0, [r7, #4]
 800b62c:	f000 fdce 	bl	800c1cc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b630:	f000 f888 	bl	800b744 <xTaskResumeAll>
 800b634:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d107      	bne.n	800b64c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b63c:	4b06      	ldr	r3, [pc, #24]	; (800b658 <vTaskDelay+0x64>)
 800b63e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b642:	601a      	str	r2, [r3, #0]
 800b644:	f3bf 8f4f 	dsb	sy
 800b648:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b64c:	bf00      	nop
 800b64e:	3710      	adds	r7, #16
 800b650:	46bd      	mov	sp, r7
 800b652:	bd80      	pop	{r7, pc}
 800b654:	200092e4 	.word	0x200092e4
 800b658:	e000ed04 	.word	0xe000ed04

0800b65c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b08a      	sub	sp, #40	; 0x28
 800b660:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b662:	2300      	movs	r3, #0
 800b664:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b666:	2300      	movs	r3, #0
 800b668:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b66a:	463a      	mov	r2, r7
 800b66c:	1d39      	adds	r1, r7, #4
 800b66e:	f107 0308 	add.w	r3, r7, #8
 800b672:	4618      	mov	r0, r3
 800b674:	f7fe fdfe 	bl	800a274 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b678:	6839      	ldr	r1, [r7, #0]
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	68ba      	ldr	r2, [r7, #8]
 800b67e:	9202      	str	r2, [sp, #8]
 800b680:	9301      	str	r3, [sp, #4]
 800b682:	2300      	movs	r3, #0
 800b684:	9300      	str	r3, [sp, #0]
 800b686:	2300      	movs	r3, #0
 800b688:	460a      	mov	r2, r1
 800b68a:	4921      	ldr	r1, [pc, #132]	; (800b710 <vTaskStartScheduler+0xb4>)
 800b68c:	4821      	ldr	r0, [pc, #132]	; (800b714 <vTaskStartScheduler+0xb8>)
 800b68e:	f7ff fe0f 	bl	800b2b0 <xTaskCreateStatic>
 800b692:	4603      	mov	r3, r0
 800b694:	4a20      	ldr	r2, [pc, #128]	; (800b718 <vTaskStartScheduler+0xbc>)
 800b696:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b698:	4b1f      	ldr	r3, [pc, #124]	; (800b718 <vTaskStartScheduler+0xbc>)
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d002      	beq.n	800b6a6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b6a0:	2301      	movs	r3, #1
 800b6a2:	617b      	str	r3, [r7, #20]
 800b6a4:	e001      	b.n	800b6aa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b6aa:	697b      	ldr	r3, [r7, #20]
 800b6ac:	2b01      	cmp	r3, #1
 800b6ae:	d102      	bne.n	800b6b6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b6b0:	f000 fde0 	bl	800c274 <xTimerCreateTimerTask>
 800b6b4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b6b6:	697b      	ldr	r3, [r7, #20]
 800b6b8:	2b01      	cmp	r3, #1
 800b6ba:	d116      	bne.n	800b6ea <vTaskStartScheduler+0x8e>
	__asm volatile
 800b6bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6c0:	f383 8811 	msr	BASEPRI, r3
 800b6c4:	f3bf 8f6f 	isb	sy
 800b6c8:	f3bf 8f4f 	dsb	sy
 800b6cc:	613b      	str	r3, [r7, #16]
}
 800b6ce:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b6d0:	4b12      	ldr	r3, [pc, #72]	; (800b71c <vTaskStartScheduler+0xc0>)
 800b6d2:	f04f 32ff 	mov.w	r2, #4294967295
 800b6d6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b6d8:	4b11      	ldr	r3, [pc, #68]	; (800b720 <vTaskStartScheduler+0xc4>)
 800b6da:	2201      	movs	r2, #1
 800b6dc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b6de:	4b11      	ldr	r3, [pc, #68]	; (800b724 <vTaskStartScheduler+0xc8>)
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b6e4:	f001 f9c4 	bl	800ca70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b6e8:	e00e      	b.n	800b708 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b6ea:	697b      	ldr	r3, [r7, #20]
 800b6ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6f0:	d10a      	bne.n	800b708 <vTaskStartScheduler+0xac>
	__asm volatile
 800b6f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6f6:	f383 8811 	msr	BASEPRI, r3
 800b6fa:	f3bf 8f6f 	isb	sy
 800b6fe:	f3bf 8f4f 	dsb	sy
 800b702:	60fb      	str	r3, [r7, #12]
}
 800b704:	bf00      	nop
 800b706:	e7fe      	b.n	800b706 <vTaskStartScheduler+0xaa>
}
 800b708:	bf00      	nop
 800b70a:	3718      	adds	r7, #24
 800b70c:	46bd      	mov	sp, r7
 800b70e:	bd80      	pop	{r7, pc}
 800b710:	0800d328 	.word	0x0800d328
 800b714:	0800bed5 	.word	0x0800bed5
 800b718:	200092e0 	.word	0x200092e0
 800b71c:	200092dc 	.word	0x200092dc
 800b720:	200092c8 	.word	0x200092c8
 800b724:	200092c0 	.word	0x200092c0

0800b728 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b728:	b480      	push	{r7}
 800b72a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b72c:	4b04      	ldr	r3, [pc, #16]	; (800b740 <vTaskSuspendAll+0x18>)
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	3301      	adds	r3, #1
 800b732:	4a03      	ldr	r2, [pc, #12]	; (800b740 <vTaskSuspendAll+0x18>)
 800b734:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b736:	bf00      	nop
 800b738:	46bd      	mov	sp, r7
 800b73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b73e:	4770      	bx	lr
 800b740:	200092e4 	.word	0x200092e4

0800b744 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b744:	b580      	push	{r7, lr}
 800b746:	b084      	sub	sp, #16
 800b748:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b74a:	2300      	movs	r3, #0
 800b74c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b74e:	2300      	movs	r3, #0
 800b750:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b752:	4b42      	ldr	r3, [pc, #264]	; (800b85c <xTaskResumeAll+0x118>)
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	2b00      	cmp	r3, #0
 800b758:	d10a      	bne.n	800b770 <xTaskResumeAll+0x2c>
	__asm volatile
 800b75a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b75e:	f383 8811 	msr	BASEPRI, r3
 800b762:	f3bf 8f6f 	isb	sy
 800b766:	f3bf 8f4f 	dsb	sy
 800b76a:	603b      	str	r3, [r7, #0]
}
 800b76c:	bf00      	nop
 800b76e:	e7fe      	b.n	800b76e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b770:	f001 fa20 	bl	800cbb4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b774:	4b39      	ldr	r3, [pc, #228]	; (800b85c <xTaskResumeAll+0x118>)
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	3b01      	subs	r3, #1
 800b77a:	4a38      	ldr	r2, [pc, #224]	; (800b85c <xTaskResumeAll+0x118>)
 800b77c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b77e:	4b37      	ldr	r3, [pc, #220]	; (800b85c <xTaskResumeAll+0x118>)
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	2b00      	cmp	r3, #0
 800b784:	d162      	bne.n	800b84c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b786:	4b36      	ldr	r3, [pc, #216]	; (800b860 <xTaskResumeAll+0x11c>)
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d05e      	beq.n	800b84c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b78e:	e02f      	b.n	800b7f0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b790:	4b34      	ldr	r3, [pc, #208]	; (800b864 <xTaskResumeAll+0x120>)
 800b792:	68db      	ldr	r3, [r3, #12]
 800b794:	68db      	ldr	r3, [r3, #12]
 800b796:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	3318      	adds	r3, #24
 800b79c:	4618      	mov	r0, r3
 800b79e:	f7ff f871 	bl	800a884 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	3304      	adds	r3, #4
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	f7ff f86c 	bl	800a884 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7b0:	4b2d      	ldr	r3, [pc, #180]	; (800b868 <xTaskResumeAll+0x124>)
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	429a      	cmp	r2, r3
 800b7b6:	d903      	bls.n	800b7c0 <xTaskResumeAll+0x7c>
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7bc:	4a2a      	ldr	r2, [pc, #168]	; (800b868 <xTaskResumeAll+0x124>)
 800b7be:	6013      	str	r3, [r2, #0]
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7c4:	4613      	mov	r3, r2
 800b7c6:	009b      	lsls	r3, r3, #2
 800b7c8:	4413      	add	r3, r2
 800b7ca:	009b      	lsls	r3, r3, #2
 800b7cc:	4a27      	ldr	r2, [pc, #156]	; (800b86c <xTaskResumeAll+0x128>)
 800b7ce:	441a      	add	r2, r3
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	3304      	adds	r3, #4
 800b7d4:	4619      	mov	r1, r3
 800b7d6:	4610      	mov	r0, r2
 800b7d8:	f7fe fff7 	bl	800a7ca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b7e0:	4b23      	ldr	r3, [pc, #140]	; (800b870 <xTaskResumeAll+0x12c>)
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7e6:	429a      	cmp	r2, r3
 800b7e8:	d302      	bcc.n	800b7f0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b7ea:	4b22      	ldr	r3, [pc, #136]	; (800b874 <xTaskResumeAll+0x130>)
 800b7ec:	2201      	movs	r2, #1
 800b7ee:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b7f0:	4b1c      	ldr	r3, [pc, #112]	; (800b864 <xTaskResumeAll+0x120>)
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d1cb      	bne.n	800b790 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d001      	beq.n	800b802 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b7fe:	f000 fc21 	bl	800c044 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b802:	4b1d      	ldr	r3, [pc, #116]	; (800b878 <xTaskResumeAll+0x134>)
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d010      	beq.n	800b830 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b80e:	f000 f847 	bl	800b8a0 <xTaskIncrementTick>
 800b812:	4603      	mov	r3, r0
 800b814:	2b00      	cmp	r3, #0
 800b816:	d002      	beq.n	800b81e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b818:	4b16      	ldr	r3, [pc, #88]	; (800b874 <xTaskResumeAll+0x130>)
 800b81a:	2201      	movs	r2, #1
 800b81c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	3b01      	subs	r3, #1
 800b822:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	2b00      	cmp	r3, #0
 800b828:	d1f1      	bne.n	800b80e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800b82a:	4b13      	ldr	r3, [pc, #76]	; (800b878 <xTaskResumeAll+0x134>)
 800b82c:	2200      	movs	r2, #0
 800b82e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b830:	4b10      	ldr	r3, [pc, #64]	; (800b874 <xTaskResumeAll+0x130>)
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	2b00      	cmp	r3, #0
 800b836:	d009      	beq.n	800b84c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b838:	2301      	movs	r3, #1
 800b83a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b83c:	4b0f      	ldr	r3, [pc, #60]	; (800b87c <xTaskResumeAll+0x138>)
 800b83e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b842:	601a      	str	r2, [r3, #0]
 800b844:	f3bf 8f4f 	dsb	sy
 800b848:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b84c:	f001 f9e2 	bl	800cc14 <vPortExitCritical>

	return xAlreadyYielded;
 800b850:	68bb      	ldr	r3, [r7, #8]
}
 800b852:	4618      	mov	r0, r3
 800b854:	3710      	adds	r7, #16
 800b856:	46bd      	mov	sp, r7
 800b858:	bd80      	pop	{r7, pc}
 800b85a:	bf00      	nop
 800b85c:	200092e4 	.word	0x200092e4
 800b860:	200092bc 	.word	0x200092bc
 800b864:	2000927c 	.word	0x2000927c
 800b868:	200092c4 	.word	0x200092c4
 800b86c:	20008dec 	.word	0x20008dec
 800b870:	20008de8 	.word	0x20008de8
 800b874:	200092d0 	.word	0x200092d0
 800b878:	200092cc 	.word	0x200092cc
 800b87c:	e000ed04 	.word	0xe000ed04

0800b880 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b880:	b480      	push	{r7}
 800b882:	b083      	sub	sp, #12
 800b884:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b886:	4b05      	ldr	r3, [pc, #20]	; (800b89c <xTaskGetTickCount+0x1c>)
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b88c:	687b      	ldr	r3, [r7, #4]
}
 800b88e:	4618      	mov	r0, r3
 800b890:	370c      	adds	r7, #12
 800b892:	46bd      	mov	sp, r7
 800b894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b898:	4770      	bx	lr
 800b89a:	bf00      	nop
 800b89c:	200092c0 	.word	0x200092c0

0800b8a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b8a0:	b580      	push	{r7, lr}
 800b8a2:	b086      	sub	sp, #24
 800b8a4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b8aa:	4b53      	ldr	r3, [pc, #332]	; (800b9f8 <xTaskIncrementTick+0x158>)
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	f040 8095 	bne.w	800b9de <xTaskIncrementTick+0x13e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b8b4:	4b51      	ldr	r3, [pc, #324]	; (800b9fc <xTaskIncrementTick+0x15c>)
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	3301      	adds	r3, #1
 800b8ba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b8bc:	4a4f      	ldr	r2, [pc, #316]	; (800b9fc <xTaskIncrementTick+0x15c>)
 800b8be:	693b      	ldr	r3, [r7, #16]
 800b8c0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b8c2:	693b      	ldr	r3, [r7, #16]
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d120      	bne.n	800b90a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b8c8:	4b4d      	ldr	r3, [pc, #308]	; (800ba00 <xTaskIncrementTick+0x160>)
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d00a      	beq.n	800b8e8 <xTaskIncrementTick+0x48>
	__asm volatile
 800b8d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8d6:	f383 8811 	msr	BASEPRI, r3
 800b8da:	f3bf 8f6f 	isb	sy
 800b8de:	f3bf 8f4f 	dsb	sy
 800b8e2:	603b      	str	r3, [r7, #0]
}
 800b8e4:	bf00      	nop
 800b8e6:	e7fe      	b.n	800b8e6 <xTaskIncrementTick+0x46>
 800b8e8:	4b45      	ldr	r3, [pc, #276]	; (800ba00 <xTaskIncrementTick+0x160>)
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	60fb      	str	r3, [r7, #12]
 800b8ee:	4b45      	ldr	r3, [pc, #276]	; (800ba04 <xTaskIncrementTick+0x164>)
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	4a43      	ldr	r2, [pc, #268]	; (800ba00 <xTaskIncrementTick+0x160>)
 800b8f4:	6013      	str	r3, [r2, #0]
 800b8f6:	4a43      	ldr	r2, [pc, #268]	; (800ba04 <xTaskIncrementTick+0x164>)
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	6013      	str	r3, [r2, #0]
 800b8fc:	4b42      	ldr	r3, [pc, #264]	; (800ba08 <xTaskIncrementTick+0x168>)
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	3301      	adds	r3, #1
 800b902:	4a41      	ldr	r2, [pc, #260]	; (800ba08 <xTaskIncrementTick+0x168>)
 800b904:	6013      	str	r3, [r2, #0]
 800b906:	f000 fb9d 	bl	800c044 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b90a:	4b40      	ldr	r3, [pc, #256]	; (800ba0c <xTaskIncrementTick+0x16c>)
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	693a      	ldr	r2, [r7, #16]
 800b910:	429a      	cmp	r2, r3
 800b912:	d349      	bcc.n	800b9a8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b914:	4b3a      	ldr	r3, [pc, #232]	; (800ba00 <xTaskIncrementTick+0x160>)
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d104      	bne.n	800b928 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b91e:	4b3b      	ldr	r3, [pc, #236]	; (800ba0c <xTaskIncrementTick+0x16c>)
 800b920:	f04f 32ff 	mov.w	r2, #4294967295
 800b924:	601a      	str	r2, [r3, #0]
					break;
 800b926:	e03f      	b.n	800b9a8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b928:	4b35      	ldr	r3, [pc, #212]	; (800ba00 <xTaskIncrementTick+0x160>)
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	68db      	ldr	r3, [r3, #12]
 800b92e:	68db      	ldr	r3, [r3, #12]
 800b930:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b932:	68bb      	ldr	r3, [r7, #8]
 800b934:	685b      	ldr	r3, [r3, #4]
 800b936:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b938:	693a      	ldr	r2, [r7, #16]
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	429a      	cmp	r2, r3
 800b93e:	d203      	bcs.n	800b948 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b940:	4a32      	ldr	r2, [pc, #200]	; (800ba0c <xTaskIncrementTick+0x16c>)
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b946:	e02f      	b.n	800b9a8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b948:	68bb      	ldr	r3, [r7, #8]
 800b94a:	3304      	adds	r3, #4
 800b94c:	4618      	mov	r0, r3
 800b94e:	f7fe ff99 	bl	800a884 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b952:	68bb      	ldr	r3, [r7, #8]
 800b954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b956:	2b00      	cmp	r3, #0
 800b958:	d004      	beq.n	800b964 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b95a:	68bb      	ldr	r3, [r7, #8]
 800b95c:	3318      	adds	r3, #24
 800b95e:	4618      	mov	r0, r3
 800b960:	f7fe ff90 	bl	800a884 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b964:	68bb      	ldr	r3, [r7, #8]
 800b966:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b968:	4b29      	ldr	r3, [pc, #164]	; (800ba10 <xTaskIncrementTick+0x170>)
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	429a      	cmp	r2, r3
 800b96e:	d903      	bls.n	800b978 <xTaskIncrementTick+0xd8>
 800b970:	68bb      	ldr	r3, [r7, #8]
 800b972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b974:	4a26      	ldr	r2, [pc, #152]	; (800ba10 <xTaskIncrementTick+0x170>)
 800b976:	6013      	str	r3, [r2, #0]
 800b978:	68bb      	ldr	r3, [r7, #8]
 800b97a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b97c:	4613      	mov	r3, r2
 800b97e:	009b      	lsls	r3, r3, #2
 800b980:	4413      	add	r3, r2
 800b982:	009b      	lsls	r3, r3, #2
 800b984:	4a23      	ldr	r2, [pc, #140]	; (800ba14 <xTaskIncrementTick+0x174>)
 800b986:	441a      	add	r2, r3
 800b988:	68bb      	ldr	r3, [r7, #8]
 800b98a:	3304      	adds	r3, #4
 800b98c:	4619      	mov	r1, r3
 800b98e:	4610      	mov	r0, r2
 800b990:	f7fe ff1b 	bl	800a7ca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b994:	68bb      	ldr	r3, [r7, #8]
 800b996:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b998:	4b1f      	ldr	r3, [pc, #124]	; (800ba18 <xTaskIncrementTick+0x178>)
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b99e:	429a      	cmp	r2, r3
 800b9a0:	d3b8      	bcc.n	800b914 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800b9a2:	2301      	movs	r3, #1
 800b9a4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b9a6:	e7b5      	b.n	800b914 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b9a8:	4b1b      	ldr	r3, [pc, #108]	; (800ba18 <xTaskIncrementTick+0x178>)
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9ae:	4919      	ldr	r1, [pc, #100]	; (800ba14 <xTaskIncrementTick+0x174>)
 800b9b0:	4613      	mov	r3, r2
 800b9b2:	009b      	lsls	r3, r3, #2
 800b9b4:	4413      	add	r3, r2
 800b9b6:	009b      	lsls	r3, r3, #2
 800b9b8:	440b      	add	r3, r1
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	2b01      	cmp	r3, #1
 800b9be:	d901      	bls.n	800b9c4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800b9c0:	2301      	movs	r3, #1
 800b9c2:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( xPendedTicks == ( TickType_t ) 0 )
 800b9c4:	4b15      	ldr	r3, [pc, #84]	; (800ba1c <xTaskIncrementTick+0x17c>)
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d101      	bne.n	800b9d0 <xTaskIncrementTick+0x130>
			{
				vApplicationTickHook();
 800b9cc:	f7f4 fe23 	bl	8000616 <vApplicationTickHook>
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b9d0:	4b13      	ldr	r3, [pc, #76]	; (800ba20 <xTaskIncrementTick+0x180>)
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d009      	beq.n	800b9ec <xTaskIncrementTick+0x14c>
			{
				xSwitchRequired = pdTRUE;
 800b9d8:	2301      	movs	r3, #1
 800b9da:	617b      	str	r3, [r7, #20]
 800b9dc:	e006      	b.n	800b9ec <xTaskIncrementTick+0x14c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b9de:	4b0f      	ldr	r3, [pc, #60]	; (800ba1c <xTaskIncrementTick+0x17c>)
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	3301      	adds	r3, #1
 800b9e4:	4a0d      	ldr	r2, [pc, #52]	; (800ba1c <xTaskIncrementTick+0x17c>)
 800b9e6:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 800b9e8:	f7f4 fe15 	bl	8000616 <vApplicationTickHook>
		}
		#endif
	}

	return xSwitchRequired;
 800b9ec:	697b      	ldr	r3, [r7, #20]
}
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	3718      	adds	r7, #24
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	bd80      	pop	{r7, pc}
 800b9f6:	bf00      	nop
 800b9f8:	200092e4 	.word	0x200092e4
 800b9fc:	200092c0 	.word	0x200092c0
 800ba00:	20009274 	.word	0x20009274
 800ba04:	20009278 	.word	0x20009278
 800ba08:	200092d4 	.word	0x200092d4
 800ba0c:	200092dc 	.word	0x200092dc
 800ba10:	200092c4 	.word	0x200092c4
 800ba14:	20008dec 	.word	0x20008dec
 800ba18:	20008de8 	.word	0x20008de8
 800ba1c:	200092cc 	.word	0x200092cc
 800ba20:	200092d0 	.word	0x200092d0

0800ba24 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	b086      	sub	sp, #24
 800ba28:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ba2a:	4b3a      	ldr	r3, [pc, #232]	; (800bb14 <vTaskSwitchContext+0xf0>)
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d003      	beq.n	800ba3a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ba32:	4b39      	ldr	r3, [pc, #228]	; (800bb18 <vTaskSwitchContext+0xf4>)
 800ba34:	2201      	movs	r2, #1
 800ba36:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ba38:	e068      	b.n	800bb0c <vTaskSwitchContext+0xe8>
		xYieldPending = pdFALSE;
 800ba3a:	4b37      	ldr	r3, [pc, #220]	; (800bb18 <vTaskSwitchContext+0xf4>)
 800ba3c:	2200      	movs	r2, #0
 800ba3e:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800ba40:	4b36      	ldr	r3, [pc, #216]	; (800bb1c <vTaskSwitchContext+0xf8>)
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba46:	613b      	str	r3, [r7, #16]
 800ba48:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800ba4c:	60fb      	str	r3, [r7, #12]
 800ba4e:	693b      	ldr	r3, [r7, #16]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	68fa      	ldr	r2, [r7, #12]
 800ba54:	429a      	cmp	r2, r3
 800ba56:	d111      	bne.n	800ba7c <vTaskSwitchContext+0x58>
 800ba58:	693b      	ldr	r3, [r7, #16]
 800ba5a:	3304      	adds	r3, #4
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	68fa      	ldr	r2, [r7, #12]
 800ba60:	429a      	cmp	r2, r3
 800ba62:	d10b      	bne.n	800ba7c <vTaskSwitchContext+0x58>
 800ba64:	693b      	ldr	r3, [r7, #16]
 800ba66:	3308      	adds	r3, #8
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	68fa      	ldr	r2, [r7, #12]
 800ba6c:	429a      	cmp	r2, r3
 800ba6e:	d105      	bne.n	800ba7c <vTaskSwitchContext+0x58>
 800ba70:	693b      	ldr	r3, [r7, #16]
 800ba72:	330c      	adds	r3, #12
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	68fa      	ldr	r2, [r7, #12]
 800ba78:	429a      	cmp	r2, r3
 800ba7a:	d008      	beq.n	800ba8e <vTaskSwitchContext+0x6a>
 800ba7c:	4b27      	ldr	r3, [pc, #156]	; (800bb1c <vTaskSwitchContext+0xf8>)
 800ba7e:	681a      	ldr	r2, [r3, #0]
 800ba80:	4b26      	ldr	r3, [pc, #152]	; (800bb1c <vTaskSwitchContext+0xf8>)
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	3334      	adds	r3, #52	; 0x34
 800ba86:	4619      	mov	r1, r3
 800ba88:	4610      	mov	r0, r2
 800ba8a:	f7f4 fdcb 	bl	8000624 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba8e:	4b24      	ldr	r3, [pc, #144]	; (800bb20 <vTaskSwitchContext+0xfc>)
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	617b      	str	r3, [r7, #20]
 800ba94:	e010      	b.n	800bab8 <vTaskSwitchContext+0x94>
 800ba96:	697b      	ldr	r3, [r7, #20]
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d10a      	bne.n	800bab2 <vTaskSwitchContext+0x8e>
	__asm volatile
 800ba9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baa0:	f383 8811 	msr	BASEPRI, r3
 800baa4:	f3bf 8f6f 	isb	sy
 800baa8:	f3bf 8f4f 	dsb	sy
 800baac:	607b      	str	r3, [r7, #4]
}
 800baae:	bf00      	nop
 800bab0:	e7fe      	b.n	800bab0 <vTaskSwitchContext+0x8c>
 800bab2:	697b      	ldr	r3, [r7, #20]
 800bab4:	3b01      	subs	r3, #1
 800bab6:	617b      	str	r3, [r7, #20]
 800bab8:	491a      	ldr	r1, [pc, #104]	; (800bb24 <vTaskSwitchContext+0x100>)
 800baba:	697a      	ldr	r2, [r7, #20]
 800babc:	4613      	mov	r3, r2
 800babe:	009b      	lsls	r3, r3, #2
 800bac0:	4413      	add	r3, r2
 800bac2:	009b      	lsls	r3, r3, #2
 800bac4:	440b      	add	r3, r1
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d0e4      	beq.n	800ba96 <vTaskSwitchContext+0x72>
 800bacc:	697a      	ldr	r2, [r7, #20]
 800bace:	4613      	mov	r3, r2
 800bad0:	009b      	lsls	r3, r3, #2
 800bad2:	4413      	add	r3, r2
 800bad4:	009b      	lsls	r3, r3, #2
 800bad6:	4a13      	ldr	r2, [pc, #76]	; (800bb24 <vTaskSwitchContext+0x100>)
 800bad8:	4413      	add	r3, r2
 800bada:	60bb      	str	r3, [r7, #8]
 800badc:	68bb      	ldr	r3, [r7, #8]
 800bade:	685b      	ldr	r3, [r3, #4]
 800bae0:	685a      	ldr	r2, [r3, #4]
 800bae2:	68bb      	ldr	r3, [r7, #8]
 800bae4:	605a      	str	r2, [r3, #4]
 800bae6:	68bb      	ldr	r3, [r7, #8]
 800bae8:	685a      	ldr	r2, [r3, #4]
 800baea:	68bb      	ldr	r3, [r7, #8]
 800baec:	3308      	adds	r3, #8
 800baee:	429a      	cmp	r2, r3
 800baf0:	d104      	bne.n	800bafc <vTaskSwitchContext+0xd8>
 800baf2:	68bb      	ldr	r3, [r7, #8]
 800baf4:	685b      	ldr	r3, [r3, #4]
 800baf6:	685a      	ldr	r2, [r3, #4]
 800baf8:	68bb      	ldr	r3, [r7, #8]
 800bafa:	605a      	str	r2, [r3, #4]
 800bafc:	68bb      	ldr	r3, [r7, #8]
 800bafe:	685b      	ldr	r3, [r3, #4]
 800bb00:	68db      	ldr	r3, [r3, #12]
 800bb02:	4a06      	ldr	r2, [pc, #24]	; (800bb1c <vTaskSwitchContext+0xf8>)
 800bb04:	6013      	str	r3, [r2, #0]
 800bb06:	4a06      	ldr	r2, [pc, #24]	; (800bb20 <vTaskSwitchContext+0xfc>)
 800bb08:	697b      	ldr	r3, [r7, #20]
 800bb0a:	6013      	str	r3, [r2, #0]
}
 800bb0c:	bf00      	nop
 800bb0e:	3718      	adds	r7, #24
 800bb10:	46bd      	mov	sp, r7
 800bb12:	bd80      	pop	{r7, pc}
 800bb14:	200092e4 	.word	0x200092e4
 800bb18:	200092d0 	.word	0x200092d0
 800bb1c:	20008de8 	.word	0x20008de8
 800bb20:	200092c4 	.word	0x200092c4
 800bb24:	20008dec 	.word	0x20008dec

0800bb28 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bb28:	b580      	push	{r7, lr}
 800bb2a:	b084      	sub	sp, #16
 800bb2c:	af00      	add	r7, sp, #0
 800bb2e:	6078      	str	r0, [r7, #4]
 800bb30:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d10a      	bne.n	800bb4e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800bb38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb3c:	f383 8811 	msr	BASEPRI, r3
 800bb40:	f3bf 8f6f 	isb	sy
 800bb44:	f3bf 8f4f 	dsb	sy
 800bb48:	60fb      	str	r3, [r7, #12]
}
 800bb4a:	bf00      	nop
 800bb4c:	e7fe      	b.n	800bb4c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bb4e:	4b07      	ldr	r3, [pc, #28]	; (800bb6c <vTaskPlaceOnEventList+0x44>)
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	3318      	adds	r3, #24
 800bb54:	4619      	mov	r1, r3
 800bb56:	6878      	ldr	r0, [r7, #4]
 800bb58:	f7fe fe5b 	bl	800a812 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bb5c:	2101      	movs	r1, #1
 800bb5e:	6838      	ldr	r0, [r7, #0]
 800bb60:	f000 fb34 	bl	800c1cc <prvAddCurrentTaskToDelayedList>
}
 800bb64:	bf00      	nop
 800bb66:	3710      	adds	r7, #16
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	bd80      	pop	{r7, pc}
 800bb6c:	20008de8 	.word	0x20008de8

0800bb70 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 800bb70:	b580      	push	{r7, lr}
 800bb72:	b086      	sub	sp, #24
 800bb74:	af00      	add	r7, sp, #0
 800bb76:	60f8      	str	r0, [r7, #12]
 800bb78:	60b9      	str	r1, [r7, #8]
 800bb7a:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d10a      	bne.n	800bb98 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 800bb82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb86:	f383 8811 	msr	BASEPRI, r3
 800bb8a:	f3bf 8f6f 	isb	sy
 800bb8e:	f3bf 8f4f 	dsb	sy
 800bb92:	617b      	str	r3, [r7, #20]
}
 800bb94:	bf00      	nop
 800bb96:	e7fe      	b.n	800bb96 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 800bb98:	4b11      	ldr	r3, [pc, #68]	; (800bbe0 <vTaskPlaceOnUnorderedEventList+0x70>)
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d10a      	bne.n	800bbb6 <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 800bba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bba4:	f383 8811 	msr	BASEPRI, r3
 800bba8:	f3bf 8f6f 	isb	sy
 800bbac:	f3bf 8f4f 	dsb	sy
 800bbb0:	613b      	str	r3, [r7, #16]
}
 800bbb2:	bf00      	nop
 800bbb4:	e7fe      	b.n	800bbb4 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800bbb6:	4b0b      	ldr	r3, [pc, #44]	; (800bbe4 <vTaskPlaceOnUnorderedEventList+0x74>)
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	68ba      	ldr	r2, [r7, #8]
 800bbbc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800bbc0:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bbc2:	4b08      	ldr	r3, [pc, #32]	; (800bbe4 <vTaskPlaceOnUnorderedEventList+0x74>)
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	3318      	adds	r3, #24
 800bbc8:	4619      	mov	r1, r3
 800bbca:	68f8      	ldr	r0, [r7, #12]
 800bbcc:	f7fe fdfd 	bl	800a7ca <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bbd0:	2101      	movs	r1, #1
 800bbd2:	6878      	ldr	r0, [r7, #4]
 800bbd4:	f000 fafa 	bl	800c1cc <prvAddCurrentTaskToDelayedList>
}
 800bbd8:	bf00      	nop
 800bbda:	3718      	adds	r7, #24
 800bbdc:	46bd      	mov	sp, r7
 800bbde:	bd80      	pop	{r7, pc}
 800bbe0:	200092e4 	.word	0x200092e4
 800bbe4:	20008de8 	.word	0x20008de8

0800bbe8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	b086      	sub	sp, #24
 800bbec:	af00      	add	r7, sp, #0
 800bbee:	60f8      	str	r0, [r7, #12]
 800bbf0:	60b9      	str	r1, [r7, #8]
 800bbf2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d10a      	bne.n	800bc10 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800bbfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbfe:	f383 8811 	msr	BASEPRI, r3
 800bc02:	f3bf 8f6f 	isb	sy
 800bc06:	f3bf 8f4f 	dsb	sy
 800bc0a:	617b      	str	r3, [r7, #20]
}
 800bc0c:	bf00      	nop
 800bc0e:	e7fe      	b.n	800bc0e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bc10:	4b0a      	ldr	r3, [pc, #40]	; (800bc3c <vTaskPlaceOnEventListRestricted+0x54>)
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	3318      	adds	r3, #24
 800bc16:	4619      	mov	r1, r3
 800bc18:	68f8      	ldr	r0, [r7, #12]
 800bc1a:	f7fe fdd6 	bl	800a7ca <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d002      	beq.n	800bc2a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800bc24:	f04f 33ff 	mov.w	r3, #4294967295
 800bc28:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bc2a:	6879      	ldr	r1, [r7, #4]
 800bc2c:	68b8      	ldr	r0, [r7, #8]
 800bc2e:	f000 facd 	bl	800c1cc <prvAddCurrentTaskToDelayedList>
	}
 800bc32:	bf00      	nop
 800bc34:	3718      	adds	r7, #24
 800bc36:	46bd      	mov	sp, r7
 800bc38:	bd80      	pop	{r7, pc}
 800bc3a:	bf00      	nop
 800bc3c:	20008de8 	.word	0x20008de8

0800bc40 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b086      	sub	sp, #24
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	68db      	ldr	r3, [r3, #12]
 800bc4c:	68db      	ldr	r3, [r3, #12]
 800bc4e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bc50:	693b      	ldr	r3, [r7, #16]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d10a      	bne.n	800bc6c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800bc56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc5a:	f383 8811 	msr	BASEPRI, r3
 800bc5e:	f3bf 8f6f 	isb	sy
 800bc62:	f3bf 8f4f 	dsb	sy
 800bc66:	60fb      	str	r3, [r7, #12]
}
 800bc68:	bf00      	nop
 800bc6a:	e7fe      	b.n	800bc6a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bc6c:	693b      	ldr	r3, [r7, #16]
 800bc6e:	3318      	adds	r3, #24
 800bc70:	4618      	mov	r0, r3
 800bc72:	f7fe fe07 	bl	800a884 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bc76:	4b1e      	ldr	r3, [pc, #120]	; (800bcf0 <xTaskRemoveFromEventList+0xb0>)
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d11d      	bne.n	800bcba <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bc7e:	693b      	ldr	r3, [r7, #16]
 800bc80:	3304      	adds	r3, #4
 800bc82:	4618      	mov	r0, r3
 800bc84:	f7fe fdfe 	bl	800a884 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bc88:	693b      	ldr	r3, [r7, #16]
 800bc8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc8c:	4b19      	ldr	r3, [pc, #100]	; (800bcf4 <xTaskRemoveFromEventList+0xb4>)
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	429a      	cmp	r2, r3
 800bc92:	d903      	bls.n	800bc9c <xTaskRemoveFromEventList+0x5c>
 800bc94:	693b      	ldr	r3, [r7, #16]
 800bc96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc98:	4a16      	ldr	r2, [pc, #88]	; (800bcf4 <xTaskRemoveFromEventList+0xb4>)
 800bc9a:	6013      	str	r3, [r2, #0]
 800bc9c:	693b      	ldr	r3, [r7, #16]
 800bc9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bca0:	4613      	mov	r3, r2
 800bca2:	009b      	lsls	r3, r3, #2
 800bca4:	4413      	add	r3, r2
 800bca6:	009b      	lsls	r3, r3, #2
 800bca8:	4a13      	ldr	r2, [pc, #76]	; (800bcf8 <xTaskRemoveFromEventList+0xb8>)
 800bcaa:	441a      	add	r2, r3
 800bcac:	693b      	ldr	r3, [r7, #16]
 800bcae:	3304      	adds	r3, #4
 800bcb0:	4619      	mov	r1, r3
 800bcb2:	4610      	mov	r0, r2
 800bcb4:	f7fe fd89 	bl	800a7ca <vListInsertEnd>
 800bcb8:	e005      	b.n	800bcc6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bcba:	693b      	ldr	r3, [r7, #16]
 800bcbc:	3318      	adds	r3, #24
 800bcbe:	4619      	mov	r1, r3
 800bcc0:	480e      	ldr	r0, [pc, #56]	; (800bcfc <xTaskRemoveFromEventList+0xbc>)
 800bcc2:	f7fe fd82 	bl	800a7ca <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bcc6:	693b      	ldr	r3, [r7, #16]
 800bcc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bcca:	4b0d      	ldr	r3, [pc, #52]	; (800bd00 <xTaskRemoveFromEventList+0xc0>)
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bcd0:	429a      	cmp	r2, r3
 800bcd2:	d905      	bls.n	800bce0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bcd4:	2301      	movs	r3, #1
 800bcd6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bcd8:	4b0a      	ldr	r3, [pc, #40]	; (800bd04 <xTaskRemoveFromEventList+0xc4>)
 800bcda:	2201      	movs	r2, #1
 800bcdc:	601a      	str	r2, [r3, #0]
 800bcde:	e001      	b.n	800bce4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800bce0:	2300      	movs	r3, #0
 800bce2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800bce4:	697b      	ldr	r3, [r7, #20]
}
 800bce6:	4618      	mov	r0, r3
 800bce8:	3718      	adds	r7, #24
 800bcea:	46bd      	mov	sp, r7
 800bcec:	bd80      	pop	{r7, pc}
 800bcee:	bf00      	nop
 800bcf0:	200092e4 	.word	0x200092e4
 800bcf4:	200092c4 	.word	0x200092c4
 800bcf8:	20008dec 	.word	0x20008dec
 800bcfc:	2000927c 	.word	0x2000927c
 800bd00:	20008de8 	.word	0x20008de8
 800bd04:	200092d0 	.word	0x200092d0

0800bd08 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800bd08:	b580      	push	{r7, lr}
 800bd0a:	b086      	sub	sp, #24
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	6078      	str	r0, [r7, #4]
 800bd10:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800bd12:	4b29      	ldr	r3, [pc, #164]	; (800bdb8 <vTaskRemoveFromUnorderedEventList+0xb0>)
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d10a      	bne.n	800bd30 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 800bd1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd1e:	f383 8811 	msr	BASEPRI, r3
 800bd22:	f3bf 8f6f 	isb	sy
 800bd26:	f3bf 8f4f 	dsb	sy
 800bd2a:	613b      	str	r3, [r7, #16]
}
 800bd2c:	bf00      	nop
 800bd2e:	e7fe      	b.n	800bd2e <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800bd30:	683b      	ldr	r3, [r7, #0]
 800bd32:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	68db      	ldr	r3, [r3, #12]
 800bd3e:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 800bd40:	697b      	ldr	r3, [r7, #20]
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d10a      	bne.n	800bd5c <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 800bd46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd4a:	f383 8811 	msr	BASEPRI, r3
 800bd4e:	f3bf 8f6f 	isb	sy
 800bd52:	f3bf 8f4f 	dsb	sy
 800bd56:	60fb      	str	r3, [r7, #12]
}
 800bd58:	bf00      	nop
 800bd5a:	e7fe      	b.n	800bd5a <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 800bd5c:	6878      	ldr	r0, [r7, #4]
 800bd5e:	f7fe fd91 	bl	800a884 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bd62:	697b      	ldr	r3, [r7, #20]
 800bd64:	3304      	adds	r3, #4
 800bd66:	4618      	mov	r0, r3
 800bd68:	f7fe fd8c 	bl	800a884 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800bd6c:	697b      	ldr	r3, [r7, #20]
 800bd6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd70:	4b12      	ldr	r3, [pc, #72]	; (800bdbc <vTaskRemoveFromUnorderedEventList+0xb4>)
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	429a      	cmp	r2, r3
 800bd76:	d903      	bls.n	800bd80 <vTaskRemoveFromUnorderedEventList+0x78>
 800bd78:	697b      	ldr	r3, [r7, #20]
 800bd7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd7c:	4a0f      	ldr	r2, [pc, #60]	; (800bdbc <vTaskRemoveFromUnorderedEventList+0xb4>)
 800bd7e:	6013      	str	r3, [r2, #0]
 800bd80:	697b      	ldr	r3, [r7, #20]
 800bd82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd84:	4613      	mov	r3, r2
 800bd86:	009b      	lsls	r3, r3, #2
 800bd88:	4413      	add	r3, r2
 800bd8a:	009b      	lsls	r3, r3, #2
 800bd8c:	4a0c      	ldr	r2, [pc, #48]	; (800bdc0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800bd8e:	441a      	add	r2, r3
 800bd90:	697b      	ldr	r3, [r7, #20]
 800bd92:	3304      	adds	r3, #4
 800bd94:	4619      	mov	r1, r3
 800bd96:	4610      	mov	r0, r2
 800bd98:	f7fe fd17 	bl	800a7ca <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bd9c:	697b      	ldr	r3, [r7, #20]
 800bd9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bda0:	4b08      	ldr	r3, [pc, #32]	; (800bdc4 <vTaskRemoveFromUnorderedEventList+0xbc>)
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bda6:	429a      	cmp	r2, r3
 800bda8:	d902      	bls.n	800bdb0 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800bdaa:	4b07      	ldr	r3, [pc, #28]	; (800bdc8 <vTaskRemoveFromUnorderedEventList+0xc0>)
 800bdac:	2201      	movs	r2, #1
 800bdae:	601a      	str	r2, [r3, #0]
	}
}
 800bdb0:	bf00      	nop
 800bdb2:	3718      	adds	r7, #24
 800bdb4:	46bd      	mov	sp, r7
 800bdb6:	bd80      	pop	{r7, pc}
 800bdb8:	200092e4 	.word	0x200092e4
 800bdbc:	200092c4 	.word	0x200092c4
 800bdc0:	20008dec 	.word	0x20008dec
 800bdc4:	20008de8 	.word	0x20008de8
 800bdc8:	200092d0 	.word	0x200092d0

0800bdcc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bdcc:	b480      	push	{r7}
 800bdce:	b083      	sub	sp, #12
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bdd4:	4b06      	ldr	r3, [pc, #24]	; (800bdf0 <vTaskInternalSetTimeOutState+0x24>)
 800bdd6:	681a      	ldr	r2, [r3, #0]
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bddc:	4b05      	ldr	r3, [pc, #20]	; (800bdf4 <vTaskInternalSetTimeOutState+0x28>)
 800bdde:	681a      	ldr	r2, [r3, #0]
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	605a      	str	r2, [r3, #4]
}
 800bde4:	bf00      	nop
 800bde6:	370c      	adds	r7, #12
 800bde8:	46bd      	mov	sp, r7
 800bdea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdee:	4770      	bx	lr
 800bdf0:	200092d4 	.word	0x200092d4
 800bdf4:	200092c0 	.word	0x200092c0

0800bdf8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bdf8:	b580      	push	{r7, lr}
 800bdfa:	b088      	sub	sp, #32
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	6078      	str	r0, [r7, #4]
 800be00:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d10a      	bne.n	800be1e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800be08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be0c:	f383 8811 	msr	BASEPRI, r3
 800be10:	f3bf 8f6f 	isb	sy
 800be14:	f3bf 8f4f 	dsb	sy
 800be18:	613b      	str	r3, [r7, #16]
}
 800be1a:	bf00      	nop
 800be1c:	e7fe      	b.n	800be1c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800be1e:	683b      	ldr	r3, [r7, #0]
 800be20:	2b00      	cmp	r3, #0
 800be22:	d10a      	bne.n	800be3a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800be24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be28:	f383 8811 	msr	BASEPRI, r3
 800be2c:	f3bf 8f6f 	isb	sy
 800be30:	f3bf 8f4f 	dsb	sy
 800be34:	60fb      	str	r3, [r7, #12]
}
 800be36:	bf00      	nop
 800be38:	e7fe      	b.n	800be38 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800be3a:	f000 febb 	bl	800cbb4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800be3e:	4b1d      	ldr	r3, [pc, #116]	; (800beb4 <xTaskCheckForTimeOut+0xbc>)
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	685b      	ldr	r3, [r3, #4]
 800be48:	69ba      	ldr	r2, [r7, #24]
 800be4a:	1ad3      	subs	r3, r2, r3
 800be4c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800be4e:	683b      	ldr	r3, [r7, #0]
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be56:	d102      	bne.n	800be5e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800be58:	2300      	movs	r3, #0
 800be5a:	61fb      	str	r3, [r7, #28]
 800be5c:	e023      	b.n	800bea6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	681a      	ldr	r2, [r3, #0]
 800be62:	4b15      	ldr	r3, [pc, #84]	; (800beb8 <xTaskCheckForTimeOut+0xc0>)
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	429a      	cmp	r2, r3
 800be68:	d007      	beq.n	800be7a <xTaskCheckForTimeOut+0x82>
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	685b      	ldr	r3, [r3, #4]
 800be6e:	69ba      	ldr	r2, [r7, #24]
 800be70:	429a      	cmp	r2, r3
 800be72:	d302      	bcc.n	800be7a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800be74:	2301      	movs	r3, #1
 800be76:	61fb      	str	r3, [r7, #28]
 800be78:	e015      	b.n	800bea6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800be7a:	683b      	ldr	r3, [r7, #0]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	697a      	ldr	r2, [r7, #20]
 800be80:	429a      	cmp	r2, r3
 800be82:	d20b      	bcs.n	800be9c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800be84:	683b      	ldr	r3, [r7, #0]
 800be86:	681a      	ldr	r2, [r3, #0]
 800be88:	697b      	ldr	r3, [r7, #20]
 800be8a:	1ad2      	subs	r2, r2, r3
 800be8c:	683b      	ldr	r3, [r7, #0]
 800be8e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800be90:	6878      	ldr	r0, [r7, #4]
 800be92:	f7ff ff9b 	bl	800bdcc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800be96:	2300      	movs	r3, #0
 800be98:	61fb      	str	r3, [r7, #28]
 800be9a:	e004      	b.n	800bea6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800be9c:	683b      	ldr	r3, [r7, #0]
 800be9e:	2200      	movs	r2, #0
 800bea0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bea2:	2301      	movs	r3, #1
 800bea4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bea6:	f000 feb5 	bl	800cc14 <vPortExitCritical>

	return xReturn;
 800beaa:	69fb      	ldr	r3, [r7, #28]
}
 800beac:	4618      	mov	r0, r3
 800beae:	3720      	adds	r7, #32
 800beb0:	46bd      	mov	sp, r7
 800beb2:	bd80      	pop	{r7, pc}
 800beb4:	200092c0 	.word	0x200092c0
 800beb8:	200092d4 	.word	0x200092d4

0800bebc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bebc:	b480      	push	{r7}
 800bebe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bec0:	4b03      	ldr	r3, [pc, #12]	; (800bed0 <vTaskMissedYield+0x14>)
 800bec2:	2201      	movs	r2, #1
 800bec4:	601a      	str	r2, [r3, #0]
}
 800bec6:	bf00      	nop
 800bec8:	46bd      	mov	sp, r7
 800beca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bece:	4770      	bx	lr
 800bed0:	200092d0 	.word	0x200092d0

0800bed4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bed4:	b580      	push	{r7, lr}
 800bed6:	b082      	sub	sp, #8
 800bed8:	af00      	add	r7, sp, #0
 800beda:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bedc:	f000 f854 	bl	800bf88 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bee0:	4b07      	ldr	r3, [pc, #28]	; (800bf00 <prvIdleTask+0x2c>)
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	2b01      	cmp	r3, #1
 800bee6:	d907      	bls.n	800bef8 <prvIdleTask+0x24>
			{
				taskYIELD();
 800bee8:	4b06      	ldr	r3, [pc, #24]	; (800bf04 <prvIdleTask+0x30>)
 800beea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800beee:	601a      	str	r2, [r3, #0]
 800bef0:	f3bf 8f4f 	dsb	sy
 800bef4:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800bef8:	f7f4 fb86 	bl	8000608 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800befc:	e7ee      	b.n	800bedc <prvIdleTask+0x8>
 800befe:	bf00      	nop
 800bf00:	20008dec 	.word	0x20008dec
 800bf04:	e000ed04 	.word	0xe000ed04

0800bf08 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bf08:	b580      	push	{r7, lr}
 800bf0a:	b082      	sub	sp, #8
 800bf0c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bf0e:	2300      	movs	r3, #0
 800bf10:	607b      	str	r3, [r7, #4]
 800bf12:	e00c      	b.n	800bf2e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bf14:	687a      	ldr	r2, [r7, #4]
 800bf16:	4613      	mov	r3, r2
 800bf18:	009b      	lsls	r3, r3, #2
 800bf1a:	4413      	add	r3, r2
 800bf1c:	009b      	lsls	r3, r3, #2
 800bf1e:	4a12      	ldr	r2, [pc, #72]	; (800bf68 <prvInitialiseTaskLists+0x60>)
 800bf20:	4413      	add	r3, r2
 800bf22:	4618      	mov	r0, r3
 800bf24:	f7fe fc24 	bl	800a770 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	3301      	adds	r3, #1
 800bf2c:	607b      	str	r3, [r7, #4]
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	2b37      	cmp	r3, #55	; 0x37
 800bf32:	d9ef      	bls.n	800bf14 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bf34:	480d      	ldr	r0, [pc, #52]	; (800bf6c <prvInitialiseTaskLists+0x64>)
 800bf36:	f7fe fc1b 	bl	800a770 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bf3a:	480d      	ldr	r0, [pc, #52]	; (800bf70 <prvInitialiseTaskLists+0x68>)
 800bf3c:	f7fe fc18 	bl	800a770 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bf40:	480c      	ldr	r0, [pc, #48]	; (800bf74 <prvInitialiseTaskLists+0x6c>)
 800bf42:	f7fe fc15 	bl	800a770 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bf46:	480c      	ldr	r0, [pc, #48]	; (800bf78 <prvInitialiseTaskLists+0x70>)
 800bf48:	f7fe fc12 	bl	800a770 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bf4c:	480b      	ldr	r0, [pc, #44]	; (800bf7c <prvInitialiseTaskLists+0x74>)
 800bf4e:	f7fe fc0f 	bl	800a770 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bf52:	4b0b      	ldr	r3, [pc, #44]	; (800bf80 <prvInitialiseTaskLists+0x78>)
 800bf54:	4a05      	ldr	r2, [pc, #20]	; (800bf6c <prvInitialiseTaskLists+0x64>)
 800bf56:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bf58:	4b0a      	ldr	r3, [pc, #40]	; (800bf84 <prvInitialiseTaskLists+0x7c>)
 800bf5a:	4a05      	ldr	r2, [pc, #20]	; (800bf70 <prvInitialiseTaskLists+0x68>)
 800bf5c:	601a      	str	r2, [r3, #0]
}
 800bf5e:	bf00      	nop
 800bf60:	3708      	adds	r7, #8
 800bf62:	46bd      	mov	sp, r7
 800bf64:	bd80      	pop	{r7, pc}
 800bf66:	bf00      	nop
 800bf68:	20008dec 	.word	0x20008dec
 800bf6c:	2000924c 	.word	0x2000924c
 800bf70:	20009260 	.word	0x20009260
 800bf74:	2000927c 	.word	0x2000927c
 800bf78:	20009290 	.word	0x20009290
 800bf7c:	200092a8 	.word	0x200092a8
 800bf80:	20009274 	.word	0x20009274
 800bf84:	20009278 	.word	0x20009278

0800bf88 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bf88:	b580      	push	{r7, lr}
 800bf8a:	b082      	sub	sp, #8
 800bf8c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bf8e:	e019      	b.n	800bfc4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bf90:	f000 fe10 	bl	800cbb4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf94:	4b10      	ldr	r3, [pc, #64]	; (800bfd8 <prvCheckTasksWaitingTermination+0x50>)
 800bf96:	68db      	ldr	r3, [r3, #12]
 800bf98:	68db      	ldr	r3, [r3, #12]
 800bf9a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	3304      	adds	r3, #4
 800bfa0:	4618      	mov	r0, r3
 800bfa2:	f7fe fc6f 	bl	800a884 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bfa6:	4b0d      	ldr	r3, [pc, #52]	; (800bfdc <prvCheckTasksWaitingTermination+0x54>)
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	3b01      	subs	r3, #1
 800bfac:	4a0b      	ldr	r2, [pc, #44]	; (800bfdc <prvCheckTasksWaitingTermination+0x54>)
 800bfae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bfb0:	4b0b      	ldr	r3, [pc, #44]	; (800bfe0 <prvCheckTasksWaitingTermination+0x58>)
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	3b01      	subs	r3, #1
 800bfb6:	4a0a      	ldr	r2, [pc, #40]	; (800bfe0 <prvCheckTasksWaitingTermination+0x58>)
 800bfb8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bfba:	f000 fe2b 	bl	800cc14 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bfbe:	6878      	ldr	r0, [r7, #4]
 800bfc0:	f000 f810 	bl	800bfe4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bfc4:	4b06      	ldr	r3, [pc, #24]	; (800bfe0 <prvCheckTasksWaitingTermination+0x58>)
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d1e1      	bne.n	800bf90 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bfcc:	bf00      	nop
 800bfce:	bf00      	nop
 800bfd0:	3708      	adds	r7, #8
 800bfd2:	46bd      	mov	sp, r7
 800bfd4:	bd80      	pop	{r7, pc}
 800bfd6:	bf00      	nop
 800bfd8:	20009290 	.word	0x20009290
 800bfdc:	200092bc 	.word	0x200092bc
 800bfe0:	200092a4 	.word	0x200092a4

0800bfe4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bfe4:	b580      	push	{r7, lr}
 800bfe6:	b084      	sub	sp, #16
 800bfe8:	af00      	add	r7, sp, #0
 800bfea:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d108      	bne.n	800c008 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bffa:	4618      	mov	r0, r3
 800bffc:	f000 ffa4 	bl	800cf48 <vPortFree>
				vPortFree( pxTCB );
 800c000:	6878      	ldr	r0, [r7, #4]
 800c002:	f000 ffa1 	bl	800cf48 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c006:	e018      	b.n	800c03a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c00e:	2b01      	cmp	r3, #1
 800c010:	d103      	bne.n	800c01a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c012:	6878      	ldr	r0, [r7, #4]
 800c014:	f000 ff98 	bl	800cf48 <vPortFree>
	}
 800c018:	e00f      	b.n	800c03a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c020:	2b02      	cmp	r3, #2
 800c022:	d00a      	beq.n	800c03a <prvDeleteTCB+0x56>
	__asm volatile
 800c024:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c028:	f383 8811 	msr	BASEPRI, r3
 800c02c:	f3bf 8f6f 	isb	sy
 800c030:	f3bf 8f4f 	dsb	sy
 800c034:	60fb      	str	r3, [r7, #12]
}
 800c036:	bf00      	nop
 800c038:	e7fe      	b.n	800c038 <prvDeleteTCB+0x54>
	}
 800c03a:	bf00      	nop
 800c03c:	3710      	adds	r7, #16
 800c03e:	46bd      	mov	sp, r7
 800c040:	bd80      	pop	{r7, pc}
	...

0800c044 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c044:	b480      	push	{r7}
 800c046:	b083      	sub	sp, #12
 800c048:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c04a:	4b0c      	ldr	r3, [pc, #48]	; (800c07c <prvResetNextTaskUnblockTime+0x38>)
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	2b00      	cmp	r3, #0
 800c052:	d104      	bne.n	800c05e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c054:	4b0a      	ldr	r3, [pc, #40]	; (800c080 <prvResetNextTaskUnblockTime+0x3c>)
 800c056:	f04f 32ff 	mov.w	r2, #4294967295
 800c05a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c05c:	e008      	b.n	800c070 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c05e:	4b07      	ldr	r3, [pc, #28]	; (800c07c <prvResetNextTaskUnblockTime+0x38>)
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	68db      	ldr	r3, [r3, #12]
 800c064:	68db      	ldr	r3, [r3, #12]
 800c066:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	685b      	ldr	r3, [r3, #4]
 800c06c:	4a04      	ldr	r2, [pc, #16]	; (800c080 <prvResetNextTaskUnblockTime+0x3c>)
 800c06e:	6013      	str	r3, [r2, #0]
}
 800c070:	bf00      	nop
 800c072:	370c      	adds	r7, #12
 800c074:	46bd      	mov	sp, r7
 800c076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c07a:	4770      	bx	lr
 800c07c:	20009274 	.word	0x20009274
 800c080:	200092dc 	.word	0x200092dc

0800c084 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c084:	b480      	push	{r7}
 800c086:	b083      	sub	sp, #12
 800c088:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c08a:	4b0b      	ldr	r3, [pc, #44]	; (800c0b8 <xTaskGetSchedulerState+0x34>)
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d102      	bne.n	800c098 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c092:	2301      	movs	r3, #1
 800c094:	607b      	str	r3, [r7, #4]
 800c096:	e008      	b.n	800c0aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c098:	4b08      	ldr	r3, [pc, #32]	; (800c0bc <xTaskGetSchedulerState+0x38>)
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d102      	bne.n	800c0a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c0a0:	2302      	movs	r3, #2
 800c0a2:	607b      	str	r3, [r7, #4]
 800c0a4:	e001      	b.n	800c0aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c0a6:	2300      	movs	r3, #0
 800c0a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c0aa:	687b      	ldr	r3, [r7, #4]
	}
 800c0ac:	4618      	mov	r0, r3
 800c0ae:	370c      	adds	r7, #12
 800c0b0:	46bd      	mov	sp, r7
 800c0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b6:	4770      	bx	lr
 800c0b8:	200092c8 	.word	0x200092c8
 800c0bc:	200092e4 	.word	0x200092e4

0800c0c0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c0c0:	b580      	push	{r7, lr}
 800c0c2:	b086      	sub	sp, #24
 800c0c4:	af00      	add	r7, sp, #0
 800c0c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d056      	beq.n	800c184 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c0d6:	4b2e      	ldr	r3, [pc, #184]	; (800c190 <xTaskPriorityDisinherit+0xd0>)
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	693a      	ldr	r2, [r7, #16]
 800c0dc:	429a      	cmp	r2, r3
 800c0de:	d00a      	beq.n	800c0f6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c0e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0e4:	f383 8811 	msr	BASEPRI, r3
 800c0e8:	f3bf 8f6f 	isb	sy
 800c0ec:	f3bf 8f4f 	dsb	sy
 800c0f0:	60fb      	str	r3, [r7, #12]
}
 800c0f2:	bf00      	nop
 800c0f4:	e7fe      	b.n	800c0f4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c0f6:	693b      	ldr	r3, [r7, #16]
 800c0f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d10a      	bne.n	800c114 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c0fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c102:	f383 8811 	msr	BASEPRI, r3
 800c106:	f3bf 8f6f 	isb	sy
 800c10a:	f3bf 8f4f 	dsb	sy
 800c10e:	60bb      	str	r3, [r7, #8]
}
 800c110:	bf00      	nop
 800c112:	e7fe      	b.n	800c112 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c114:	693b      	ldr	r3, [r7, #16]
 800c116:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c118:	1e5a      	subs	r2, r3, #1
 800c11a:	693b      	ldr	r3, [r7, #16]
 800c11c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c11e:	693b      	ldr	r3, [r7, #16]
 800c120:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c122:	693b      	ldr	r3, [r7, #16]
 800c124:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c126:	429a      	cmp	r2, r3
 800c128:	d02c      	beq.n	800c184 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c12a:	693b      	ldr	r3, [r7, #16]
 800c12c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d128      	bne.n	800c184 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c132:	693b      	ldr	r3, [r7, #16]
 800c134:	3304      	adds	r3, #4
 800c136:	4618      	mov	r0, r3
 800c138:	f7fe fba4 	bl	800a884 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c13c:	693b      	ldr	r3, [r7, #16]
 800c13e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c140:	693b      	ldr	r3, [r7, #16]
 800c142:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c144:	693b      	ldr	r3, [r7, #16]
 800c146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c148:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c14c:	693b      	ldr	r3, [r7, #16]
 800c14e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c150:	693b      	ldr	r3, [r7, #16]
 800c152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c154:	4b0f      	ldr	r3, [pc, #60]	; (800c194 <xTaskPriorityDisinherit+0xd4>)
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	429a      	cmp	r2, r3
 800c15a:	d903      	bls.n	800c164 <xTaskPriorityDisinherit+0xa4>
 800c15c:	693b      	ldr	r3, [r7, #16]
 800c15e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c160:	4a0c      	ldr	r2, [pc, #48]	; (800c194 <xTaskPriorityDisinherit+0xd4>)
 800c162:	6013      	str	r3, [r2, #0]
 800c164:	693b      	ldr	r3, [r7, #16]
 800c166:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c168:	4613      	mov	r3, r2
 800c16a:	009b      	lsls	r3, r3, #2
 800c16c:	4413      	add	r3, r2
 800c16e:	009b      	lsls	r3, r3, #2
 800c170:	4a09      	ldr	r2, [pc, #36]	; (800c198 <xTaskPriorityDisinherit+0xd8>)
 800c172:	441a      	add	r2, r3
 800c174:	693b      	ldr	r3, [r7, #16]
 800c176:	3304      	adds	r3, #4
 800c178:	4619      	mov	r1, r3
 800c17a:	4610      	mov	r0, r2
 800c17c:	f7fe fb25 	bl	800a7ca <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c180:	2301      	movs	r3, #1
 800c182:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c184:	697b      	ldr	r3, [r7, #20]
	}
 800c186:	4618      	mov	r0, r3
 800c188:	3718      	adds	r7, #24
 800c18a:	46bd      	mov	sp, r7
 800c18c:	bd80      	pop	{r7, pc}
 800c18e:	bf00      	nop
 800c190:	20008de8 	.word	0x20008de8
 800c194:	200092c4 	.word	0x200092c4
 800c198:	20008dec 	.word	0x20008dec

0800c19c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800c19c:	b480      	push	{r7}
 800c19e:	b083      	sub	sp, #12
 800c1a0:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800c1a2:	4b09      	ldr	r3, [pc, #36]	; (800c1c8 <uxTaskResetEventItemValue+0x2c>)
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	699b      	ldr	r3, [r3, #24]
 800c1a8:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c1aa:	4b07      	ldr	r3, [pc, #28]	; (800c1c8 <uxTaskResetEventItemValue+0x2c>)
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1b0:	4b05      	ldr	r3, [pc, #20]	; (800c1c8 <uxTaskResetEventItemValue+0x2c>)
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 800c1b8:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800c1ba:	687b      	ldr	r3, [r7, #4]
}
 800c1bc:	4618      	mov	r0, r3
 800c1be:	370c      	adds	r7, #12
 800c1c0:	46bd      	mov	sp, r7
 800c1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c6:	4770      	bx	lr
 800c1c8:	20008de8 	.word	0x20008de8

0800c1cc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b084      	sub	sp, #16
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	6078      	str	r0, [r7, #4]
 800c1d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c1d6:	4b21      	ldr	r3, [pc, #132]	; (800c25c <prvAddCurrentTaskToDelayedList+0x90>)
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c1dc:	4b20      	ldr	r3, [pc, #128]	; (800c260 <prvAddCurrentTaskToDelayedList+0x94>)
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	3304      	adds	r3, #4
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	f7fe fb4e 	bl	800a884 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1ee:	d10a      	bne.n	800c206 <prvAddCurrentTaskToDelayedList+0x3a>
 800c1f0:	683b      	ldr	r3, [r7, #0]
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d007      	beq.n	800c206 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c1f6:	4b1a      	ldr	r3, [pc, #104]	; (800c260 <prvAddCurrentTaskToDelayedList+0x94>)
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	3304      	adds	r3, #4
 800c1fc:	4619      	mov	r1, r3
 800c1fe:	4819      	ldr	r0, [pc, #100]	; (800c264 <prvAddCurrentTaskToDelayedList+0x98>)
 800c200:	f7fe fae3 	bl	800a7ca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c204:	e026      	b.n	800c254 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c206:	68fa      	ldr	r2, [r7, #12]
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	4413      	add	r3, r2
 800c20c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c20e:	4b14      	ldr	r3, [pc, #80]	; (800c260 <prvAddCurrentTaskToDelayedList+0x94>)
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	68ba      	ldr	r2, [r7, #8]
 800c214:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c216:	68ba      	ldr	r2, [r7, #8]
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	429a      	cmp	r2, r3
 800c21c:	d209      	bcs.n	800c232 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c21e:	4b12      	ldr	r3, [pc, #72]	; (800c268 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c220:	681a      	ldr	r2, [r3, #0]
 800c222:	4b0f      	ldr	r3, [pc, #60]	; (800c260 <prvAddCurrentTaskToDelayedList+0x94>)
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	3304      	adds	r3, #4
 800c228:	4619      	mov	r1, r3
 800c22a:	4610      	mov	r0, r2
 800c22c:	f7fe faf1 	bl	800a812 <vListInsert>
}
 800c230:	e010      	b.n	800c254 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c232:	4b0e      	ldr	r3, [pc, #56]	; (800c26c <prvAddCurrentTaskToDelayedList+0xa0>)
 800c234:	681a      	ldr	r2, [r3, #0]
 800c236:	4b0a      	ldr	r3, [pc, #40]	; (800c260 <prvAddCurrentTaskToDelayedList+0x94>)
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	3304      	adds	r3, #4
 800c23c:	4619      	mov	r1, r3
 800c23e:	4610      	mov	r0, r2
 800c240:	f7fe fae7 	bl	800a812 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c244:	4b0a      	ldr	r3, [pc, #40]	; (800c270 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	68ba      	ldr	r2, [r7, #8]
 800c24a:	429a      	cmp	r2, r3
 800c24c:	d202      	bcs.n	800c254 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c24e:	4a08      	ldr	r2, [pc, #32]	; (800c270 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c250:	68bb      	ldr	r3, [r7, #8]
 800c252:	6013      	str	r3, [r2, #0]
}
 800c254:	bf00      	nop
 800c256:	3710      	adds	r7, #16
 800c258:	46bd      	mov	sp, r7
 800c25a:	bd80      	pop	{r7, pc}
 800c25c:	200092c0 	.word	0x200092c0
 800c260:	20008de8 	.word	0x20008de8
 800c264:	200092a8 	.word	0x200092a8
 800c268:	20009278 	.word	0x20009278
 800c26c:	20009274 	.word	0x20009274
 800c270:	200092dc 	.word	0x200092dc

0800c274 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c274:	b580      	push	{r7, lr}
 800c276:	b08a      	sub	sp, #40	; 0x28
 800c278:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c27a:	2300      	movs	r3, #0
 800c27c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c27e:	f000 fb09 	bl	800c894 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c282:	4b1c      	ldr	r3, [pc, #112]	; (800c2f4 <xTimerCreateTimerTask+0x80>)
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	2b00      	cmp	r3, #0
 800c288:	d021      	beq.n	800c2ce <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c28a:	2300      	movs	r3, #0
 800c28c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c28e:	2300      	movs	r3, #0
 800c290:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c292:	1d3a      	adds	r2, r7, #4
 800c294:	f107 0108 	add.w	r1, r7, #8
 800c298:	f107 030c 	add.w	r3, r7, #12
 800c29c:	4618      	mov	r0, r3
 800c29e:	f7fe f803 	bl	800a2a8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c2a2:	6879      	ldr	r1, [r7, #4]
 800c2a4:	68bb      	ldr	r3, [r7, #8]
 800c2a6:	68fa      	ldr	r2, [r7, #12]
 800c2a8:	9202      	str	r2, [sp, #8]
 800c2aa:	9301      	str	r3, [sp, #4]
 800c2ac:	2302      	movs	r3, #2
 800c2ae:	9300      	str	r3, [sp, #0]
 800c2b0:	2300      	movs	r3, #0
 800c2b2:	460a      	mov	r2, r1
 800c2b4:	4910      	ldr	r1, [pc, #64]	; (800c2f8 <xTimerCreateTimerTask+0x84>)
 800c2b6:	4811      	ldr	r0, [pc, #68]	; (800c2fc <xTimerCreateTimerTask+0x88>)
 800c2b8:	f7fe fffa 	bl	800b2b0 <xTaskCreateStatic>
 800c2bc:	4603      	mov	r3, r0
 800c2be:	4a10      	ldr	r2, [pc, #64]	; (800c300 <xTimerCreateTimerTask+0x8c>)
 800c2c0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c2c2:	4b0f      	ldr	r3, [pc, #60]	; (800c300 <xTimerCreateTimerTask+0x8c>)
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d001      	beq.n	800c2ce <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c2ca:	2301      	movs	r3, #1
 800c2cc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c2ce:	697b      	ldr	r3, [r7, #20]
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d10a      	bne.n	800c2ea <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c2d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2d8:	f383 8811 	msr	BASEPRI, r3
 800c2dc:	f3bf 8f6f 	isb	sy
 800c2e0:	f3bf 8f4f 	dsb	sy
 800c2e4:	613b      	str	r3, [r7, #16]
}
 800c2e6:	bf00      	nop
 800c2e8:	e7fe      	b.n	800c2e8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c2ea:	697b      	ldr	r3, [r7, #20]
}
 800c2ec:	4618      	mov	r0, r3
 800c2ee:	3718      	adds	r7, #24
 800c2f0:	46bd      	mov	sp, r7
 800c2f2:	bd80      	pop	{r7, pc}
 800c2f4:	20009318 	.word	0x20009318
 800c2f8:	0800d330 	.word	0x0800d330
 800c2fc:	0800c439 	.word	0x0800c439
 800c300:	2000931c 	.word	0x2000931c

0800c304 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c304:	b580      	push	{r7, lr}
 800c306:	b08a      	sub	sp, #40	; 0x28
 800c308:	af00      	add	r7, sp, #0
 800c30a:	60f8      	str	r0, [r7, #12]
 800c30c:	60b9      	str	r1, [r7, #8]
 800c30e:	607a      	str	r2, [r7, #4]
 800c310:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c312:	2300      	movs	r3, #0
 800c314:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d10a      	bne.n	800c332 <xTimerGenericCommand+0x2e>
	__asm volatile
 800c31c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c320:	f383 8811 	msr	BASEPRI, r3
 800c324:	f3bf 8f6f 	isb	sy
 800c328:	f3bf 8f4f 	dsb	sy
 800c32c:	623b      	str	r3, [r7, #32]
}
 800c32e:	bf00      	nop
 800c330:	e7fe      	b.n	800c330 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c332:	4b1a      	ldr	r3, [pc, #104]	; (800c39c <xTimerGenericCommand+0x98>)
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	2b00      	cmp	r3, #0
 800c338:	d02a      	beq.n	800c390 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c33a:	68bb      	ldr	r3, [r7, #8]
 800c33c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c346:	68bb      	ldr	r3, [r7, #8]
 800c348:	2b05      	cmp	r3, #5
 800c34a:	dc18      	bgt.n	800c37e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c34c:	f7ff fe9a 	bl	800c084 <xTaskGetSchedulerState>
 800c350:	4603      	mov	r3, r0
 800c352:	2b02      	cmp	r3, #2
 800c354:	d109      	bne.n	800c36a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c356:	4b11      	ldr	r3, [pc, #68]	; (800c39c <xTimerGenericCommand+0x98>)
 800c358:	6818      	ldr	r0, [r3, #0]
 800c35a:	f107 0110 	add.w	r1, r7, #16
 800c35e:	2300      	movs	r3, #0
 800c360:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c362:	f7fe fbbd 	bl	800aae0 <xQueueGenericSend>
 800c366:	6278      	str	r0, [r7, #36]	; 0x24
 800c368:	e012      	b.n	800c390 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c36a:	4b0c      	ldr	r3, [pc, #48]	; (800c39c <xTimerGenericCommand+0x98>)
 800c36c:	6818      	ldr	r0, [r3, #0]
 800c36e:	f107 0110 	add.w	r1, r7, #16
 800c372:	2300      	movs	r3, #0
 800c374:	2200      	movs	r2, #0
 800c376:	f7fe fbb3 	bl	800aae0 <xQueueGenericSend>
 800c37a:	6278      	str	r0, [r7, #36]	; 0x24
 800c37c:	e008      	b.n	800c390 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c37e:	4b07      	ldr	r3, [pc, #28]	; (800c39c <xTimerGenericCommand+0x98>)
 800c380:	6818      	ldr	r0, [r3, #0]
 800c382:	f107 0110 	add.w	r1, r7, #16
 800c386:	2300      	movs	r3, #0
 800c388:	683a      	ldr	r2, [r7, #0]
 800c38a:	f7fe fca7 	bl	800acdc <xQueueGenericSendFromISR>
 800c38e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c392:	4618      	mov	r0, r3
 800c394:	3728      	adds	r7, #40	; 0x28
 800c396:	46bd      	mov	sp, r7
 800c398:	bd80      	pop	{r7, pc}
 800c39a:	bf00      	nop
 800c39c:	20009318 	.word	0x20009318

0800c3a0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c3a0:	b580      	push	{r7, lr}
 800c3a2:	b088      	sub	sp, #32
 800c3a4:	af02      	add	r7, sp, #8
 800c3a6:	6078      	str	r0, [r7, #4]
 800c3a8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c3aa:	4b22      	ldr	r3, [pc, #136]	; (800c434 <prvProcessExpiredTimer+0x94>)
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	68db      	ldr	r3, [r3, #12]
 800c3b0:	68db      	ldr	r3, [r3, #12]
 800c3b2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c3b4:	697b      	ldr	r3, [r7, #20]
 800c3b6:	3304      	adds	r3, #4
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	f7fe fa63 	bl	800a884 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c3be:	697b      	ldr	r3, [r7, #20]
 800c3c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c3c4:	f003 0304 	and.w	r3, r3, #4
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d022      	beq.n	800c412 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c3cc:	697b      	ldr	r3, [r7, #20]
 800c3ce:	699a      	ldr	r2, [r3, #24]
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	18d1      	adds	r1, r2, r3
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	683a      	ldr	r2, [r7, #0]
 800c3d8:	6978      	ldr	r0, [r7, #20]
 800c3da:	f000 f8d3 	bl	800c584 <prvInsertTimerInActiveList>
 800c3de:	4603      	mov	r3, r0
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d01f      	beq.n	800c424 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c3e4:	2300      	movs	r3, #0
 800c3e6:	9300      	str	r3, [sp, #0]
 800c3e8:	2300      	movs	r3, #0
 800c3ea:	687a      	ldr	r2, [r7, #4]
 800c3ec:	2100      	movs	r1, #0
 800c3ee:	6978      	ldr	r0, [r7, #20]
 800c3f0:	f7ff ff88 	bl	800c304 <xTimerGenericCommand>
 800c3f4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c3f6:	693b      	ldr	r3, [r7, #16]
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d113      	bne.n	800c424 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800c3fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c400:	f383 8811 	msr	BASEPRI, r3
 800c404:	f3bf 8f6f 	isb	sy
 800c408:	f3bf 8f4f 	dsb	sy
 800c40c:	60fb      	str	r3, [r7, #12]
}
 800c40e:	bf00      	nop
 800c410:	e7fe      	b.n	800c410 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c412:	697b      	ldr	r3, [r7, #20]
 800c414:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c418:	f023 0301 	bic.w	r3, r3, #1
 800c41c:	b2da      	uxtb	r2, r3
 800c41e:	697b      	ldr	r3, [r7, #20]
 800c420:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c424:	697b      	ldr	r3, [r7, #20]
 800c426:	6a1b      	ldr	r3, [r3, #32]
 800c428:	6978      	ldr	r0, [r7, #20]
 800c42a:	4798      	blx	r3
}
 800c42c:	bf00      	nop
 800c42e:	3718      	adds	r7, #24
 800c430:	46bd      	mov	sp, r7
 800c432:	bd80      	pop	{r7, pc}
 800c434:	20009310 	.word	0x20009310

0800c438 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c438:	b580      	push	{r7, lr}
 800c43a:	b084      	sub	sp, #16
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	6078      	str	r0, [r7, #4]

		/* Allow the application writer to execute some code in the context of
		this task at the point the task starts executing.  This is useful if the
		application includes initialisation code that would benefit from
		executing after the scheduler has been started. */
		vApplicationDaemonTaskStartupHook();
 800c440:	f7f4 f902 	bl	8000648 <vApplicationDaemonTaskStartupHook>

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c444:	f107 0308 	add.w	r3, r7, #8
 800c448:	4618      	mov	r0, r3
 800c44a:	f000 f857 	bl	800c4fc <prvGetNextExpireTime>
 800c44e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c450:	68bb      	ldr	r3, [r7, #8]
 800c452:	4619      	mov	r1, r3
 800c454:	68f8      	ldr	r0, [r7, #12]
 800c456:	f000 f803 	bl	800c460 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c45a:	f000 f8d5 	bl	800c608 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c45e:	e7f1      	b.n	800c444 <prvTimerTask+0xc>

0800c460 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c460:	b580      	push	{r7, lr}
 800c462:	b084      	sub	sp, #16
 800c464:	af00      	add	r7, sp, #0
 800c466:	6078      	str	r0, [r7, #4]
 800c468:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c46a:	f7ff f95d 	bl	800b728 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c46e:	f107 0308 	add.w	r3, r7, #8
 800c472:	4618      	mov	r0, r3
 800c474:	f000 f866 	bl	800c544 <prvSampleTimeNow>
 800c478:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c47a:	68bb      	ldr	r3, [r7, #8]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d130      	bne.n	800c4e2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c480:	683b      	ldr	r3, [r7, #0]
 800c482:	2b00      	cmp	r3, #0
 800c484:	d10a      	bne.n	800c49c <prvProcessTimerOrBlockTask+0x3c>
 800c486:	687a      	ldr	r2, [r7, #4]
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	429a      	cmp	r2, r3
 800c48c:	d806      	bhi.n	800c49c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c48e:	f7ff f959 	bl	800b744 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c492:	68f9      	ldr	r1, [r7, #12]
 800c494:	6878      	ldr	r0, [r7, #4]
 800c496:	f7ff ff83 	bl	800c3a0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c49a:	e024      	b.n	800c4e6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c49c:	683b      	ldr	r3, [r7, #0]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d008      	beq.n	800c4b4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c4a2:	4b13      	ldr	r3, [pc, #76]	; (800c4f0 <prvProcessTimerOrBlockTask+0x90>)
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d101      	bne.n	800c4b0 <prvProcessTimerOrBlockTask+0x50>
 800c4ac:	2301      	movs	r3, #1
 800c4ae:	e000      	b.n	800c4b2 <prvProcessTimerOrBlockTask+0x52>
 800c4b0:	2300      	movs	r3, #0
 800c4b2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c4b4:	4b0f      	ldr	r3, [pc, #60]	; (800c4f4 <prvProcessTimerOrBlockTask+0x94>)
 800c4b6:	6818      	ldr	r0, [r3, #0]
 800c4b8:	687a      	ldr	r2, [r7, #4]
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	1ad3      	subs	r3, r2, r3
 800c4be:	683a      	ldr	r2, [r7, #0]
 800c4c0:	4619      	mov	r1, r3
 800c4c2:	f7fe fec1 	bl	800b248 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c4c6:	f7ff f93d 	bl	800b744 <xTaskResumeAll>
 800c4ca:	4603      	mov	r3, r0
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d10a      	bne.n	800c4e6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c4d0:	4b09      	ldr	r3, [pc, #36]	; (800c4f8 <prvProcessTimerOrBlockTask+0x98>)
 800c4d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c4d6:	601a      	str	r2, [r3, #0]
 800c4d8:	f3bf 8f4f 	dsb	sy
 800c4dc:	f3bf 8f6f 	isb	sy
}
 800c4e0:	e001      	b.n	800c4e6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c4e2:	f7ff f92f 	bl	800b744 <xTaskResumeAll>
}
 800c4e6:	bf00      	nop
 800c4e8:	3710      	adds	r7, #16
 800c4ea:	46bd      	mov	sp, r7
 800c4ec:	bd80      	pop	{r7, pc}
 800c4ee:	bf00      	nop
 800c4f0:	20009314 	.word	0x20009314
 800c4f4:	20009318 	.word	0x20009318
 800c4f8:	e000ed04 	.word	0xe000ed04

0800c4fc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c4fc:	b480      	push	{r7}
 800c4fe:	b085      	sub	sp, #20
 800c500:	af00      	add	r7, sp, #0
 800c502:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c504:	4b0e      	ldr	r3, [pc, #56]	; (800c540 <prvGetNextExpireTime+0x44>)
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d101      	bne.n	800c512 <prvGetNextExpireTime+0x16>
 800c50e:	2201      	movs	r2, #1
 800c510:	e000      	b.n	800c514 <prvGetNextExpireTime+0x18>
 800c512:	2200      	movs	r2, #0
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d105      	bne.n	800c52c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c520:	4b07      	ldr	r3, [pc, #28]	; (800c540 <prvGetNextExpireTime+0x44>)
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	68db      	ldr	r3, [r3, #12]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	60fb      	str	r3, [r7, #12]
 800c52a:	e001      	b.n	800c530 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c52c:	2300      	movs	r3, #0
 800c52e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c530:	68fb      	ldr	r3, [r7, #12]
}
 800c532:	4618      	mov	r0, r3
 800c534:	3714      	adds	r7, #20
 800c536:	46bd      	mov	sp, r7
 800c538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c53c:	4770      	bx	lr
 800c53e:	bf00      	nop
 800c540:	20009310 	.word	0x20009310

0800c544 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c544:	b580      	push	{r7, lr}
 800c546:	b084      	sub	sp, #16
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c54c:	f7ff f998 	bl	800b880 <xTaskGetTickCount>
 800c550:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c552:	4b0b      	ldr	r3, [pc, #44]	; (800c580 <prvSampleTimeNow+0x3c>)
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	68fa      	ldr	r2, [r7, #12]
 800c558:	429a      	cmp	r2, r3
 800c55a:	d205      	bcs.n	800c568 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c55c:	f000 f936 	bl	800c7cc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	2201      	movs	r2, #1
 800c564:	601a      	str	r2, [r3, #0]
 800c566:	e002      	b.n	800c56e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	2200      	movs	r2, #0
 800c56c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c56e:	4a04      	ldr	r2, [pc, #16]	; (800c580 <prvSampleTimeNow+0x3c>)
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c574:	68fb      	ldr	r3, [r7, #12]
}
 800c576:	4618      	mov	r0, r3
 800c578:	3710      	adds	r7, #16
 800c57a:	46bd      	mov	sp, r7
 800c57c:	bd80      	pop	{r7, pc}
 800c57e:	bf00      	nop
 800c580:	20009320 	.word	0x20009320

0800c584 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c584:	b580      	push	{r7, lr}
 800c586:	b086      	sub	sp, #24
 800c588:	af00      	add	r7, sp, #0
 800c58a:	60f8      	str	r0, [r7, #12]
 800c58c:	60b9      	str	r1, [r7, #8]
 800c58e:	607a      	str	r2, [r7, #4]
 800c590:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c592:	2300      	movs	r3, #0
 800c594:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	68ba      	ldr	r2, [r7, #8]
 800c59a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	68fa      	ldr	r2, [r7, #12]
 800c5a0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c5a2:	68ba      	ldr	r2, [r7, #8]
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	429a      	cmp	r2, r3
 800c5a8:	d812      	bhi.n	800c5d0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c5aa:	687a      	ldr	r2, [r7, #4]
 800c5ac:	683b      	ldr	r3, [r7, #0]
 800c5ae:	1ad2      	subs	r2, r2, r3
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	699b      	ldr	r3, [r3, #24]
 800c5b4:	429a      	cmp	r2, r3
 800c5b6:	d302      	bcc.n	800c5be <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c5b8:	2301      	movs	r3, #1
 800c5ba:	617b      	str	r3, [r7, #20]
 800c5bc:	e01b      	b.n	800c5f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c5be:	4b10      	ldr	r3, [pc, #64]	; (800c600 <prvInsertTimerInActiveList+0x7c>)
 800c5c0:	681a      	ldr	r2, [r3, #0]
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	3304      	adds	r3, #4
 800c5c6:	4619      	mov	r1, r3
 800c5c8:	4610      	mov	r0, r2
 800c5ca:	f7fe f922 	bl	800a812 <vListInsert>
 800c5ce:	e012      	b.n	800c5f6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c5d0:	687a      	ldr	r2, [r7, #4]
 800c5d2:	683b      	ldr	r3, [r7, #0]
 800c5d4:	429a      	cmp	r2, r3
 800c5d6:	d206      	bcs.n	800c5e6 <prvInsertTimerInActiveList+0x62>
 800c5d8:	68ba      	ldr	r2, [r7, #8]
 800c5da:	683b      	ldr	r3, [r7, #0]
 800c5dc:	429a      	cmp	r2, r3
 800c5de:	d302      	bcc.n	800c5e6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c5e0:	2301      	movs	r3, #1
 800c5e2:	617b      	str	r3, [r7, #20]
 800c5e4:	e007      	b.n	800c5f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c5e6:	4b07      	ldr	r3, [pc, #28]	; (800c604 <prvInsertTimerInActiveList+0x80>)
 800c5e8:	681a      	ldr	r2, [r3, #0]
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	3304      	adds	r3, #4
 800c5ee:	4619      	mov	r1, r3
 800c5f0:	4610      	mov	r0, r2
 800c5f2:	f7fe f90e 	bl	800a812 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c5f6:	697b      	ldr	r3, [r7, #20]
}
 800c5f8:	4618      	mov	r0, r3
 800c5fa:	3718      	adds	r7, #24
 800c5fc:	46bd      	mov	sp, r7
 800c5fe:	bd80      	pop	{r7, pc}
 800c600:	20009314 	.word	0x20009314
 800c604:	20009310 	.word	0x20009310

0800c608 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c608:	b580      	push	{r7, lr}
 800c60a:	b08e      	sub	sp, #56	; 0x38
 800c60c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c60e:	e0ca      	b.n	800c7a6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	2b00      	cmp	r3, #0
 800c614:	da18      	bge.n	800c648 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c616:	1d3b      	adds	r3, r7, #4
 800c618:	3304      	adds	r3, #4
 800c61a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c61c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d10a      	bne.n	800c638 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800c622:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c626:	f383 8811 	msr	BASEPRI, r3
 800c62a:	f3bf 8f6f 	isb	sy
 800c62e:	f3bf 8f4f 	dsb	sy
 800c632:	61fb      	str	r3, [r7, #28]
}
 800c634:	bf00      	nop
 800c636:	e7fe      	b.n	800c636 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c63e:	6850      	ldr	r0, [r2, #4]
 800c640:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c642:	6892      	ldr	r2, [r2, #8]
 800c644:	4611      	mov	r1, r2
 800c646:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	f2c0 80aa 	blt.w	800c7a4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c656:	695b      	ldr	r3, [r3, #20]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d004      	beq.n	800c666 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c65c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c65e:	3304      	adds	r3, #4
 800c660:	4618      	mov	r0, r3
 800c662:	f7fe f90f 	bl	800a884 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c666:	463b      	mov	r3, r7
 800c668:	4618      	mov	r0, r3
 800c66a:	f7ff ff6b 	bl	800c544 <prvSampleTimeNow>
 800c66e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	2b09      	cmp	r3, #9
 800c674:	f200 8097 	bhi.w	800c7a6 <prvProcessReceivedCommands+0x19e>
 800c678:	a201      	add	r2, pc, #4	; (adr r2, 800c680 <prvProcessReceivedCommands+0x78>)
 800c67a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c67e:	bf00      	nop
 800c680:	0800c6a9 	.word	0x0800c6a9
 800c684:	0800c6a9 	.word	0x0800c6a9
 800c688:	0800c6a9 	.word	0x0800c6a9
 800c68c:	0800c71d 	.word	0x0800c71d
 800c690:	0800c731 	.word	0x0800c731
 800c694:	0800c77b 	.word	0x0800c77b
 800c698:	0800c6a9 	.word	0x0800c6a9
 800c69c:	0800c6a9 	.word	0x0800c6a9
 800c6a0:	0800c71d 	.word	0x0800c71d
 800c6a4:	0800c731 	.word	0x0800c731
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c6a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c6ae:	f043 0301 	orr.w	r3, r3, #1
 800c6b2:	b2da      	uxtb	r2, r3
 800c6b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c6ba:	68ba      	ldr	r2, [r7, #8]
 800c6bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6be:	699b      	ldr	r3, [r3, #24]
 800c6c0:	18d1      	adds	r1, r2, r3
 800c6c2:	68bb      	ldr	r3, [r7, #8]
 800c6c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c6c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c6c8:	f7ff ff5c 	bl	800c584 <prvInsertTimerInActiveList>
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d069      	beq.n	800c7a6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c6d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6d4:	6a1b      	ldr	r3, [r3, #32]
 800c6d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c6d8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c6da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c6e0:	f003 0304 	and.w	r3, r3, #4
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d05e      	beq.n	800c7a6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c6e8:	68ba      	ldr	r2, [r7, #8]
 800c6ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6ec:	699b      	ldr	r3, [r3, #24]
 800c6ee:	441a      	add	r2, r3
 800c6f0:	2300      	movs	r3, #0
 800c6f2:	9300      	str	r3, [sp, #0]
 800c6f4:	2300      	movs	r3, #0
 800c6f6:	2100      	movs	r1, #0
 800c6f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c6fa:	f7ff fe03 	bl	800c304 <xTimerGenericCommand>
 800c6fe:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c700:	6a3b      	ldr	r3, [r7, #32]
 800c702:	2b00      	cmp	r3, #0
 800c704:	d14f      	bne.n	800c7a6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800c706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c70a:	f383 8811 	msr	BASEPRI, r3
 800c70e:	f3bf 8f6f 	isb	sy
 800c712:	f3bf 8f4f 	dsb	sy
 800c716:	61bb      	str	r3, [r7, #24]
}
 800c718:	bf00      	nop
 800c71a:	e7fe      	b.n	800c71a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c71c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c71e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c722:	f023 0301 	bic.w	r3, r3, #1
 800c726:	b2da      	uxtb	r2, r3
 800c728:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c72a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c72e:	e03a      	b.n	800c7a6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c732:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c736:	f043 0301 	orr.w	r3, r3, #1
 800c73a:	b2da      	uxtb	r2, r3
 800c73c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c73e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c742:	68ba      	ldr	r2, [r7, #8]
 800c744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c746:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c74a:	699b      	ldr	r3, [r3, #24]
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d10a      	bne.n	800c766 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800c750:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c754:	f383 8811 	msr	BASEPRI, r3
 800c758:	f3bf 8f6f 	isb	sy
 800c75c:	f3bf 8f4f 	dsb	sy
 800c760:	617b      	str	r3, [r7, #20]
}
 800c762:	bf00      	nop
 800c764:	e7fe      	b.n	800c764 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c768:	699a      	ldr	r2, [r3, #24]
 800c76a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c76c:	18d1      	adds	r1, r2, r3
 800c76e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c770:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c772:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c774:	f7ff ff06 	bl	800c584 <prvInsertTimerInActiveList>
					break;
 800c778:	e015      	b.n	800c7a6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c77a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c77c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c780:	f003 0302 	and.w	r3, r3, #2
 800c784:	2b00      	cmp	r3, #0
 800c786:	d103      	bne.n	800c790 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800c788:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c78a:	f000 fbdd 	bl	800cf48 <vPortFree>
 800c78e:	e00a      	b.n	800c7a6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c792:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c796:	f023 0301 	bic.w	r3, r3, #1
 800c79a:	b2da      	uxtb	r2, r3
 800c79c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c79e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c7a2:	e000      	b.n	800c7a6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800c7a4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c7a6:	4b08      	ldr	r3, [pc, #32]	; (800c7c8 <prvProcessReceivedCommands+0x1c0>)
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	1d39      	adds	r1, r7, #4
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	f7fe fb30 	bl	800ae14 <xQueueReceive>
 800c7b4:	4603      	mov	r3, r0
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	f47f af2a 	bne.w	800c610 <prvProcessReceivedCommands+0x8>
	}
}
 800c7bc:	bf00      	nop
 800c7be:	bf00      	nop
 800c7c0:	3730      	adds	r7, #48	; 0x30
 800c7c2:	46bd      	mov	sp, r7
 800c7c4:	bd80      	pop	{r7, pc}
 800c7c6:	bf00      	nop
 800c7c8:	20009318 	.word	0x20009318

0800c7cc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c7cc:	b580      	push	{r7, lr}
 800c7ce:	b088      	sub	sp, #32
 800c7d0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c7d2:	e048      	b.n	800c866 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c7d4:	4b2d      	ldr	r3, [pc, #180]	; (800c88c <prvSwitchTimerLists+0xc0>)
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	68db      	ldr	r3, [r3, #12]
 800c7da:	681b      	ldr	r3, [r3, #0]
 800c7dc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c7de:	4b2b      	ldr	r3, [pc, #172]	; (800c88c <prvSwitchTimerLists+0xc0>)
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	68db      	ldr	r3, [r3, #12]
 800c7e4:	68db      	ldr	r3, [r3, #12]
 800c7e6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	3304      	adds	r3, #4
 800c7ec:	4618      	mov	r0, r3
 800c7ee:	f7fe f849 	bl	800a884 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	6a1b      	ldr	r3, [r3, #32]
 800c7f6:	68f8      	ldr	r0, [r7, #12]
 800c7f8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c800:	f003 0304 	and.w	r3, r3, #4
 800c804:	2b00      	cmp	r3, #0
 800c806:	d02e      	beq.n	800c866 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	699b      	ldr	r3, [r3, #24]
 800c80c:	693a      	ldr	r2, [r7, #16]
 800c80e:	4413      	add	r3, r2
 800c810:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c812:	68ba      	ldr	r2, [r7, #8]
 800c814:	693b      	ldr	r3, [r7, #16]
 800c816:	429a      	cmp	r2, r3
 800c818:	d90e      	bls.n	800c838 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	68ba      	ldr	r2, [r7, #8]
 800c81e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	68fa      	ldr	r2, [r7, #12]
 800c824:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c826:	4b19      	ldr	r3, [pc, #100]	; (800c88c <prvSwitchTimerLists+0xc0>)
 800c828:	681a      	ldr	r2, [r3, #0]
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	3304      	adds	r3, #4
 800c82e:	4619      	mov	r1, r3
 800c830:	4610      	mov	r0, r2
 800c832:	f7fd ffee 	bl	800a812 <vListInsert>
 800c836:	e016      	b.n	800c866 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c838:	2300      	movs	r3, #0
 800c83a:	9300      	str	r3, [sp, #0]
 800c83c:	2300      	movs	r3, #0
 800c83e:	693a      	ldr	r2, [r7, #16]
 800c840:	2100      	movs	r1, #0
 800c842:	68f8      	ldr	r0, [r7, #12]
 800c844:	f7ff fd5e 	bl	800c304 <xTimerGenericCommand>
 800c848:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d10a      	bne.n	800c866 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800c850:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c854:	f383 8811 	msr	BASEPRI, r3
 800c858:	f3bf 8f6f 	isb	sy
 800c85c:	f3bf 8f4f 	dsb	sy
 800c860:	603b      	str	r3, [r7, #0]
}
 800c862:	bf00      	nop
 800c864:	e7fe      	b.n	800c864 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c866:	4b09      	ldr	r3, [pc, #36]	; (800c88c <prvSwitchTimerLists+0xc0>)
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d1b1      	bne.n	800c7d4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c870:	4b06      	ldr	r3, [pc, #24]	; (800c88c <prvSwitchTimerLists+0xc0>)
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c876:	4b06      	ldr	r3, [pc, #24]	; (800c890 <prvSwitchTimerLists+0xc4>)
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	4a04      	ldr	r2, [pc, #16]	; (800c88c <prvSwitchTimerLists+0xc0>)
 800c87c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c87e:	4a04      	ldr	r2, [pc, #16]	; (800c890 <prvSwitchTimerLists+0xc4>)
 800c880:	697b      	ldr	r3, [r7, #20]
 800c882:	6013      	str	r3, [r2, #0]
}
 800c884:	bf00      	nop
 800c886:	3718      	adds	r7, #24
 800c888:	46bd      	mov	sp, r7
 800c88a:	bd80      	pop	{r7, pc}
 800c88c:	20009310 	.word	0x20009310
 800c890:	20009314 	.word	0x20009314

0800c894 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c894:	b580      	push	{r7, lr}
 800c896:	b082      	sub	sp, #8
 800c898:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c89a:	f000 f98b 	bl	800cbb4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c89e:	4b15      	ldr	r3, [pc, #84]	; (800c8f4 <prvCheckForValidListAndQueue+0x60>)
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d120      	bne.n	800c8e8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c8a6:	4814      	ldr	r0, [pc, #80]	; (800c8f8 <prvCheckForValidListAndQueue+0x64>)
 800c8a8:	f7fd ff62 	bl	800a770 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c8ac:	4813      	ldr	r0, [pc, #76]	; (800c8fc <prvCheckForValidListAndQueue+0x68>)
 800c8ae:	f7fd ff5f 	bl	800a770 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c8b2:	4b13      	ldr	r3, [pc, #76]	; (800c900 <prvCheckForValidListAndQueue+0x6c>)
 800c8b4:	4a10      	ldr	r2, [pc, #64]	; (800c8f8 <prvCheckForValidListAndQueue+0x64>)
 800c8b6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c8b8:	4b12      	ldr	r3, [pc, #72]	; (800c904 <prvCheckForValidListAndQueue+0x70>)
 800c8ba:	4a10      	ldr	r2, [pc, #64]	; (800c8fc <prvCheckForValidListAndQueue+0x68>)
 800c8bc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c8be:	2300      	movs	r3, #0
 800c8c0:	9300      	str	r3, [sp, #0]
 800c8c2:	4b11      	ldr	r3, [pc, #68]	; (800c908 <prvCheckForValidListAndQueue+0x74>)
 800c8c4:	4a11      	ldr	r2, [pc, #68]	; (800c90c <prvCheckForValidListAndQueue+0x78>)
 800c8c6:	2110      	movs	r1, #16
 800c8c8:	200a      	movs	r0, #10
 800c8ca:	f7fe f86d 	bl	800a9a8 <xQueueGenericCreateStatic>
 800c8ce:	4603      	mov	r3, r0
 800c8d0:	4a08      	ldr	r2, [pc, #32]	; (800c8f4 <prvCheckForValidListAndQueue+0x60>)
 800c8d2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c8d4:	4b07      	ldr	r3, [pc, #28]	; (800c8f4 <prvCheckForValidListAndQueue+0x60>)
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d005      	beq.n	800c8e8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c8dc:	4b05      	ldr	r3, [pc, #20]	; (800c8f4 <prvCheckForValidListAndQueue+0x60>)
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	490b      	ldr	r1, [pc, #44]	; (800c910 <prvCheckForValidListAndQueue+0x7c>)
 800c8e2:	4618      	mov	r0, r3
 800c8e4:	f7fe fc86 	bl	800b1f4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c8e8:	f000 f994 	bl	800cc14 <vPortExitCritical>
}
 800c8ec:	bf00      	nop
 800c8ee:	46bd      	mov	sp, r7
 800c8f0:	bd80      	pop	{r7, pc}
 800c8f2:	bf00      	nop
 800c8f4:	20009318 	.word	0x20009318
 800c8f8:	200092e8 	.word	0x200092e8
 800c8fc:	200092fc 	.word	0x200092fc
 800c900:	20009310 	.word	0x20009310
 800c904:	20009314 	.word	0x20009314
 800c908:	200093c4 	.word	0x200093c4
 800c90c:	20009324 	.word	0x20009324
 800c910:	0800d338 	.word	0x0800d338

0800c914 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800c914:	b580      	push	{r7, lr}
 800c916:	b08a      	sub	sp, #40	; 0x28
 800c918:	af00      	add	r7, sp, #0
 800c91a:	60f8      	str	r0, [r7, #12]
 800c91c:	60b9      	str	r1, [r7, #8]
 800c91e:	607a      	str	r2, [r7, #4]
 800c920:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800c922:	f06f 0301 	mvn.w	r3, #1
 800c926:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800c92c:	68bb      	ldr	r3, [r7, #8]
 800c92e:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c934:	4b06      	ldr	r3, [pc, #24]	; (800c950 <xTimerPendFunctionCallFromISR+0x3c>)
 800c936:	6818      	ldr	r0, [r3, #0]
 800c938:	f107 0114 	add.w	r1, r7, #20
 800c93c:	2300      	movs	r3, #0
 800c93e:	683a      	ldr	r2, [r7, #0]
 800c940:	f7fe f9cc 	bl	800acdc <xQueueGenericSendFromISR>
 800c944:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800c946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800c948:	4618      	mov	r0, r3
 800c94a:	3728      	adds	r7, #40	; 0x28
 800c94c:	46bd      	mov	sp, r7
 800c94e:	bd80      	pop	{r7, pc}
 800c950:	20009318 	.word	0x20009318

0800c954 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c954:	b480      	push	{r7}
 800c956:	b085      	sub	sp, #20
 800c958:	af00      	add	r7, sp, #0
 800c95a:	60f8      	str	r0, [r7, #12]
 800c95c:	60b9      	str	r1, [r7, #8]
 800c95e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	3b04      	subs	r3, #4
 800c964:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c96c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	3b04      	subs	r3, #4
 800c972:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c974:	68bb      	ldr	r3, [r7, #8]
 800c976:	f023 0201 	bic.w	r2, r3, #1
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	3b04      	subs	r3, #4
 800c982:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c984:	4a0c      	ldr	r2, [pc, #48]	; (800c9b8 <pxPortInitialiseStack+0x64>)
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	3b14      	subs	r3, #20
 800c98e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c990:	687a      	ldr	r2, [r7, #4]
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	3b04      	subs	r3, #4
 800c99a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	f06f 0202 	mvn.w	r2, #2
 800c9a2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	3b20      	subs	r3, #32
 800c9a8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c9aa:	68fb      	ldr	r3, [r7, #12]
}
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	3714      	adds	r7, #20
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b6:	4770      	bx	lr
 800c9b8:	0800c9bd 	.word	0x0800c9bd

0800c9bc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c9bc:	b480      	push	{r7}
 800c9be:	b085      	sub	sp, #20
 800c9c0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c9c2:	2300      	movs	r3, #0
 800c9c4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c9c6:	4b12      	ldr	r3, [pc, #72]	; (800ca10 <prvTaskExitError+0x54>)
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9ce:	d00a      	beq.n	800c9e6 <prvTaskExitError+0x2a>
	__asm volatile
 800c9d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9d4:	f383 8811 	msr	BASEPRI, r3
 800c9d8:	f3bf 8f6f 	isb	sy
 800c9dc:	f3bf 8f4f 	dsb	sy
 800c9e0:	60fb      	str	r3, [r7, #12]
}
 800c9e2:	bf00      	nop
 800c9e4:	e7fe      	b.n	800c9e4 <prvTaskExitError+0x28>
	__asm volatile
 800c9e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9ea:	f383 8811 	msr	BASEPRI, r3
 800c9ee:	f3bf 8f6f 	isb	sy
 800c9f2:	f3bf 8f4f 	dsb	sy
 800c9f6:	60bb      	str	r3, [r7, #8]
}
 800c9f8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c9fa:	bf00      	nop
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d0fc      	beq.n	800c9fc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ca02:	bf00      	nop
 800ca04:	bf00      	nop
 800ca06:	3714      	adds	r7, #20
 800ca08:	46bd      	mov	sp, r7
 800ca0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca0e:	4770      	bx	lr
 800ca10:	20000024 	.word	0x20000024
	...

0800ca20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ca20:	4b07      	ldr	r3, [pc, #28]	; (800ca40 <pxCurrentTCBConst2>)
 800ca22:	6819      	ldr	r1, [r3, #0]
 800ca24:	6808      	ldr	r0, [r1, #0]
 800ca26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca2a:	f380 8809 	msr	PSP, r0
 800ca2e:	f3bf 8f6f 	isb	sy
 800ca32:	f04f 0000 	mov.w	r0, #0
 800ca36:	f380 8811 	msr	BASEPRI, r0
 800ca3a:	4770      	bx	lr
 800ca3c:	f3af 8000 	nop.w

0800ca40 <pxCurrentTCBConst2>:
 800ca40:	20008de8 	.word	0x20008de8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ca44:	bf00      	nop
 800ca46:	bf00      	nop

0800ca48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ca48:	4808      	ldr	r0, [pc, #32]	; (800ca6c <prvPortStartFirstTask+0x24>)
 800ca4a:	6800      	ldr	r0, [r0, #0]
 800ca4c:	6800      	ldr	r0, [r0, #0]
 800ca4e:	f380 8808 	msr	MSP, r0
 800ca52:	f04f 0000 	mov.w	r0, #0
 800ca56:	f380 8814 	msr	CONTROL, r0
 800ca5a:	b662      	cpsie	i
 800ca5c:	b661      	cpsie	f
 800ca5e:	f3bf 8f4f 	dsb	sy
 800ca62:	f3bf 8f6f 	isb	sy
 800ca66:	df00      	svc	0
 800ca68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ca6a:	bf00      	nop
 800ca6c:	e000ed08 	.word	0xe000ed08

0800ca70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ca70:	b580      	push	{r7, lr}
 800ca72:	b086      	sub	sp, #24
 800ca74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ca76:	4b46      	ldr	r3, [pc, #280]	; (800cb90 <xPortStartScheduler+0x120>)
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	4a46      	ldr	r2, [pc, #280]	; (800cb94 <xPortStartScheduler+0x124>)
 800ca7c:	4293      	cmp	r3, r2
 800ca7e:	d10a      	bne.n	800ca96 <xPortStartScheduler+0x26>
	__asm volatile
 800ca80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca84:	f383 8811 	msr	BASEPRI, r3
 800ca88:	f3bf 8f6f 	isb	sy
 800ca8c:	f3bf 8f4f 	dsb	sy
 800ca90:	613b      	str	r3, [r7, #16]
}
 800ca92:	bf00      	nop
 800ca94:	e7fe      	b.n	800ca94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ca96:	4b3e      	ldr	r3, [pc, #248]	; (800cb90 <xPortStartScheduler+0x120>)
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	4a3f      	ldr	r2, [pc, #252]	; (800cb98 <xPortStartScheduler+0x128>)
 800ca9c:	4293      	cmp	r3, r2
 800ca9e:	d10a      	bne.n	800cab6 <xPortStartScheduler+0x46>
	__asm volatile
 800caa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caa4:	f383 8811 	msr	BASEPRI, r3
 800caa8:	f3bf 8f6f 	isb	sy
 800caac:	f3bf 8f4f 	dsb	sy
 800cab0:	60fb      	str	r3, [r7, #12]
}
 800cab2:	bf00      	nop
 800cab4:	e7fe      	b.n	800cab4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cab6:	4b39      	ldr	r3, [pc, #228]	; (800cb9c <xPortStartScheduler+0x12c>)
 800cab8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800caba:	697b      	ldr	r3, [r7, #20]
 800cabc:	781b      	ldrb	r3, [r3, #0]
 800cabe:	b2db      	uxtb	r3, r3
 800cac0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cac2:	697b      	ldr	r3, [r7, #20]
 800cac4:	22ff      	movs	r2, #255	; 0xff
 800cac6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cac8:	697b      	ldr	r3, [r7, #20]
 800caca:	781b      	ldrb	r3, [r3, #0]
 800cacc:	b2db      	uxtb	r3, r3
 800cace:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cad0:	78fb      	ldrb	r3, [r7, #3]
 800cad2:	b2db      	uxtb	r3, r3
 800cad4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cad8:	b2da      	uxtb	r2, r3
 800cada:	4b31      	ldr	r3, [pc, #196]	; (800cba0 <xPortStartScheduler+0x130>)
 800cadc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cade:	4b31      	ldr	r3, [pc, #196]	; (800cba4 <xPortStartScheduler+0x134>)
 800cae0:	2207      	movs	r2, #7
 800cae2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cae4:	e009      	b.n	800cafa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800cae6:	4b2f      	ldr	r3, [pc, #188]	; (800cba4 <xPortStartScheduler+0x134>)
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	3b01      	subs	r3, #1
 800caec:	4a2d      	ldr	r2, [pc, #180]	; (800cba4 <xPortStartScheduler+0x134>)
 800caee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800caf0:	78fb      	ldrb	r3, [r7, #3]
 800caf2:	b2db      	uxtb	r3, r3
 800caf4:	005b      	lsls	r3, r3, #1
 800caf6:	b2db      	uxtb	r3, r3
 800caf8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cafa:	78fb      	ldrb	r3, [r7, #3]
 800cafc:	b2db      	uxtb	r3, r3
 800cafe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cb02:	2b80      	cmp	r3, #128	; 0x80
 800cb04:	d0ef      	beq.n	800cae6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cb06:	4b27      	ldr	r3, [pc, #156]	; (800cba4 <xPortStartScheduler+0x134>)
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	f1c3 0307 	rsb	r3, r3, #7
 800cb0e:	2b04      	cmp	r3, #4
 800cb10:	d00a      	beq.n	800cb28 <xPortStartScheduler+0xb8>
	__asm volatile
 800cb12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb16:	f383 8811 	msr	BASEPRI, r3
 800cb1a:	f3bf 8f6f 	isb	sy
 800cb1e:	f3bf 8f4f 	dsb	sy
 800cb22:	60bb      	str	r3, [r7, #8]
}
 800cb24:	bf00      	nop
 800cb26:	e7fe      	b.n	800cb26 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cb28:	4b1e      	ldr	r3, [pc, #120]	; (800cba4 <xPortStartScheduler+0x134>)
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	021b      	lsls	r3, r3, #8
 800cb2e:	4a1d      	ldr	r2, [pc, #116]	; (800cba4 <xPortStartScheduler+0x134>)
 800cb30:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cb32:	4b1c      	ldr	r3, [pc, #112]	; (800cba4 <xPortStartScheduler+0x134>)
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cb3a:	4a1a      	ldr	r2, [pc, #104]	; (800cba4 <xPortStartScheduler+0x134>)
 800cb3c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	b2da      	uxtb	r2, r3
 800cb42:	697b      	ldr	r3, [r7, #20]
 800cb44:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cb46:	4b18      	ldr	r3, [pc, #96]	; (800cba8 <xPortStartScheduler+0x138>)
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	4a17      	ldr	r2, [pc, #92]	; (800cba8 <xPortStartScheduler+0x138>)
 800cb4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cb50:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cb52:	4b15      	ldr	r3, [pc, #84]	; (800cba8 <xPortStartScheduler+0x138>)
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	4a14      	ldr	r2, [pc, #80]	; (800cba8 <xPortStartScheduler+0x138>)
 800cb58:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800cb5c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cb5e:	f000 f8dd 	bl	800cd1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cb62:	4b12      	ldr	r3, [pc, #72]	; (800cbac <xPortStartScheduler+0x13c>)
 800cb64:	2200      	movs	r2, #0
 800cb66:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cb68:	f000 f8fc 	bl	800cd64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cb6c:	4b10      	ldr	r3, [pc, #64]	; (800cbb0 <xPortStartScheduler+0x140>)
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	4a0f      	ldr	r2, [pc, #60]	; (800cbb0 <xPortStartScheduler+0x140>)
 800cb72:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800cb76:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cb78:	f7ff ff66 	bl	800ca48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cb7c:	f7fe ff52 	bl	800ba24 <vTaskSwitchContext>
	prvTaskExitError();
 800cb80:	f7ff ff1c 	bl	800c9bc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cb84:	2300      	movs	r3, #0
}
 800cb86:	4618      	mov	r0, r3
 800cb88:	3718      	adds	r7, #24
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	bd80      	pop	{r7, pc}
 800cb8e:	bf00      	nop
 800cb90:	e000ed00 	.word	0xe000ed00
 800cb94:	410fc271 	.word	0x410fc271
 800cb98:	410fc270 	.word	0x410fc270
 800cb9c:	e000e400 	.word	0xe000e400
 800cba0:	20009414 	.word	0x20009414
 800cba4:	20009418 	.word	0x20009418
 800cba8:	e000ed20 	.word	0xe000ed20
 800cbac:	20000024 	.word	0x20000024
 800cbb0:	e000ef34 	.word	0xe000ef34

0800cbb4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cbb4:	b480      	push	{r7}
 800cbb6:	b083      	sub	sp, #12
 800cbb8:	af00      	add	r7, sp, #0
	__asm volatile
 800cbba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbbe:	f383 8811 	msr	BASEPRI, r3
 800cbc2:	f3bf 8f6f 	isb	sy
 800cbc6:	f3bf 8f4f 	dsb	sy
 800cbca:	607b      	str	r3, [r7, #4]
}
 800cbcc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cbce:	4b0f      	ldr	r3, [pc, #60]	; (800cc0c <vPortEnterCritical+0x58>)
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	3301      	adds	r3, #1
 800cbd4:	4a0d      	ldr	r2, [pc, #52]	; (800cc0c <vPortEnterCritical+0x58>)
 800cbd6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cbd8:	4b0c      	ldr	r3, [pc, #48]	; (800cc0c <vPortEnterCritical+0x58>)
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	2b01      	cmp	r3, #1
 800cbde:	d10f      	bne.n	800cc00 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cbe0:	4b0b      	ldr	r3, [pc, #44]	; (800cc10 <vPortEnterCritical+0x5c>)
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	b2db      	uxtb	r3, r3
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d00a      	beq.n	800cc00 <vPortEnterCritical+0x4c>
	__asm volatile
 800cbea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbee:	f383 8811 	msr	BASEPRI, r3
 800cbf2:	f3bf 8f6f 	isb	sy
 800cbf6:	f3bf 8f4f 	dsb	sy
 800cbfa:	603b      	str	r3, [r7, #0]
}
 800cbfc:	bf00      	nop
 800cbfe:	e7fe      	b.n	800cbfe <vPortEnterCritical+0x4a>
	}
}
 800cc00:	bf00      	nop
 800cc02:	370c      	adds	r7, #12
 800cc04:	46bd      	mov	sp, r7
 800cc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc0a:	4770      	bx	lr
 800cc0c:	20000024 	.word	0x20000024
 800cc10:	e000ed04 	.word	0xe000ed04

0800cc14 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cc14:	b480      	push	{r7}
 800cc16:	b083      	sub	sp, #12
 800cc18:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800cc1a:	4b12      	ldr	r3, [pc, #72]	; (800cc64 <vPortExitCritical+0x50>)
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d10a      	bne.n	800cc38 <vPortExitCritical+0x24>
	__asm volatile
 800cc22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc26:	f383 8811 	msr	BASEPRI, r3
 800cc2a:	f3bf 8f6f 	isb	sy
 800cc2e:	f3bf 8f4f 	dsb	sy
 800cc32:	607b      	str	r3, [r7, #4]
}
 800cc34:	bf00      	nop
 800cc36:	e7fe      	b.n	800cc36 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cc38:	4b0a      	ldr	r3, [pc, #40]	; (800cc64 <vPortExitCritical+0x50>)
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	3b01      	subs	r3, #1
 800cc3e:	4a09      	ldr	r2, [pc, #36]	; (800cc64 <vPortExitCritical+0x50>)
 800cc40:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cc42:	4b08      	ldr	r3, [pc, #32]	; (800cc64 <vPortExitCritical+0x50>)
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d105      	bne.n	800cc56 <vPortExitCritical+0x42>
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cc4e:	683b      	ldr	r3, [r7, #0]
 800cc50:	f383 8811 	msr	BASEPRI, r3
}
 800cc54:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cc56:	bf00      	nop
 800cc58:	370c      	adds	r7, #12
 800cc5a:	46bd      	mov	sp, r7
 800cc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc60:	4770      	bx	lr
 800cc62:	bf00      	nop
 800cc64:	20000024 	.word	0x20000024
	...

0800cc70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cc70:	f3ef 8009 	mrs	r0, PSP
 800cc74:	f3bf 8f6f 	isb	sy
 800cc78:	4b15      	ldr	r3, [pc, #84]	; (800ccd0 <pxCurrentTCBConst>)
 800cc7a:	681a      	ldr	r2, [r3, #0]
 800cc7c:	f01e 0f10 	tst.w	lr, #16
 800cc80:	bf08      	it	eq
 800cc82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cc86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc8a:	6010      	str	r0, [r2, #0]
 800cc8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cc90:	f04f 0050 	mov.w	r0, #80	; 0x50
 800cc94:	f380 8811 	msr	BASEPRI, r0
 800cc98:	f3bf 8f4f 	dsb	sy
 800cc9c:	f3bf 8f6f 	isb	sy
 800cca0:	f7fe fec0 	bl	800ba24 <vTaskSwitchContext>
 800cca4:	f04f 0000 	mov.w	r0, #0
 800cca8:	f380 8811 	msr	BASEPRI, r0
 800ccac:	bc09      	pop	{r0, r3}
 800ccae:	6819      	ldr	r1, [r3, #0]
 800ccb0:	6808      	ldr	r0, [r1, #0]
 800ccb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccb6:	f01e 0f10 	tst.w	lr, #16
 800ccba:	bf08      	it	eq
 800ccbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ccc0:	f380 8809 	msr	PSP, r0
 800ccc4:	f3bf 8f6f 	isb	sy
 800ccc8:	4770      	bx	lr
 800ccca:	bf00      	nop
 800cccc:	f3af 8000 	nop.w

0800ccd0 <pxCurrentTCBConst>:
 800ccd0:	20008de8 	.word	0x20008de8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ccd4:	bf00      	nop
 800ccd6:	bf00      	nop

0800ccd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ccd8:	b580      	push	{r7, lr}
 800ccda:	b082      	sub	sp, #8
 800ccdc:	af00      	add	r7, sp, #0
	__asm volatile
 800ccde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cce2:	f383 8811 	msr	BASEPRI, r3
 800cce6:	f3bf 8f6f 	isb	sy
 800ccea:	f3bf 8f4f 	dsb	sy
 800ccee:	607b      	str	r3, [r7, #4]
}
 800ccf0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ccf2:	f7fe fdd5 	bl	800b8a0 <xTaskIncrementTick>
 800ccf6:	4603      	mov	r3, r0
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d003      	beq.n	800cd04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ccfc:	4b06      	ldr	r3, [pc, #24]	; (800cd18 <xPortSysTickHandler+0x40>)
 800ccfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cd02:	601a      	str	r2, [r3, #0]
 800cd04:	2300      	movs	r3, #0
 800cd06:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cd08:	683b      	ldr	r3, [r7, #0]
 800cd0a:	f383 8811 	msr	BASEPRI, r3
}
 800cd0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cd10:	bf00      	nop
 800cd12:	3708      	adds	r7, #8
 800cd14:	46bd      	mov	sp, r7
 800cd16:	bd80      	pop	{r7, pc}
 800cd18:	e000ed04 	.word	0xe000ed04

0800cd1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cd1c:	b480      	push	{r7}
 800cd1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cd20:	4b0b      	ldr	r3, [pc, #44]	; (800cd50 <vPortSetupTimerInterrupt+0x34>)
 800cd22:	2200      	movs	r2, #0
 800cd24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cd26:	4b0b      	ldr	r3, [pc, #44]	; (800cd54 <vPortSetupTimerInterrupt+0x38>)
 800cd28:	2200      	movs	r2, #0
 800cd2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cd2c:	4b0a      	ldr	r3, [pc, #40]	; (800cd58 <vPortSetupTimerInterrupt+0x3c>)
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	4a0a      	ldr	r2, [pc, #40]	; (800cd5c <vPortSetupTimerInterrupt+0x40>)
 800cd32:	fba2 2303 	umull	r2, r3, r2, r3
 800cd36:	099b      	lsrs	r3, r3, #6
 800cd38:	4a09      	ldr	r2, [pc, #36]	; (800cd60 <vPortSetupTimerInterrupt+0x44>)
 800cd3a:	3b01      	subs	r3, #1
 800cd3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cd3e:	4b04      	ldr	r3, [pc, #16]	; (800cd50 <vPortSetupTimerInterrupt+0x34>)
 800cd40:	2207      	movs	r2, #7
 800cd42:	601a      	str	r2, [r3, #0]
}
 800cd44:	bf00      	nop
 800cd46:	46bd      	mov	sp, r7
 800cd48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd4c:	4770      	bx	lr
 800cd4e:	bf00      	nop
 800cd50:	e000e010 	.word	0xe000e010
 800cd54:	e000e018 	.word	0xe000e018
 800cd58:	20000004 	.word	0x20000004
 800cd5c:	10624dd3 	.word	0x10624dd3
 800cd60:	e000e014 	.word	0xe000e014

0800cd64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cd64:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800cd74 <vPortEnableVFP+0x10>
 800cd68:	6801      	ldr	r1, [r0, #0]
 800cd6a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cd6e:	6001      	str	r1, [r0, #0]
 800cd70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cd72:	bf00      	nop
 800cd74:	e000ed88 	.word	0xe000ed88

0800cd78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cd78:	b480      	push	{r7}
 800cd7a:	b085      	sub	sp, #20
 800cd7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cd7e:	f3ef 8305 	mrs	r3, IPSR
 800cd82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	2b0f      	cmp	r3, #15
 800cd88:	d914      	bls.n	800cdb4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cd8a:	4a17      	ldr	r2, [pc, #92]	; (800cde8 <vPortValidateInterruptPriority+0x70>)
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	4413      	add	r3, r2
 800cd90:	781b      	ldrb	r3, [r3, #0]
 800cd92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cd94:	4b15      	ldr	r3, [pc, #84]	; (800cdec <vPortValidateInterruptPriority+0x74>)
 800cd96:	781b      	ldrb	r3, [r3, #0]
 800cd98:	7afa      	ldrb	r2, [r7, #11]
 800cd9a:	429a      	cmp	r2, r3
 800cd9c:	d20a      	bcs.n	800cdb4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800cd9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cda2:	f383 8811 	msr	BASEPRI, r3
 800cda6:	f3bf 8f6f 	isb	sy
 800cdaa:	f3bf 8f4f 	dsb	sy
 800cdae:	607b      	str	r3, [r7, #4]
}
 800cdb0:	bf00      	nop
 800cdb2:	e7fe      	b.n	800cdb2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800cdb4:	4b0e      	ldr	r3, [pc, #56]	; (800cdf0 <vPortValidateInterruptPriority+0x78>)
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800cdbc:	4b0d      	ldr	r3, [pc, #52]	; (800cdf4 <vPortValidateInterruptPriority+0x7c>)
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	429a      	cmp	r2, r3
 800cdc2:	d90a      	bls.n	800cdda <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800cdc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdc8:	f383 8811 	msr	BASEPRI, r3
 800cdcc:	f3bf 8f6f 	isb	sy
 800cdd0:	f3bf 8f4f 	dsb	sy
 800cdd4:	603b      	str	r3, [r7, #0]
}
 800cdd6:	bf00      	nop
 800cdd8:	e7fe      	b.n	800cdd8 <vPortValidateInterruptPriority+0x60>
	}
 800cdda:	bf00      	nop
 800cddc:	3714      	adds	r7, #20
 800cdde:	46bd      	mov	sp, r7
 800cde0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde4:	4770      	bx	lr
 800cde6:	bf00      	nop
 800cde8:	e000e3f0 	.word	0xe000e3f0
 800cdec:	20009414 	.word	0x20009414
 800cdf0:	e000ed0c 	.word	0xe000ed0c
 800cdf4:	20009418 	.word	0x20009418

0800cdf8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cdf8:	b580      	push	{r7, lr}
 800cdfa:	b088      	sub	sp, #32
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ce00:	2300      	movs	r3, #0
 800ce02:	617b      	str	r3, [r7, #20]

	/* The heap must be initialised before the first call to
	prvPortMalloc(). */
	configASSERT( pxEnd );
 800ce04:	4b4a      	ldr	r3, [pc, #296]	; (800cf30 <pvPortMalloc+0x138>)
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d10a      	bne.n	800ce22 <pvPortMalloc+0x2a>
	__asm volatile
 800ce0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce10:	f383 8811 	msr	BASEPRI, r3
 800ce14:	f3bf 8f6f 	isb	sy
 800ce18:	f3bf 8f4f 	dsb	sy
 800ce1c:	60fb      	str	r3, [r7, #12]
}
 800ce1e:	bf00      	nop
 800ce20:	e7fe      	b.n	800ce20 <pvPortMalloc+0x28>

	vTaskSuspendAll();
 800ce22:	f7fe fc81 	bl	800b728 <vTaskSuspendAll>
	{
		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ce26:	4b43      	ldr	r3, [pc, #268]	; (800cf34 <pvPortMalloc+0x13c>)
 800ce28:	681a      	ldr	r2, [r3, #0]
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	4013      	ands	r3, r2
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d172      	bne.n	800cf18 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d00d      	beq.n	800ce54 <pvPortMalloc+0x5c>
			{
				xWantedSize += xHeapStructSize;
 800ce38:	2208      	movs	r2, #8
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	4413      	add	r3, r2
 800ce3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	f003 0307 	and.w	r3, r3, #7
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d004      	beq.n	800ce54 <pvPortMalloc+0x5c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	f023 0307 	bic.w	r3, r3, #7
 800ce50:	3308      	adds	r3, #8
 800ce52:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d05e      	beq.n	800cf18 <pvPortMalloc+0x120>
 800ce5a:	4b37      	ldr	r3, [pc, #220]	; (800cf38 <pvPortMalloc+0x140>)
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	687a      	ldr	r2, [r7, #4]
 800ce60:	429a      	cmp	r2, r3
 800ce62:	d859      	bhi.n	800cf18 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ce64:	4b35      	ldr	r3, [pc, #212]	; (800cf3c <pvPortMalloc+0x144>)
 800ce66:	61bb      	str	r3, [r7, #24]
				pxBlock = xStart.pxNextFreeBlock;
 800ce68:	4b34      	ldr	r3, [pc, #208]	; (800cf3c <pvPortMalloc+0x144>)
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ce6e:	e004      	b.n	800ce7a <pvPortMalloc+0x82>
				{
					pxPreviousBlock = pxBlock;
 800ce70:	69fb      	ldr	r3, [r7, #28]
 800ce72:	61bb      	str	r3, [r7, #24]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ce74:	69fb      	ldr	r3, [r7, #28]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ce7a:	69fb      	ldr	r3, [r7, #28]
 800ce7c:	685b      	ldr	r3, [r3, #4]
 800ce7e:	687a      	ldr	r2, [r7, #4]
 800ce80:	429a      	cmp	r2, r3
 800ce82:	d903      	bls.n	800ce8c <pvPortMalloc+0x94>
 800ce84:	69fb      	ldr	r3, [r7, #28]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d1f1      	bne.n	800ce70 <pvPortMalloc+0x78>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ce8c:	4b28      	ldr	r3, [pc, #160]	; (800cf30 <pvPortMalloc+0x138>)
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	69fa      	ldr	r2, [r7, #28]
 800ce92:	429a      	cmp	r2, r3
 800ce94:	d040      	beq.n	800cf18 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ce96:	69bb      	ldr	r3, [r7, #24]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	2208      	movs	r2, #8
 800ce9c:	4413      	add	r3, r2
 800ce9e:	617b      	str	r3, [r7, #20]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800cea0:	69fb      	ldr	r3, [r7, #28]
 800cea2:	681a      	ldr	r2, [r3, #0]
 800cea4:	69bb      	ldr	r3, [r7, #24]
 800cea6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800cea8:	69fb      	ldr	r3, [r7, #28]
 800ceaa:	685a      	ldr	r2, [r3, #4]
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	1ad2      	subs	r2, r2, r3
 800ceb0:	2308      	movs	r3, #8
 800ceb2:	005b      	lsls	r3, r3, #1
 800ceb4:	429a      	cmp	r2, r3
 800ceb6:	d90f      	bls.n	800ced8 <pvPortMalloc+0xe0>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ceb8:	69fa      	ldr	r2, [r7, #28]
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	4413      	add	r3, r2
 800cebe:	613b      	str	r3, [r7, #16]

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cec0:	69fb      	ldr	r3, [r7, #28]
 800cec2:	685a      	ldr	r2, [r3, #4]
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	1ad2      	subs	r2, r2, r3
 800cec8:	693b      	ldr	r3, [r7, #16]
 800ceca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cecc:	69fb      	ldr	r3, [r7, #28]
 800cece:	687a      	ldr	r2, [r7, #4]
 800ced0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 800ced2:	6938      	ldr	r0, [r7, #16]
 800ced4:	f000 f89a 	bl	800d00c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ced8:	4b17      	ldr	r3, [pc, #92]	; (800cf38 <pvPortMalloc+0x140>)
 800ceda:	681a      	ldr	r2, [r3, #0]
 800cedc:	69fb      	ldr	r3, [r7, #28]
 800cede:	685b      	ldr	r3, [r3, #4]
 800cee0:	1ad3      	subs	r3, r2, r3
 800cee2:	4a15      	ldr	r2, [pc, #84]	; (800cf38 <pvPortMalloc+0x140>)
 800cee4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cee6:	4b14      	ldr	r3, [pc, #80]	; (800cf38 <pvPortMalloc+0x140>)
 800cee8:	681a      	ldr	r2, [r3, #0]
 800ceea:	4b15      	ldr	r3, [pc, #84]	; (800cf40 <pvPortMalloc+0x148>)
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	429a      	cmp	r2, r3
 800cef0:	d203      	bcs.n	800cefa <pvPortMalloc+0x102>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cef2:	4b11      	ldr	r3, [pc, #68]	; (800cf38 <pvPortMalloc+0x140>)
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	4a12      	ldr	r2, [pc, #72]	; (800cf40 <pvPortMalloc+0x148>)
 800cef8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cefa:	69fb      	ldr	r3, [r7, #28]
 800cefc:	685a      	ldr	r2, [r3, #4]
 800cefe:	4b0d      	ldr	r3, [pc, #52]	; (800cf34 <pvPortMalloc+0x13c>)
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	431a      	orrs	r2, r3
 800cf04:	69fb      	ldr	r3, [r7, #28]
 800cf06:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cf08:	69fb      	ldr	r3, [r7, #28]
 800cf0a:	2200      	movs	r2, #0
 800cf0c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800cf0e:	4b0d      	ldr	r3, [pc, #52]	; (800cf44 <pvPortMalloc+0x14c>)
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	3301      	adds	r3, #1
 800cf14:	4a0b      	ldr	r2, [pc, #44]	; (800cf44 <pvPortMalloc+0x14c>)
 800cf16:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cf18:	f7fe fc14 	bl	800b744 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800cf1c:	697b      	ldr	r3, [r7, #20]
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d101      	bne.n	800cf26 <pvPortMalloc+0x12e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800cf22:	f7f3 fb8a 	bl	800063a <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	return pvReturn;
 800cf26:	697b      	ldr	r3, [r7, #20]
}
 800cf28:	4618      	mov	r0, r3
 800cf2a:	3720      	adds	r7, #32
 800cf2c:	46bd      	mov	sp, r7
 800cf2e:	bd80      	pop	{r7, pc}
 800cf30:	20009424 	.word	0x20009424
 800cf34:	20009438 	.word	0x20009438
 800cf38:	20009428 	.word	0x20009428
 800cf3c:	2000941c 	.word	0x2000941c
 800cf40:	2000942c 	.word	0x2000942c
 800cf44:	20009430 	.word	0x20009430

0800cf48 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	b086      	sub	sp, #24
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d04d      	beq.n	800cff6 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800cf5a:	2308      	movs	r3, #8
 800cf5c:	425b      	negs	r3, r3
 800cf5e:	697a      	ldr	r2, [r7, #20]
 800cf60:	4413      	add	r3, r2
 800cf62:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800cf64:	697b      	ldr	r3, [r7, #20]
 800cf66:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800cf68:	693b      	ldr	r3, [r7, #16]
 800cf6a:	685a      	ldr	r2, [r3, #4]
 800cf6c:	4b24      	ldr	r3, [pc, #144]	; (800d000 <vPortFree+0xb8>)
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	4013      	ands	r3, r2
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d10a      	bne.n	800cf8c <vPortFree+0x44>
	__asm volatile
 800cf76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf7a:	f383 8811 	msr	BASEPRI, r3
 800cf7e:	f3bf 8f6f 	isb	sy
 800cf82:	f3bf 8f4f 	dsb	sy
 800cf86:	60fb      	str	r3, [r7, #12]
}
 800cf88:	bf00      	nop
 800cf8a:	e7fe      	b.n	800cf8a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cf8c:	693b      	ldr	r3, [r7, #16]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d00a      	beq.n	800cfaa <vPortFree+0x62>
	__asm volatile
 800cf94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf98:	f383 8811 	msr	BASEPRI, r3
 800cf9c:	f3bf 8f6f 	isb	sy
 800cfa0:	f3bf 8f4f 	dsb	sy
 800cfa4:	60bb      	str	r3, [r7, #8]
}
 800cfa6:	bf00      	nop
 800cfa8:	e7fe      	b.n	800cfa8 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cfaa:	693b      	ldr	r3, [r7, #16]
 800cfac:	685a      	ldr	r2, [r3, #4]
 800cfae:	4b14      	ldr	r3, [pc, #80]	; (800d000 <vPortFree+0xb8>)
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	4013      	ands	r3, r2
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d01e      	beq.n	800cff6 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800cfb8:	693b      	ldr	r3, [r7, #16]
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d11a      	bne.n	800cff6 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800cfc0:	693b      	ldr	r3, [r7, #16]
 800cfc2:	685a      	ldr	r2, [r3, #4]
 800cfc4:	4b0e      	ldr	r3, [pc, #56]	; (800d000 <vPortFree+0xb8>)
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	43db      	mvns	r3, r3
 800cfca:	401a      	ands	r2, r3
 800cfcc:	693b      	ldr	r3, [r7, #16]
 800cfce:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800cfd0:	f7fe fbaa 	bl	800b728 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800cfd4:	693b      	ldr	r3, [r7, #16]
 800cfd6:	685a      	ldr	r2, [r3, #4]
 800cfd8:	4b0a      	ldr	r3, [pc, #40]	; (800d004 <vPortFree+0xbc>)
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	4413      	add	r3, r2
 800cfde:	4a09      	ldr	r2, [pc, #36]	; (800d004 <vPortFree+0xbc>)
 800cfe0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800cfe2:	6938      	ldr	r0, [r7, #16]
 800cfe4:	f000 f812 	bl	800d00c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800cfe8:	4b07      	ldr	r3, [pc, #28]	; (800d008 <vPortFree+0xc0>)
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	3301      	adds	r3, #1
 800cfee:	4a06      	ldr	r2, [pc, #24]	; (800d008 <vPortFree+0xc0>)
 800cff0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800cff2:	f7fe fba7 	bl	800b744 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800cff6:	bf00      	nop
 800cff8:	3718      	adds	r7, #24
 800cffa:	46bd      	mov	sp, r7
 800cffc:	bd80      	pop	{r7, pc}
 800cffe:	bf00      	nop
 800d000:	20009438 	.word	0x20009438
 800d004:	20009428 	.word	0x20009428
 800d008:	20009434 	.word	0x20009434

0800d00c <prvInsertBlockIntoFreeList>:
	return xMinimumEverFreeBytesRemaining;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d00c:	b480      	push	{r7}
 800d00e:	b085      	sub	sp, #20
 800d010:	af00      	add	r7, sp, #0
 800d012:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d014:	4b28      	ldr	r3, [pc, #160]	; (800d0b8 <prvInsertBlockIntoFreeList+0xac>)
 800d016:	60fb      	str	r3, [r7, #12]
 800d018:	e002      	b.n	800d020 <prvInsertBlockIntoFreeList+0x14>
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	60fb      	str	r3, [r7, #12]
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	687a      	ldr	r2, [r7, #4]
 800d026:	429a      	cmp	r2, r3
 800d028:	d8f7      	bhi.n	800d01a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	685b      	ldr	r3, [r3, #4]
 800d032:	68ba      	ldr	r2, [r7, #8]
 800d034:	4413      	add	r3, r2
 800d036:	687a      	ldr	r2, [r7, #4]
 800d038:	429a      	cmp	r2, r3
 800d03a:	d108      	bne.n	800d04e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	685a      	ldr	r2, [r3, #4]
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	685b      	ldr	r3, [r3, #4]
 800d044:	441a      	add	r2, r3
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	685b      	ldr	r3, [r3, #4]
 800d056:	68ba      	ldr	r2, [r7, #8]
 800d058:	441a      	add	r2, r3
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	429a      	cmp	r2, r3
 800d060:	d118      	bne.n	800d094 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	681a      	ldr	r2, [r3, #0]
 800d066:	4b15      	ldr	r3, [pc, #84]	; (800d0bc <prvInsertBlockIntoFreeList+0xb0>)
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	429a      	cmp	r2, r3
 800d06c:	d00d      	beq.n	800d08a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	685a      	ldr	r2, [r3, #4]
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	685b      	ldr	r3, [r3, #4]
 800d078:	441a      	add	r2, r3
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	681a      	ldr	r2, [r3, #0]
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	601a      	str	r2, [r3, #0]
 800d088:	e008      	b.n	800d09c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d08a:	4b0c      	ldr	r3, [pc, #48]	; (800d0bc <prvInsertBlockIntoFreeList+0xb0>)
 800d08c:	681a      	ldr	r2, [r3, #0]
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	601a      	str	r2, [r3, #0]
 800d092:	e003      	b.n	800d09c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	681a      	ldr	r2, [r3, #0]
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d09c:	68fa      	ldr	r2, [r7, #12]
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	429a      	cmp	r2, r3
 800d0a2:	d002      	beq.n	800d0aa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	687a      	ldr	r2, [r7, #4]
 800d0a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d0aa:	bf00      	nop
 800d0ac:	3714      	adds	r7, #20
 800d0ae:	46bd      	mov	sp, r7
 800d0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b4:	4770      	bx	lr
 800d0b6:	bf00      	nop
 800d0b8:	2000941c 	.word	0x2000941c
 800d0bc:	20009424 	.word	0x20009424

0800d0c0 <vPortDefineHeapRegions>:
/*-----------------------------------------------------------*/

void vPortDefineHeapRegions( const HeapRegion_t * const pxHeapRegions )
{
 800d0c0:	b480      	push	{r7}
 800d0c2:	b08f      	sub	sp, #60	; 0x3c
 800d0c4:	af00      	add	r7, sp, #0
 800d0c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxFirstFreeBlockInRegion = NULL, *pxPreviousFreeBlock;
 800d0c8:	2300      	movs	r3, #0
 800d0ca:	623b      	str	r3, [r7, #32]
size_t xAlignedHeap;
size_t xTotalRegionSize, xTotalHeapSize = 0;
 800d0cc:	2300      	movs	r3, #0
 800d0ce:	633b      	str	r3, [r7, #48]	; 0x30
BaseType_t xDefinedRegions = 0;
 800d0d0:	2300      	movs	r3, #0
 800d0d2:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xAddress;
const HeapRegion_t *pxHeapRegion;

	/* Can only call once! */
	configASSERT( pxEnd == NULL );
 800d0d4:	4b5a      	ldr	r3, [pc, #360]	; (800d240 <vPortDefineHeapRegions+0x180>)
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d00a      	beq.n	800d0f2 <vPortDefineHeapRegions+0x32>
	__asm volatile
 800d0dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0e0:	f383 8811 	msr	BASEPRI, r3
 800d0e4:	f3bf 8f6f 	isb	sy
 800d0e8:	f3bf 8f4f 	dsb	sy
 800d0ec:	617b      	str	r3, [r7, #20]
}
 800d0ee:	bf00      	nop
 800d0f0:	e7fe      	b.n	800d0f0 <vPortDefineHeapRegions+0x30>

	pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 800d0f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0f4:	00db      	lsls	r3, r3, #3
 800d0f6:	687a      	ldr	r2, [r7, #4]
 800d0f8:	4413      	add	r3, r2
 800d0fa:	627b      	str	r3, [r7, #36]	; 0x24

	while( pxHeapRegion->xSizeInBytes > 0 )
 800d0fc:	e07d      	b.n	800d1fa <vPortDefineHeapRegions+0x13a>
	{
		xTotalRegionSize = pxHeapRegion->xSizeInBytes;
 800d0fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d100:	685b      	ldr	r3, [r3, #4]
 800d102:	637b      	str	r3, [r7, #52]	; 0x34

		/* Ensure the heap region starts on a correctly aligned boundary. */
		xAddress = ( size_t ) pxHeapRegion->pucStartAddress;
 800d104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	62bb      	str	r3, [r7, #40]	; 0x28
		if( ( xAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d10a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d10c:	f003 0307 	and.w	r3, r3, #7
 800d110:	2b00      	cmp	r3, #0
 800d112:	d00e      	beq.n	800d132 <vPortDefineHeapRegions+0x72>
		{
			xAddress += ( portBYTE_ALIGNMENT - 1 );
 800d114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d116:	3307      	adds	r3, #7
 800d118:	62bb      	str	r3, [r7, #40]	; 0x28
			xAddress &= ~portBYTE_ALIGNMENT_MASK;
 800d11a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d11c:	f023 0307 	bic.w	r3, r3, #7
 800d120:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Adjust the size for the bytes lost to alignment. */
			xTotalRegionSize -= xAddress - ( size_t ) pxHeapRegion->pucStartAddress;
 800d122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d124:	681b      	ldr	r3, [r3, #0]
 800d126:	461a      	mov	r2, r3
 800d128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d12a:	1ad3      	subs	r3, r2, r3
 800d12c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d12e:	4413      	add	r3, r2
 800d130:	637b      	str	r3, [r7, #52]	; 0x34
		}

		xAlignedHeap = xAddress;
 800d132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d134:	61fb      	str	r3, [r7, #28]

		/* Set xStart if it has not already been set. */
		if( xDefinedRegions == 0 )
 800d136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d106      	bne.n	800d14a <vPortDefineHeapRegions+0x8a>
		{
			/* xStart is used to hold a pointer to the first item in the list of
			free blocks.  The void cast is used to prevent compiler warnings. */
			xStart.pxNextFreeBlock = ( BlockLink_t * ) xAlignedHeap;
 800d13c:	69fb      	ldr	r3, [r7, #28]
 800d13e:	4a41      	ldr	r2, [pc, #260]	; (800d244 <vPortDefineHeapRegions+0x184>)
 800d140:	6013      	str	r3, [r2, #0]
			xStart.xBlockSize = ( size_t ) 0;
 800d142:	4b40      	ldr	r3, [pc, #256]	; (800d244 <vPortDefineHeapRegions+0x184>)
 800d144:	2200      	movs	r2, #0
 800d146:	605a      	str	r2, [r3, #4]
 800d148:	e01f      	b.n	800d18a <vPortDefineHeapRegions+0xca>
		}
		else
		{
			/* Should only get here if one region has already been added to the
			heap. */
			configASSERT( pxEnd != NULL );
 800d14a:	4b3d      	ldr	r3, [pc, #244]	; (800d240 <vPortDefineHeapRegions+0x180>)
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d10a      	bne.n	800d168 <vPortDefineHeapRegions+0xa8>
	__asm volatile
 800d152:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d156:	f383 8811 	msr	BASEPRI, r3
 800d15a:	f3bf 8f6f 	isb	sy
 800d15e:	f3bf 8f4f 	dsb	sy
 800d162:	613b      	str	r3, [r7, #16]
}
 800d164:	bf00      	nop
 800d166:	e7fe      	b.n	800d166 <vPortDefineHeapRegions+0xa6>

			/* Check blocks are passed in with increasing start addresses. */
			configASSERT( xAddress > ( size_t ) pxEnd );
 800d168:	4b35      	ldr	r3, [pc, #212]	; (800d240 <vPortDefineHeapRegions+0x180>)
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	461a      	mov	r2, r3
 800d16e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d170:	4293      	cmp	r3, r2
 800d172:	d80a      	bhi.n	800d18a <vPortDefineHeapRegions+0xca>
	__asm volatile
 800d174:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d178:	f383 8811 	msr	BASEPRI, r3
 800d17c:	f3bf 8f6f 	isb	sy
 800d180:	f3bf 8f4f 	dsb	sy
 800d184:	60fb      	str	r3, [r7, #12]
}
 800d186:	bf00      	nop
 800d188:	e7fe      	b.n	800d188 <vPortDefineHeapRegions+0xc8>
		}

		/* Remember the location of the end marker in the previous region, if
		any. */
		pxPreviousFreeBlock = pxEnd;
 800d18a:	4b2d      	ldr	r3, [pc, #180]	; (800d240 <vPortDefineHeapRegions+0x180>)
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	61bb      	str	r3, [r7, #24]

		/* pxEnd is used to mark the end of the list of free blocks and is
		inserted at the end of the region space. */
		xAddress = xAlignedHeap + xTotalRegionSize;
 800d190:	69fa      	ldr	r2, [r7, #28]
 800d192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d194:	4413      	add	r3, r2
 800d196:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress -= xHeapStructSize;
 800d198:	2208      	movs	r2, #8
 800d19a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d19c:	1a9b      	subs	r3, r3, r2
 800d19e:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress &= ~portBYTE_ALIGNMENT_MASK;
 800d1a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1a2:	f023 0307 	bic.w	r3, r3, #7
 800d1a6:	62bb      	str	r3, [r7, #40]	; 0x28
		pxEnd = ( BlockLink_t * ) xAddress;
 800d1a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1aa:	4a25      	ldr	r2, [pc, #148]	; (800d240 <vPortDefineHeapRegions+0x180>)
 800d1ac:	6013      	str	r3, [r2, #0]
		pxEnd->xBlockSize = 0;
 800d1ae:	4b24      	ldr	r3, [pc, #144]	; (800d240 <vPortDefineHeapRegions+0x180>)
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	2200      	movs	r2, #0
 800d1b4:	605a      	str	r2, [r3, #4]
		pxEnd->pxNextFreeBlock = NULL;
 800d1b6:	4b22      	ldr	r3, [pc, #136]	; (800d240 <vPortDefineHeapRegions+0x180>)
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	2200      	movs	r2, #0
 800d1bc:	601a      	str	r2, [r3, #0]

		/* To start with there is a single free block in this region that is
		sized to take up the entire heap region minus the space taken by the
		free block structure. */
		pxFirstFreeBlockInRegion = ( BlockLink_t * ) xAlignedHeap;
 800d1be:	69fb      	ldr	r3, [r7, #28]
 800d1c0:	623b      	str	r3, [r7, #32]
		pxFirstFreeBlockInRegion->xBlockSize = xAddress - ( size_t ) pxFirstFreeBlockInRegion;
 800d1c2:	6a3b      	ldr	r3, [r7, #32]
 800d1c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d1c6:	1ad2      	subs	r2, r2, r3
 800d1c8:	6a3b      	ldr	r3, [r7, #32]
 800d1ca:	605a      	str	r2, [r3, #4]
		pxFirstFreeBlockInRegion->pxNextFreeBlock = pxEnd;
 800d1cc:	4b1c      	ldr	r3, [pc, #112]	; (800d240 <vPortDefineHeapRegions+0x180>)
 800d1ce:	681a      	ldr	r2, [r3, #0]
 800d1d0:	6a3b      	ldr	r3, [r7, #32]
 800d1d2:	601a      	str	r2, [r3, #0]

		/* If this is not the first region that makes up the entire heap space
		then link the previous region to this region. */
		if( pxPreviousFreeBlock != NULL )
 800d1d4:	69bb      	ldr	r3, [r7, #24]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d002      	beq.n	800d1e0 <vPortDefineHeapRegions+0x120>
		{
			pxPreviousFreeBlock->pxNextFreeBlock = pxFirstFreeBlockInRegion;
 800d1da:	69bb      	ldr	r3, [r7, #24]
 800d1dc:	6a3a      	ldr	r2, [r7, #32]
 800d1de:	601a      	str	r2, [r3, #0]
		}

		xTotalHeapSize += pxFirstFreeBlockInRegion->xBlockSize;
 800d1e0:	6a3b      	ldr	r3, [r7, #32]
 800d1e2:	685b      	ldr	r3, [r3, #4]
 800d1e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d1e6:	4413      	add	r3, r2
 800d1e8:	633b      	str	r3, [r7, #48]	; 0x30

		/* Move onto the next HeapRegion_t structure. */
		xDefinedRegions++;
 800d1ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1ec:	3301      	adds	r3, #1
 800d1ee:	62fb      	str	r3, [r7, #44]	; 0x2c
		pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 800d1f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1f2:	00db      	lsls	r3, r3, #3
 800d1f4:	687a      	ldr	r2, [r7, #4]
 800d1f6:	4413      	add	r3, r2
 800d1f8:	627b      	str	r3, [r7, #36]	; 0x24
	while( pxHeapRegion->xSizeInBytes > 0 )
 800d1fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1fc:	685b      	ldr	r3, [r3, #4]
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	f47f af7d 	bne.w	800d0fe <vPortDefineHeapRegions+0x3e>
	}

	xMinimumEverFreeBytesRemaining = xTotalHeapSize;
 800d204:	4a10      	ldr	r2, [pc, #64]	; (800d248 <vPortDefineHeapRegions+0x188>)
 800d206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d208:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = xTotalHeapSize;
 800d20a:	4a10      	ldr	r2, [pc, #64]	; (800d24c <vPortDefineHeapRegions+0x18c>)
 800d20c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d20e:	6013      	str	r3, [r2, #0]

	/* Check something was actually defined before it is accessed. */
	configASSERT( xTotalHeapSize );
 800d210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d212:	2b00      	cmp	r3, #0
 800d214:	d10a      	bne.n	800d22c <vPortDefineHeapRegions+0x16c>
	__asm volatile
 800d216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d21a:	f383 8811 	msr	BASEPRI, r3
 800d21e:	f3bf 8f6f 	isb	sy
 800d222:	f3bf 8f4f 	dsb	sy
 800d226:	60bb      	str	r3, [r7, #8]
}
 800d228:	bf00      	nop
 800d22a:	e7fe      	b.n	800d22a <vPortDefineHeapRegions+0x16a>

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d22c:	4b08      	ldr	r3, [pc, #32]	; (800d250 <vPortDefineHeapRegions+0x190>)
 800d22e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d232:	601a      	str	r2, [r3, #0]
}
 800d234:	bf00      	nop
 800d236:	373c      	adds	r7, #60	; 0x3c
 800d238:	46bd      	mov	sp, r7
 800d23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d23e:	4770      	bx	lr
 800d240:	20009424 	.word	0x20009424
 800d244:	2000941c 	.word	0x2000941c
 800d248:	2000942c 	.word	0x2000942c
 800d24c:	20009428 	.word	0x20009428
 800d250:	20009438 	.word	0x20009438

0800d254 <__libc_init_array>:
 800d254:	b570      	push	{r4, r5, r6, lr}
 800d256:	4d0d      	ldr	r5, [pc, #52]	; (800d28c <__libc_init_array+0x38>)
 800d258:	4c0d      	ldr	r4, [pc, #52]	; (800d290 <__libc_init_array+0x3c>)
 800d25a:	1b64      	subs	r4, r4, r5
 800d25c:	10a4      	asrs	r4, r4, #2
 800d25e:	2600      	movs	r6, #0
 800d260:	42a6      	cmp	r6, r4
 800d262:	d109      	bne.n	800d278 <__libc_init_array+0x24>
 800d264:	4d0b      	ldr	r5, [pc, #44]	; (800d294 <__libc_init_array+0x40>)
 800d266:	4c0c      	ldr	r4, [pc, #48]	; (800d298 <__libc_init_array+0x44>)
 800d268:	f000 f82e 	bl	800d2c8 <_init>
 800d26c:	1b64      	subs	r4, r4, r5
 800d26e:	10a4      	asrs	r4, r4, #2
 800d270:	2600      	movs	r6, #0
 800d272:	42a6      	cmp	r6, r4
 800d274:	d105      	bne.n	800d282 <__libc_init_array+0x2e>
 800d276:	bd70      	pop	{r4, r5, r6, pc}
 800d278:	f855 3b04 	ldr.w	r3, [r5], #4
 800d27c:	4798      	blx	r3
 800d27e:	3601      	adds	r6, #1
 800d280:	e7ee      	b.n	800d260 <__libc_init_array+0xc>
 800d282:	f855 3b04 	ldr.w	r3, [r5], #4
 800d286:	4798      	blx	r3
 800d288:	3601      	adds	r6, #1
 800d28a:	e7f2      	b.n	800d272 <__libc_init_array+0x1e>
 800d28c:	0800d43c 	.word	0x0800d43c
 800d290:	0800d43c 	.word	0x0800d43c
 800d294:	0800d43c 	.word	0x0800d43c
 800d298:	0800d440 	.word	0x0800d440

0800d29c <memcpy>:
 800d29c:	440a      	add	r2, r1
 800d29e:	4291      	cmp	r1, r2
 800d2a0:	f100 33ff 	add.w	r3, r0, #4294967295
 800d2a4:	d100      	bne.n	800d2a8 <memcpy+0xc>
 800d2a6:	4770      	bx	lr
 800d2a8:	b510      	push	{r4, lr}
 800d2aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d2ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d2b2:	4291      	cmp	r1, r2
 800d2b4:	d1f9      	bne.n	800d2aa <memcpy+0xe>
 800d2b6:	bd10      	pop	{r4, pc}

0800d2b8 <memset>:
 800d2b8:	4402      	add	r2, r0
 800d2ba:	4603      	mov	r3, r0
 800d2bc:	4293      	cmp	r3, r2
 800d2be:	d100      	bne.n	800d2c2 <memset+0xa>
 800d2c0:	4770      	bx	lr
 800d2c2:	f803 1b01 	strb.w	r1, [r3], #1
 800d2c6:	e7f9      	b.n	800d2bc <memset+0x4>

0800d2c8 <_init>:
 800d2c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2ca:	bf00      	nop
 800d2cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d2ce:	bc08      	pop	{r3}
 800d2d0:	469e      	mov	lr, r3
 800d2d2:	4770      	bx	lr

0800d2d4 <_fini>:
 800d2d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2d6:	bf00      	nop
 800d2d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d2da:	bc08      	pop	{r3}
 800d2dc:	469e      	mov	lr, r3
 800d2de:	4770      	bx	lr
