# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../guia_08.srcs/sources_1/new/satGen.vhd" \
"../../../../guia_08.srcs/sim_1/new/satGen_tb.vhd" \

# Do not sort compile order
nosort
