$date
  Tue Dec 20 15:57:43 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module gt2_tb $end
$var reg 2 ! test_in0[1:0] $end
$var reg 2 " test_in1[1:0] $end
$var reg 1 # test_out $end
$scope module uut $end
$var reg 2 $ a[1:0] $end
$var reg 2 % b[1:0] $end
$var reg 1 & y $end
$var reg 1 ' p0 $end
$var reg 1 ( p1 $end
$var reg 1 ) p2 $end
$var reg 1 * p3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00 !
b00 "
0#
b00 $
b00 %
0&
0'
0(
0)
U*
#200000000
b01 "
b01 %
#400000000
b10 "
b10 %
#600000000
b11 "
b11 %
#800000000
b01 !
b00 "
1#
b01 $
b00 %
1&
1(
#1000000000
b01 "
0#
b01 %
0&
0(
#1200000000
b10 "
b10 %
#1400000000
b11 "
b11 %
#1600000000
b10 !
b00 "
1#
b10 $
b00 %
1&
1'
#1800000000
b01 "
b01 %
#2000000000
b10 "
0#
b10 %
0&
0'
#2200000000
b11 "
b11 %
#2400000000
b11 !
b00 "
1#
b11 $
b00 %
1&
1'
1(
1)
#2600000000
b01 "
b01 %
0(
0)
#2800000000
b10 "
b10 %
0'
1)
#3000000000
b11 "
0#
b11 %
0&
0)
#3200000000
