{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 01 21:35:16 2020 " "Info: Processing started: Wed Jan 01 21:35:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ram~104 " "Warning: Node \"ram~104\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~72 " "Warning: Node \"ram~72\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~88 " "Warning: Node \"ram~88\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~120 " "Warning: Node \"ram~120\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~68 " "Warning: Node \"ram~68\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~84 " "Warning: Node \"ram~84\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~100 " "Warning: Node \"ram~100\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~116 " "Warning: Node \"ram~116\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~96 " "Warning: Node \"ram~96\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~64 " "Warning: Node \"ram~64\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~112 " "Warning: Node \"ram~112\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~80 " "Warning: Node \"ram~80\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~76 " "Warning: Node \"ram~76\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~92 " "Warning: Node \"ram~92\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~108 " "Warning: Node \"ram~108\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~124 " "Warning: Node \"ram~124\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~36 " "Warning: Node \"ram~36\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~32 " "Warning: Node \"ram~32\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~44 " "Warning: Node \"ram~44\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~40 " "Warning: Node \"ram~40\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~24 " "Warning: Node \"ram~24\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~16 " "Warning: Node \"ram~16\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~20 " "Warning: Node \"ram~20\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~28 " "Warning: Node \"ram~28\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~4 " "Warning: Node \"ram~4\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~0 " "Warning: Node \"ram~0\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~12 " "Warning: Node \"ram~12\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~8 " "Warning: Node \"ram~8\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~48 " "Warning: Node \"ram~48\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~56 " "Warning: Node \"ram~56\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~52 " "Warning: Node \"ram~52\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~60 " "Warning: Node \"ram~60\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~69 " "Warning: Node \"ram~69\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~101 " "Warning: Node \"ram~101\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~117 " "Warning: Node \"ram~117\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~85 " "Warning: Node \"ram~85\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~73 " "Warning: Node \"ram~73\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~89 " "Warning: Node \"ram~89\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~105 " "Warning: Node \"ram~105\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~121 " "Warning: Node \"ram~121\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~65 " "Warning: Node \"ram~65\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~81 " "Warning: Node \"ram~81\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~113 " "Warning: Node \"ram~113\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~97 " "Warning: Node \"ram~97\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~109 " "Warning: Node \"ram~109\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~77 " "Warning: Node \"ram~77\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~93 " "Warning: Node \"ram~93\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~125 " "Warning: Node \"ram~125\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~17 " "Warning: Node \"ram~17\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~21 " "Warning: Node \"ram~21\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~25 " "Warning: Node \"ram~25\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~29 " "Warning: Node \"ram~29\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~41 " "Warning: Node \"ram~41\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~33 " "Warning: Node \"ram~33\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~45 " "Warning: Node \"ram~45\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~37 " "Warning: Node \"ram~37\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~1 " "Warning: Node \"ram~1\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~9 " "Warning: Node \"ram~9\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~13 " "Warning: Node \"ram~13\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~5 " "Warning: Node \"ram~5\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~53 " "Warning: Node \"ram~53\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~49 " "Warning: Node \"ram~49\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~57 " "Warning: Node \"ram~57\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~61 " "Warning: Node \"ram~61\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~106 " "Warning: Node \"ram~106\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~74 " "Warning: Node \"ram~74\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~90 " "Warning: Node \"ram~90\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~122 " "Warning: Node \"ram~122\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~86 " "Warning: Node \"ram~86\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~70 " "Warning: Node \"ram~70\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~118 " "Warning: Node \"ram~118\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~102 " "Warning: Node \"ram~102\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~98 " "Warning: Node \"ram~98\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~66 " "Warning: Node \"ram~66\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~82 " "Warning: Node \"ram~82\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~114 " "Warning: Node \"ram~114\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~78 " "Warning: Node \"ram~78\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~94 " "Warning: Node \"ram~94\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~126 " "Warning: Node \"ram~126\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~110 " "Warning: Node \"ram~110\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~34 " "Warning: Node \"ram~34\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~38 " "Warning: Node \"ram~38\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~42 " "Warning: Node \"ram~42\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~46 " "Warning: Node \"ram~46\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~18 " "Warning: Node \"ram~18\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~26 " "Warning: Node \"ram~26\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~30 " "Warning: Node \"ram~30\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~22 " "Warning: Node \"ram~22\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~2 " "Warning: Node \"ram~2\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~6 " "Warning: Node \"ram~6\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~10 " "Warning: Node \"ram~10\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~14 " "Warning: Node \"ram~14\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~58 " "Warning: Node \"ram~58\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~50 " "Warning: Node \"ram~50\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~54 " "Warning: Node \"ram~54\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~62 " "Warning: Node \"ram~62\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~71 " "Warning: Node \"ram~71\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~103 " "Warning: Node \"ram~103\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~87 " "Warning: Node \"ram~87\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~119 " "Warning: Node \"ram~119\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~91 " "Warning: Node \"ram~91\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~75 " "Warning: Node \"ram~75\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~123 " "Warning: Node \"ram~123\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~107 " "Warning: Node \"ram~107\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~67 " "Warning: Node \"ram~67\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~83 " "Warning: Node \"ram~83\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~99 " "Warning: Node \"ram~99\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~115 " "Warning: Node \"ram~115\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~111 " "Warning: Node \"ram~111\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~79 " "Warning: Node \"ram~79\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~127 " "Warning: Node \"ram~127\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~95 " "Warning: Node \"ram~95\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~19 " "Warning: Node \"ram~19\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~23 " "Warning: Node \"ram~23\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~31 " "Warning: Node \"ram~31\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~27 " "Warning: Node \"ram~27\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~35 " "Warning: Node \"ram~35\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~43 " "Warning: Node \"ram~43\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~47 " "Warning: Node \"ram~47\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~39 " "Warning: Node \"ram~39\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~11 " "Warning: Node \"ram~11\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~3 " "Warning: Node \"ram~3\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~7 " "Warning: Node \"ram~7\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~15 " "Warning: Node \"ram~15\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~51 " "Warning: Node \"ram~51\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~55 " "Warning: Node \"ram~55\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~63 " "Warning: Node \"ram~63\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram~59 " "Warning: Node \"ram~59\" is a latch" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "CS " "Info: Assuming node \"CS\" is a latch enable. Will not compute fmax for this pin." {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "addr\[3\] " "Info: Assuming node \"addr\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "addr\[2\] " "Info: Assuming node \"addr\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "addr\[0\] " "Info: Assuming node \"addr\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "addr\[1\] " "Info: Assuming node \"addr\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "RW " "Info: Assuming node \"RW\" is a latch enable. Will not compute fmax for this pin." {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "addr\[4\] " "Info: Assuming node \"addr\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "48 " "Warning: Found 48 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "rtl~15 " "Info: Detected gated clock \"rtl~15\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~12 " "Info: Detected gated clock \"rtl~12\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~13 " "Info: Detected gated clock \"rtl~13\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~14 " "Info: Detected gated clock \"rtl~14\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~11 " "Info: Detected gated clock \"rtl~11\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~8 " "Info: Detected gated clock \"rtl~8\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~10 " "Info: Detected gated clock \"rtl~10\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~9 " "Info: Detected gated clock \"rtl~9\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~7 " "Info: Detected gated clock \"rtl~7\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~4 " "Info: Detected gated clock \"rtl~4\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~6 " "Info: Detected gated clock \"rtl~6\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~5 " "Info: Detected gated clock \"rtl~5\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~0 " "Info: Detected gated clock \"rtl~0\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~3 " "Info: Detected gated clock \"rtl~3\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~2 " "Info: Detected gated clock \"rtl~2\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~1 " "Info: Detected gated clock \"rtl~1\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~223 " "Info: Detected gated clock \"ram~223\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~223" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~220 " "Info: Detected gated clock \"ram~220\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~220" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~31 " "Info: Detected gated clock \"rtl~31\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~28 " "Info: Detected gated clock \"rtl~28\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~221 " "Info: Detected gated clock \"ram~221\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~221" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~222 " "Info: Detected gated clock \"ram~222\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~222" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~29 " "Info: Detected gated clock \"rtl~29\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~30 " "Info: Detected gated clock \"rtl~30\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~216 " "Info: Detected gated clock \"ram~216\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~216" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~219 " "Info: Detected gated clock \"ram~219\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~219" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~24 " "Info: Detected gated clock \"rtl~24\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~27 " "Info: Detected gated clock \"rtl~27\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~218 " "Info: Detected gated clock \"ram~218\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~218" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~217 " "Info: Detected gated clock \"ram~217\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~217" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~26 " "Info: Detected gated clock \"rtl~26\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~25 " "Info: Detected gated clock \"rtl~25\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~212 " "Info: Detected gated clock \"ram~212\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~212" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~215 " "Info: Detected gated clock \"ram~215\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~215" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~20 " "Info: Detected gated clock \"rtl~20\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~23 " "Info: Detected gated clock \"rtl~23\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~213 " "Info: Detected gated clock \"ram~213\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~213" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~214 " "Info: Detected gated clock \"ram~214\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~214" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~21 " "Info: Detected gated clock \"rtl~21\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~22 " "Info: Detected gated clock \"rtl~22\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~211 " "Info: Detected gated clock \"ram~211\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~211" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~208 " "Info: Detected gated clock \"ram~208\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~208" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~19 " "Info: Detected gated clock \"rtl~19\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~16 " "Info: Detected gated clock \"rtl~16\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~210 " "Info: Detected gated clock \"ram~210\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~210" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram~209 " "Info: Detected gated clock \"ram~209\" as buffer" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram~209" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~18 " "Info: Detected gated clock \"rtl~18\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~17 " "Info: Detected gated clock \"rtl~17\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ram~7 data_in\[3\] CS 5.031 ns register " "Info: tsu for register \"ram~7\" (data pin = \"data_in\[3\]\", clock pin = \"CS\") is 5.031 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.822 ns + Longest pin register " "Info: + Longest pin to register delay is 6.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns data_in\[3\] 1 PIN PIN_G15 32 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G15; Fanout = 32; PIN Node = 'data_in\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[3] } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.721 ns) + CELL(0.271 ns) 6.822 ns ram~7 2 REG LCCOMB_X47_Y33_N12 1 " "Info: 2: + IC(5.721 ns) + CELL(0.271 ns) = 6.822 ns; Loc. = LCCOMB_X47_Y33_N12; Fanout = 1; REG Node = 'ram~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.992 ns" { data_in[3] ram~7 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.101 ns ( 16.14 % ) " "Info: Total cell delay = 1.101 ns ( 16.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.721 ns ( 83.86 % ) " "Info: Total interconnect delay = 5.721 ns ( 83.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.822 ns" { data_in[3] ram~7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.822 ns" { data_in[3] {} data_in[3]~combout {} ram~7 {} } { 0.000ns 0.000ns 5.721ns } { 0.000ns 0.830ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.884 ns + " "Info: + Micro setup delay of destination is 0.884 ns" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CS destination 2.675 ns - Shortest register " "Info: - Shortest clock path from clock \"CS\" to destination register is 2.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns CS 1 CLK PIN_A18 37 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_A18; Fanout = 37; CLK Node = 'CS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.275 ns) 2.258 ns rtl~9 2 COMB LCCOMB_X47_Y33_N18 4 " "Info: 2: + IC(1.133 ns) + CELL(0.275 ns) = 2.258 ns; Loc. = LCCOMB_X47_Y33_N18; Fanout = 4; COMB Node = 'rtl~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { CS rtl~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 2.675 ns ram~7 3 REG LCCOMB_X47_Y33_N12 1 " "Info: 3: + IC(0.267 ns) + CELL(0.150 ns) = 2.675 ns; Loc. = LCCOMB_X47_Y33_N12; Fanout = 1; REG Node = 'ram~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { rtl~9 ram~7 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.275 ns ( 47.66 % ) " "Info: Total cell delay = 1.275 ns ( 47.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 52.34 % ) " "Info: Total interconnect delay = 1.400 ns ( 52.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CS rtl~9 ram~7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CS {} CS~combout {} rtl~9 {} ram~7 {} } { 0.000ns 0.000ns 1.133ns 0.267ns } { 0.000ns 0.850ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.822 ns" { data_in[3] ram~7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.822 ns" { data_in[3] {} data_in[3]~combout {} ram~7 {} } { 0.000ns 0.000ns 5.721ns } { 0.000ns 0.830ns 0.271ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CS rtl~9 ram~7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CS {} CS~combout {} rtl~9 {} ram~7 {} } { 0.000ns 0.000ns 1.133ns 0.267ns } { 0.000ns 0.850ns 0.275ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "addr\[3\] data_out\[1\] ram~1 16.457 ns register " "Info: tco from clock \"addr\[3\]\" to destination pin \"data_out\[1\]\" through register \"ram~1\" is 16.457 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "addr\[3\] source 8.151 ns + Longest register " "Info: + Longest clock path from clock \"addr\[3\]\" to source register is 8.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns addr\[3\] 1 CLK PIN_D13 46 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 46; CLK Node = 'addr\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[3] } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.371 ns) 2.938 ns ram~218 2 COMB LCCOMB_X46_Y33_N22 2 " "Info: 2: + IC(1.588 ns) + CELL(0.371 ns) = 2.938 ns; Loc. = LCCOMB_X46_Y33_N22; Fanout = 2; COMB Node = 'ram~218'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { addr[3] ram~218 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.436 ns) 4.148 ns rtl~10 3 COMB LCCOMB_X46_Y31_N12 1 " "Info: 3: + IC(0.774 ns) + CELL(0.436 ns) = 4.148 ns; Loc. = LCCOMB_X46_Y31_N12; Fanout = 1; COMB Node = 'rtl~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { ram~218 rtl~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.411 ns) + CELL(0.000 ns) 6.559 ns rtl~10clkctrl 4 COMB CLKCTRL_G13 4 " "Info: 4: + IC(2.411 ns) + CELL(0.000 ns) = 6.559 ns; Loc. = CLKCTRL_G13; Fanout = 4; COMB Node = 'rtl~10clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.411 ns" { rtl~10 rtl~10clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.275 ns) 8.151 ns ram~1 5 REG LCCOMB_X45_Y27_N12 1 " "Info: 5: + IC(1.317 ns) + CELL(0.275 ns) = 8.151 ns; Loc. = LCCOMB_X45_Y27_N12; Fanout = 1; REG Node = 'ram~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { rtl~10clkctrl ram~1 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.061 ns ( 25.29 % ) " "Info: Total cell delay = 2.061 ns ( 25.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.090 ns ( 74.71 % ) " "Info: Total interconnect delay = 6.090 ns ( 74.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.151 ns" { addr[3] ram~218 rtl~10 rtl~10clkctrl ram~1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.151 ns" { addr[3] {} addr[3]~combout {} ram~218 {} rtl~10 {} rtl~10clkctrl {} ram~1 {} } { 0.000ns 0.000ns 1.588ns 0.774ns 2.411ns 1.317ns } { 0.000ns 0.979ns 0.371ns 0.436ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.306 ns + Longest register pin " "Info: + Longest register to pin delay is 8.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram~1 1 REG LCCOMB_X45_Y27_N12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X45_Y27_N12; Fanout = 1; REG Node = 'ram~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram~1 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.438 ns) 1.514 ns ram~162 2 COMB LCCOMB_X45_Y34_N0 1 " "Info: 2: + IC(1.076 ns) + CELL(0.438 ns) = 1.514 ns; Loc. = LCCOMB_X45_Y34_N0; Fanout = 1; COMB Node = 'ram~162'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { ram~1 ram~162 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 1.909 ns ram~163 3 COMB LCCOMB_X45_Y34_N2 1 " "Info: 3: + IC(0.245 ns) + CELL(0.150 ns) = 1.909 ns; Loc. = LCCOMB_X45_Y34_N2; Fanout = 1; COMB Node = 'ram~163'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { ram~162 ram~163 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.420 ns) 2.575 ns ram~164 4 COMB LCCOMB_X45_Y34_N28 1 " "Info: 4: + IC(0.246 ns) + CELL(0.420 ns) = 2.575 ns; Loc. = LCCOMB_X45_Y34_N28; Fanout = 1; COMB Node = 'ram~164'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { ram~163 ram~164 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.420 ns) 3.966 ns ram~167 5 COMB LCCOMB_X47_Y31_N26 1 " "Info: 5: + IC(0.971 ns) + CELL(0.420 ns) = 3.966 ns; Loc. = LCCOMB_X47_Y31_N26; Fanout = 1; COMB Node = 'ram~167'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { ram~164 ram~167 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.416 ns) 4.630 ns data_out\[1\]\$latch~0 6 COMB LCCOMB_X47_Y31_N28 1 " "Info: 6: + IC(0.248 ns) + CELL(0.416 ns) = 4.630 ns; Loc. = LCCOMB_X47_Y31_N28; Fanout = 1; COMB Node = 'data_out\[1\]\$latch~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { ram~167 data_out[1]$latch~0 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(2.778 ns) 8.306 ns data_out\[1\] 7 PIN PIN_F17 0 " "Info: 7: + IC(0.898 ns) + CELL(2.778 ns) = 8.306 ns; Loc. = PIN_F17; Fanout = 0; PIN Node = 'data_out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { data_out[1]$latch~0 data_out[1] } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.622 ns ( 55.65 % ) " "Info: Total cell delay = 4.622 ns ( 55.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.684 ns ( 44.35 % ) " "Info: Total interconnect delay = 3.684 ns ( 44.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.306 ns" { ram~1 ram~162 ram~163 ram~164 ram~167 data_out[1]$latch~0 data_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.306 ns" { ram~1 {} ram~162 {} ram~163 {} ram~164 {} ram~167 {} data_out[1]$latch~0 {} data_out[1] {} } { 0.000ns 1.076ns 0.245ns 0.246ns 0.971ns 0.248ns 0.898ns } { 0.000ns 0.438ns 0.150ns 0.420ns 0.420ns 0.416ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.151 ns" { addr[3] ram~218 rtl~10 rtl~10clkctrl ram~1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.151 ns" { addr[3] {} addr[3]~combout {} ram~218 {} rtl~10 {} rtl~10clkctrl {} ram~1 {} } { 0.000ns 0.000ns 1.588ns 0.774ns 2.411ns 1.317ns } { 0.000ns 0.979ns 0.371ns 0.436ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.306 ns" { ram~1 ram~162 ram~163 ram~164 ram~167 data_out[1]$latch~0 data_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.306 ns" { ram~1 {} ram~162 {} ram~163 {} ram~164 {} ram~167 {} data_out[1]$latch~0 {} data_out[1] {} } { 0.000ns 1.076ns 0.245ns 0.246ns 0.971ns 0.248ns 0.898ns } { 0.000ns 0.438ns 0.150ns 0.420ns 0.420ns 0.416ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "addr\[1\] data_out\[1\] 13.630 ns Longest " "Info: Longest tpd from source pin \"addr\[1\]\" to destination pin \"data_out\[1\]\" is 13.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns addr\[1\] 1 CLK PIN_C17 46 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C17; Fanout = 46; CLK Node = 'addr\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[1] } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.442 ns) + CELL(0.413 ns) 6.695 ns ram~158 2 COMB LCCOMB_X47_Y30_N24 1 " "Info: 2: + IC(5.442 ns) + CELL(0.413 ns) = 6.695 ns; Loc. = LCCOMB_X47_Y30_N24; Fanout = 1; COMB Node = 'ram~158'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.855 ns" { addr[1] ram~158 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.150 ns) 7.819 ns ram~159 3 COMB LCCOMB_X45_Y34_N26 1 " "Info: 3: + IC(0.974 ns) + CELL(0.150 ns) = 7.819 ns; Loc. = LCCOMB_X45_Y34_N26; Fanout = 1; COMB Node = 'ram~159'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { ram~158 ram~159 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.437 ns) 9.290 ns ram~167 4 COMB LCCOMB_X47_Y31_N26 1 " "Info: 4: + IC(1.034 ns) + CELL(0.437 ns) = 9.290 ns; Loc. = LCCOMB_X47_Y31_N26; Fanout = 1; COMB Node = 'ram~167'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.471 ns" { ram~159 ram~167 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.416 ns) 9.954 ns data_out\[1\]\$latch~0 5 COMB LCCOMB_X47_Y31_N28 1 " "Info: 5: + IC(0.248 ns) + CELL(0.416 ns) = 9.954 ns; Loc. = LCCOMB_X47_Y31_N28; Fanout = 1; COMB Node = 'data_out\[1\]\$latch~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { ram~167 data_out[1]$latch~0 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(2.778 ns) 13.630 ns data_out\[1\] 6 PIN PIN_F17 0 " "Info: 6: + IC(0.898 ns) + CELL(2.778 ns) = 13.630 ns; Loc. = PIN_F17; Fanout = 0; PIN Node = 'data_out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { data_out[1]$latch~0 data_out[1] } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.034 ns ( 36.93 % ) " "Info: Total cell delay = 5.034 ns ( 36.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.596 ns ( 63.07 % ) " "Info: Total interconnect delay = 8.596 ns ( 63.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.630 ns" { addr[1] ram~158 ram~159 ram~167 data_out[1]$latch~0 data_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.630 ns" { addr[1] {} addr[1]~combout {} ram~158 {} ram~159 {} ram~167 {} data_out[1]$latch~0 {} data_out[1] {} } { 0.000ns 0.000ns 5.442ns 0.974ns 1.034ns 0.248ns 0.898ns } { 0.000ns 0.840ns 0.413ns 0.150ns 0.437ns 0.416ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ram~0 data_in\[0\] addr\[3\] 2.081 ns register " "Info: th for register \"ram~0\" (data pin = \"data_in\[0\]\", clock pin = \"addr\[3\]\") is 2.081 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "addr\[3\] destination 8.060 ns + Longest register " "Info: + Longest clock path from clock \"addr\[3\]\" to destination register is 8.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns addr\[3\] 1 CLK PIN_D13 46 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 46; CLK Node = 'addr\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[3] } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.371 ns) 2.938 ns ram~218 2 COMB LCCOMB_X46_Y33_N22 2 " "Info: 2: + IC(1.588 ns) + CELL(0.371 ns) = 2.938 ns; Loc. = LCCOMB_X46_Y33_N22; Fanout = 2; COMB Node = 'ram~218'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { addr[3] ram~218 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.436 ns) 4.148 ns rtl~10 3 COMB LCCOMB_X46_Y31_N12 1 " "Info: 3: + IC(0.774 ns) + CELL(0.436 ns) = 4.148 ns; Loc. = LCCOMB_X46_Y31_N12; Fanout = 1; COMB Node = 'rtl~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { ram~218 rtl~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.411 ns) + CELL(0.000 ns) 6.559 ns rtl~10clkctrl 4 COMB CLKCTRL_G13 4 " "Info: 4: + IC(2.411 ns) + CELL(0.000 ns) = 6.559 ns; Loc. = CLKCTRL_G13; Fanout = 4; COMB Node = 'rtl~10clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.411 ns" { rtl~10 rtl~10clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.150 ns) 8.060 ns ram~0 5 REG LCCOMB_X48_Y34_N10 1 " "Info: 5: + IC(1.351 ns) + CELL(0.150 ns) = 8.060 ns; Loc. = LCCOMB_X48_Y34_N10; Fanout = 1; REG Node = 'ram~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { rtl~10clkctrl ram~0 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 24.02 % ) " "Info: Total cell delay = 1.936 ns ( 24.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.124 ns ( 75.98 % ) " "Info: Total interconnect delay = 6.124 ns ( 75.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.060 ns" { addr[3] ram~218 rtl~10 rtl~10clkctrl ram~0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.060 ns" { addr[3] {} addr[3]~combout {} ram~218 {} rtl~10 {} rtl~10clkctrl {} ram~0 {} } { 0.000ns 0.000ns 1.588ns 0.774ns 2.411ns 1.351ns } { 0.000ns 0.979ns 0.371ns 0.436ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.979 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns data_in\[0\] 1 PIN PIN_J17 32 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_J17; Fanout = 32; PIN Node = 'data_in\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[0] } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.878 ns) + CELL(0.271 ns) 5.979 ns ram~0 2 REG LCCOMB_X48_Y34_N10 1 " "Info: 2: + IC(4.878 ns) + CELL(0.271 ns) = 5.979 ns; Loc. = LCCOMB_X48_Y34_N10; Fanout = 1; REG Node = 'ram~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.149 ns" { data_in[0] ram~0 } "NODE_NAME" } } { "part3.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part3/part3.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.101 ns ( 18.41 % ) " "Info: Total cell delay = 1.101 ns ( 18.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.878 ns ( 81.59 % ) " "Info: Total interconnect delay = 4.878 ns ( 81.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { data_in[0] ram~0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { data_in[0] {} data_in[0]~combout {} ram~0 {} } { 0.000ns 0.000ns 4.878ns } { 0.000ns 0.830ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.060 ns" { addr[3] ram~218 rtl~10 rtl~10clkctrl ram~0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.060 ns" { addr[3] {} addr[3]~combout {} ram~218 {} rtl~10 {} rtl~10clkctrl {} ram~0 {} } { 0.000ns 0.000ns 1.588ns 0.774ns 2.411ns 1.351ns } { 0.000ns 0.979ns 0.371ns 0.436ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { data_in[0] ram~0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { data_in[0] {} data_in[0]~combout {} ram~0 {} } { 0.000ns 0.000ns 4.878ns } { 0.000ns 0.830ns 0.271ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 131 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 01 21:35:17 2020 " "Info: Processing ended: Wed Jan 01 21:35:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
