Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 11 10:57:18 2024
| Host         : DESKTOP-I5KJ0SF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sintesis_MIPSMulticiclo_timing_summary_routed.rpt -pb sintesis_MIPSMulticiclo_timing_summary_routed.pb -rpx sintesis_MIPSMulticiclo_timing_summary_routed.rpx -warn_on_violation
| Design       : sintesis_MIPSMulticiclo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.616        0.000                      0                 2521        0.117        0.000                      0                 2521        3.000        0.000                       0                  1253  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
reloj/inst/clk_in1           {0.000 5.000}        10.000          100.000         
  clk_out1_DCM_100MHz_10MHz  {0.000 50.000}       100.000         10.000          
  clkfbout_DCM_100MHz_10MHz  {0.000 10.000}       20.000          50.000          
sys_clk_pin                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
reloj/inst/clk_in1                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_DCM_100MHz_10MHz       88.138        0.000                      0                 2501        0.117        0.000                      0                 2501       49.500        0.000                       0                  1229  
  clkfbout_DCM_100MHz_10MHz                                                                                                                                                   17.845        0.000                       0                     3  
sys_clk_pin                        7.616        0.000                      0                   20        0.252        0.000                      0                   20        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  reloj/inst/clk_in1
  To Clock:  reloj/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         reloj/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { reloj/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_100MHz_10MHz
  To Clock:  clk_out1_DCM_100MHz_10MHz

Setup :            0  Failing Endpoints,  Worst Slack       88.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.138ns  (required time - arrival time)
  Source:                 MIPs/RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[29][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.508ns  (logic 0.580ns (5.040%)  route 10.928ns (94.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 97.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.553    -2.417    MIPs/RD/reg_IR/clk_out1
    SLICE_X48Y27         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.456    -1.961 f  MIPs/RD/reg_IR/dout_reg[17]/Q
                         net (fo=272, routed)         6.970     5.009    MIPs/RD/reg_IR/dout_reg[25]_0[4]
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.133 r  MIPs/RD/reg_IR/bancoDeRegistros[29][31]_i_1/O
                         net (fo=32, routed)          3.958     9.091    MIPs/RD/banco_registros/bancoDeRegistros_reg[29][31]_0[0]
    SLICE_X42Y18         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[29][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.437    97.054    MIPs/RD/banco_registros/clk_out1
    SLICE_X42Y18         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[29][6]/C
                         clock pessimism              0.493    97.547    
                         clock uncertainty           -0.149    97.398    
    SLICE_X42Y18         FDCE (Setup_fdce_C_CE)      -0.169    97.229    MIPs/RD/banco_registros/bancoDeRegistros_reg[29][6]
  -------------------------------------------------------------------
                         required time                         97.229    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                 88.138    

Slack (MET) :             88.266ns  (required time - arrival time)
  Source:                 MIPs/RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[29][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.341ns  (logic 0.580ns (5.114%)  route 10.761ns (94.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.949ns = ( 97.051 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.553    -2.417    MIPs/RD/reg_IR/clk_out1
    SLICE_X48Y27         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.456    -1.961 f  MIPs/RD/reg_IR/dout_reg[17]/Q
                         net (fo=272, routed)         6.970     5.009    MIPs/RD/reg_IR/dout_reg[25]_0[4]
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.133 r  MIPs/RD/reg_IR/bancoDeRegistros[29][31]_i_1/O
                         net (fo=32, routed)          3.791     8.924    MIPs/RD/banco_registros/bancoDeRegistros_reg[29][31]_0[0]
    SLICE_X37Y19         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[29][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.434    97.051    MIPs/RD/banco_registros/clk_out1
    SLICE_X37Y19         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[29][9]/C
                         clock pessimism              0.493    97.544    
                         clock uncertainty           -0.149    97.395    
    SLICE_X37Y19         FDCE (Setup_fdce_C_CE)      -0.205    97.190    MIPs/RD/banco_registros/bancoDeRegistros_reg[29][9]
  -------------------------------------------------------------------
                         required time                         97.190    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                 88.266    

Slack (MET) :             88.411ns  (required time - arrival time)
  Source:                 eliminadorRebotesModo/XSync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/UC/FSM_onehot_currentState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.434ns  (logic 3.175ns (27.769%)  route 8.259ns (72.231%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 97.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.554    -2.416    eliminadorRebotesModo/clk_out1
    SLICE_X39Y18         FDPE                                         r  eliminadorRebotesModo/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDPE (Prop_fdpe_C_Q)         0.456    -1.960 f  eliminadorRebotesModo/XSync_reg/Q
                         net (fo=31, routed)          2.634     0.674    eliminadorRebotesModo/XSync
    SLICE_X46Y28         LUT6 (Prop_lut6_I3_O)        0.124     0.798 r  eliminadorRebotesModo/FSM_onehot_currentState[11]_i_7/O
                         net (fo=52, routed)          1.079     1.877    MIPs/UC/FSM_onehot_currentState_reg[0]_2
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.001 r  MIPs/UC/i__carry_i_1/O
                         net (fo=5, routed)           1.013     3.014    MIPs/RD/reg_PC/R_signed0_inferred__0/i__carry[0]
    SLICE_X42Y25         LUT4 (Prop_lut4_I3_O)        0.124     3.138 r  MIPs/RD/reg_PC/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.138    MIPs/RD/ALU_i/dout_reg[1]_0[1]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.671 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.671    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.788 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.788    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__0_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.905    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.022 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.022    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__2_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.139 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.139    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__3_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.256 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.256    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__4_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.579 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__5/O[1]
                         net (fo=3, routed)           0.816     5.395    MIPs/RD/ALU_i/dout_reg[30]_0[13]
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.332     5.727 r  MIPs/RD/ALU_i/FSM_onehot_currentState[0]_i_6/O
                         net (fo=1, routed)           0.934     6.661    MIPs/RD/ALU_i/FSM_onehot_currentState[0]_i_6_n_0
    SLICE_X43Y33         LUT5 (Prop_lut5_I0_O)        0.326     6.987 r  MIPs/RD/ALU_i/FSM_onehot_currentState[0]_i_4/O
                         net (fo=1, routed)           0.826     7.813    MIPs/RD/reg_B/FSM_onehot_currentState_reg[0]
    SLICE_X44Y32         LUT6 (Prop_lut6_I4_O)        0.124     7.937 f  MIPs/RD/reg_B/FSM_onehot_currentState[0]_i_2/O
                         net (fo=1, routed)           0.957     8.894    MIPs/RD/ALU_i/FSM_onehot_currentState_reg[0]
    SLICE_X47Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.018 r  MIPs/RD/ALU_i/FSM_onehot_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     9.018    MIPs/UC/D[0]
    SLICE_X47Y29         FDPE                                         r  MIPs/UC/FSM_onehot_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.437    97.054    MIPs/UC/clk_out1
    SLICE_X47Y29         FDPE                                         r  MIPs/UC/FSM_onehot_currentState_reg[0]/C
                         clock pessimism              0.493    97.547    
                         clock uncertainty           -0.149    97.398    
    SLICE_X47Y29         FDPE (Setup_fdpe_C_D)        0.031    97.429    MIPs/UC/FSM_onehot_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         97.429    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 88.411    

Slack (MET) :             88.437ns  (required time - arrival time)
  Source:                 eliminadorRebotesModo/XSync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/UC/FSM_onehot_currentState_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.408ns  (logic 3.069ns (26.903%)  route 8.339ns (73.097%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 97.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.554    -2.416    eliminadorRebotesModo/clk_out1
    SLICE_X39Y18         FDPE                                         r  eliminadorRebotesModo/XSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDPE (Prop_fdpe_C_Q)         0.456    -1.960 f  eliminadorRebotesModo/XSync_reg/Q
                         net (fo=31, routed)          2.634     0.674    eliminadorRebotesModo/XSync
    SLICE_X46Y28         LUT6 (Prop_lut6_I3_O)        0.124     0.798 r  eliminadorRebotesModo/FSM_onehot_currentState[11]_i_7/O
                         net (fo=52, routed)          1.079     1.877    MIPs/UC/FSM_onehot_currentState_reg[0]_2
    SLICE_X45Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.001 r  MIPs/UC/i__carry_i_1/O
                         net (fo=5, routed)           1.013     3.014    MIPs/RD/reg_PC/R_signed0_inferred__0/i__carry[0]
    SLICE_X42Y25         LUT4 (Prop_lut4_I3_O)        0.124     3.138 r  MIPs/RD/reg_PC/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.138    MIPs/RD/ALU_i/dout_reg[1]_0[1]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.671 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.671    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.788 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.788    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__0_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.905 r  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.905    MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__1_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.124 f  MIPs/RD/ALU_i/R_signed0_inferred__0/i__carry__2/O[0]
                         net (fo=2, routed)           0.831     4.956    MIPs/RD/ALU_i/data0[12]
    SLICE_X44Y27         LUT3 (Prop_lut3_I0_O)        0.289     5.245 f  MIPs/RD/ALU_i/dout[12]_i_4/O
                         net (fo=1, routed)           0.647     5.892    MIPs/RD/reg_IR/dout_reg[12]_8
    SLICE_X45Y27         LUT6 (Prop_lut6_I1_O)        0.326     6.218 f  MIPs/RD/reg_IR/dout[12]_i_3/O
                         net (fo=1, routed)           0.000     6.218    MIPs/RD/ALU_i/dout_reg[12]
    SLICE_X45Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     6.435 f  MIPs/RD/ALU_i/dout_reg[12]_i_1/O
                         net (fo=3, routed)           1.174     7.609    MIPs/RD/ALU_i/FSM_onehot_currentState_reg[3][12]
    SLICE_X41Y28         LUT6 (Prop_lut6_I1_O)        0.299     7.908 f  MIPs/RD/ALU_i/FSM_onehot_currentState[11]_i_8/O
                         net (fo=2, routed)           0.960     8.868    MIPs/RD/ALU_i/FSM_onehot_currentState[11]_i_8_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.992 r  MIPs/RD/ALU_i/FSM_onehot_currentState[11]_i_2/O
                         net (fo=1, routed)           0.000     8.992    MIPs/UC/D[5]
    SLICE_X47Y29         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.437    97.054    MIPs/UC/clk_out1
    SLICE_X47Y29         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[11]/C
                         clock pessimism              0.493    97.547    
                         clock uncertainty           -0.149    97.398    
    SLICE_X47Y29         FDCE (Setup_fdce_C_D)        0.031    97.429    MIPs/UC/FSM_onehot_currentState_reg[11]
  -------------------------------------------------------------------
                         required time                         97.429    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                 88.437    

Slack (MET) :             88.507ns  (required time - arrival time)
  Source:                 MIPs/RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[29][10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 0.580ns (5.260%)  route 10.446ns (94.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns = ( 97.049 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.553    -2.417    MIPs/RD/reg_IR/clk_out1
    SLICE_X48Y27         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.456    -1.961 f  MIPs/RD/reg_IR/dout_reg[17]/Q
                         net (fo=272, routed)         6.970     5.009    MIPs/RD/reg_IR/dout_reg[25]_0[4]
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.133 r  MIPs/RD/reg_IR/bancoDeRegistros[29][31]_i_1/O
                         net (fo=32, routed)          3.476     8.609    MIPs/RD/banco_registros/bancoDeRegistros_reg[29][31]_0[0]
    SLICE_X35Y21         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[29][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.432    97.049    MIPs/RD/banco_registros/clk_out1
    SLICE_X35Y21         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[29][10]/C
                         clock pessimism              0.421    97.470    
                         clock uncertainty           -0.149    97.321    
    SLICE_X35Y21         FDCE (Setup_fdce_C_CE)      -0.205    97.116    MIPs/RD/banco_registros/bancoDeRegistros_reg[29][10]
  -------------------------------------------------------------------
                         required time                         97.116    
                         arrival time                          -8.609    
  -------------------------------------------------------------------
                         slack                                 88.507    

Slack (MET) :             88.599ns  (required time - arrival time)
  Source:                 MIPs/RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[29][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.929ns  (logic 0.580ns (5.307%)  route 10.349ns (94.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.956ns = ( 97.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.553    -2.417    MIPs/RD/reg_IR/clk_out1
    SLICE_X48Y27         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.456    -1.961 f  MIPs/RD/reg_IR/dout_reg[17]/Q
                         net (fo=272, routed)         6.970     5.009    MIPs/RD/reg_IR/dout_reg[25]_0[4]
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.133 r  MIPs/RD/reg_IR/bancoDeRegistros[29][31]_i_1/O
                         net (fo=32, routed)          3.379     8.512    MIPs/RD/banco_registros/bancoDeRegistros_reg[29][31]_0[0]
    SLICE_X35Y25         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[29][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.427    97.044    MIPs/RD/banco_registros/clk_out1
    SLICE_X35Y25         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[29][11]/C
                         clock pessimism              0.421    97.465    
                         clock uncertainty           -0.149    97.316    
    SLICE_X35Y25         FDCE (Setup_fdce_C_CE)      -0.205    97.111    MIPs/RD/banco_registros/bancoDeRegistros_reg[29][11]
  -------------------------------------------------------------------
                         required time                         97.111    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                 88.599    

Slack (MET) :             88.599ns  (required time - arrival time)
  Source:                 MIPs/RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[29][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.929ns  (logic 0.580ns (5.307%)  route 10.349ns (94.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.956ns = ( 97.044 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.553    -2.417    MIPs/RD/reg_IR/clk_out1
    SLICE_X48Y27         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.456    -1.961 f  MIPs/RD/reg_IR/dout_reg[17]/Q
                         net (fo=272, routed)         6.970     5.009    MIPs/RD/reg_IR/dout_reg[25]_0[4]
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.133 r  MIPs/RD/reg_IR/bancoDeRegistros[29][31]_i_1/O
                         net (fo=32, routed)          3.379     8.512    MIPs/RD/banco_registros/bancoDeRegistros_reg[29][31]_0[0]
    SLICE_X35Y25         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[29][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.427    97.044    MIPs/RD/banco_registros/clk_out1
    SLICE_X35Y25         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[29][15]/C
                         clock pessimism              0.421    97.465    
                         clock uncertainty           -0.149    97.316    
    SLICE_X35Y25         FDCE (Setup_fdce_C_CE)      -0.205    97.111    MIPs/RD/banco_registros/bancoDeRegistros_reg[29][15]
  -------------------------------------------------------------------
                         required time                         97.111    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                 88.599    

Slack (MET) :             88.888ns  (required time - arrival time)
  Source:                 MIPs/RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[29][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.645ns  (logic 0.580ns (5.449%)  route 10.065ns (94.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns = ( 97.049 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.553    -2.417    MIPs/RD/reg_IR/clk_out1
    SLICE_X48Y27         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.456    -1.961 f  MIPs/RD/reg_IR/dout_reg[17]/Q
                         net (fo=272, routed)         6.970     5.009    MIPs/RD/reg_IR/dout_reg[25]_0[4]
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.133 r  MIPs/RD/reg_IR/bancoDeRegistros[29][31]_i_1/O
                         net (fo=32, routed)          3.095     8.228    MIPs/RD/banco_registros/bancoDeRegistros_reg[29][31]_0[0]
    SLICE_X35Y28         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[29][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.432    97.049    MIPs/RD/banco_registros/clk_out1
    SLICE_X35Y28         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[29][12]/C
                         clock pessimism              0.421    97.470    
                         clock uncertainty           -0.149    97.321    
    SLICE_X35Y28         FDCE (Setup_fdce_C_CE)      -0.205    97.116    MIPs/RD/banco_registros/bancoDeRegistros_reg[29][12]
  -------------------------------------------------------------------
                         required time                         97.116    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                 88.888    

Slack (MET) :             88.925ns  (required time - arrival time)
  Source:                 MIPs/RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[29][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.675ns  (logic 0.580ns (5.433%)  route 10.095ns (94.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.955ns = ( 97.045 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.553    -2.417    MIPs/RD/reg_IR/clk_out1
    SLICE_X48Y27         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.456    -1.961 f  MIPs/RD/reg_IR/dout_reg[17]/Q
                         net (fo=272, routed)         6.970     5.009    MIPs/RD/reg_IR/dout_reg[25]_0[4]
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.133 r  MIPs/RD/reg_IR/bancoDeRegistros[29][31]_i_1/O
                         net (fo=32, routed)          3.125     8.258    MIPs/RD/banco_registros/bancoDeRegistros_reg[29][31]_0[0]
    SLICE_X36Y25         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[29][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.428    97.045    MIPs/RD/banco_registros/clk_out1
    SLICE_X36Y25         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[29][7]/C
                         clock pessimism              0.493    97.538    
                         clock uncertainty           -0.149    97.389    
    SLICE_X36Y25         FDCE (Setup_fdce_C_CE)      -0.205    97.184    MIPs/RD/banco_registros/bancoDeRegistros_reg[29][7]
  -------------------------------------------------------------------
                         required time                         97.184    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                 88.925    

Slack (MET) :             88.981ns  (required time - arrival time)
  Source:                 MIPs/RD/reg_IR/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/banco_registros/bancoDeRegistros_reg[29][22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_DCM_100MHz_10MHz rise@100.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        10.628ns  (logic 0.580ns (5.457%)  route 10.048ns (94.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 97.054 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.553    -2.417    MIPs/RD/reg_IR/clk_out1
    SLICE_X48Y27         FDCE                                         r  MIPs/RD/reg_IR/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.456    -1.961 f  MIPs/RD/reg_IR/dout_reg[17]/Q
                         net (fo=272, routed)         6.970     5.009    MIPs/RD/reg_IR/dout_reg[25]_0[4]
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.133 r  MIPs/RD/reg_IR/bancoDeRegistros[29][31]_i_1/O
                         net (fo=32, routed)          3.078     8.211    MIPs/RD/banco_registros/bancoDeRegistros_reg[29][31]_0[0]
    SLICE_X36Y32         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[29][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                    100.000   100.000 r  
    W5                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162   101.162    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        1.437    97.054    MIPs/RD/banco_registros/clk_out1
    SLICE_X36Y32         FDCE                                         r  MIPs/RD/banco_registros/bancoDeRegistros_reg[29][22]/C
                         clock pessimism              0.493    97.547    
                         clock uncertainty           -0.149    97.398    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    97.193    MIPs/RD/banco_registros/bancoDeRegistros_reg[29][22]
  -------------------------------------------------------------------
                         required time                         97.193    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                 88.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 MIPs/RD/reg_B/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/mem/mem/ram_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.279%)  route 0.341ns (70.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.561    -0.847    MIPs/RD/reg_B/clk_out1
    SLICE_X51Y33         FDCE                                         r  MIPs/RD/reg_B/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.706 r  MIPs/RD/reg_B/dout_reg[23]/Q
                         net (fo=4, routed)           0.341    -0.365    MIPs/RD/mem/mem/Q[23]
    RAMB18_X1Y10         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.863    -1.240    MIPs/RD/mem/mem/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/CLKBWRCLK
                         clock pessimism              0.462    -0.778    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.296    -0.482    MIPs/RD/mem/mem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MIPs/RD/reg_B/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/mem/mem/ram_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.453%)  route 0.355ns (71.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.563    -0.845    MIPs/RD/reg_B/clk_out1
    SLICE_X51Y37         FDCE                                         r  MIPs/RD/reg_B/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.704 r  MIPs/RD/reg_B/dout_reg[29]/Q
                         net (fo=4, routed)           0.355    -0.349    MIPs/RD/mem/mem/Q[29]
    RAMB18_X1Y10         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.863    -1.240    MIPs/RD/mem/mem/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/CLKBWRCLK
                         clock pessimism              0.462    -0.778    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    -0.482    MIPs/RD/mem/mem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 MIPs/RD/reg_B/dout_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/mem/mem/ram_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.451%)  route 0.373ns (72.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.559    -0.849    MIPs/RD/reg_B/clk_out1
    SLICE_X39Y34         FDCE                                         r  MIPs/RD/reg_B/dout_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.708 r  MIPs/RD/reg_B/dout_reg[28]/Q
                         net (fo=4, routed)           0.373    -0.335    MIPs/RD/mem/mem/Q[28]
    RAMB18_X1Y10         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.863    -1.240    MIPs/RD/mem/mem/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/CLKBWRCLK
                         clock pessimism              0.462    -0.778    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    -0.482    MIPs/RD/mem/mem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 MIPs/RD/reg_B/dout_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/mem/mem/ram_reg/DIPADIP[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.976%)  route 0.382ns (73.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.561    -0.847    MIPs/RD/reg_B/clk_out1
    SLICE_X55Y33         FDCE                                         r  MIPs/RD/reg_B/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.706 r  MIPs/RD/reg_B/dout_reg[17]/Q
                         net (fo=4, routed)           0.382    -0.324    MIPs/RD/mem/mem/Q[17]
    RAMB18_X1Y10         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.866    -1.237    MIPs/RD/mem/mem/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/CLKARDCLK
                         clock pessimism              0.462    -0.775    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIPADIP[1])
                                                      0.296    -0.479    MIPs/RD/mem/mem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 MIPs/RD/reg_B/dout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/mem/mem/ram_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.035%)  route 0.422ns (74.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.559    -0.849    MIPs/RD/reg_B/clk_out1
    SLICE_X43Y34         FDCE                                         r  MIPs/RD/reg_B/dout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.708 r  MIPs/RD/reg_B/dout_reg[30]/Q
                         net (fo=4, routed)           0.422    -0.286    MIPs/RD/mem/mem/Q[30]
    RAMB18_X1Y10         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.863    -1.240    MIPs/RD/mem/mem/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/CLKBWRCLK
                         clock pessimism              0.462    -0.778    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.296    -0.482    MIPs/RD/mem/mem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 MIPs/UC/FSM_onehot_currentState_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/UC/FSM_onehot_currentState_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.554    -0.854    MIPs/UC/clk_out1
    SLICE_X45Y27         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  MIPs/UC/FSM_onehot_currentState_reg[6]/Q
                         net (fo=12, routed)          0.128    -0.584    MIPs/UC/Q[5]
    SLICE_X45Y27         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.821    -1.283    MIPs/UC/clk_out1
    SLICE_X45Y27         FDCE                                         r  MIPs/UC/FSM_onehot_currentState_reg[7]/C
                         clock pessimism              0.429    -0.854    
    SLICE_X45Y27         FDCE (Hold_fdce_C_D)         0.071    -0.783    MIPs/UC/FSM_onehot_currentState_reg[7]
  -------------------------------------------------------------------
                         required time                          0.783    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 MIPs/RD/reg_B/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/mem/mem/ram_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.385%)  route 0.670ns (82.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.553    -0.855    MIPs/RD/reg_B/clk_out1
    SLICE_X31Y27         FDCE                                         r  MIPs/RD/reg_B/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.714 r  MIPs/RD/reg_B/dout_reg[15]/Q
                         net (fo=4, routed)           0.670    -0.044    MIPs/RD/mem/mem/Q[15]
    RAMB18_X1Y10         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.866    -1.237    MIPs/RD/mem/mem/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/CLKARDCLK
                         clock pessimism              0.691    -0.546    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.296    -0.250    MIPs/RD/mem/mem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 MIPs/RD/reg_B/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/mem/mem/ram_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.164ns (27.645%)  route 0.429ns (72.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.550    -0.858    MIPs/RD/reg_B/clk_out1
    SLICE_X38Y24         FDCE                                         r  MIPs/RD/reg_B/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.164    -0.694 r  MIPs/RD/reg_B/dout_reg[9]/Q
                         net (fo=4, routed)           0.429    -0.265    MIPs/RD/mem/mem/Q[9]
    RAMB18_X1Y10         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.866    -1.237    MIPs/RD/mem/mem/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/CLKARDCLK
                         clock pessimism              0.462    -0.775    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296    -0.479    MIPs/RD/mem/mem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 MIPs/RD/reg_B/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/mem/mem/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.164ns (27.778%)  route 0.426ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.553    -0.855    MIPs/RD/reg_B/clk_out1
    SLICE_X52Y25         FDCE                                         r  MIPs/RD/reg_B/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.691 r  MIPs/RD/reg_B/dout_reg[4]/Q
                         net (fo=4, routed)           0.426    -0.264    MIPs/RD/mem/mem/Q[4]
    RAMB18_X1Y10         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.866    -1.237    MIPs/RD/mem/mem/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/CLKARDCLK
                         clock pessimism              0.462    -0.775    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.479    MIPs/RD/mem/mem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MIPs/RD/reg_B/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            MIPs/RD/mem/mem/ram_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_100MHz_10MHz  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_DCM_100MHz_10MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_100MHz_10MHz rise@0.000ns - clk_out1_DCM_100MHz_10MHz rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.206%)  route 0.467ns (76.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.554    -0.854    MIPs/RD/reg_B/clk_out1
    SLICE_X37Y29         FDCE                                         r  MIPs/RD/reg_B/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.713 r  MIPs/RD/reg_B/dout_reg[8]/Q
                         net (fo=4, routed)           0.467    -0.246    MIPs/RD/mem/mem/Q[8]
    RAMB18_X1Y10         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_100MHz_10MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    reloj/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    reloj/inst/clk_out1_DCM_100MHz_10MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  reloj/inst/clkout1_buf/O
                         net (fo=1227, routed)        0.866    -1.237    MIPs/RD/mem/mem/clk_out1
    RAMB18_X1Y10         RAMB18E1                                     r  MIPs/RD/mem/mem/ram_reg/CLKARDCLK
                         clock pessimism              0.462    -0.775    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296    -0.479    MIPs/RD/mem/mem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCM_100MHz_10MHz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y10     MIPs/RD/mem/mem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y10     MIPs/RD/mem/mem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    reloj/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X54Y27     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X31Y22     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X31Y22     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X41Y28     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X32Y28     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X44Y30     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y27     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y27     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X31Y22     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X31Y22     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X31Y22     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X31Y22     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X41Y28     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X41Y28     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X32Y28     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X32Y28     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y27     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y27     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X31Y22     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X31Y22     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X31Y22     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X31Y22     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X41Y28     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X41Y28     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X32Y28     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X32Y28     MIPs/RD/banco_registros/bancoDeRegistros_reg[0][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_100MHz_10MHz
  To Clock:  clkfbout_DCM_100MHz_10MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_100MHz_10MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.616ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 12.624 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.472     2.931    displays_i/clk
    SLICE_X57Y17         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.867    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.541 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.541    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.655 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.655    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.769 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.769    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.883 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.883    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.217 r  displays_i/contador_refresco_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.217    displays_i/contador_refresco_reg[16]_i_1_n_6
    SLICE_X57Y21         FDRE                                         r  displays_i/contador_refresco_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.236    12.624    displays_i/clk
    SLICE_X57Y21         FDRE                                         r  displays_i/contador_refresco_reg[17]/C
                         clock pessimism              0.182    12.807    
                         clock uncertainty           -0.035    12.771    
    SLICE_X57Y21         FDRE (Setup_fdre_C_D)        0.062    12.833    displays_i/contador_refresco_reg[17]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                          -5.217    
  -------------------------------------------------------------------
                         slack                                  7.616    

Slack (MET) :             7.637ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 12.624 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.472     2.931    displays_i/clk
    SLICE_X57Y17         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.867    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.541 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.541    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.655 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.655    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.769 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.769    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.883 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.883    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.196 r  displays_i/contador_refresco_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.196    displays_i/contador_refresco_reg[16]_i_1_n_4
    SLICE_X57Y21         FDRE                                         r  displays_i/contador_refresco_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.236    12.624    displays_i/clk
    SLICE_X57Y21         FDRE                                         r  displays_i/contador_refresco_reg[19]/C
                         clock pessimism              0.182    12.807    
                         clock uncertainty           -0.035    12.771    
    SLICE_X57Y21         FDRE (Setup_fdre_C_D)        0.062    12.833    displays_i/contador_refresco_reg[19]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                  7.637    

Slack (MET) :             7.680ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.472     2.931    displays_i/clk
    SLICE_X57Y17         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.867    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.541 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.541    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.655 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.655    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.769 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.769    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.103 r  displays_i/contador_refresco_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.103    displays_i/contador_refresco_reg[12]_i_1_n_6
    SLICE_X57Y20         FDRE                                         r  displays_i/contador_refresco_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.246    12.634    displays_i/clk
    SLICE_X57Y20         FDRE                                         r  displays_i/contador_refresco_reg[13]/C
                         clock pessimism              0.122    12.756    
                         clock uncertainty           -0.035    12.721    
    SLICE_X57Y20         FDRE (Setup_fdre_C_D)        0.062    12.783    displays_i/contador_refresco_reg[13]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  7.680    

Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.472     2.931    displays_i/clk
    SLICE_X57Y17         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.867    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.541 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.541    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.655 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.655    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.769 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.769    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.082 r  displays_i/contador_refresco_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.082    displays_i/contador_refresco_reg[12]_i_1_n_4
    SLICE_X57Y20         FDRE                                         r  displays_i/contador_refresco_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.246    12.634    displays_i/clk
    SLICE_X57Y20         FDRE                                         r  displays_i/contador_refresco_reg[15]/C
                         clock pessimism              0.122    12.756    
                         clock uncertainty           -0.035    12.721    
    SLICE_X57Y20         FDRE (Setup_fdre_C_D)        0.062    12.783    displays_i/contador_refresco_reg[15]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                  7.701    

Slack (MET) :             7.711ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 12.624 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.472     2.931    displays_i/clk
    SLICE_X57Y17         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.867    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.541 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.541    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.655 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.655    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.769 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.769    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.883 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.883    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.122 r  displays_i/contador_refresco_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.122    displays_i/contador_refresco_reg[16]_i_1_n_5
    SLICE_X57Y21         FDRE                                         r  displays_i/contador_refresco_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.236    12.624    displays_i/clk
    SLICE_X57Y21         FDRE                                         r  displays_i/contador_refresco_reg[18]/C
                         clock pessimism              0.182    12.807    
                         clock uncertainty           -0.035    12.771    
    SLICE_X57Y21         FDRE (Setup_fdre_C_D)        0.062    12.833    displays_i/contador_refresco_reg[18]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                          -5.122    
  -------------------------------------------------------------------
                         slack                                  7.711    

Slack (MET) :             7.727ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 12.624 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.472     2.931    displays_i/clk
    SLICE_X57Y17         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.867    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.541 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.541    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.655 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.655    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.769 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.769    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.883 r  displays_i/contador_refresco_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.883    displays_i/contador_refresco_reg[12]_i_1_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.106 r  displays_i/contador_refresco_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.106    displays_i/contador_refresco_reg[16]_i_1_n_7
    SLICE_X57Y21         FDRE                                         r  displays_i/contador_refresco_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.236    12.624    displays_i/clk
    SLICE_X57Y21         FDRE                                         r  displays_i/contador_refresco_reg[16]/C
                         clock pessimism              0.182    12.807    
                         clock uncertainty           -0.035    12.771    
    SLICE_X57Y21         FDRE (Setup_fdre_C_D)        0.062    12.833    displays_i/contador_refresco_reg[16]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                  7.727    

Slack (MET) :             7.775ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.472     2.931    displays_i/clk
    SLICE_X57Y17         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.867    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.541 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.541    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.655 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.655    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.769 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.769    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.008 r  displays_i/contador_refresco_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.008    displays_i/contador_refresco_reg[12]_i_1_n_5
    SLICE_X57Y20         FDRE                                         r  displays_i/contador_refresco_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.246    12.634    displays_i/clk
    SLICE_X57Y20         FDRE                                         r  displays_i/contador_refresco_reg[14]/C
                         clock pessimism              0.122    12.756    
                         clock uncertainty           -0.035    12.721    
    SLICE_X57Y20         FDRE (Setup_fdre_C_D)        0.062    12.783    displays_i/contador_refresco_reg[14]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                          -5.008    
  -------------------------------------------------------------------
                         slack                                  7.775    

Slack (MET) :             7.791ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.472     2.931    displays_i/clk
    SLICE_X57Y17         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.867    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.541 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.541    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.655 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.655    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.769 r  displays_i/contador_refresco_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.769    displays_i/contador_refresco_reg[8]_i_1_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.992 r  displays_i/contador_refresco_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.992    displays_i/contador_refresco_reg[12]_i_1_n_7
    SLICE_X57Y20         FDRE                                         r  displays_i/contador_refresco_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.246    12.634    displays_i/clk
    SLICE_X57Y20         FDRE                                         r  displays_i/contador_refresco_reg[12]/C
                         clock pessimism              0.122    12.756    
                         clock uncertainty           -0.035    12.721    
    SLICE_X57Y20         FDRE (Setup_fdre_C_D)        0.062    12.783    displays_i/contador_refresco_reg[12]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                          -4.992    
  -------------------------------------------------------------------
                         slack                                  7.791    

Slack (MET) :             7.912ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.472     2.931    displays_i/clk
    SLICE_X57Y17         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.867    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.541 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.541    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.655 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.655    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.989 r  displays_i/contador_refresco_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.989    displays_i/contador_refresco_reg[8]_i_1_n_6
    SLICE_X57Y19         FDRE                                         r  displays_i/contador_refresco_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.364    12.752    displays_i/clk
    SLICE_X57Y19         FDRE                                         r  displays_i/contador_refresco_reg[9]/C
                         clock pessimism              0.122    12.874    
                         clock uncertainty           -0.035    12.839    
    SLICE_X57Y19         FDRE (Setup_fdre_C_D)        0.062    12.901    displays_i/contador_refresco_reg[9]
  -------------------------------------------------------------------
                         required time                         12.901    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  7.912    

Slack (MET) :             7.933ns  (required time - arrival time)
  Source:                 displays_i/contador_refresco_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.472     2.931    displays_i/clk
    SLICE_X57Y17         FDRE                                         r  displays_i/contador_refresco_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  displays_i/contador_refresco_reg[1]/Q
                         net (fo=1, routed)           0.480     3.867    displays_i/contador_refresco_reg_n_0_[1]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.541 r  displays_i/contador_refresco_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.541    displays_i/contador_refresco_reg[0]_i_1_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.655 r  displays_i/contador_refresco_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.655    displays_i/contador_refresco_reg[4]_i_1_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.968 r  displays_i/contador_refresco_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.968    displays_i/contador_refresco_reg[8]_i_1_n_4
    SLICE_X57Y19         FDRE                                         r  displays_i/contador_refresco_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.364    12.752    displays_i/clk
    SLICE_X57Y19         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
                         clock pessimism              0.122    12.874    
                         clock uncertainty           -0.035    12.839    
    SLICE_X57Y19         FDRE (Setup_fdre_C_D)        0.062    12.901    displays_i/contador_refresco_reg[11]
  -------------------------------------------------------------------
                         required time                         12.901    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                  7.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.715     0.941    displays_i/clk
    SLICE_X57Y19         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDRE (Prop_fdre_C_Q)         0.141     1.082 r  displays_i/contador_refresco_reg[11]/Q
                         net (fo=1, routed)           0.108     1.190    displays_i/contador_refresco_reg_n_0_[11]
    SLICE_X57Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.298 r  displays_i/contador_refresco_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.298    displays_i/contador_refresco_reg[8]_i_1_n_4
    SLICE_X57Y19         FDRE                                         r  displays_i/contador_refresco_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.814     1.228    displays_i/clk
    SLICE_X57Y19         FDRE                                         r  displays_i/contador_refresco_reg[11]/C
                         clock pessimism             -0.287     0.941    
    SLICE_X57Y19         FDRE (Hold_fdre_C_D)         0.105     1.046    displays_i/contador_refresco_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.661     0.887    displays_i/clk
    SLICE_X57Y20         FDRE                                         r  displays_i/contador_refresco_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  displays_i/contador_refresco_reg[15]/Q
                         net (fo=1, routed)           0.108     1.137    displays_i/contador_refresco_reg_n_0_[15]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.245 r  displays_i/contador_refresco_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.245    displays_i/contador_refresco_reg[12]_i_1_n_4
    SLICE_X57Y20         FDRE                                         r  displays_i/contador_refresco_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.750     1.164    displays_i/clk
    SLICE_X57Y20         FDRE                                         r  displays_i/contador_refresco_reg[15]/C
                         clock pessimism             -0.277     0.887    
    SLICE_X57Y20         FDRE (Hold_fdre_C_D)         0.105     0.992    displays_i/contador_refresco_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.691     0.917    displays_i/clk
    SLICE_X57Y18         FDRE                                         r  displays_i/contador_refresco_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  displays_i/contador_refresco_reg[7]/Q
                         net (fo=1, routed)           0.108     1.167    displays_i/contador_refresco_reg_n_0_[7]
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.275 r  displays_i/contador_refresco_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.275    displays_i/contador_refresco_reg[4]_i_1_n_4
    SLICE_X57Y18         FDRE                                         r  displays_i/contador_refresco_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.784     1.198    displays_i/clk
    SLICE_X57Y18         FDRE                                         r  displays_i/contador_refresco_reg[7]/C
                         clock pessimism             -0.281     0.917    
    SLICE_X57Y18         FDRE (Hold_fdre_C_D)         0.105     1.022    displays_i/contador_refresco_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.696     0.923    displays_i/clk
    SLICE_X57Y17         FDRE                                         r  displays_i/contador_refresco_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  displays_i/contador_refresco_reg[3]/Q
                         net (fo=1, routed)           0.108     1.172    displays_i/contador_refresco_reg_n_0_[3]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.280 r  displays_i/contador_refresco_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.280    displays_i/contador_refresco_reg[0]_i_1_n_4
    SLICE_X57Y17         FDRE                                         r  displays_i/contador_refresco_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.791     1.206    displays_i/clk
    SLICE_X57Y17         FDRE                                         r  displays_i/contador_refresco_reg[3]/C
                         clock pessimism             -0.283     0.923    
    SLICE_X57Y17         FDRE (Hold_fdre_C_D)         0.105     1.028    displays_i/contador_refresco_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.664     0.891    displays_i/clk
    SLICE_X57Y21         FDRE                                         r  displays_i/contador_refresco_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  displays_i/contador_refresco_reg[16]/Q
                         net (fo=1, routed)           0.105     1.137    displays_i/contador_refresco_reg_n_0_[16]
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.252 r  displays_i/contador_refresco_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.252    displays_i/contador_refresco_reg[16]_i_1_n_7
    SLICE_X57Y21         FDRE                                         r  displays_i/contador_refresco_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.756     1.170    displays_i/clk
    SLICE_X57Y21         FDRE                                         r  displays_i/contador_refresco_reg[16]/C
                         clock pessimism             -0.280     0.891    
    SLICE_X57Y21         FDRE (Hold_fdre_C_D)         0.105     0.996    displays_i/contador_refresco_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.691     0.917    displays_i/clk
    SLICE_X57Y18         FDRE                                         r  displays_i/contador_refresco_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  displays_i/contador_refresco_reg[4]/Q
                         net (fo=1, routed)           0.105     1.164    displays_i/contador_refresco_reg_n_0_[4]
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.279 r  displays_i/contador_refresco_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.279    displays_i/contador_refresco_reg[4]_i_1_n_7
    SLICE_X57Y18         FDRE                                         r  displays_i/contador_refresco_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.784     1.198    displays_i/clk
    SLICE_X57Y18         FDRE                                         r  displays_i/contador_refresco_reg[4]/C
                         clock pessimism             -0.281     0.917    
    SLICE_X57Y18         FDRE (Hold_fdre_C_D)         0.105     1.022    displays_i/contador_refresco_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.715     0.941    displays_i/clk
    SLICE_X57Y19         FDRE                                         r  displays_i/contador_refresco_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDRE (Prop_fdre_C_Q)         0.141     1.082 r  displays_i/contador_refresco_reg[8]/Q
                         net (fo=1, routed)           0.105     1.187    displays_i/contador_refresco_reg_n_0_[8]
    SLICE_X57Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.302 r  displays_i/contador_refresco_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.302    displays_i/contador_refresco_reg[8]_i_1_n_7
    SLICE_X57Y19         FDRE                                         r  displays_i/contador_refresco_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.814     1.228    displays_i/clk
    SLICE_X57Y19         FDRE                                         r  displays_i/contador_refresco_reg[8]/C
                         clock pessimism             -0.287     0.941    
    SLICE_X57Y19         FDRE (Hold_fdre_C_D)         0.105     1.046    displays_i/contador_refresco_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.696     0.923    displays_i/clk
    SLICE_X57Y17         FDRE                                         r  displays_i/contador_refresco_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  displays_i/contador_refresco_reg[0]/Q
                         net (fo=1, routed)           0.105     1.169    displays_i/contador_refresco_reg_n_0_[0]
    SLICE_X57Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.214 r  displays_i/contador_refresco[0]_i_2/O
                         net (fo=1, routed)           0.000     1.214    displays_i/contador_refresco[0]_i_2_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.284 r  displays_i/contador_refresco_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.284    displays_i/contador_refresco_reg[0]_i_1_n_7
    SLICE_X57Y17         FDRE                                         r  displays_i/contador_refresco_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.791     1.206    displays_i/clk
    SLICE_X57Y17         FDRE                                         r  displays_i/contador_refresco_reg[0]/C
                         clock pessimism             -0.283     0.923    
    SLICE_X57Y17         FDRE (Hold_fdre_C_D)         0.105     1.028    displays_i/contador_refresco_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.661     0.887    displays_i/clk
    SLICE_X57Y20         FDRE                                         r  displays_i/contador_refresco_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  displays_i/contador_refresco_reg[12]/Q
                         net (fo=1, routed)           0.105     1.134    displays_i/contador_refresco_reg_n_0_[12]
    SLICE_X57Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.249 r  displays_i/contador_refresco_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.249    displays_i/contador_refresco_reg[12]_i_1_n_7
    SLICE_X57Y20         FDRE                                         r  displays_i/contador_refresco_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.750     1.164    displays_i/clk
    SLICE_X57Y20         FDRE                                         r  displays_i/contador_refresco_reg[12]/C
                         clock pessimism             -0.277     0.887    
    SLICE_X57Y20         FDRE (Hold_fdre_C_D)         0.105     0.992    displays_i/contador_refresco_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 displays_i/contador_refresco_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_i/contador_refresco_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.691     0.917    displays_i/clk
    SLICE_X57Y18         FDRE                                         r  displays_i/contador_refresco_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  displays_i/contador_refresco_reg[6]/Q
                         net (fo=1, routed)           0.109     1.168    displays_i/contador_refresco_reg_n_0_[6]
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.279 r  displays_i/contador_refresco_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.279    displays_i/contador_refresco_reg[4]_i_1_n_5
    SLICE_X57Y18         FDRE                                         r  displays_i/contador_refresco_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.784     1.198    displays_i/clk
    SLICE_X57Y18         FDRE                                         r  displays_i/contador_refresco_reg[6]/C
                         clock pessimism             -0.281     0.917    
    SLICE_X57Y18         FDRE (Hold_fdre_C_D)         0.105     1.022    displays_i/contador_refresco_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y17  displays_i/contador_refresco_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y19  displays_i/contador_refresco_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y19  displays_i/contador_refresco_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y20  displays_i/contador_refresco_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y20  displays_i/contador_refresco_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y20  displays_i/contador_refresco_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y20  displays_i/contador_refresco_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y21  displays_i/contador_refresco_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y21  displays_i/contador_refresco_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y21  displays_i/contador_refresco_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17  displays_i/contador_refresco_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17  displays_i/contador_refresco_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19  displays_i/contador_refresco_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19  displays_i/contador_refresco_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19  displays_i/contador_refresco_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19  displays_i/contador_refresco_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20  displays_i/contador_refresco_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20  displays_i/contador_refresco_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20  displays_i/contador_refresco_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20  displays_i/contador_refresco_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17  displays_i/contador_refresco_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17  displays_i/contador_refresco_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19  displays_i/contador_refresco_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19  displays_i/contador_refresco_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19  displays_i/contador_refresco_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19  displays_i/contador_refresco_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20  displays_i/contador_refresco_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20  displays_i/contador_refresco_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20  displays_i/contador_refresco_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y20  displays_i/contador_refresco_reg[13]/C



