{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693945953478 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693945953478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 17:32:33 2023 " "Processing started: Tue Sep 05 17:32:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693945953478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693945953478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693945953478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693945953847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693945953847 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../quartus/ula.v " "Can't analyze file -- file ../quartus/ula.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693945960397 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../quartus/ram.v " "Can't analyze file -- file ../quartus/ram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693945960400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693945960402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693945960402 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ula.v(57) " "Verilog HDL warning at ula.v(57): extended using \"x\" or \"z\"" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1693945960403 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ula.v(75) " "Verilog HDL warning at ula.v(75): extended using \"x\" or \"z\"" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1693945960403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 3 3 " "Found 3 design units, including 3 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ulaCore " "Found entity 1: ulaCore" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693945960407 ""} { "Info" "ISGN_ENTITY_NAME" "2 ulaIn1Mux " "Found entity 2: ulaIn1Mux" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693945960407 ""} { "Info" "ISGN_ENTITY_NAME" "3 ulaIn2Mux " "Found entity 3: ulaIn2Mux" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693945960407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693945960407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 0 0 " "Found 0 design units, including 0 entities, in source file ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693945960408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693945960409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693945960409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_out_sign_extend " "Found entity 1: dual_out_sign_extend" {  } { { "dual_sign_extend.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dual_sign_extend.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693945960410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693945960410 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog1.v " "Can't analyze file -- file Verilog1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693945960413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmem.v 2 2 " "Found 2 design units, including 2 entities, in source file regmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 regmem " "Found entity 1: regmem" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693945960414 ""} { "Info" "ISGN_ENTITY_NAME" "2 regMemMux " "Found entity 2: regMemMux" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693945960414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693945960414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dataMem.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693945960415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693945960415 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memToRegMux.v(18) " "Verilog HDL warning at memToRegMux.v(18): extended using \"x\" or \"z\"" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1693945960416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memtoregmux.v 1 1 " "Found 1 design units, including 1 entities, in source file memtoregmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 memToRegMux " "Found entity 1: memToRegMux" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693945960416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693945960416 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mipsControl.v " "Can't analyze file -- file mipsControl.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693945960419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intmem.v 1 1 " "Found 1 design units, including 1 entities, in source file intmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 intMem " "Found entity 1: intMem" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693945960420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693945960420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 2 2 " "Found 2 design units, including 2 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/PC.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693945960421 ""} { "Info" "ISGN_ENTITY_NAME" "2 PCNext " "Found entity 2: PCNext" {  } { { "PC.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/PC.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693945960421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693945960421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump.v 1 1 " "Found 1 design units, including 1 entities, in source file jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 jump " "Found entity 1: jump" {  } { { "jump.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/jump.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693945960422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693945960422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_module.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_module " "Found entity 1: branch_module" {  } { { "branch_module.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/branch_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693945960422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693945960422 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693945960449 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rt MIPS.v(30) " "Verilog HDL or VHDL warning at MIPS.v(30): object \"rt\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693945960451 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs MIPS.v(31) " "Verilog HDL or VHDL warning at MIPS.v(31): object \"rs\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693945960451 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rtMem MIPS.v(34) " "Verilog HDL or VHDL warning at MIPS.v(34): object \"rtMem\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693945960451 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rsMem MIPS.v(35) " "Verilog HDL or VHDL warning at MIPS.v(35): object \"rsMem\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693945960451 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdMem MIPS.v(36) " "Verilog HDL or VHDL warning at MIPS.v(36): object \"rdMem\" assigned a value but never read" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693945960451 "|MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "MIPS.v" "pc" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693945960451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCNext PCNext:nextInstruction " "Elaborating entity \"PCNext\" for hierarchy \"PCNext:nextInstruction\"" {  } { { "MIPS.v" "nextInstruction" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693945960452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump jump:jump " "Elaborating entity \"jump\" for hierarchy \"jump:jump\"" {  } { { "MIPS.v" "jump" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693945960453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_module branch_module:b_module " "Elaborating entity \"branch_module\" for hierarchy \"branch_module:b_module\"" {  } { { "MIPS.v" "b_module" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693945960454 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "branch_module.v(16) " "Verilog HDL Case Statement warning at branch_module.v(16): incomplete case statement has no default case item" {  } { { "branch_module.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/branch_module.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693945960455 "|MIPS|branch_module:b_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch_Result branch_module.v(16) " "Verilog HDL Always Construct warning at branch_module.v(16): inferring latch(es) for variable \"branch_Result\", which holds its previous value in one or more paths through the always construct" {  } { { "branch_module.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/branch_module.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693945960455 "|MIPS|branch_module:b_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_Result branch_module.v(16) " "Inferred latch for \"branch_Result\" at branch_module.v(16)" {  } { { "branch_module.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/branch_module.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693945960455 "|MIPS|branch_module:b_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intMem intMem:intMem " "Elaborating entity \"intMem\" for hierarchy \"intMem:intMem\"" {  } { { "MIPS.v" "intMem" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693945960455 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "62 0 63 intMem.v(21) " "Verilog HDL warning at intMem.v(21): number of words (62) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1693945960456 "|MIPS|intMem:intMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "intMemory.data_a 0 intMem.v(16) " "Net \"intMemory.data_a\" at intMem.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693945960456 "|MIPS|intMem:intMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "intMemory.waddr_a 0 intMem.v(16) " "Net \"intMemory.waddr_a\" at intMem.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693945960456 "|MIPS|intMem:intMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "intMemory.we_a 0 intMem.v(16) " "Net \"intMemory.we_a\" at intMem.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "intMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1693945960456 "|MIPS|intMem:intMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control " "Elaborating entity \"control\" for hierarchy \"control:control\"" {  } { { "MIPS.v" "control" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693945960457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regMemMux regMemMux:regMemWriteMux " "Elaborating entity \"regMemMux\" for hierarchy \"regMemMux:regMemWriteMux\"" {  } { { "MIPS.v" "regMemWriteMux" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693945960468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regmem regmem:regmem " "Elaborating entity \"regmem\" for hierarchy \"regmem:regmem\"" {  } { { "MIPS.v" "regmem" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693945960469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_out_sign_extend dual_out_sign_extend:sign_extend " "Elaborating entity \"dual_out_sign_extend\" for hierarchy \"dual_out_sign_extend:sign_extend\"" {  } { { "MIPS.v" "sign_extend" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693945960477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaIn1Mux ulaIn1Mux:ulaIn1 " "Elaborating entity \"ulaIn1Mux\" for hierarchy \"ulaIn1Mux:ulaIn1\"" {  } { { "MIPS.v" "ulaIn1" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693945960479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaIn2Mux ulaIn2Mux:ulaIn2 " "Elaborating entity \"ulaIn2Mux\" for hierarchy \"ulaIn2Mux:ulaIn2\"" {  } { { "MIPS.v" "ulaIn2" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693945960481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaCore ulaCore:ula " "Elaborating entity \"ulaCore\" for hierarchy \"ulaCore:ula\"" {  } { { "MIPS.v" "ula" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693945960483 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ula.v(25) " "Verilog HDL warning at ula.v(25): converting signed shift amount to unsigned" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 25 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1693945960484 "|MIPS|ulaCore:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:dataMem " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:dataMem\"" {  } { { "MIPS.v" "dataMem" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693945960485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memToRegMux memToRegMux:memToRegMux " "Elaborating entity \"memToRegMux\" for hierarchy \"memToRegMux:memToRegMux\"" {  } { { "MIPS.v" "memToRegMux" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693945960486 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dataMem:dataMem\|mainMemory " "RAM logic \"dataMem:dataMem\|mainMemory\" is uninferred due to asynchronous read logic" {  } { { "dataMem.v" "mainMemory" { Text "D:/GitHub/Arquitetura-projeto-2/dataMem.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1693945960950 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "intMem:intMem\|intMemory " "RAM logic \"intMem:intMem\|intMemory\" is uninferred due to inappropriate RAM size" {  } { { "intMem.v" "intMemory" { Text "D:/GitHub/Arquitetura-projeto-2/intMem.v" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1693945960950 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1693945960950 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/GitHub/Arquitetura-projeto-2/db/MIPS.ram0_intMem_dc5c2df9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/GitHub/Arquitetura-projeto-2/db/MIPS.ram0_intMem_dc5c2df9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1693945960953 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[0\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[0\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[1\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[1\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[2\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[2\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[3\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[3\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[4\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[4\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[5\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[5\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[6\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[6\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[7\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[7\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[8\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[8\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[9\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[9\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[10\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[10\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[11\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[11\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[12\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[12\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[13\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[13\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[14\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[14\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[15\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[15\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[16\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[16\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[17\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[17\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[18\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[18\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[19\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[19\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[20\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[20\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[21\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[21\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[22\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[22\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[23\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[23\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[24\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[24\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[25\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[25\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[26\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[26\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[27\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[27\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[28\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[28\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[29\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[29\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[30\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[30\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memToRegMux:memToRegMux\|memToRegOutput\[31\] " "Converted tri-state buffer \"memToRegMux:memToRegMux\|memToRegOutput\[31\]\" feeding internal logic into a wire" {  } { { "memToRegMux.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/memToRegMux.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[0\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[0\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[1\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[1\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[2\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[2\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[3\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[3\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[4\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[4\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[5\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[5\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[6\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[6\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[7\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[7\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[8\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[8\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[9\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[9\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[10\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[10\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[11\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[11\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[12\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[12\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[13\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[13\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[14\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[14\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[15\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[15\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[17\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[17\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[18\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[18\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[19\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[19\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[20\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[20\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[21\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[21\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[22\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[22\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[23\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[23\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[24\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[24\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[25\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[25\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[26\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[26\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[27\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[27\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[28\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[28\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[29\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[29\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[30\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[30\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[31\] " "Converted tri-state buffer \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[31\]\" feeding internal logic into a wire" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regMemMux:regMemWriteMux\|regMemMuxOutput\[0\] " "Converted tri-state buffer \"regMemMux:regMemWriteMux\|regMemMuxOutput\[0\]\" feeding internal logic into a wire" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regMemMux:regMemWriteMux\|regMemMuxOutput\[1\] " "Converted tri-state buffer \"regMemMux:regMemWriteMux\|regMemMuxOutput\[1\]\" feeding internal logic into a wire" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regMemMux:regMemWriteMux\|regMemMuxOutput\[2\] " "Converted tri-state buffer \"regMemMux:regMemWriteMux\|regMemMuxOutput\[2\]\" feeding internal logic into a wire" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regMemMux:regMemWriteMux\|regMemMuxOutput\[3\] " "Converted tri-state buffer \"regMemMux:regMemWriteMux\|regMemMuxOutput\[3\]\" feeding internal logic into a wire" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "regMemMux:regMemWriteMux\|regMemMuxOutput\[4\] " "Converted tri-state buffer \"regMemMux:regMemWriteMux\|regMemMuxOutput\[4\]\" feeding internal logic into a wire" {  } { { "regMem.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/regMem.v" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1693945960962 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1693945960962 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1693945973888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "branch_module:b_module\|branch_Result " "Latch branch_module:b_module\|branch_Result has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:pc\|PC_out\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:pc\|PC_out\[0\]" {  } { { "PC.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/PC.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693945974036 ""}  } { { "branch_module.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/branch_module.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693945974036 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[30\] GND " "Pin \"instruction\[30\]\" is stuck at GND" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693945989423 "|MIPS|instruction[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693945989423 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693945990113 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/Arquitetura-projeto-2/output_files/MIPS.map.smsg " "Generated suppressed messages file D:/GitHub/Arquitetura-projeto-2/output_files/MIPS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693945998904 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693945999315 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693945999315 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14037 " "Implemented 14037 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693946000086 ""} { "Info" "ICUT_CUT_TM_OPINS" "192 " "Implemented 192 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693946000086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13843 " "Implemented 13843 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693946000086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693946000086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693946000108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 17:33:20 2023 " "Processing ended: Tue Sep 05 17:33:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693946000108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693946000108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693946000108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693946000108 ""}
