{"vcs1":{"timestamp_begin":1680532139.935679145, "rt":1.44, "ut":0.27, "st":0.14}}
{"vcselab":{"timestamp_begin":1680532141.407848678, "rt":1.55, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680532142.980574552, "rt":0.90, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680532139.643191156}
{"VCS_COMP_START_TIME": 1680532139.643191156}
{"VCS_COMP_END_TIME": 1680532144.788879374}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340084}}
{"stitch_vcselab": {"peak_mem": 239012}}
