# UART-16550-v-sv
UART 16550 implemented in SystemVerilog with TX, RX, FIFO, register interface, and baud generator. Includes a simple Verilog UART model for basic understanding.
