
*** Running vivado
    with args -log XADCdemo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source XADCdemo.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source XADCdemo.tcl -notrace
Command: synth_design -top XADCdemo -part xc7a35tcpg236-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

INFO: [IP_Flow 19-2162] IP 'xadc_wiz_0' is locked:
* IP definition 'XADC Wizard (3.0)' for IP 'xadc_wiz_0' (customized with software release 2015.1) has a newer minor version in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9692
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'XADCdemo' [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/XADCdemo.v:21]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/new/clk_div.v:23]
	Parameter div_value bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [D:/vivado/Basys3-Joystick-Interfacing-main/test.runs/synth_1/.Xil/Vivado-11024-bullet/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [D:/vivado/Basys3-Joystick-Interfacing-main/test.runs/synth_1/.Xil/Vivado-11024-bullet/realtime/xadc_wiz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'eos_out' of module 'xadc_wiz_0' is unconnected for instance 'XLXI_7' [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/XADCdemo.v:68]
WARNING: [Synth 8-7023] instance 'XLXI_7' of module 'xadc_wiz_0' has 22 connections declared, but only 21 given [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/XADCdemo.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/XADCdemo.v:122]
INFO: [Synth 8-6157] synthesizing module 'DigitToSeg' [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegdecoder' [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/sevensegdecoder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdecoder' (3#1) [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux4_4bus' [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_4bus' (4#1) [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'segClkDevider' [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/segClkDevider.v:21]
	Parameter constantNumber bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'segClkDevider' (5#1) [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter3bit' [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter3bit' (6#1) [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_3_8' [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3_8' (7#1) [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DigitToSeg' (8#1) [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/new/toplevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'h_counter' [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/new/h_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'h_counter' (9#1) [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/new/h_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'v_counter' [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/new/v_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'v_counter' (10#1) [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/new/v_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/new/vga_sync.v:23]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 16 - type: integer 
	Parameter HB bound to: 48 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (11#1) [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/new/vga_sync.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/new/debouncer.v:4]
INFO: [Synth 8-6157] synthesizing module 'clock_enable' [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/new/debouncer.v:18]
INFO: [Synth 8-6155] done synthesizing module 'clock_enable' (12#1) [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/new/debouncer.v:18]
INFO: [Synth 8-6157] synthesizing module 'my_dff_en' [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/new/debouncer.v:27]
INFO: [Synth 8-6155] done synthesizing module 'my_dff_en' (13#1) [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/new/debouncer.v:27]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (14#1) [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/new/debouncer.v:4]
INFO: [Synth 8-6157] synthesizing module 'red_dot' [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/new/red_dot.v:22]
	Parameter circle_radius bound to: 10 - type: integer 
	Parameter circle_centre_x bound to: 320 - type: integer 
	Parameter circle_centre_y bound to: 240 - type: integer 
	Parameter a_x_start bound to: 10'b1000110000 
	Parameter a_x_end bound to: 10'b1001010000 
	Parameter a_y_start bound to: 10'b0000011001 
	Parameter a_y_end bound to: 10'b0000100010 
	Parameter b_x_start bound to: 10'b1001000111 
	Parameter b_x_end bound to: 10'b1001010000 
	Parameter b_y_start bound to: 10'b0000100010 
	Parameter b_y_end bound to: 10'b0000111000 
	Parameter c_x_start bound to: 10'b1001000111 
	Parameter c_x_end bound to: 10'b1001010000 
	Parameter c_y_start bound to: 10'b0001000001 
	Parameter c_y_end bound to: 10'b0001010111 
	Parameter d_x_start bound to: 10'b1000110000 
	Parameter d_x_end bound to: 10'b1001010000 
	Parameter d_y_start bound to: 10'b0001010111 
	Parameter d_y_end bound to: 10'b0001100000 
	Parameter e_x_start bound to: 10'b1000110000 
	Parameter e_x_end bound to: 10'b1000111001 
	Parameter e_y_start bound to: 10'b0001000001 
	Parameter e_y_end bound to: 10'b0001010111 
	Parameter f_x_start bound to: 10'b1000110000 
	Parameter f_x_end bound to: 10'b1000111001 
	Parameter f_y_start bound to: 10'b0000100010 
	Parameter f_y_end bound to: 10'b0000111000 
	Parameter g_x_start bound to: 10'b1000110000 
	Parameter g_x_end bound to: 10'b1001010000 
	Parameter g_y_start bound to: 10'b0000111000 
	Parameter g_y_end bound to: 10'b0001000001 
	Parameter one_x_s bound to: 10'b0100000100 
	Parameter one_x_e bound to: 10'b0100011100 
	Parameter one_y_s bound to: 10'b0010110100 
	Parameter one_y_e bound to: 10'b0011001100 
	Parameter two_x_s bound to: 10'b0100011100 
	Parameter two_x_e bound to: 10'b0100110100 
	Parameter two_y_s bound to: 10'b0010110100 
	Parameter two_y_e bound to: 10'b0011001100 
	Parameter three_x_s bound to: 10'b0100110100 
	Parameter three_x_e bound to: 10'b0101001100 
	Parameter three_y_s bound to: 10'b0010110100 
	Parameter three_y_e bound to: 10'b0011001100 
	Parameter four_x_s bound to: 10'b0101001100 
	Parameter four_x_e bound to: 10'b0101100100 
	Parameter four_y_s bound to: 10'b0010110100 
	Parameter four_y_e bound to: 10'b0011001100 
	Parameter five_x_s bound to: 10'b0101100100 
	Parameter five_x_e bound to: 10'b0101111100 
	Parameter five_y_s bound to: 10'b0010110100 
	Parameter five_y_e bound to: 10'b0011001100 
	Parameter six_x_s bound to: 10'b0100000100 
	Parameter six_x_e bound to: 10'b0100011100 
	Parameter six_y_s bound to: 10'b0011001100 
	Parameter six_y_e bound to: 10'b0011100100 
	Parameter seven_x_s bound to: 10'b0100011100 
	Parameter seven_x_e bound to: 10'b0100110100 
	Parameter seven_y_s bound to: 10'b0011001100 
	Parameter seven_y_e bound to: 10'b0011100100 
	Parameter eight_x_s bound to: 10'b0100110100 
	Parameter eight_x_e bound to: 10'b0101001100 
	Parameter eight_y_s bound to: 10'b0011001100 
	Parameter eight_y_e bound to: 10'b0011100100 
	Parameter nine_x_s bound to: 10'b0101001100 
	Parameter nine_x_e bound to: 10'b0101100100 
	Parameter nine_y_s bound to: 10'b0011001100 
	Parameter nine_y_e bound to: 10'b0011100100 
	Parameter ten_x_s bound to: 10'b0101100100 
	Parameter ten_x_e bound to: 10'b0101111100 
	Parameter ten_y_s bound to: 10'b0011001100 
	Parameter ten_y_e bound to: 10'b0011100100 
	Parameter eleven_x_s bound to: 10'b0100000100 
	Parameter eleven_x_e bound to: 10'b0100011100 
	Parameter eleven_y_s bound to: 10'b0011100100 
	Parameter eleven_y_e bound to: 10'b0011111100 
	Parameter twelve_x_s bound to: 10'b0100011100 
	Parameter twelve_x_e bound to: 10'b0100110100 
	Parameter twelve_y_s bound to: 10'b0011100100 
	Parameter twelve_y_e bound to: 10'b0011111100 
	Parameter thirteen_x_s bound to: 10'b0100110100 
	Parameter thirteen_x_e bound to: 10'b0101001100 
	Parameter thirteen_y_s bound to: 10'b0011100100 
	Parameter thirteen_y_e bound to: 10'b0011111100 
	Parameter fourteen_x_s bound to: 10'b0101001100 
	Parameter fourteen_x_e bound to: 10'b0101100100 
	Parameter fourteen_y_s bound to: 10'b0011100100 
	Parameter fourteen_y_e bound to: 10'b0011111100 
	Parameter fifteen_x_s bound to: 10'b0101100100 
	Parameter fifteen_x_e bound to: 10'b0101111100 
	Parameter fifteen_y_s bound to: 10'b0011100100 
	Parameter fifteen_y_e bound to: 10'b0011111100 
	Parameter sixteen_x_s bound to: 10'b0100000100 
	Parameter sixteen_x_e bound to: 10'b0100011100 
	Parameter sixteen_y_s bound to: 10'b0011111100 
	Parameter sixteen_y_e bound to: 10'b0100010100 
	Parameter seventeen_x_s bound to: 10'b0100011100 
	Parameter seventeen_x_e bound to: 10'b0100110100 
	Parameter seventeen_y_s bound to: 10'b0011111100 
	Parameter seventeen_y_e bound to: 10'b0100010100 
	Parameter eighteen_x_s bound to: 10'b0100110100 
	Parameter eighteen_x_e bound to: 10'b0101001100 
	Parameter eighteen_y_s bound to: 10'b0011111100 
	Parameter eighteen_y_e bound to: 10'b0100010100 
	Parameter nineteen_x_s bound to: 10'b0101001100 
	Parameter nineteen_x_e bound to: 10'b0101100100 
	Parameter nineteen_y_s bound to: 10'b0011111100 
	Parameter nineteen_y_e bound to: 10'b0100010100 
	Parameter twenty_x_s bound to: 10'b0101100100 
	Parameter twenty_x_e bound to: 10'b0101111100 
	Parameter twenty_y_s bound to: 10'b0011111100 
	Parameter twenty_y_e bound to: 10'b0100010100 
	Parameter twentyone_x_s bound to: 10'b0100000100 
	Parameter twentyone_x_e bound to: 10'b0100011100 
	Parameter twentyone_y_s bound to: 10'b0100010100 
	Parameter twentyone_y_e bound to: 10'b0100101100 
	Parameter twentytwo_x_s bound to: 10'b0100011100 
	Parameter twentytwo_x_e bound to: 10'b0100110100 
	Parameter twentytwo_y_s bound to: 10'b0100010100 
	Parameter twentytwo_y_e bound to: 10'b0100101100 
	Parameter twentythree_x_s bound to: 10'b0100110100 
	Parameter twentythree_x_e bound to: 10'b0101001100 
	Parameter twentythree_y_s bound to: 10'b0100010100 
	Parameter twentythree_y_e bound to: 10'b0100101100 
	Parameter twentyfour_x_s bound to: 10'b0101001100 
	Parameter twentyfour_x_e bound to: 10'b0101100100 
	Parameter twentyfour_y_s bound to: 10'b0100010100 
	Parameter twentyfour_y_e bound to: 10'b0100101100 
	Parameter twentyfive_x_s bound to: 10'b0101100100 
	Parameter twentyfive_x_e bound to: 10'b0101111100 
	Parameter twentyfive_y_s bound to: 10'b0100010100 
	Parameter twentyfive_y_e bound to: 10'b0100101100 
	Parameter enemy_x bound to: 88 - type: integer 
	Parameter enemy_y bound to: 229 - type: integer 
	Parameter friend_x bound to: 514 - type: integer 
	Parameter friend_y bound to: 229 - type: integer 
	Parameter clk_freq bound to: 100000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/new/red_dot.v:3911]
INFO: [Synth 8-6155] done synthesizing module 'red_dot' (15#1) [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/new/red_dot.v:22]
INFO: [Synth 8-6155] done synthesizing module 'toplevel' (16#1) [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/new/toplevel.v:23]
INFO: [Synth 8-6155] done synthesizing module 'XADCdemo' (17#1) [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/sources_1/imports/hdl/XADCdemo.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1097.230 ; gain = 70.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1097.230 ; gain = 70.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1097.230 ; gain = 70.340
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1097.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
Finished Parsing XDC File [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado/Basys3-Joystick-Interfacing-main/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/XADCdemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/XADCdemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/vivado/Basys3-Joystick-Interfacing-main/test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/vivado/Basys3-Joystick-Interfacing-main/test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1143.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1143.871 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1143.871 ; gain = 116.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1143.871 ; gain = 116.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for XLXI_7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1143.871 ; gain = 116.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 1143.871 ; gain = 116.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 5     
	   2 Input   32 Bit       Adders := 69    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 5     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Multipliers : 
	              32x32  Multipliers := 18    
	               4x32  Multipliers := 1     
	               3x32  Multipliers := 2     
	              30x32  Multipliers := 3     
+---Muxes : 
	   2 Input   33 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 45    
	  44 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red5, operation Mode is: (A:0x13332)*B.
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: Generating DSP red5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: Generating DSP red5, operation Mode is: A*(B:0x13332).
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: Generating DSP red5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: Generating DSP red5, operation Mode is: A*(B:0x491d).
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: Generating DSP red5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: Generating DSP red5, operation Mode is: A*(B:0x491d).
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: Generating DSP red5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: Generating DSP red5, operation Mode is: (A:0x1332e)*B.
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: Generating DSP red5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: Generating DSP red5, operation Mode is: A*(B:0x1332e).
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: Generating DSP red5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: operator red5 is absorbed into DSP red5.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP dig35, operation Mode is: (A:0x3d090)*B.
DSP Report: operator dig35 is absorbed into DSP dig35.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:02:22 . Memory (MB): peak = 1339.176 ; gain = 312.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|XADCdemo    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (A:0x13332)*B  | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 16     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*(B:0x13332)  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*(B:0x491d)   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 16     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*(B:0x491d)   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (A:0x1332e)*B  | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 16     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*(B:0x1332e)  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|XADCdemo    | (A:0x3d090)*B  | 18     | 12     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:35 . Memory (MB): peak = 1339.176 ; gain = 312.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:45 . Memory (MB): peak = 1339.176 ; gain = 312.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:19 ; elapsed = 00:02:52 . Memory (MB): peak = 1406.813 ; gain = 379.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin dwe_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin vp_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin vn_in
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:24 ; elapsed = 00:02:58 . Memory (MB): peak = 1412.379 ; gain = 385.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:24 ; elapsed = 00:02:58 . Memory (MB): peak = 1412.379 ; gain = 385.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:26 ; elapsed = 00:02:59 . Memory (MB): peak = 1412.379 ; gain = 385.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:26 ; elapsed = 00:02:59 . Memory (MB): peak = 1412.379 ; gain = 385.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:26 ; elapsed = 00:03:00 . Memory (MB): peak = 1412.379 ; gain = 385.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:26 ; elapsed = 00:03:00 . Memory (MB): peak = 1412.379 ; gain = 385.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |xadc_wiz |     1|
|2     |BUFG     |     2|
|3     |CARRY4   |   812|
|4     |DSP48E1  |    64|
|5     |LUT1     |   258|
|6     |LUT2     |  1408|
|7     |LUT3     |   328|
|8     |LUT4     |   674|
|9     |LUT5     |   445|
|10    |LUT6     |  2178|
|11    |FDRE     |   499|
|12    |FDSE     |     8|
|13    |IBUF     |    11|
|14    |OBUF     |    42|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:26 ; elapsed = 00:03:00 . Memory (MB): peak = 1412.379 ; gain = 385.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 19 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:08 ; elapsed = 00:02:56 . Memory (MB): peak = 1412.379 ; gain = 338.848
Synthesis Optimization Complete : Time (s): cpu = 00:02:27 ; elapsed = 00:03:00 . Memory (MB): peak = 1412.379 ; gain = 385.488
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1412.379 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 876 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1412.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 3 Warnings, 19 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:34 ; elapsed = 00:03:09 . Memory (MB): peak = 1412.379 ; gain = 385.488
INFO: [Common 17-1381] The checkpoint 'D:/vivado/Basys3-Joystick-Interfacing-main/test.runs/synth_1/XADCdemo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file XADCdemo_utilization_synth.rpt -pb XADCdemo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 13 11:37:13 2024...
