|part3
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
LEDR[0] <= Dflipflop:D1.port2
LEDR[1] <= Dflipflop:D1.port3


|part3|Dflipflop:D1
D => D.IN1
Clk => Clk.IN1
Q <= Dlat:Slave.port2
Qnot <= Dlat:Slave.port2


|part3|Dflipflop:D1|Dlat:Master
D => S_g.IN0
D => R_g.IN0
Clk => S_g.IN1
Clk => R_g.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|part3|Dflipflop:D1|Dlat:Slave
D => S_g.IN0
D => R_g.IN0
Clk => S_g.IN1
Clk => R_g.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


