# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \src "dut.sv:1.1-39.10"
attribute \cells_not_processed 1
module \gen_test7
  attribute \src "dut.sv:2.12-2.16"
  wire width 3 \out1
  attribute \src "dut.sv:3.12-3.16"
  wire width 3 \out2
  attribute \src "dut.sv:4.13-4.17"
  wire width 3 \out3
  attribute \src "dut.sv:7.14-7.22"
  wire width 3 \cond.sub_out1
  attribute \src "dut.sv:8.14-8.22"
  wire width 3 \cond.sub_out2
  attribute \src "dut.sv:9.15-9.23"
  wire width 3 \cond.sub_out3
  attribute \src "dut.sv:11.23-11.24"
  wire width 32 signed \cond.init.x
  attribute \src "dut.sv:17.23-17.24"
  wire width 32 signed \cond.proc.x
  attribute \src "dut.sv:16.4-21.7"
  wire width 3 $0\out2[2:0]
  attribute \src "dut.sv:16.4-21.7"
  wire width 3 $0\cond.sub_out2[2:0]
  attribute \src "dut.sv:16.4-21.7"
  wire width 32 $0\cond.proc.x[31:0]
  attribute \src "dut.sv:10.11-10.11"
  wire width 3 $0\out1[2:0]
  attribute \src "dut.sv:10.11-10.11"
  wire width 3 $0\cond.sub_out1[2:0]
  attribute \src "dut.sv:10.11-10.11"
  wire width 32 $0\cond.init.x[31:0]
  attribute \src "dut.sv:16.4-21.7"
  process $proc$dut.sv:16$1
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\cond.proc.x[31:0] 2
    assign $0\out2[2:0] 3'010
    assign $0\cond.sub_out2[2:0] 3'010
    sync always
      update \out2 $0\out2[2:0]
      update \cond.sub_out2 $0\cond.sub_out2[2:0]
      update \cond.proc.x $0\cond.proc.x[31:0]
  end
  attribute \src "dut.sv:10.11-10.11"
  process $proc$dut.sv:10$2
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\cond.init.x[31:0] 4
    assign $0\out1[2:0] 3'100
    assign $0\cond.sub_out1[2:0] 3'100
    sync always
      update \out1 $0\out1[2:0]
      update \cond.sub_out1 $0\cond.sub_out1[2:0]
      update \cond.init.x $0\cond.init.x[31:0]
    sync init
  end
  connect \out3 [0] 1'1
  connect \cond.sub_out3 [0] 1'1
  connect \out3 [1] 1'1
  connect \cond.sub_out3 [1] 1'1
  connect \out3 [2] 1'1
  connect \cond.sub_out3 [2] 1'1
end
