{"Source Block": ["verilog-ethernet/rtl/axis_async_fifo.v@328:346@HdlStmProcess", "        mem[wr_addr_reg[ADDR_WIDTH-1:0]] <= s_axis;\n    end\nend\n\n// pointer synchronization\nalways @(posedge s_clk) begin\n    if (s_rst_sync3_reg) begin\n        rd_ptr_gray_sync1_reg <= {ADDR_WIDTH+1{1'b0}};\n        rd_ptr_gray_sync2_reg <= {ADDR_WIDTH+1{1'b0}};\n    end else begin\n        rd_ptr_gray_sync1_reg <= rd_ptr_gray_reg;\n        rd_ptr_gray_sync2_reg <= rd_ptr_gray_sync1_reg;\n    end\nend\n\nalways @(posedge m_clk) begin\n    if (m_rst_sync3_reg) begin\n        wr_ptr_gray_sync1_reg <= {ADDR_WIDTH+1{1'b0}};\n        wr_ptr_gray_sync2_reg <= {ADDR_WIDTH+1{1'b0}};\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_async_fifo.v@338:356", "        rd_ptr_gray_sync1_reg <= rd_ptr_gray_reg;\n        rd_ptr_gray_sync2_reg <= rd_ptr_gray_sync1_reg;\n    end\nend\n\nalways @(posedge m_clk) begin\n    if (m_rst_sync3_reg) begin\n        wr_ptr_gray_sync1_reg <= {ADDR_WIDTH+1{1'b0}};\n        wr_ptr_gray_sync2_reg <= {ADDR_WIDTH+1{1'b0}};\n    end else begin\n        wr_ptr_gray_sync1_reg <= wr_ptr_gray_reg;\n        wr_ptr_gray_sync2_reg <= wr_ptr_gray_sync1_reg;\n    end\nend\n\n// status synchronization\nalways @(posedge s_clk) begin\n    if (s_rst_sync3_reg) begin\n        overflow_sync1_reg <= 1'b0;\n"]], "Diff Content": {"Delete": [], "Add": [[336, "        wr_ptr_update_ack_sync1_reg <= 1'b0;\n"], [336, "        wr_ptr_update_ack_sync2_reg <= 1'b0;\n"], [339, "        wr_ptr_update_ack_sync1_reg <= wr_ptr_update_sync3_reg;\n"], [339, "        wr_ptr_update_ack_sync2_reg <= wr_ptr_update_ack_sync1_reg;\n"]]}}