// Seed: 3458236049
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5, id_6;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  reg id_2;
  always
  fork
    id_1 = id_2;
    id_1 = 1;
    if (1) begin
      id_2 <= 1;
    end
  join
  wire id_4 = (id_4);
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
module module_2 (
    input uwire id_0,
    output wor id_1,
    input tri id_2,
    output wand id_3,
    input tri0 id_4,
    output wor id_5,
    input uwire id_6,
    input supply1 id_7,
    input wor id_8,
    input supply0 id_9,
    input tri id_10,
    input tri id_11,
    output wand id_12
);
  wire id_14;
  wire id_15;
  module_0(
      id_14, id_15, id_15, id_14
  );
  assign id_12 = id_6 - 1'b0;
endmodule
