(PCB BSTPLC.brd
 (parser
  (string_quote ')
  (space_in_quoted_tokens on)
  (host_cad allegro)
  (host_version 'v16-6-112G_10/12/2012')
  (write_resolution MIL 100)
  (routes_include testpoint)
  (constant pcb_xlo 800)
  (constant pcb_ylo 600)
  (constant pcb_xhi 16000)
  (constant pcb_yhi 15800)
  (constant board_name BSTPLC.brd)
  (via_rotate_first off))
 (resolution MIL 100)
 (time_resolution nsec 1000000)
 (structure
  (boundary (rect pcb 40 -920 16760 16560))
  (boundary (rect signal 800 600 16000 15800))
  (place_boundary (rect signal 800 600 16000 15800))
  (control (off_grid off)
   (force_to_terminal_point on)
   (noise_accumulation RSS)
   (noise_calculation linear_interpolation)
   (crosstalk_model CCT1A)
   (bbv_ctr2ctr on)
   (roundoff_rotation on)
   (average_pair_length off)
   (reroute_order_viols on))
  (layer TOP
   (type signal))
  (layer GND_TOP
   (type power)
   (use_net GND_TOP))
  (layer VTT
   (type power)
   (use_net VTT))
  (layer VEE
   (type power)
   (use_net VEE))
  (layer VCC
   (type power)
   (use_net VCC))
  (layer GND_BOT
   (type power)
   (use_net GND_BOT))
  (layer BOTTOM
   (type signal))
  (rule (clearance 7))
  (rule (width 7))
  (via VIA)
  (grid via 0.1)
  (grid wire 0.1)
  (grid manufacturing 0.01))
 (placement
  (place_control (flip_style mirror_first))
  (component TO92_U60
   (place U60 6050 4550 front 180 (property (height 190.0))))
  (component SOT23_U59
   (place U59 5800 4550 front 180 (property (height 44.0))))
  (component SOT23_U19
   (place U19 5300.5 7750 front 270 (property (height 44.0))))
  (component PLCC28_U55
   (place U55 4800 5200 front 0 (property (height 180.0))))
  (component PLCC28_U17
   (place U17 5300 8300 front 90 (property (height 180.0))))
  (component PLCC28_U11
   (place U11 8900 10500 front 90 (property (height 180.0))))
  (component RES805_R103
   (place R103 5150 4600 front 270 (property (value 50) (height 150.0))))
  (component RES805_R104
   (place R104 5400 4600 front 270 (property (value 50) (height 150.0))))
  (component RES805_R105
   (place R105 5650 4600 front 270 (property (value 50) (height 150.0))))
  (component RES805_R106
   (place R106 5800 4000 front 270 (property (value 50) (height 150.0))))
  (component RES805_R107
   (place R107 6000 4000 front 270 (property (value 50) (height 150.0))))
  (component RES805_R100
   (place R100 4800 5600 front 270 (property (value 50) (height 150.0))))
  (component RES805_R101
   (place R101 4400 5200 front 180 (property (value 50) (height 150.0))))
  (component RES805_R102
   (place R102 5100 5600 front 270 (property (value 50) (height 150.0))))
  (component RES805_R108
   (place R108 6000 3900 front 270 (property (value 1000) (height 150.0))))
  (component RES805_R109
   (place R109 6150 3950 front 0 (property (value 1000) (height 150.0))))
  (component RES805_R329
   (place R329 6200 8650 front 270 (property (value 50) (height 150.0))))
  (component RES805_R330
   (place R330 6450 8475 front 0 (property (value 50) (height 150.0))))
  (component RES805_R187
   (place R187 4800 8300 back 0 (property (value 50) (height 150.0))))
  (component RES805_R188
   (place R188 4800 8100 back 0 (property (value 50) (height 150.0))))
  (component RES805_R189
   (place R189 4800 7925 back 90 (property (value 50) (height 150.0))))
  (component RES805_R190
   (place R190 4800 7750 back 90 (property (value 50) (height 150.0))))
  (component RES805_R191
   (place R191 5300 8400 back 270 (property (value 50) (height 150.0))))
  (component RES805_R192
   (place R192 5300 8225 back 270 (property (value 50) (height 150.0))))
  (component RES805_R14
   (place R14 6250 7975 front 90 (property (value 50) (height 150.0))))
  (component RES805_R18
   (place R18 5100 7900 front 270 (property (value 1000) (height 150.0))))
  (component RES805_R15
   (place R15 6450 8175 front 0 (property (value 50) (height 150.0))))
  (component RES805_R16
   (place R16 5725 8300 front 180 (property (value 50) (height 150.0))))
  (component RES805_R17
   (place R17 5875 7900 front 270 (property (value 50) (height 150.0))))
  (component RES805_R13
   (place R13 5375 7900 front 90 (property (value 50) (height 150.0))))
  (component RES805_R19
   (place R19 5375 7525 front 90 (property (value 1000) (height 150.0))))
  (component RES805_R31
   (place R31 3900 9975 back 90 (property (value 50) (height 150.0))))
  (component RES805_R28
   (place R28 4050 9525 front 0 (property (value 100) (height 150.0))))
  (component RES805_R29
   (place R29 4300 9925 front 180 (property (value 50) (height 150.0))))
  (component RES805_R30
   (place R30 3900 9825 back 90 (property (value 50) (height 150.0))))
  (component RES805_R86
   (place R86 8550 8125 front 270 (property (value 1000) (height 150.0))))
  (component RES805_R87
   (place R87 8550 7650 front 90 (property (value 1000) (height 150.0))))
  (component RES805_R40
   (place R40 11825 7625 front 0 (property (value 100) (height 150.0))))
  (component RES805_R41
   (place R41 12000 7400 front 180 (property (value 100) (height 150.0))))
  (component RES805_R38
   (place R38 12100 7900 front 0 (property (value 10K) (height 150.0))))
  (component RES805_R39
   (place R39 11800 8600 front 180 (property (value 10K) (height 150.0))))
  (component RES805_R90
   (place R90 12200 10400 back 90 (property (value 50) (height 150.0))))
  (component RES805_R91
   (place R91 12400 10400 back 270 (property (value 50) (height 150.0))))
  (component RES805_R92
   (place R92 12400 10000 back 270 (property (value 50) (height 150.0))))
  (component RES805_R93
   (place R93 12100 10200 back 0 (property (value 50) (height 150.0))))
  (component RES805_R94
   (place R94 11600 10400 back 90 (property (value 50) (height 150.0))))
  (component RES805_R95
   (place R95 11800 10400 back 270 (property (value 50) (height 150.0))))
  (component RES805_R96
   (place R96 11700 10000 back 270 (property (value 50) (height 150.0))))
  (component RES805_R97
   (place R97 11700 10100 back 270 (property (value 50) (height 150.0))))
  (component RES805_R98
   (place R98 11800 9800 back 270 (property (value 50) (height 150.0))
    (lock_type position)))
  (component RES805_R99
   (place R99 11600 9800 back 90 (property (value 50) (height 150.0))
    (lock_type position)))
  (component RES805_R88
   (place R88 12800 10200 front 0 (property (value 50) (height 150.0))))
  (component RES805_R89
   (place R89 12800 10000 front 180 (property (value 50) (height 150.0))))
  (component RES805_R7
   (place R7 8900 10400 back 270 (property (value 50) (height 150.0))))
  (component RES805_R9
   (place R9 8525 10075 front 0 (property (value 50) (height 150.0))))
  (component RES805_R10
   (place R10 9275 9900 back 180 (property (value 50) (height 150.0))))
  (component RES805_R8
   (place R8 9250 10075 back 270 (property (value 50) (height 150.0))))
  (component RES805_R6
   (place R6 8525 10450 front 0 (property (value 50) (height 150.0))))
  (component RES805_R5
   (place R5 7925 10600 front 180 (property (value 100) (height 150.0))))
  (component RES805_R11
   (place R11 8525 9850 front 180 (property (value 50) (height 150.0))))
  (component RES805_R3
   (place R3 12350 13375 front 180 (property (value 100) (height 150.0))))
  (component RES805_R4
   (place R4 12750 13425 front 0 (property (value 100) (height 150.0))))
  (component RES805_R1
   (place R1 12100 13500 front 180 (property (value 10K) (height 150.0))))
  (component RES805_R2
   (place R2 12200 12700 front 0 (property (value 10K) (height 150.0))))
  (component LED_SSFLXH1031D_D4
   (place D4 3850 9473.8 front 180 (property (height 150.0))))
  (component LED_SSFLXH1031D_D5
   (place D5 11550 7373.8 front 180 (property (height 150.0))))
  (component LED_SSFLXH1031D_D6
   (place D6 11275 7448.8 front 180 (property (height 150.0))))
  (component LED_SSFLXH1031D_D3
   (place D3 7925 10323.8 front 180 (property (height 150.0))))
  (component LED_SSFLXH1031D_D1
   (place D1 12950 12873.8 front 180 (property (height 150.0))))
  (component LED_SSFLXH1031D_D2
   (place D2 12950 13123.8 front 180 (property (height 150.0))))
  (component PLCC20_U57
   (place U57 4600 4000 front 180 (property (height 180.0))))
  (component PLCC20_U56
   (place U56 5300 4000 front 270 (property (height 180.0))))
  (component PLCC20_U18
   (place U18 6050 8300 front 90 (property (height 180.0))))
  (component PLCC20_U31
   (place U31 3900 10600 front 180 (property (height 180.0))))
  (component PLCC20_U32
   (place U32 3900 9900 front 180 (property (height 180.0))))
  (component PLCC20_U51
   (place U51 11700 10100 front 270 (property (height 180.0)) (lock_type
     position)))
  (component PLCC20_U52
   (place U52 12400 10100 front 180 (property (height 180.0))))
  (component PLCC20_U10
   (place U10 8100 9800 front 270 (property (height 180.0))))
  (component PLCC20_U12
   (place U12 8900 9800 front 270 (property (height 180.0))))
  (component PLCC20_U8
   (place U8 12100 12300 front 270 (property (height 180.0))))
  (component SOIC16_U38
   (place U38 11975 8200 front 90 (property (height 70.0))))
  (component SOIC16_U37
   (place U37 11325 7975 front 270 (property (height 70.0))))
  (component SOIC16_U36
   (place U36 11325 8500 front 90 (property (height 70.0))))
  (component SOIC16_U9
   (place U9 12025 13100 front 270 (property (height 70.0))))
  (component SOIC16_U7
   (place U7 11300 12500 front 270 (property (height 70.0))))
  (component SOIC16_U1
   (place U1 11300 13100 front 270 (property (height 70.0))))
  (component SOIC8_U20
   (place U20 6050 7600 front 0 (property (height 70.0))))
  (component SOIC8_U50
   (place U50 8550 7875 front 0 (property (height 70.0))))
  (component SOIC8_U15
   (place U15 8900 12400 front 0 (property (height 70.0))))
  (component CONN10_U54
   (place U54 12200 9600 front 180 (property (height 500.0)) (lock_type
     position)))
  (component CONN10_U53
   (place U53 11800 10600 front 0 (property (height 500.0))))
  (component CONN10_U6
   (place U6 8600 11900 front 180 (property (height 500.0))))
  (component CONN10_U16
   (place U16 8100 12900 front 0 (property (height 500.0))))
  (component CAP805_C92
   (place C92 5600 3900 front 0 (property (value 0.1UF) (height 150.0))))
  (component CAP805_C91
   (place C91 4900 4500 front 90 (property (value 0.1UF) (height 150.0))))
  (component CAP805_C94
   (place C94 4550 4550 front 90 (property (value 0.1UF) (height 150.0))))
  (component CAP805_C88
   (place C88 5800 4800 front 180 (property (value 0.1UF) (height 150.0))))
  (component CAP805_C90
   (place C90 4900 4400 front 0 (property (value 0.1UF) (height 150.0))))
  (component CAP805_C93
   (place C93 4900 4150 front 0 (property (value 0.1UF) (height 150.0))))
  (component CAP805_C49
   (place C49 11950 8600 front 180 (property (value 0.1UF) (height 150.0))))
  (component CAP805_C51
   (place C51 11950 7900 front 0 (property (value 0.1UF) (height 150.0))))
  (component CAP805_C8
   (place C8 12000 12700 front 0 (property (value 0.1UF) (height 150.0))))
  (component CAP805_C10
   (place C10 11900 13500 front 180 (property (value 0.1UF) (height 150.0))))
  (component CAP805_C18
   (place C18 8400 12100 front 270 (property (value 1.0UF) (height 150.0))))
  (component CAP805_C21
   (place C21 8900 12700 front 270 (property (value 1.0UF) (height 150.0))))
  (component CAP805_C20
   (place C20 8900 12100 front 90 (property (value 1.0UF) (height 150.0))))
  (component CAP805_C19
   (place C19 7900 12700 front 90 (property (value 1.0UF) (height 150.0))))
  (component CAP805_C17
   (place C17 8400 12700 front 90 (property (value 1.0UF) (height 150.0))))
  (component CAP805_C16
   (place C16 7900 12100 front 90 (property (value 1.0UF) (height 150.0))))
  (component FEC32DTP_TP1
   (place TP1 3625 12800 front 0 (property (height 150.0))))
  (component FEC32DTP_TP2
   (place TP2 3625 13050 front 0 (property (height 150.0))))
  (component FEC32DTP_TP3
   (place TP3 2550 13550 front 0 (property (height 150.0))))
  (component FEC32DTP_TP4
   (place TP4 2550 13300 front 0 (property (height 150.0))))
  (component FEC32DTP_TP5
   (place TP5 2800 13550 front 0 (property (height 150.0))))
  (component FEC32DTP_TP6
   (place TP6 3050 13550 front 0 (property (height 150.0))))
  (component FEC32DTP_TP7
   (place TP7 3375 12800 front 0 (property (height 150.0))))
  (component FEC32DTP_TP8
   (place TP8 3050 13300 front 0 (property (height 150.0))))
  (component FEC32DTP_TP9
   (place TP9 2800 12300 front 0 (property (height 150.0))))
  (component FEC32DTP_TP10
   (place TP10 2550 12300 front 0 (property (height 150.0))))
  (component SOIC20_U4
   (place U4 3050 12800 front 270 (property (height 104.0))))
  (component CAP0603_C89
   (place C89 4774 5025 back 180 (property (value 0.1UF) (height 150.0))))
  (component CAP0603_C24
   (place C24 6024 8250 back 180 (property (value 0.1UF) (height 150.0))))
  (component CAP0603_C25
   (place C25 5925 7626 front 270 (property (value 0.1UF) (height 150.0))))
  (component CAP0603_C22
   (place C22 4825 8499 front 90 (property (value 0.1UF) (height 150.0))))
  (component CAP0603_C23
   (place C23 6076 8350 back 0 (property (value 0.1UF) (height 150.0))))
  (component CAP0603_C38
   (place C38 3750 10626 back 90 (property (value 0.1UF) (height 150.0))))
  (component CAP0603_C40
   (place C40 3450 9849 front 90 (property (value 0.1UF) (height 150.0))))
  (component CAP0603_C39
   (place C39 4050 10574 back 270 (property (value 0.1UF) (height 150.0))))
  (component CAP0603_C84
   (place C84 8800 8000 front 0 (property (value 0.1UF) (height 150.0))))
  (component CAP0603_C85
   (place C85 8225 7900 front 0 (property (value 0.1UF) (height 150.0))))
  (component CAP0603_C47
   (place C47 11475 8449 front 90 (property (value 0.1UF) (height 150.0))))
  (component CAP0603_C48
   (place C48 11150 8001 front 270 (property (value 0.1UF) (height 150.0))))
  (component CAP0603_C50
   (place C50 12350 8226 front 270 (property (value 1.0UF) (height 150.0))))
  (component CAP0603_C86
   (place C86 12452 10250 back 0 (property (value 0.1UF) (height 150.0))))
  (component CAP0603_C87
   (place C87 11475 10150 back 270 (property (value 0.1UF) (height 150.0))))
  (component CAP0603_C11
   (place C11 8926 10625 back 0 (property (value 0.1UF) (height 150.0))))
  (component CAP0603_C15
   (place C15 9000 9800 back 270 (property (value 0.1UF) (height 150.0))))
  (component CAP0603_C13
   (place C13 8425 10599 front 90 (property (value 0.1UF) (height 150.0))))
  (component CAP0603_C12
   (place C12 8074 9625 back 180 (property (value 0.1UF) (height 150.0))))
  (component CAP0603_C14
   (place C14 8126 10000 back 0 (property (value 0.1UF) (height 150.0))))
  (component CAP0603_C4
   (place C4 10875 12499 front 90 (property (value 1.0UF) (height 150.0))))
  (component CAP0603_C5
   (place C5 11075 13126 front 270 (property (value 1.0UF) (height 150.0))))
  (component CAP0603_C9
   (place C9 11625 13049 front 90 (property (value 1.0UF) (height 150.0))))
  (component CAP0603_C6
   (place C6 12126 12325 back 0 (property (value 1.0UF) (height 150.0))))
  (component CAP0603_C7
   (place C7 12074 12275 back 180 (property (value 1.0UF) (height 150.0))))
  (component CAP0603_C2
   (place C2 3300 12550 front 0 (property (value 0.1UF) (height 150.0))))
  (component CAP0603_C3
   (place C3 3050 12550 front 90 (property (value 0.1UF) (height 150.0))))
  (component CAP0603_C1
   (place C1 3050 13300 front 90 (property (value 0.1UF) (height 150.0))))
  (component SSOP16_U3
   (place U3 2800 13300 front 0 (property (height 150.0))))
  (component SOIC14_U58
   (place U58 5900 4300 front 180 (property (height 70.0))))
  (component SOIC14_U13
   (place U13 8400 12400 front 0 (property (height 70.0))))
  (component SOIC14_U14
   (place U14 7900 12400 front 0 (property (height 70.0))))
  (component SOIC14_U2
   (place U2 3375 13300 front 180 (property (height 70.0))))
  (component SOIC16
   (place U47 (property (height 70.0)))
   (place U62 (property (height 70.0)))
   (place U95 (property (height 70.0))))
  (component DO35
   (place U109)
   (place U110)
   (place U114)
   (place U115)
   (place U119)
   (place U120)
   (place U124)
   (place U125)
   (place U129)
   (place U130)
   (place U134)
   (place U135)
   (place U139)
   (place U140)
   (place U144)
   (place U145))
  (component SOIC14
   (place U63 (property (height 70.0)))
   (place U64 (property (height 70.0))))
  (component SOIC14
   (place U76 (property (height 70.0)))
   (place U77 (property (height 70.0)))
   (place U101 (property (height 70.0))))
  (component SOIC20
   (place U96 (property (height 104.0))))
  (component TO220ABH
   (place Q2))
  (component TO220ABV
   (place Q1))
  (component SOIC16W
   (place U69))
  (component SOIC16
   (place U70 (property (height 70.0))))
  (component CONN34
   (place P1))
  (component COTO2300_V1
   (place U107)
   (place U112)
   (place U117)
   (place U122)
   (place U127)
   (place U132)
   (place U137)
   (place U142))
  (component CAP0603
   (place C52 (property (value 0.1UF) (height 150.0)))
   (place C53 (property (value 0.1UF) (height 150.0)))
   (place C54 (property (value 0.1UF) (height 150.0)))
   (place C55 (property (value 0.1UF) (height 150.0)))
   (place C56 (property (value 0.1UF) (height 150.0)))
   (place C57 (property (value 0.1UF) (height 150.0)))
   (place C60 (property (value 0.1UF) (height 150.0)))
   (place C62 (property (value 0.1UF) (height 150.0)))
   (place C63 (property (value 0.1UF) (height 150.0)))
   (place C66 (property (value 0.1UF) (height 150.0)))
   (place C96 (property (value 0.1UF) (height 150.0)))
   (place C97 (property (value 0.1UF) (height 150.0)))
   (place C98 (property (value 0.1UF) (height 150.0))))
  (component CAP805
   (place C71 (property (value 0.33UF) (height 150.0)))
   (place C72 (property (value 0.33UF) (height 150.0))))
  (component CAP805
   (place C95 (property (value 100NF) (height 150.0))))
  (component CAP805
   (place C83 (property (value 10NF) (height 150.0))))
  (component CAP805
   (place C134 (property (value 15PF) (height 150.0))))
  (component CAP805
   (place C106 (property (value 1UF) (height 150.0)))
   (place C107 (property (value 1UF) (height 150.0)))
   (place C108 (property (value 1UF) (height 150.0)))
   (place C109 (property (value 1UF) (height 150.0)))
   (place C141 (property (value 1UF) (height 150.0)))
   (place C142 (property (value 1UF) (height 150.0)))
   (place C143 (property (value 1UF) (height 150.0)))
   (place C144 (property (value 1UF) (height 150.0)))
   (place C145 (property (value 1UF) (height 150.0)))
   (place C146 (property (value 1UF) (height 150.0)))
   (place C147 (property (value 1UF) (height 150.0)))
   (place C148 (property (value 1UF) (height 150.0)))
   (place C149 (property (value 1UF) (height 150.0)))
   (place C150 (property (value 1UF) (height 150.0)))
   (place C151 (property (value 1UF) (height 150.0)))
   (place C152 (property (value 1UF) (height 150.0)))
   (place C153 (property (value 1UF) (height 150.0)))
   (place C154 (property (value 1UF) (height 150.0)))
   (place C155 (property (value 1UF) (height 150.0)))
   (place C156 (property (value 1UF) (height 150.0)))
   (place C157 (property (value 1UF) (height 150.0)))
   (place C158 (property (value 1UF) (height 150.0)))
   (place C159 (property (value 1UF) (height 150.0)))
   (place C160 (property (value 1UF) (height 150.0)))
   (place C161 (property (value 1UF) (height 150.0)))
   (place C162 (property (value 1UF) (height 150.0)))
   (place C163 (property (value 1UF) (height 150.0)))
   (place C164 (property (value 1UF) (height 150.0)))
   (place C165 (property (value 1UF) (height 150.0)))
   (place C166 (property (value 1UF) (height 150.0)))
   (place C167 (property (value 1UF) (height 150.0)))
   (place C168 (property (value 1UF) (height 150.0)))
   (place C169 (property (value 1UF) (height 150.0)))
   (place C170 (property (value 1UF) (height 150.0)))
   (place C171 (property (value 1UF) (height 150.0)))
   (place C172 (property (value 1UF) (height 150.0)))
   (place C173 (property (value 1UF) (height 150.0)))
   (place C174 (property (value 1UF) (height 150.0)))
   (place C175 (property (value 1UF) (height 150.0)))
   (place C176 (property (value 1UF) (height 150.0)))
   (place C177 (property (value 1UF) (height 150.0)))
   (place C178 (property (value 1UF) (height 150.0)))
   (place C179 (property (value 1UF) (height 150.0)))
   (place C180 (property (value 1UF) (height 150.0))))
  (component SMD_FOX
   (place U26))
  (component TSSOP16
   (place U61))
  (component CONN10
   (place U80 (property (height 500.0))))
  (component INDUCT400
   (place L1)
   (place L2)
   (place L3)
   (place L4))
  (component SOT223
   (place Q4))
  (component TO220ABV
   (place Q3))
  (component PLCC28
   (place U82 (property (height 180.0))))
  (component PLCC28
   (place U44 (property (height 180.0))))
  (component PLCC20
   (place U34 (property (height 180.0))))
  (component PLCC20
   (place U29 (property (height 180.0)))
   (place U33 (property (height 180.0)))
   (place U67 (property (height 180.0)))
   (place U68 (property (height 180.0)))
   (place U94 (property (height 180.0))))
  (component PLCC20
   (place U24 (property (height 180.0)))
   (place U35 (property (height 180.0)))
   (place U45 (property (height 180.0)))
   (place U78 (property (height 180.0)))
   (place U79 (property (height 180.0)))
   (place U93 (property (height 180.0))))
  (component PLCC20
   (place U41 (property (height 180.0)))
   (place U42 (property (height 180.0)))
   (place U46 (property (height 180.0)))
   (place U73 (property (height 180.0)))
   (place U85 (property (height 180.0))))
  (component OSTOQ047150
   (place U48)
   (place U49))
  (component DIP14_3
   (place U102)
   (place U103)
   (place U104)
   (place U105))
  (component RES805
   (place R194 (property (height 150.0)))
   (place R195 (property (height 150.0)))
   (place R196 (property (height 150.0)))
   (place R197 (property (height 150.0)))
   (place R198 (property (height 150.0)))
   (place R201 (property (height 150.0)))
   (place R203 (property (height 150.0)))
   (place R204 (property (height 150.0)))
   (place R208 (property (height 150.0)))
   (place R211 (property (height 150.0)))
   (place R212 (property (height 150.0)))
   (place R213 (property (height 150.0)))
   (place R214 (property (height 150.0)))
   (place R215 (property (height 150.0)))
   (place R218 (property (height 150.0)))
   (place R220 (property (height 150.0)))
   (place R221 (property (height 150.0)))
   (place R225 (property (height 150.0)))
   (place R228 (property (height 150.0)))
   (place R229 (property (height 150.0)))
   (place R230 (property (height 150.0)))
   (place R231 (property (height 150.0)))
   (place R232 (property (height 150.0)))
   (place R235 (property (height 150.0)))
   (place R237 (property (height 150.0)))
   (place R238 (property (height 150.0)))
   (place R242 (property (height 150.0)))
   (place R245 (property (height 150.0)))
   (place R246 (property (height 150.0)))
   (place R247 (property (height 150.0)))
   (place R248 (property (height 150.0)))
   (place R249 (property (height 150.0)))
   (place R252 (property (height 150.0)))
   (place R254 (property (height 150.0)))
   (place R255 (property (height 150.0)))
   (place R259 (property (height 150.0)))
   (place R262 (property (height 150.0)))
   (place R263 (property (height 150.0)))
   (place R264 (property (height 150.0)))
   (place R265 (property (height 150.0)))
   (place R266 (property (height 150.0)))
   (place R269 (property (height 150.0)))
   (place R271 (property (height 150.0)))
   (place R272 (property (height 150.0)))
   (place R276 (property (height 150.0)))
   (place R279 (property (height 150.0)))
   (place R280 (property (height 150.0)))
   (place R281 (property (height 150.0)))
   (place R282 (property (height 150.0)))
   (place R283 (property (height 150.0)))
   (place R286 (property (height 150.0)))
   (place R288 (property (height 150.0)))
   (place R289 (property (height 150.0)))
   (place R293 (property (height 150.0)))
   (place R296 (property (height 150.0)))
   (place R297 (property (height 150.0)))
   (place R298 (property (height 150.0)))
   (place R299 (property (height 150.0)))
   (place R300 (property (height 150.0)))
   (place R303 (property (height 150.0)))
   (place R305 (property (height 150.0)))
   (place R306 (property (height 150.0)))
   (place R310 (property (height 150.0)))
   (place R313 (property (height 150.0)))
   (place R314 (property (height 150.0)))
   (place R315 (property (height 150.0)))
   (place R316 (property (height 150.0)))
   (place R317 (property (height 150.0)))
   (place R320 (property (height 150.0)))
   (place R322 (property (height 150.0)))
   (place R323 (property (height 150.0)))
   (place R327 (property (height 150.0))))
  (component RES805
   (place R205 (property (value 0) (height 150.0)))
   (place R206 (property (value 0) (height 150.0)))
   (place R207 (property (value 0) (height 150.0)))
   (place R209 (property (value 0) (height 150.0)))
   (place R222 (property (value 0) (height 150.0)))
   (place R223 (property (value 0) (height 150.0)))
   (place R224 (property (value 0) (height 150.0)))
   (place R226 (property (value 0) (height 150.0)))
   (place R239 (property (value 0) (height 150.0)))
   (place R240 (property (value 0) (height 150.0)))
   (place R241 (property (value 0) (height 150.0)))
   (place R243 (property (value 0) (height 150.0)))
   (place R256 (property (value 0) (height 150.0)))
   (place R257 (property (value 0) (height 150.0)))
   (place R258 (property (value 0) (height 150.0)))
   (place R260 (property (value 0) (height 150.0)))
   (place R273 (property (value 0) (height 150.0)))
   (place R274 (property (value 0) (height 150.0)))
   (place R275 (property (value 0) (height 150.0)))
   (place R277 (property (value 0) (height 150.0)))
   (place R290 (property (value 0) (height 150.0)))
   (place R291 (property (value 0) (height 150.0)))
   (place R292 (property (value 0) (height 150.0)))
   (place R294 (property (value 0) (height 150.0)))
   (place R307 (property (value 0) (height 150.0)))
   (place R308 (property (value 0) (height 150.0)))
   (place R309 (property (value 0) (height 150.0)))
   (place R311 (property (value 0) (height 150.0)))
   (place R324 (property (value 0) (height 150.0)))
   (place R325 (property (value 0) (height 150.0)))
   (place R326 (property (value 0) (height 150.0)))
   (place R328 (property (value 0) (height 150.0))))
  (component RES805
   (place R200 (property (value 10) (height 150.0)))
   (place R217 (property (value 10) (height 150.0)))
   (place R234 (property (value 10) (height 150.0)))
   (place R251 (property (value 10) (height 150.0)))
   (place R268 (property (value 10) (height 150.0)))
   (place R285 (property (value 10) (height 150.0)))
   (place R302 (property (value 10) (height 150.0)))
   (place R319 (property (value 10) (height 150.0))))
  (component RES805
   (place R66 (property (value 1000) (height 150.0)))
   (place R68 (property (value 1000) (height 150.0)))
   (place R78 (property (value 1000) (height 150.0)))
   (place R79 (property (value 1000) (height 150.0)))
   (place R82 (property (value 1000) (height 150.0)))
   (place R83 (property (value 1000) (height 150.0)))
   (place R84 (property (value 1000) (height 150.0)))
   (place R85 (property (value 1000) (height 150.0)))
   (place R110 (property (value 1000) (height 150.0)))
   (place R111 (property (value 1000) (height 150.0)))
   (place R112 (property (value 1000) (height 150.0)))
   (place R113 (property (value 1000) (height 150.0)))
   (place R114 (property (value 1000) (height 150.0)))
   (place R115 (property (value 1000) (height 150.0))))
  (component RES805
   (place R199 (property (value 111) (height 150.0)))
   (place R216 (property (value 111) (height 150.0)))
   (place R233 (property (value 111) (height 150.0)))
   (place R250 (property (value 111) (height 150.0)))
   (place R267 (property (value 111) (height 150.0)))
   (place R284 (property (value 111) (height 150.0)))
   (place R301 (property (value 111) (height 150.0)))
   (place R318 (property (value 111) (height 150.0))))
  (component RES805
   (place R81 (property (value 120) (height 150.0))))
  (component RES805
   (place R180 (property (value 2K) (height 150.0)))
   (place R193 (property (value 2K) (height 150.0)))
   (place R210 (property (value 2K) (height 150.0)))
   (place R227 (property (value 2K) (height 150.0)))
   (place R244 (property (value 2K) (height 150.0)))
   (place R261 (property (value 2K) (height 150.0)))
   (place R278 (property (value 2K) (height 150.0)))
   (place R295 (property (value 2K) (height 150.0)))
   (place R312 (property (value 2K) (height 150.0))))
  (component RES805
   (place R140 (property (value 499) (height 150.0)))
   (place R141 (property (value 499) (height 150.0)))
   (place R142 (property (value 499) (height 150.0)))
   (place R143 (property (value 499) (height 150.0)))
   (place R144 (property (value 499) (height 150.0)))
   (place R145 (property (value 499) (height 150.0)))
   (place R146 (property (value 499) (height 150.0)))
   (place R147 (property (value 499) (height 150.0)))
   (place R202 (property (value 499) (height 150.0)))
   (place R219 (property (value 499) (height 150.0)))
   (place R236 (property (value 499) (height 150.0)))
   (place R253 (property (value 499) (height 150.0)))
   (place R270 (property (value 499) (height 150.0)))
   (place R287 (property (value 499) (height 150.0)))
   (place R304 (property (value 499) (height 150.0)))
   (place R321 (property (value 499) (height 150.0))))
  (component RES805
   (place R80 (property (value 71.5) (height 150.0))))
  (component SIP16
   (place J1))
  (component SIP2
   (place U87)
   (place U88)
   (place U89)
   (place U90)
   (place U91)
   (place U92))
  (component SS22SDP2
   (place U25)
   (place U71)
   (place U72))
  (component SOIC8
   (place U22 (property (height 70.0)))
   (place U23 (property (height 70.0)))
   (place U81 (property (height 70.0))))
  (component SOIC16
   (place U28 (property (height 70.0)))
   (place U86 (property (height 70.0))))
  (component SOIC20W
   (place U27))
  (component CAP805
   (place C73 (property (value 0.1UF) (height 150.0)))
   (place C74 (property (value 0.1UF) (height 150.0)))
   (place C82 (property (value 0.1UF) (height 150.0))))
  (component CAP805
   (place C67 (property (value 10UF) (height 150.0)))
   (place C68 (property (value 10UF) (height 150.0)))
   (place C77 (property (value 10UF) (height 150.0)))
   (place C80 (property (value 10UF) (height 150.0))))
  (component CAP805
   (place C69 (property (value 1UF) (height 150.0)))
   (place C70 (property (value 1UF) (height 150.0)))
   (place C75 (property (value 1UF) (height 150.0)))
   (place C79 (property (value 1UF) (height 150.0)))
   (place C81 (property (value 1UF) (height 150.0))))
  (component SOIC8
   (place U106 (property (height 70.0)))
   (place U108 (property (height 70.0)))
   (place U111 (property (height 70.0)))
   (place U113 (property (height 70.0)))
   (place U116 (property (height 70.0)))
   (place U118 (property (height 70.0)))
   (place U121 (property (height 70.0)))
   (place U123 (property (height 70.0)))
   (place U126 (property (height 70.0)))
   (place U128 (property (height 70.0)))
   (place U131 (property (height 70.0)))
   (place U133 (property (height 70.0)))
   (place U136 (property (height 70.0)))
   (place U138 (property (height 70.0)))
   (place U141 (property (height 70.0)))
   (place U143 (property (height 70.0))))
  (component PLCC28
   (place U21 (property (height 180.0)))
   (place U43 (property (height 180.0)))
   (place U74 (property (height 180.0)))
   (place U75 (property (height 180.0)))
   (place U83 (property (height 180.0))))
  (component PLCC20
   (place U30 (property (height 180.0)))
   (place U39 (property (height 180.0)))
   (place U40 (property (height 180.0)))
   (place U84 (property (height 180.0))))
  (component RES805
   (place R20 (property (value 50) (height 150.0)))
   (place R21 (property (value 50) (height 150.0)))
   (place R22 (property (value 50) (height 150.0)))
   (place R23 (property (value 50) (height 150.0)))
   (place R24 (property (value 50) (height 150.0)))
   (place R25 (property (value 50) (height 150.0)))
   (place R26 (property (value 50) (height 150.0)))
   (place R27 (property (value 50) (height 150.0)))
   (place R32 (property (value 50) (height 150.0)))
   (place R33 (property (value 50) (height 150.0)))
   (place R34 (property (value 50) (height 150.0)))
   (place R35 (property (value 50) (height 150.0)))
   (place R36 (property (value 50) (height 150.0)))
   (place R37 (property (value 50) (height 150.0)))
   (place R42 (property (value 50) (height 150.0)))
   (place R43 (property (value 50) (height 150.0)))
   (place R44 (property (value 50) (height 150.0)))
   (place R45 (property (value 50) (height 150.0)))
   (place R46 (property (value 50) (height 150.0)))
   (place R47 (property (value 50) (height 150.0)))
   (place R48 (property (value 50) (height 150.0)))
   (place R49 (property (value 50) (height 150.0)))
   (place R50 (property (value 50) (height 150.0)))
   (place R51 (property (value 50) (height 150.0)))
   (place R52 (property (value 50) (height 150.0)))
   (place R53 (property (value 50) (height 150.0)))
   (place R54 (property (value 50) (height 150.0)))
   (place R55 (property (value 50) (height 150.0)))
   (place R56 (property (value 50) (height 150.0)))
   (place R57 (property (value 50) (height 150.0)))
   (place R58 (property (value 50) (height 150.0)))
   (place R59 (property (value 50) (height 150.0)))
   (place R60 (property (value 50) (height 150.0)))
   (place R61 (property (value 50) (height 150.0)))
   (place R62 (property (value 50) (height 150.0)))
   (place R63 (property (value 50) (height 150.0)))
   (place R64 (property (value 50) (height 150.0)))
   (place R65 (property (value 50) (height 150.0)))
   (place R67 (property (value 50) (height 150.0)))
   (place R69 (property (value 50) (height 150.0)))
   (place R70 (property (value 50) (height 150.0)))
   (place R71 (property (value 50) (height 150.0)))
   (place R73 (property (value 50) (height 150.0)))
   (place R74 (property (value 50) (height 150.0)))
   (place R116 (property (value 50) (height 150.0)))
   (place R117 (property (value 50) (height 150.0)))
   (place R118 (property (value 50) (height 150.0)))
   (place R119 (property (value 50) (height 150.0)))
   (place R120 (property (value 50) (height 150.0)))
   (place R121 (property (value 50) (height 150.0)))
   (place R122 (property (value 50) (height 150.0)))
   (place R123 (property (value 50) (height 150.0)))
   (place R124 (property (value 50) (height 150.0)))
   (place R125 (property (value 50) (height 150.0)))
   (place R126 (property (value 50) (height 150.0)))
   (place R127 (property (value 50) (height 150.0)))
   (place R128 (property (value 50) (height 150.0)))
   (place R129 (property (value 50) (height 150.0)))
   (place R130 (property (value 50) (height 150.0)))
   (place R131 (property (value 50) (height 150.0)))
   (place R132 (property (value 50) (height 150.0)))
   (place R133 (property (value 50) (height 150.0)))
   (place R134 (property (value 50) (height 150.0)))
   (place R135 (property (value 50) (height 150.0)))
   (place R136 (property (value 50) (height 150.0)))
   (place R137 (property (value 50) (height 150.0)))
   (place R138 (property (value 50) (height 150.0)))
   (place R139 (property (value 50) (height 150.0)))
   (place R148 (property (value 50) (height 150.0)))
   (place R149 (property (value 50) (height 150.0)))
   (place R150 (property (value 50) (height 150.0)))
   (place R151 (property (value 50) (height 150.0)))
   (place R152 (property (value 50) (height 150.0)))
   (place R153 (property (value 50) (height 150.0)))
   (place R154 (property (value 50) (height 150.0)))
   (place R155 (property (value 50) (height 150.0)))
   (place R156 (property (value 50) (height 150.0)))
   (place R157 (property (value 50) (height 150.0)))
   (place R158 (property (value 50) (height 150.0)))
   (place R159 (property (value 50) (height 150.0)))
   (place R160 (property (value 50) (height 150.0)))
   (place R161 (property (value 50) (height 150.0)))
   (place R162 (property (value 50) (height 150.0)))
   (place R163 (property (value 50) (height 150.0)))
   (place R164 (property (value 50) (height 150.0)))
   (place R165 (property (value 50) (height 150.0)))
   (place R166 (property (value 50) (height 150.0)))
   (place R167 (property (value 50) (height 150.0)))
   (place R168 (property (value 50) (height 150.0)))
   (place R169 (property (value 50) (height 150.0)))
   (place R170 (property (value 50) (height 150.0)))
   (place R171 (property (value 50) (height 150.0)))
   (place R172 (property (value 50) (height 150.0)))
   (place R173 (property (value 50) (height 150.0)))
   (place R174 (property (value 50) (height 150.0)))
   (place R175 (property (value 50) (height 150.0)))
   (place R176 (property (value 50) (height 150.0)))
   (place R177 (property (value 50) (height 150.0)))
   (place R178 (property (value 50) (height 150.0)))
   (place R179 (property (value 50) (height 150.0))))
  (component SOIC14
   (place U66 (property (height 70.0)))
   (place U97 (property (height 70.0)))
   (place U98 (property (height 70.0))))
  (component CAP0603
   (place C26 (property (value 0.1UF) (height 150.0)))
   (place C27 (property (value 0.1UF) (height 150.0)))
   (place C28 (property (value 0.1UF) (height 150.0)))
   (place C29 (property (value 0.1UF) (height 150.0)))
   (place C30 (property (value 0.1UF) (height 150.0)))
   (place C31 (property (value 0.1UF) (height 150.0)))
   (place C32 (property (value 0.1UF) (height 150.0)))
   (place C33 (property (value 0.1UF) (height 150.0)))
   (place C34 (property (value 0.1UF) (height 150.0)))
   (place C35 (property (value 0.1UF) (height 150.0)))
   (place C36 (property (value 0.1UF) (height 150.0)))
   (place C37 (property (value 0.1UF) (height 150.0)))
   (place C41 (property (value 0.1UF) (height 150.0)))
   (place C42 (property (value 0.1UF) (height 150.0)))
   (place C43 (property (value 0.1UF) (height 150.0)))
   (place C44 (property (value 0.1UF) (height 150.0)))
   (place C45 (property (value 0.1UF) (height 150.0)))
   (place C46 (property (value 0.1UF) (height 150.0)))
   (place C101 (property (value 0.1UF) (height 150.0)))
   (place C102 (property (value 0.1UF) (height 150.0)))
   (place C103 (property (value 0.1UF) (height 150.0)))
   (place C104 (property (value 0.1UF) (height 150.0)))
   (place C105 (property (value 0.1UF) (height 150.0)))
   (place C110 (property (value 0.1UF) (height 150.0)))
   (place C111 (property (value 0.1UF) (height 150.0)))
   (place C112 (property (value 0.1UF) (height 150.0)))
   (place C113 (property (value 0.1UF) (height 150.0)))
   (place C114 (property (value 0.1UF) (height 150.0)))
   (place C115 (property (value 0.1UF) (height 150.0)))
   (place C116 (property (value 0.1UF) (height 150.0)))
   (place C117 (property (value 0.1UF) (height 150.0)))
   (place C118 (property (value 0.1UF) (height 150.0)))
   (place C119 (property (value 0.1UF) (height 150.0)))
   (place C120 (property (value 0.1UF) (height 150.0)))
   (place C121 (property (value 0.1UF) (height 150.0)))
   (place C122 (property (value 0.1UF) (height 150.0)))
   (place C124 (property (value 0.1UF) (height 150.0)))
   (place C125 (property (value 0.1UF) (height 150.0)))
   (place C126 (property (value 0.1UF) (height 150.0)))
   (place C127 (property (value 0.1UF) (height 150.0)))
   (place C128 (property (value 0.1UF) (height 150.0)))
   (place C129 (property (value 0.1UF) (height 150.0)))
   (place C130 (property (value 0.1UF) (height 150.0)))
   (place C131 (property (value 0.1UF) (height 150.0)))
   (place C132 (property (value 0.1UF) (height 150.0)))
   (place C133 (property (value 0.1UF) (height 150.0)))
   (place C135 (property (value 0.1UF) (height 150.0)))
   (place C136 (property (value 0.1UF) (height 150.0))))
  (component CAP805
   (place C58 (property (value 0.1UF) (height 150.0)))
   (place C59 (property (value 0.1UF) (height 150.0)))
   (place C61 (property (value 0.1UF) (height 150.0)))
   (place C64 (property (value 0.1UF) (height 150.0)))
   (place C65 (property (value 0.1UF) (height 150.0)))
   (place C76 (property (value 0.1UF) (height 150.0)))
   (place C78 (property (value 0.1UF) (height 150.0)))
   (place C99 (property (value 0.1UF) (height 150.0)))
   (place C100 (property (value 0.1UF) (height 150.0)))
   (place C123 (property (value 0.1UF) (height 150.0)))
   (place C137 (property (value 0.1UF) (height 150.0)))
   (place C138 (property (value 0.1UF) (height 150.0)))
   (place C139 (property (value 0.1UF) (height 150.0)))
   (place C140 (property (value 0.1UF) (height 150.0))))
  (component FCI_61083_CONNECTOR
   (place U65)
   (place U5))
  (component SOIC20
   (place U99 (property (height 104.0)))
   (place U100 (property (height 104.0))))
  (component LED_SSFLXH1031D
   (place D7 (property (height 150.0)))
   (place D8 (property (height 150.0)))
   (place D9 (property (height 150.0)))
   (place D10 (property (height 150.0)))
   (place D11 (property (height 150.0)))
   (place D12 (property (height 150.0)))
   (place D13 (property (height 150.0)))
   (place D14 (property (height 150.0)))
   (place D15 (property (height 150.0)))
   (place D16 (property (height 150.0)))
   (place D17 (property (height 150.0)))
   (place D18 (property (height 150.0))))
  (component RES805
   (place R76 (property (value 100) (height 150.0)))
   (place R77 (property (value 100) (height 150.0)))
   (place R181 (property (value 100) (height 150.0)))
   (place R182 (property (value 100) (height 150.0)))
   (place R183 (property (value 100) (height 150.0)))
   (place R184 (property (value 100) (height 150.0)))
   (place R185 (property (value 100) (height 150.0)))
   (place R186 (property (value 100) (height 150.0)))
   (place R12 (property (value 100) (height 150.0))))
  (component RES805
   (place R72 (property (value 10K) (height 150.0)))
   (place R75 (property (value 10K) (height 150.0))))
  (component FEC32DTP
   (place TP12 (property (height 150.0)))
   (place TP13 (property (height 150.0)))
   (place TP14 (property (height 150.0)))
   (place TP15 (property (height 150.0)))
   (place TP16 (property (height 150.0)))
   (place TP17 (property (height 150.0)))
   (place TP18 (property (height 150.0)))
   (place TP19 (property (height 150.0)))
   (place TP20 (property (height 150.0)))
   (place TP21 (property (height 150.0)))
   (place TP22 (property (height 150.0)))
   (place TP23 (property (height 150.0)))
   (place TP24 (property (height 150.0)))
   (place TP25 (property (height 150.0)))
   (place TP26 (property (height 150.0)))
   (place TP27 (property (height 150.0)))
   (place TP28 (property (height 150.0)))
   (place TP29 (property (height 150.0)))
   (place TP30 (property (height 150.0)))
   (place TP31 (property (height 150.0)))
   (place TP32 (property (height 150.0)))
   (place TP33 (property (height 150.0)))
   (place TP34 (property (height 150.0)))
   (place TP35 (property (height 150.0)))
   (place TP36 (property (height 150.0)))
   (place TP37 (property (height 150.0)))
   (place TP38 (property (height 150.0)))
   (place TP39 (property (height 150.0)))
   (place TP40 (property (height 150.0)))
   (place TP41 (property (height 150.0)))
   (place TP42 (property (height 150.0)))
   (place TP43 (property (height 150.0)))
   (place TP44 (property (height 150.0)))
   (place TP45 (property (height 150.0)))
   (place TP46 (property (height 150.0)))
   (place TP47 (property (height 150.0)))
   (place TP48 (property (height 150.0)))
   (place TP49 (property (height 150.0)))
   (place TP50 (property (height 150.0)))
   (place TP51 (property (height 150.0)))
   (place TP52 (property (height 150.0)))
   (place TP53 (property (height 150.0)))
   (place TP54 (property (height 150.0)))
   (place TP55 (property (height 150.0)))
   (place TP56 (property (height 150.0)))
   (place TP57 (property (height 150.0)))
   (place TP58 (property (height 150.0)))
   (place TP59 (property (height 150.0)))
   (place TP60 (property (height 150.0)))
   (place TP61 (property (height 150.0)))
   (place TP62 (property (height 150.0)))
   (place TP63 (property (height 150.0)))
   (place TP64 (property (height 150.0)))
   (place TP65 (property (height 150.0)))
   (place TP66 (property (height 150.0)))
   (place TP67 (property (height 150.0)))
   (place TP68 (property (height 150.0)))
   (place TP69 (property (height 150.0)))
   (place TP70 (property (height 150.0)))
   (place TP71 (property (height 150.0)))
   (place TP72 (property (height 150.0)))
   (place TP73 (property (height 150.0)))
   (place TP74 (property (height 150.0)))
   (place TP75 (property (height 150.0)))
   (place TP76 (property (height 150.0)))
   (place TP77 (property (height 150.0)))
   (place TP78 (property (height 150.0)))
   (place TP79 (property (height 150.0)))
   (place TP80 (property (height 150.0)))
   (place TP81 (property (height 150.0)))
   (place TP82 (property (height 150.0)))
   (place TP83 (property (height 150.0)))
   (place TP84 (property (height 150.0)))
   (place TP85 (property (height 150.0)))
   (place TP86 (property (height 150.0)))
   (place TP87 (property (height 150.0)))
   (place TP88 (property (height 150.0)))
   (place TP89 (property (height 150.0)))
   (place TP90 (property (height 150.0)))
   (place TP91 (property (height 150.0)))
   (place TP92 (property (height 150.0)))
   (place TP93 (property (height 150.0)))
   (place TP94 (property (height 150.0)))
   (place TP95 (property (height 150.0)))
   (place TP96 (property (height 150.0)))
   (place TP97 (property (height 150.0)))
   (place TP98 (property (height 150.0)))
   (place TP99 (property (height 150.0)))
   (place TP100 (property (height 150.0)))
   (place TP101 (property (height 150.0)))
   (place TP102 (property (height 150.0)))
   (place TP103 (property (height 150.0)))
   (place TP104 (property (height 150.0)))
   (place TP105 (property (height 150.0)))
   (place TP106 (property (height 150.0)))
   (place TP107 (property (height 150.0)))
   (place TP108 (property (height 150.0)))
   (place TP109 (property (height 150.0)))
   (place TP110 (property (height 150.0)))
   (place TP111 (property (height 150.0)))
   (place TP112 (property (height 150.0)))
   (place TP113 (property (height 150.0)))
   (place TP114 (property (height 150.0)))
   (place TP115 (property (height 150.0)))
   (place TP116 (property (height 150.0)))
   (place TP117 (property (height 150.0)))
   (place TP118 (property (height 150.0)))
   (place TP119 (property (height 150.0)))
   (place TP120 (property (height 150.0)))
   (place TP121 (property (height 150.0)))
   (place TP122 (property (height 150.0)))
   (place TP123 (property (height 150.0)))
   (place TP124 (property (height 150.0)))
   (place TP125 (property (height 150.0)))
   (place TP126 (property (height 150.0)))
   (place TP127 (property (height 150.0)))
   (place TP128 (property (height 150.0)))
   (place TP129 (property (height 150.0)))
   (place TP130 (property (height 150.0)))
   (place TP131 (property (height 150.0)))
   (place TP132 (property (height 150.0)))
   (place TP133 (property (height 150.0)))
   (place TP134 (property (height 150.0)))
   (place TP135 (property (height 150.0)))
   (place TP136 (property (height 150.0)))
   (place TP137 (property (height 150.0)))
   (place TP138 (property (height 150.0)))
   (place TP139 (property (height 150.0)))
   (place TP140 (property (height 150.0)))
   (place TP141 (property (height 150.0)))
   (place TP142 (property (height 150.0)))
   (place TP143 (property (height 150.0)))
   (place TP144 (property (height 150.0)))
   (place TP145 (property (height 150.0)))
   (place TP146 (property (height 150.0)))
   (place TP147 (property (height 150.0)))
   (place TP148 (property (height 150.0)))
   (place TP149 (property (height 150.0)))
   (place TP150 (property (height 150.0)))
   (place TP151 (property (height 150.0)))
   (place TP152 (property (height 150.0)))
   (place TP153 (property (height 150.0)))
   (place TP154 (property (height 150.0)))
   (place TP155 (property (height 150.0)))
   (place TP156 (property (height 150.0)))
   (place TP157 (property (height 150.0)))
   (place TP158 (property (height 150.0)))
   (place TP159 (property (height 150.0)))
   (place TP160 (property (height 150.0)))
   (place TP161 (property (height 150.0)))
   (place TP162 (property (height 150.0)))
   (place TP163 (property (height 150.0)))
   (place TP164 (property (height 150.0)))
   (place TP165 (property (height 150.0)))
   (place TP166 (property (height 150.0)))
   (place TP167 (property (height 150.0)))
   (place TP168 (property (height 150.0)))
   (place TP169 (property (height 150.0)))
   (place TP170 (property (height 150.0)))
   (place TP171 (property (height 150.0)))
   (place TP172 (property (height 150.0)))
   (place TP173 (property (height 150.0)))
   (place TP174 (property (height 150.0)))
   (place TP175 (property (height 150.0)))
   (place TP176 (property (height 150.0)))
   (place TP177 (property (height 150.0)))
   (place TP178 (property (height 150.0)))
   (place TP179 (property (height 150.0)))
   (place TP180 (property (height 150.0)))
   (place TP181 (property (height 150.0)))
   (place TP182 (property (height 150.0)))
   (place TP183 (property (height 150.0)))
   (place TP184 (property (height 150.0)))
   (place TP185 (property (height 150.0)))
   (place TP186 (property (height 150.0)))
   (place TP187 (property (height 150.0)))
   (place TP188 (property (height 150.0)))
   (place TP189 (property (height 150.0)))
   (place TP190 (property (height 150.0)))
   (place TP191 (property (height 150.0)))
   (place TP192 (property (height 150.0)))
   (place TP193 (property (height 150.0)))
   (place TP194 (property (height 150.0)))
   (place TP195 (property (height 150.0)))
   (place TP196 (property (height 150.0)))
   (place TP197 (property (height 150.0)))
   (place TP198 (property (height 150.0)))
   (place TP11 (property (height 150.0)))))
 (library
  (image SMD_FOX
   (pin unknown_padstack 5 0 0)
   (pin unknown_padstack 4 0 0)
   (pin unknown_padstack 2 0 0)
   (pin unknown_padstack 1 0 0)
   (pin unknown_padstack 6 0 0)
   (pin unknown_padstack 3 0 0)
   (outline (rect signal -0.1 -0.1 0.1 0.1)))
  (image FCI_61083_CONNECTOR
   (pin HOLE48 102 0 -968.5)
   (pin HOLE32 101 0 968.5)
   (pin SMD80_20 1 106.3 771.7)
   (pin SMD80_20 3 106.3 740.2)
   (pin SMD80_20 5 106.3 708.7)
   (pin SMD80_20 7 106.3 677.2)
   (pin SMD80_20 9 106.3 645.7)
   (pin SMD80_20 11 106.3 614.2)
   (pin SMD80_20 13 106.3 582.7)
   (pin SMD80_20 15 106.3 551.2)
   (pin SMD80_20 17 106.3 519.7)
   (pin SMD80_20 19 106.3 488.2)
   (pin SMD80_20 21 106.3 456.7)
   (pin SMD80_20 23 106.3 425.2)
   (pin SMD80_20 25 106.3 393.7)
   (pin SMD80_20 27 106.3 362.2)
   (pin SMD80_20 29 106.3 330.7)
   (pin SMD80_20 31 106.3 299.2)
   (pin SMD80_20 33 106.3 267.7)
   (pin SMD80_20 35 106.3 236.2)
   (pin SMD80_20 37 106.3 204.7)
   (pin SMD80_20 39 106.3 173.2)
   (pin SMD80_20 41 106.3 141.7)
   (pin SMD80_20 43 106.3 110.2)
   (pin SMD80_20 45 106.3 78.7)
   (pin SMD80_20 47 106.3 47.2)
   (pin SMD80_20 49 106.3 15.7)
   (pin SMD80_20 51 106.3 -15.7)
   (pin SMD80_20 53 106.3 -47.2)
   (pin SMD80_20 55 106.3 -78.7)
   (pin SMD80_20 57 106.3 -110.2)
   (pin SMD80_20 59 106.3 -141.7)
   (pin SMD80_20 61 106.3 -173.2)
   (pin SMD80_20 63 106.3 -204.7)
   (pin SMD80_20 65 106.3 -236.2)
   (pin SMD80_20 67 106.3 -267.7)
   (pin SMD80_20 69 106.3 -299.2)
   (pin SMD80_20 71 106.3 -330.7)
   (pin SMD80_20 73 106.3 -362.2)
   (pin SMD80_20 75 106.3 -393.7)
   (pin SMD80_20 77 106.3 -425.2)
   (pin SMD80_20 79 106.3 -456.7)
   (pin SMD80_20 81 106.3 -488.2)
   (pin SMD80_20 83 106.3 -519.7)
   (pin SMD80_20 85 106.3 -551.2)
   (pin SMD80_20 87 106.3 -582.7)
   (pin SMD80_20 89 106.3 -614.2)
   (pin SMD80_20 91 106.3 -645.7)
   (pin SMD80_20 93 106.3 -677.2)
   (pin SMD80_20 95 106.3 -708.7)
   (pin SMD80_20 97 106.3 -740.2)
   (pin SMD80_20 99 106.3 -771.7)
   (pin SMD80_20 100 -106.3 -771.7)
   (pin SMD80_20 98 -106.3 -740.2)
   (pin SMD80_20 96 -106.3 -708.7)
   (pin SMD80_20 94 -106.3 -677.2)
   (pin SMD80_20 92 -106.3 -645.7)
   (pin SMD80_20 90 -106.3 -614.2)
   (pin SMD80_20 88 -106.3 -582.7)
   (pin SMD80_20 86 -106.3 -551.2)
   (pin SMD80_20 84 -106.3 -519.7)
   (pin SMD80_20 82 -106.3 -488.2)
   (pin SMD80_20 80 -106.3 -456.7)
   (pin SMD80_20 78 -106.3 -425.2)
   (pin SMD80_20 76 -106.3 -393.7)
   (pin SMD80_20 74 -106.3 -362.2)
   (pin SMD80_20 72 -106.3 -330.7)
   (pin SMD80_20 70 -106.3 -299.2)
   (pin SMD80_20 68 -106.3 -267.7)
   (pin SMD80_20 66 -106.3 -236.2)
   (pin SMD80_20 64 -106.3 -204.7)
   (pin SMD80_20 62 -106.3 -173.2)
   (pin SMD80_20 60 -106.3 -141.7)
   (pin SMD80_20 58 -106.3 -110.2)
   (pin SMD80_20 56 -106.3 -78.7)
   (pin SMD80_20 54 -106.3 -47.2)
   (pin SMD80_20 52 -106.3 -15.7)
   (pin SMD80_20 50 -106.3 15.7)
   (pin SMD80_20 48 -106.3 47.2)
   (pin SMD80_20 46 -106.3 78.7)
   (pin SMD80_20 44 -106.3 110.2)
   (pin SMD80_20 42 -106.3 141.7)
   (pin SMD80_20 40 -106.3 173.2)
   (pin SMD80_20 38 -106.3 204.7)
   (pin SMD80_20 36 -106.3 236.2)
   (pin SMD80_20 34 -106.3 267.7)
   (pin SMD80_20 32 -106.3 299.2)
   (pin SMD80_20 30 -106.3 330.7)
   (pin SMD80_20 28 -106.3 362.2)
   (pin SMD80_20 26 -106.3 393.7)
   (pin SMD80_20 24 -106.3 425.2)
   (pin SMD80_20 22 -106.3 456.7)
   (pin SMD80_20 20 -106.3 488.2)
   (pin SMD80_20 18 -106.3 519.7)
   (pin SMD80_20 16 -106.3 551.2)
   (pin SMD80_20 14 -106.3 582.7)
   (pin SMD80_20 12 -106.3 614.2)
   (pin SMD80_20 10 -106.3 645.7)
   (pin SMD80_20 8 -106.3 677.2)
   (pin SMD80_20 6 -106.3 708.7)
   (pin SMD80_20 4 -106.3 740.2)
   (pin SMD80_20 2 -106.3 771.7)
   (outline (rect signal -156.3 -791.7 156.3 791.7)))
  (image SOIC20W
   (pin SMD50_25 11 185 -225)
   (pin SMD50_25 12 185 -175)
   (pin SMD50_25 13 185 -125)
   (pin SMD50_25 14 185 -75)
   (pin SMD50_25 15 185 -25)
   (pin SMD50_25 16 185 25)
   (pin SMD50_25 17 185 75)
   (pin SMD50_25 18 185 125)
   (pin SMD50_25 19 185 175)
   (pin SMD50_25 20 185 225)
   (pin SMD50_25 10 -185 -225)
   (pin SMD50_25 9 -185 -175)
   (pin SMD50_25 8 -185 -125)
   (pin SMD50_25 7 -185 -75)
   (pin SMD50_25 6 -185 -25)
   (pin SMD50_25 5 -185 25)
   (pin SMD50_25 4 -185 75)
   (pin SMD50_25 3 -185 125)
   (pin SMD50_25 2 -185 175)
   (pin SMD50_25 1 -185 225)
   (outline (rect signal -213 -250 212 250)))
  (image SS22SDP2
   (pin PAD60CIR36D 6 50 -100)
   (pin PAD60CIR36D 5 50 0)
   (pin PAD60CIR36D 4 50 100)
   (pin PAD60CIR36D 3 -50 -100)
   (pin PAD60CIR36D 2 -50 0)
   (pin PAD60SQ36D 1 -50 100)
   (outline (rect signal -128 -201 128 201)))
  (image SIP2
   (pin PAD60SQ36D 2 0 -50)
   (pin PAD60SQ36D 1 0 50)
   (outline (rect signal -50 -100 50 100)))
  (image SIP16
   (pin PAD60CIR36D 16 0 -750)
   (pin PAD60CIR36D 15 0 -650)
   (pin PAD60CIR36D 14 0 -550)
   (pin PAD60CIR36D 13 0 -450)
   (pin PAD60CIR36D 12 0 -350)
   (pin PAD60CIR36D 11 0 -250)
   (pin PAD60CIR36D 10 0 -150)
   (pin PAD60CIR36D 9 0 -50)
   (pin PAD60CIR36D 8 0 50)
   (pin PAD60CIR36D 7 0 150)
   (pin PAD60CIR36D 6 0 250)
   (pin PAD60CIR36D 5 0 350)
   (pin PAD60CIR36D 4 0 450)
   (pin PAD60CIR36D 3 0 550)
   (pin PAD60CIR36D 2 0 650)
   (pin PAD60CIR36D 1 0 750)
   (outline (rect signal -50 -800 50 800)))
  (image DIP14_3
   (pin PAD60CIR36D 8 300 -600)
   (pin PAD60CIR36D 9 300 -500)
   (pin PAD60CIR36D 10 300 -400)
   (pin PAD60CIR36D 11 300 -300)
   (pin PAD60CIR36D 12 300 -200)
   (pin PAD60CIR36D 13 300 -100)
   (pin PAD60CIR36D 14 300 0)
   (pin PAD60CIR36D 7 0 -600)
   (pin PAD60CIR36D 6 0 -500)
   (pin PAD60CIR36D 5 0 -400)
   (pin PAD60CIR36D 4 0 -300)
   (pin PAD60CIR36D 3 0 -200)
   (pin PAD60CIR36D 2 0 -100)
   (pin PAD60SQ36D 1 0 0)
   (outline (rect signal -50 -675 350 75)))
  (image OSTOQ047150
   (pin PAD60CIR36D 4 17.4 -295)
   (pin PAD60CIR36D 3 17.4 -98)
   (pin PAD60CIR36D 2 17.4 98)
   (pin PAD60CIR36D 1 17.4 295)
   (outline (rect signal -167 -433 167 433)))
  (image SOT223
   (pin SMD60REC130 4 124 0)
   (pin SMD60REC40 3 -124 -90.6)
   (pin SMD60REC40 2 -124 0)
   (pin SMD60REC40 1 -124 90.6)
   (outline (rect signal -164 -128 164 128)))
  (image INDUCT400
   (pin PAD65CIR42D 2 0 400)
   (pin PAD65CIR42D 1 0 0)
   (outline (rect signal -50 -40 50 440))
   (wire_keepout (polygon TOP 0 50 350 -50 350 -50 50 50 50 50 350))
   (via_keepout (polygon TOP 0 50 350 -50 350 -50 50 50 50 50 350))
   (via_keepout (polygon signal 0 -100 450 100 450 100 -50 -100 -50 -100 450))
   )
  (image TSSOP16
   (pin SMD65REC13 16 113 89.6)
   (pin SMD65REC13 15 113 64)
   (pin SMD65REC13 14 113 38.4)
   (pin SMD65REC13 13 113 12.8)
   (pin SMD65REC13 12 113 -12.8)
   (pin SMD65REC13 11 113 -38.4)
   (pin SMD65REC13 10 113 -64)
   (pin SMD65REC13 9 113 -89.6)
   (pin SMD65REC13 8 -113 -89.6)
   (pin SMD65REC13 7 -113 -64)
   (pin SMD65REC13 6 -113 -38.4)
   (pin SMD65REC13 5 -113 -12.8)
   (pin SMD65REC13 4 -113 12.8)
   (pin SMD65REC13 3 -113 38.4)
   (pin SMD65REC13 2 -113 64)
   (pin SMD65REC13 1 -113 89.6)
   (outline (rect signal -140 -120 140 120)))
  (image COTO2300_V1
   (pin COTO2300_PIN 5 50 -350)
   (pin COTO2300_PIN 6 50 -250)
   (pin COTO2300_PIN 7 50 250)
   (pin COTO2300_PIN 8 50 350)
   (pin COTO2300_PIN 4 -50 -350)
   (pin COTO2300_PIN 3 -50 -250)
   (pin COTO2300_PIN 2 -50 250)
   (pin COTO2300_PIN 1 -50 350)
   (outline (rect signal -105 -405 105 405)))
  (image CONN34
   (pin PAD60CIR36D 34 50 -650)
   (pin PAD60CIR36D 33 -50 -650)
   (pin PAD60CIR36D 32 50 -550)
   (pin PAD60CIR36D 31 -50 -550)
   (pin PAD60CIR36D 30 50 -450)
   (pin PAD60CIR36D 29 -50 -450)
   (pin PAD60CIR36D 28 50 -350)
   (pin PAD60CIR36D 27 -50 -350)
   (pin PAD60CIR36D 26 50 -250)
   (pin PAD60CIR36D 25 -50 -250)
   (pin PAD60CIR36D 24 50 -150)
   (pin PAD60CIR36D 23 -50 -150)
   (pin PAD60CIR36D 22 50 -50)
   (pin PAD60CIR36D 21 -50 -50)
   (pin PAD60CIR36D 20 50 50)
   (pin PAD60CIR36D 19 -50 50)
   (pin PAD60CIR36D 18 50 150)
   (pin PAD60CIR36D 17 -50 150)
   (pin PAD60CIR36D 16 50 250)
   (pin PAD60CIR36D 15 -50 250)
   (pin PAD60CIR36D 14 50 350)
   (pin PAD60CIR36D 13 -50 350)
   (pin PAD60CIR36D 12 50 450)
   (pin PAD60CIR36D 11 -50 450)
   (pin PAD60CIR36D 10 50 550)
   (pin PAD60CIR36D 9 -50 550)
   (pin PAD60CIR36D 8 50 650)
   (pin PAD60CIR36D 7 -50 650)
   (pin PAD60CIR36D 6 50 750)
   (pin PAD60CIR36D 5 -50 750)
   (pin PAD60CIR36D 4 50 850)
   (pin PAD60CIR36D 3 -50 850)
   (pin PAD60CIR36D 2 50 950)
   (pin PAD60SQ36D 1 -50 950)
   (outline (rect signal -150 -850 150 1175)))
  (image SOIC16W
   (pin SMD50_25 16 185 175)
   (pin SMD50_25 14 185 75)
   (pin SMD50_25 15 185 125)
   (pin SMD50_25 12 185 -25)
   (pin SMD50_25 13 185 25)
   (pin SMD50_25 10 185 -125)
   (pin SMD50_25 11 185 -75)
   (pin SMD50_25 9 185 -175)
   (pin SMD50_25 1 -185 175)
   (pin SMD50_25 2 -185 125)
   (pin SMD50_25 3 -185 75)
   (pin SMD50_25 5 -185 -25)
   (pin SMD50_25 4 -185 25)
   (pin SMD50_25 7 -185 -125)
   (pin SMD50_25 6 -185 -75)
   (pin SMD50_25 8 -185 -175)
   (outline (rect signal -212.5 -200 212.5 200)))
  (image TO220ABV
   (pin PAD80CIR55D 3 200 0)
   (pin PAD80CIR55D 2 100 0)
   (pin PAD80CIR55D 1 0 0)
   (pin HOLE150 4 100 575)
   (outline (rect signal -111 -58 310 710)))
  (image TO220ABH
   (pin PAD80CIR55D 1 0 0)
   (pin PAD80CIR55D 2 0 100)
   (pin PAD80CIR55D 3 0 200)
   (pin HOLE150 4 -575 100)
   (outline (rect signal -707 -105 51 306)))
  (image DO35
   (pin PAD55CIR25D 2 0 360)
   (pin PAD55SQ25D 1 0 0)
   (outline (rect signal -50 -50 50 410)))
  (image TO92
   (pin PAD35CIR25D 3 0 -100)
   (pin PAD35CIR25D 1 0 0)
   (pin PAD35CIR25D 2 0 -50)
   (outline (polygon signal 0 0 -146 18.7 -144.2 36.7 -138.7 53.3 -129.8 67.9
     -117.9 79.8 -103.3 88.7 -86.7 94.2 -68.7 96 -50 94.2 -31.3 88.7 -13.3
     79.8 3.3 67.9 17.9 53.3 29.8 36.7 38.7 18.7 44.2 0 46 -1 46 -16.6 44.6
     -31.8 40.6 -46 34 -46 -135 -31.5 -141.6 -15.9 -145.3 0 -146)))
  (image TO92_U60
   (pin PAD35CIR25D 2 0 -50)
   (pin PAD35CIR25D 1 0 0)
   (pin PAD35CIR25D 3 0 -100)
   (outline (polygon signal 0 0 -146 18.7 -144.2 36.7 -138.7 53.3 -129.8 67.9
     -117.9 79.8 -103.3 88.7 -86.7 94.2 -68.7 96 -50 94.2 -31.3 88.7 -13.3
     79.8 3.3 67.9 17.9 53.3 29.8 36.7 38.7 18.7 44.2 0 46 -1 46 -16.6 44.6
     -31.8 40.6 -46 34 -46 -135 -31.5 -141.6 -15.9 -145.3 0 -146)))
  (image SOT23
   (pin SMD20_17 2 -35 -38)
   (pin SMD20_17 1 -35 37)
   (pin SMD20_17 3 35 0)
   (outline (polygon signal 0 -2 -60 27 -60 27 -13 49 -13 49 13 26 13 26 59
     -26 59 -26 49 -49 49 -49 24 -27 24 -27 -26 -49 -26 -49 -51 -26 -51 -26
     -60 -2 -60)))
  (image SOT23_U59
   (pin SMD20_17 3 35 0)
   (pin SMD20_17 1 -35 37)
   (pin SMD20_17 2 -35 -38)
   (outline (polygon signal 0 -2 -60 27 -60 27 -13 49 -13 49 13 26 13 26 59
     -26 59 -26 49 -49 49 -49 24 -27 24 -27 -26 -49 -26 -49 -51 -26 -51 -26
     -60 -2 -60)))
  (image SOT23_U19
   (pin SMD20_17 3 35 0)
   (pin SMD20_17 1 -35 37)
   (pin SMD20_17 2 -35 -38)
   (outline (polygon signal 0 -2 -60 27 -60 27 -13 49 -13 49 13 26 13 26 59
     -26 59 -26 49 -49 49 -49 24 -27 24 -27 -26 -49 -26 -49 -51 -26 -51 -26
     -60 -2 -60)))
  (image PLCC28
   (pin SMD25_50 4 -150 220)
   (pin SMD25_50 12 -150 -220)
   (pin SMD25_50 13 -100 -220)
   (pin SMD25_50 14 -50 -220)
   (pin SMD25_50 15 0 -220)
   (pin SMD25_50 16 50 -220)
   (pin SMD25_50 17 100 -220)
   (pin SMD25_50 18 150 -220)
   (pin SMD50_25 19 220 -150)
   (pin SMD50_25 20 220 -100)
   (pin SMD50_25 21 220 -50)
   (pin SMD50_25 22 220 0)
   (pin SMD50_25 23 220 50)
   (pin SMD50_25 24 220 100)
   (pin SMD50_25 25 220 150)
   (pin SMD25_50 3 -100 220)
   (pin SMD25_50 2 -50 220)
   (pin SMD25_50 1 0 220)
   (pin SMD25_50 28 50 220)
   (pin SMD25_50 27 100 220)
   (pin SMD25_50 26 150 220)
   (pin SMD50_25 11 -220 -150)
   (pin SMD50_25 10 -220 -100)
   (pin SMD50_25 9 -220 -50)
   (pin SMD50_25 8 -220 0)
   (pin SMD50_25 7 -220 50)
   (pin SMD50_25 6 -220 100)
   (pin SMD50_25 5 -220 150)
   (outline (rect signal -250 -250 250 250)))
  (image PLCC28_U55
   (pin SMD50_25 5 -220 150)
   (pin SMD50_25 6 -220 100)
   (pin SMD50_25 7 -220 50)
   (pin SMD50_25 8 -220 0)
   (pin SMD50_25 9 -220 -50)
   (pin SMD50_25 10 -220 -100)
   (pin SMD50_25 11 -220 -150)
   (pin SMD25_50 26 150 220)
   (pin SMD25_50 27 100 220)
   (pin SMD25_50 28 50 220)
   (pin SMD25_50 1 0 220)
   (pin SMD25_50 2 -50 220)
   (pin SMD25_50 3 -100 220)
   (pin SMD50_25 25 220 150)
   (pin SMD50_25 24 220 100)
   (pin SMD50_25 23 220 50)
   (pin SMD50_25 22 220 0)
   (pin SMD50_25 21 220 -50)
   (pin SMD50_25 20 220 -100)
   (pin SMD50_25 19 220 -150)
   (pin SMD25_50 18 150 -220)
   (pin SMD25_50 17 100 -220)
   (pin SMD25_50 16 50 -220)
   (pin SMD25_50 15 0 -220)
   (pin SMD25_50 14 -50 -220)
   (pin SMD25_50 13 -100 -220)
   (pin SMD25_50 12 -150 -220)
   (pin SMD25_50 4 -150 220)
   (outline (polygon signal 0 -250 -250 250 -250 250 250 -250 250 -250 -250)))
  (image PLCC28_U17
   (pin SMD50_25 5 -220 150)
   (pin SMD50_25 6 -220 100)
   (pin SMD50_25 7 -220 50)
   (pin SMD50_25 8 -220 0)
   (pin SMD50_25 9 -220 -50)
   (pin SMD50_25 10 -220 -100)
   (pin SMD50_25 11 -220 -150)
   (pin SMD25_50 26 150 220)
   (pin SMD25_50 27 100 220)
   (pin SMD25_50 28 50 220)
   (pin SMD25_50 1 0 220)
   (pin SMD25_50 2 -50 220)
   (pin SMD25_50 3 -100 220)
   (pin SMD50_25 25 220 150)
   (pin SMD50_25 24 220 100)
   (pin SMD50_25 23 220 50)
   (pin SMD50_25 22 220 0)
   (pin SMD50_25 21 220 -50)
   (pin SMD50_25 20 220 -100)
   (pin SMD50_25 19 220 -150)
   (pin SMD25_50 18 150 -220)
   (pin SMD25_50 17 100 -220)
   (pin SMD25_50 16 50 -220)
   (pin SMD25_50 15 0 -220)
   (pin SMD25_50 14 -50 -220)
   (pin SMD25_50 13 -100 -220)
   (pin SMD25_50 12 -150 -220)
   (pin SMD25_50 4 -150 220)
   (outline (polygon signal 0 -250 -250 250 -250 250 250 -250 250 -250 -250)))
  (image PLCC28_U11
   (pin SMD50_25 5 -220 150)
   (pin SMD50_25 6 -220 100)
   (pin SMD50_25 7 -220 50)
   (pin SMD50_25 8 -220 0)
   (pin SMD50_25 9 -220 -50)
   (pin SMD50_25 10 -220 -100)
   (pin SMD50_25 11 -220 -150)
   (pin SMD25_50 26 150 220)
   (pin SMD25_50 27 100 220)
   (pin SMD25_50 28 50 220)
   (pin SMD25_50 1 0 220)
   (pin SMD25_50 2 -50 220)
   (pin SMD25_50 3 -100 220)
   (pin SMD50_25 25 220 150)
   (pin SMD50_25 24 220 100)
   (pin SMD50_25 23 220 50)
   (pin SMD50_25 22 220 0)
   (pin SMD50_25 21 220 -50)
   (pin SMD50_25 20 220 -100)
   (pin SMD50_25 19 220 -150)
   (pin SMD25_50 18 150 -220)
   (pin SMD25_50 17 100 -220)
   (pin SMD25_50 16 50 -220)
   (pin SMD25_50 15 0 -220)
   (pin SMD25_50 14 -50 -220)
   (pin SMD25_50 13 -100 -220)
   (pin SMD25_50 12 -150 -220)
   (pin SMD25_50 4 -150 220)
   (outline (polygon signal 0 -250 -250 250 -250 250 250 -250 250 -250 -250)))
  (image RES805
   (pin 805FTPRINT 2 0 -39.4)
   (pin 805FTPRINT 1 0 39.4)
   (outline (rect signal -29.9 -64.4 29.9 64.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (via_keepout (rect signal -27.6 -13.8 27.2 14.2)))
  (image RES805_R103
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R104
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R105
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R106
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R107
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R100
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R101
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R102
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R108
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R109
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R329
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R330
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R187
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 -29.9 64.4 29.9 64.4 29.9 -64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 -27.6 14.2 27.2 14.2 27.2 -13.8
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R188
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 -29.9 64.4 29.9 64.4 29.9 -64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 -27.6 14.2 27.2 14.2 27.2 -13.8
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R189
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 -29.9 64.4 29.9 64.4 29.9 -64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 -27.6 14.2 27.2 14.2 27.2 -13.8
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R190
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 -29.9 64.4 29.9 64.4 29.9 -64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 -27.6 14.2 27.2 14.2 27.2 -13.8
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R191
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 -29.9 64.4 29.9 64.4 29.9 -64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 -27.6 14.2 27.2 14.2 27.2 -13.8
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R192
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 -29.9 64.4 29.9 64.4 29.9 -64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 -27.6 14.2 27.2 14.2 27.2 -13.8
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R14
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R18
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R15
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R16
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R17
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R13
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R19
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R31
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 -29.9 64.4 29.9 64.4 29.9 -64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 -27.6 14.2 27.2 14.2 27.2 -13.8
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R28
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R29
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R30
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 -29.9 64.4 29.9 64.4 29.9 -64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 -27.6 14.2 27.2 14.2 27.2 -13.8
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R86
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R87
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R40
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R41
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R38
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R39
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R90
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 -29.9 64.4 29.9 64.4 29.9 -64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 -27.6 14.2 27.2 14.2 27.2 -13.8
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R91
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 -29.9 64.4 29.9 64.4 29.9 -64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 -27.6 14.2 27.2 14.2 27.2 -13.8
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R92
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 -29.9 64.4 29.9 64.4 29.9 -64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 -27.6 14.2 27.2 14.2 27.2 -13.8
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R93
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 -29.9 64.4 29.9 64.4 29.9 -64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 -27.6 14.2 27.2 14.2 27.2 -13.8
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R94
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 -29.9 64.4 29.9 64.4 29.9 -64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 -27.6 14.2 27.2 14.2 27.2 -13.8
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R95
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 -29.9 64.4 29.9 64.4 29.9 -64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 -27.6 14.2 27.2 14.2 27.2 -13.8
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R96
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 -29.9 64.4 29.9 64.4 29.9 -64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 -27.6 14.2 27.2 14.2 27.2 -13.8
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R97
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 -29.9 64.4 29.9 64.4 29.9 -64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 -27.6 14.2 27.2 14.2 27.2 -13.8
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R98
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 -29.9 64.4 29.9 64.4 29.9 -64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 -27.6 14.2 27.2 14.2 27.2 -13.8
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R99
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 -29.9 64.4 29.9 64.4 29.9 -64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 -27.6 14.2 27.2 14.2 27.2 -13.8
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R88
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R89
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R7
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 -29.9 64.4 29.9 64.4 29.9 -64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 -27.6 14.2 27.2 14.2 27.2 -13.8
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R9
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R10
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 -29.9 64.4 29.9 64.4 29.9 -64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 -27.6 14.2 27.2 14.2 27.2 -13.8
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R8
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 -29.9 64.4 29.9 64.4 29.9 -64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 -27.6 14.2 27.2 14.2 27.2 -13.8
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R6
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R5
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R11
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R3
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R4
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R1
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image RES805_R2
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (via_keepout (polygon signal 0 -33.1 72.4 31.1 72.4 33.1 70.5 33.1 -69.7
     32.7 -70.1 -33.9 -70.1 -33.9 71.7 -33.1 72.4))
   (wire_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2))
   (via_keepout (polygon TOP 0 -37 14.2 34.3 14.2 34.6 13.8 34.6 -13.4 33.9
     -14.2 -36.2 -14.2 -37 -13.4 -37 14.2)))
  (image LED_SSFLXH1031D
   (pin PAD40CIR30D 2 0 -98.4)
   (pin PAD40CIR30D 1 0 0)
   (outline (rect signal -126 -141.7 126 39.4)))
  (image LED_SSFLXH1031D_D4
   (pin PAD40CIR30D 1 0 0)
   (pin PAD40CIR30D 2 0 -98.4)
   (outline (polygon signal 0 -126 -141.7 126 -141.7 126 39.4 -126 39.4 -126
     -141.7)))
  (image LED_SSFLXH1031D_D5
   (pin PAD40CIR30D 1 0 0)
   (pin PAD40CIR30D 2 0 -98.4)
   (outline (polygon signal 0 -126 -141.7 126 -141.7 126 39.4 -126 39.4 -126
     -141.7)))
  (image LED_SSFLXH1031D_D6
   (pin PAD40CIR30D 1 0 0)
   (pin PAD40CIR30D 2 0 -98.4)
   (outline (polygon signal 0 -126 -141.7 126 -141.7 126 39.4 -126 39.4 -126
     -141.7)))
  (image LED_SSFLXH1031D_D3
   (pin PAD40CIR30D 1 0 0)
   (pin PAD40CIR30D 2 0 -98.4)
   (outline (polygon signal 0 -126 -141.7 126 -141.7 126 39.4 -126 39.4 -126
     -141.7)))
  (image LED_SSFLXH1031D_D1
   (pin PAD40CIR30D 1 0 0)
   (pin PAD40CIR30D 2 0 -98.4)
   (outline (polygon signal 0 -126 -141.7 126 -141.7 126 39.4 -126 39.4 -126
     -141.7)))
  (image LED_SSFLXH1031D_D2
   (pin PAD40CIR30D 1 0 0)
   (pin PAD40CIR30D 2 0 -98.4)
   (outline (polygon signal 0 -126 -141.7 126 -141.7 126 39.4 -126 39.4 -126
     -141.7)))
  (image PLCC20
   (pin SMD50_25 18 170 100)
   (pin SMD50_25 8 -170 -100)
   (pin SMD25_50 13 100 -170)
   (pin SMD25_50 3 -100 170)
   (pin SMD50_25 4 -170 100)
   (pin SMD25_50 1 0 170)
   (pin SMD25_50 20 50 170)
   (pin SMD25_50 19 100 170)
   (pin SMD50_25 17 170 50)
   (pin SMD50_25 16 170 0)
   (pin SMD50_25 15 170 -50)
   (pin SMD50_25 14 170 -100)
   (pin SMD25_50 12 50 -170)
   (pin SMD25_50 11 0 -170)
   (pin SMD25_50 10 -50 -170)
   (pin SMD25_50 9 -100 -170)
   (pin SMD50_25 7 -170 -50)
   (pin SMD50_25 6 -170 0)
   (pin SMD50_25 5 -170 50)
   (pin SMD25_50 2 -50 170)
   (outline (rect signal -200 -200 200 200)))
  (image PLCC20_U57
   (pin SMD25_50 2 -50 170)
   (pin SMD50_25 5 -170 50)
   (pin SMD50_25 6 -170 0)
   (pin SMD50_25 7 -170 -50)
   (pin SMD25_50 9 -100 -170)
   (pin SMD25_50 10 -50 -170)
   (pin SMD25_50 11 0 -170)
   (pin SMD25_50 12 50 -170)
   (pin SMD50_25 14 170 -100)
   (pin SMD50_25 15 170 -50)
   (pin SMD50_25 16 170 0)
   (pin SMD50_25 17 170 50)
   (pin SMD25_50 19 100 170)
   (pin SMD25_50 20 50 170)
   (pin SMD25_50 1 0 170)
   (pin SMD50_25 4 -170 100)
   (pin SMD25_50 3 -100 170)
   (pin SMD25_50 13 100 -170)
   (pin SMD50_25 8 -170 -100)
   (pin SMD50_25 18 170 100)
   (outline (polygon signal 0 -200 -200 200 -200 200 200 -200 200 -200 -200)))
  (image PLCC20_U56
   (pin SMD25_50 2 -50 170)
   (pin SMD50_25 5 -170 50)
   (pin SMD50_25 6 -170 0)
   (pin SMD50_25 7 -170 -50)
   (pin SMD25_50 9 -100 -170)
   (pin SMD25_50 10 -50 -170)
   (pin SMD25_50 11 0 -170)
   (pin SMD25_50 12 50 -170)
   (pin SMD50_25 14 170 -100)
   (pin SMD50_25 15 170 -50)
   (pin SMD50_25 16 170 0)
   (pin SMD50_25 17 170 50)
   (pin SMD25_50 19 100 170)
   (pin SMD25_50 20 50 170)
   (pin SMD25_50 1 0 170)
   (pin SMD50_25 4 -170 100)
   (pin SMD25_50 3 -100 170)
   (pin SMD25_50 13 100 -170)
   (pin SMD50_25 8 -170 -100)
   (pin SMD50_25 18 170 100)
   (outline (polygon signal 0 -200 -200 200 -200 200 200 -200 200 -200 -200)))
  (image PLCC20_U18
   (pin SMD25_50 2 -50 170)
   (pin SMD50_25 5 -170 50)
   (pin SMD50_25 6 -170 0)
   (pin SMD50_25 7 -170 -50)
   (pin SMD25_50 9 -100 -170)
   (pin SMD25_50 10 -50 -170)
   (pin SMD25_50 11 0 -170)
   (pin SMD25_50 12 50 -170)
   (pin SMD50_25 14 170 -100)
   (pin SMD50_25 15 170 -50)
   (pin SMD50_25 16 170 0)
   (pin SMD50_25 17 170 50)
   (pin SMD25_50 19 100 170)
   (pin SMD25_50 20 50 170)
   (pin SMD25_50 1 0 170)
   (pin SMD50_25 4 -170 100)
   (pin SMD25_50 3 -100 170)
   (pin SMD25_50 13 100 -170)
   (pin SMD50_25 8 -170 -100)
   (pin SMD50_25 18 170 100)
   (outline (polygon signal 0 -200 -200 200 -200 200 200 -200 200 -200 -200)))
  (image PLCC20_U31
   (pin SMD25_50 2 -50 170)
   (pin SMD50_25 5 -170 50)
   (pin SMD50_25 6 -170 0)
   (pin SMD50_25 7 -170 -50)
   (pin SMD25_50 9 -100 -170)
   (pin SMD25_50 10 -50 -170)
   (pin SMD25_50 11 0 -170)
   (pin SMD25_50 12 50 -170)
   (pin SMD50_25 14 170 -100)
   (pin SMD50_25 15 170 -50)
   (pin SMD50_25 16 170 0)
   (pin SMD50_25 17 170 50)
   (pin SMD25_50 19 100 170)
   (pin SMD25_50 20 50 170)
   (pin SMD25_50 1 0 170)
   (pin SMD50_25 4 -170 100)
   (pin SMD25_50 3 -100 170)
   (pin SMD25_50 13 100 -170)
   (pin SMD50_25 8 -170 -100)
   (pin SMD50_25 18 170 100)
   (outline (polygon signal 0 -200 -200 200 -200 200 200 -200 200 -200 -200)))
  (image PLCC20_U32
   (pin SMD25_50 2 -50 170)
   (pin SMD50_25 5 -170 50)
   (pin SMD50_25 6 -170 0)
   (pin SMD50_25 7 -170 -50)
   (pin SMD25_50 9 -100 -170)
   (pin SMD25_50 10 -50 -170)
   (pin SMD25_50 11 0 -170)
   (pin SMD25_50 12 50 -170)
   (pin SMD50_25 14 170 -100)
   (pin SMD50_25 15 170 -50)
   (pin SMD50_25 16 170 0)
   (pin SMD50_25 17 170 50)
   (pin SMD25_50 19 100 170)
   (pin SMD25_50 20 50 170)
   (pin SMD25_50 1 0 170)
   (pin SMD50_25 4 -170 100)
   (pin SMD25_50 3 -100 170)
   (pin SMD25_50 13 100 -170)
   (pin SMD50_25 8 -170 -100)
   (pin SMD50_25 18 170 100)
   (outline (polygon signal 0 -200 -200 200 -200 200 200 -200 200 -200 -200)))
  (image PLCC20_U51
   (pin SMD25_50 2 -50 170)
   (pin SMD50_25 5 -170 50)
   (pin SMD50_25 6 -170 0)
   (pin SMD50_25 7 -170 -50)
   (pin SMD25_50 9 -100 -170)
   (pin SMD25_50 10 -50 -170)
   (pin SMD25_50 11 0 -170)
   (pin SMD25_50 12 50 -170)
   (pin SMD50_25 14 170 -100)
   (pin SMD50_25 15 170 -50)
   (pin SMD50_25 16 170 0)
   (pin SMD50_25 17 170 50)
   (pin SMD25_50 19 100 170)
   (pin SMD25_50 20 50 170)
   (pin SMD25_50 1 0 170)
   (pin SMD50_25 4 -170 100)
   (pin SMD25_50 3 -100 170)
   (pin SMD25_50 13 100 -170)
   (pin SMD50_25 8 -170 -100)
   (pin SMD50_25 18 170 100)
   (outline (polygon signal 0 -200 -200 200 -200 200 200 -200 200 -200 -200)))
  (image PLCC20_U52
   (pin SMD25_50 2 -50 170)
   (pin SMD50_25 5 -170 50)
   (pin SMD50_25 6 -170 0)
   (pin SMD50_25 7 -170 -50)
   (pin SMD25_50 9 -100 -170)
   (pin SMD25_50 10 -50 -170)
   (pin SMD25_50 11 0 -170)
   (pin SMD25_50 12 50 -170)
   (pin SMD50_25 14 170 -100)
   (pin SMD50_25 15 170 -50)
   (pin SMD50_25 16 170 0)
   (pin SMD50_25 17 170 50)
   (pin SMD25_50 19 100 170)
   (pin SMD25_50 20 50 170)
   (pin SMD25_50 1 0 170)
   (pin SMD50_25 4 -170 100)
   (pin SMD25_50 3 -100 170)
   (pin SMD25_50 13 100 -170)
   (pin SMD50_25 8 -170 -100)
   (pin SMD50_25 18 170 100)
   (outline (polygon signal 0 -200 -200 200 -200 200 200 -200 200 -200 -200)))
  (image PLCC20_U10
   (pin SMD25_50 2 -50 170)
   (pin SMD50_25 5 -170 50)
   (pin SMD50_25 6 -170 0)
   (pin SMD50_25 7 -170 -50)
   (pin SMD25_50 9 -100 -170)
   (pin SMD25_50 10 -50 -170)
   (pin SMD25_50 11 0 -170)
   (pin SMD25_50 12 50 -170)
   (pin SMD50_25 14 170 -100)
   (pin SMD50_25 15 170 -50)
   (pin SMD50_25 16 170 0)
   (pin SMD50_25 17 170 50)
   (pin SMD25_50 19 100 170)
   (pin SMD25_50 20 50 170)
   (pin SMD25_50 1 0 170)
   (pin SMD50_25 4 -170 100)
   (pin SMD25_50 3 -100 170)
   (pin SMD25_50 13 100 -170)
   (pin SMD50_25 8 -170 -100)
   (pin SMD50_25 18 170 100)
   (outline (polygon signal 0 -200 -200 200 -200 200 200 -200 200 -200 -200)))
  (image PLCC20_U12
   (pin SMD25_50 2 -50 170)
   (pin SMD50_25 5 -170 50)
   (pin SMD50_25 6 -170 0)
   (pin SMD50_25 7 -170 -50)
   (pin SMD25_50 9 -100 -170)
   (pin SMD25_50 10 -50 -170)
   (pin SMD25_50 11 0 -170)
   (pin SMD25_50 12 50 -170)
   (pin SMD50_25 14 170 -100)
   (pin SMD50_25 15 170 -50)
   (pin SMD50_25 16 170 0)
   (pin SMD50_25 17 170 50)
   (pin SMD25_50 19 100 170)
   (pin SMD25_50 20 50 170)
   (pin SMD25_50 1 0 170)
   (pin SMD50_25 4 -170 100)
   (pin SMD25_50 3 -100 170)
   (pin SMD25_50 13 100 -170)
   (pin SMD50_25 8 -170 -100)
   (pin SMD50_25 18 170 100)
   (outline (polygon signal 0 -200 -200 200 -200 200 200 -200 200 -200 -200)))
  (image PLCC20_U8
   (pin SMD25_50 2 -50 170)
   (pin SMD50_25 5 -170 50)
   (pin SMD50_25 6 -170 0)
   (pin SMD50_25 7 -170 -50)
   (pin SMD25_50 9 -100 -170)
   (pin SMD25_50 10 -50 -170)
   (pin SMD25_50 11 0 -170)
   (pin SMD25_50 12 50 -170)
   (pin SMD50_25 14 170 -100)
   (pin SMD50_25 15 170 -50)
   (pin SMD50_25 16 170 0)
   (pin SMD50_25 17 170 50)
   (pin SMD25_50 19 100 170)
   (pin SMD25_50 20 50 170)
   (pin SMD25_50 1 0 170)
   (pin SMD50_25 4 -170 100)
   (pin SMD25_50 3 -100 170)
   (pin SMD25_50 13 100 -170)
   (pin SMD50_25 8 -170 -100)
   (pin SMD50_25 18 170 100)
   (outline (polygon signal 0 -200 -200 200 -200 200 200 -200 200 -200 -200)))
  (image SOIC16
   (pin SMD50_25 15 97.5 125)
   (pin SMD50_25 16 97.5 175)
   (pin SMD50_25 14 97.5 75)
   (pin SMD50_25 12 97.5 -25)
   (pin SMD50_25 13 97.5 25)
   (pin SMD50_25 11 97.5 -75)
   (pin SMD50_25 9 97.5 -175)
   (pin SMD50_25 10 97.5 -125)
   (pin SMD50_25 1 -97.5 175)
   (pin SMD50_25 2 -97.5 125)
   (pin SMD50_25 3 -97.5 75)
   (pin SMD50_25 4 -97.5 25)
   (pin SMD50_25 5 -97.5 -25)
   (pin SMD50_25 6 -97.5 -75)
   (pin SMD50_25 7 -97.5 -125)
   (pin SMD50_25 8 -97.5 -175)
   (outline (rect signal -125 -200 125 200)))
  (image SOIC16_U38
   (pin SMD50_25 8 -97.5 -175)
   (pin SMD50_25 7 -97.5 -125)
   (pin SMD50_25 6 -97.5 -75)
   (pin SMD50_25 5 -97.5 -25)
   (pin SMD50_25 4 -97.5 25)
   (pin SMD50_25 3 -97.5 75)
   (pin SMD50_25 2 -97.5 125)
   (pin SMD50_25 1 -97.5 175)
   (pin SMD50_25 10 97.5 -125)
   (pin SMD50_25 9 97.5 -175)
   (pin SMD50_25 11 97.5 -75)
   (pin SMD50_25 13 97.5 25)
   (pin SMD50_25 12 97.5 -25)
   (pin SMD50_25 14 97.5 75)
   (pin SMD50_25 16 97.5 175)
   (pin SMD50_25 15 97.5 125)
   (outline (polygon signal 0 -125 -200 125 -200 125 200 -125 200 -125 -200)))
  (image SOIC16_U37
   (pin SMD50_25 8 -97.5 -175)
   (pin SMD50_25 7 -97.5 -125)
   (pin SMD50_25 6 -97.5 -75)
   (pin SMD50_25 5 -97.5 -25)
   (pin SMD50_25 4 -97.5 25)
   (pin SMD50_25 3 -97.5 75)
   (pin SMD50_25 2 -97.5 125)
   (pin SMD50_25 1 -97.5 175)
   (pin SMD50_25 10 97.5 -125)
   (pin SMD50_25 9 97.5 -175)
   (pin SMD50_25 11 97.5 -75)
   (pin SMD50_25 13 97.5 25)
   (pin SMD50_25 12 97.5 -25)
   (pin SMD50_25 14 97.5 75)
   (pin SMD50_25 16 97.5 175)
   (pin SMD50_25 15 97.5 125)
   (outline (polygon signal 0 -125 -200 125 -200 125 200 -125 200 -125 -200)))
  (image SOIC16_U36
   (pin SMD50_25 8 -97.5 -175)
   (pin SMD50_25 7 -97.5 -125)
   (pin SMD50_25 6 -97.5 -75)
   (pin SMD50_25 5 -97.5 -25)
   (pin SMD50_25 4 -97.5 25)
   (pin SMD50_25 3 -97.5 75)
   (pin SMD50_25 2 -97.5 125)
   (pin SMD50_25 1 -97.5 175)
   (pin SMD50_25 10 97.5 -125)
   (pin SMD50_25 9 97.5 -175)
   (pin SMD50_25 11 97.5 -75)
   (pin SMD50_25 13 97.5 25)
   (pin SMD50_25 12 97.5 -25)
   (pin SMD50_25 14 97.5 75)
   (pin SMD50_25 16 97.5 175)
   (pin SMD50_25 15 97.5 125)
   (outline (polygon signal 0 -125 -200 125 -200 125 200 -125 200 -125 -200)))
  (image SOIC16_U9
   (pin SMD50_25 8 -97.5 -175)
   (pin SMD50_25 7 -97.5 -125)
   (pin SMD50_25 6 -97.5 -75)
   (pin SMD50_25 5 -97.5 -25)
   (pin SMD50_25 4 -97.5 25)
   (pin SMD50_25 3 -97.5 75)
   (pin SMD50_25 2 -97.5 125)
   (pin SMD50_25 1 -97.5 175)
   (pin SMD50_25 10 97.5 -125)
   (pin SMD50_25 9 97.5 -175)
   (pin SMD50_25 11 97.5 -75)
   (pin SMD50_25 13 97.5 25)
   (pin SMD50_25 12 97.5 -25)
   (pin SMD50_25 14 97.5 75)
   (pin SMD50_25 16 97.5 175)
   (pin SMD50_25 15 97.5 125)
   (outline (polygon signal 0 -125 -200 125 -200 125 200 -125 200 -125 -200)))
  (image SOIC16_U7
   (pin SMD50_25 8 -97.5 -175)
   (pin SMD50_25 7 -97.5 -125)
   (pin SMD50_25 6 -97.5 -75)
   (pin SMD50_25 5 -97.5 -25)
   (pin SMD50_25 4 -97.5 25)
   (pin SMD50_25 3 -97.5 75)
   (pin SMD50_25 2 -97.5 125)
   (pin SMD50_25 1 -97.5 175)
   (pin SMD50_25 10 97.5 -125)
   (pin SMD50_25 9 97.5 -175)
   (pin SMD50_25 11 97.5 -75)
   (pin SMD50_25 13 97.5 25)
   (pin SMD50_25 12 97.5 -25)
   (pin SMD50_25 14 97.5 75)
   (pin SMD50_25 16 97.5 175)
   (pin SMD50_25 15 97.5 125)
   (outline (polygon signal 0 -125 -200 125 -200 125 200 -125 200 -125 -200)))
  (image SOIC16_U1
   (pin SMD50_25 8 -97.5 -175)
   (pin SMD50_25 7 -97.5 -125)
   (pin SMD50_25 6 -97.5 -75)
   (pin SMD50_25 5 -97.5 -25)
   (pin SMD50_25 4 -97.5 25)
   (pin SMD50_25 3 -97.5 75)
   (pin SMD50_25 2 -97.5 125)
   (pin SMD50_25 1 -97.5 175)
   (pin SMD50_25 10 97.5 -125)
   (pin SMD50_25 9 97.5 -175)
   (pin SMD50_25 11 97.5 -75)
   (pin SMD50_25 13 97.5 25)
   (pin SMD50_25 12 97.5 -25)
   (pin SMD50_25 14 97.5 75)
   (pin SMD50_25 16 97.5 175)
   (pin SMD50_25 15 97.5 125)
   (outline (polygon signal 0 -125 -200 125 -200 125 200 -125 200 -125 -200)))
  (image SOIC8
   (pin SMD50_25 7 97.5 25)
   (pin SMD50_25 8 97.5 75)
   (pin SMD50_25 6 97.5 -25)
   (pin SMD50_25 5 97.5 -75)
   (pin SMD50_25 1 -97.5 75)
   (pin SMD50_25 2 -97.5 25)
   (pin SMD50_25 3 -97.5 -25)
   (pin SMD50_25 4 -97.5 -75)
   (outline (rect signal -125 -100 125 100)))
  (image SOIC8_U20
   (pin SMD50_25 4 -97.5 -75)
   (pin SMD50_25 3 -97.5 -25)
   (pin SMD50_25 2 -97.5 25)
   (pin SMD50_25 1 -97.5 75)
   (pin SMD50_25 5 97.5 -75)
   (pin SMD50_25 6 97.5 -25)
   (pin SMD50_25 8 97.5 75)
   (pin SMD50_25 7 97.5 25)
   (outline (polygon signal 0 -125 -100 125 -100 125 100 -125 100 -125 -100)))
  (image SOIC8_U50
   (pin SMD50_25 4 -97.5 -75)
   (pin SMD50_25 3 -97.5 -25)
   (pin SMD50_25 2 -97.5 25)
   (pin SMD50_25 1 -97.5 75)
   (pin SMD50_25 5 97.5 -75)
   (pin SMD50_25 6 97.5 -25)
   (pin SMD50_25 8 97.5 75)
   (pin SMD50_25 7 97.5 25)
   (outline (polygon signal 0 -125 -100 125 -100 125 100 -125 100 -125 -100)))
  (image SOIC8_U15
   (pin SMD50_25 4 -97.5 -75)
   (pin SMD50_25 3 -97.5 -25)
   (pin SMD50_25 2 -97.5 25)
   (pin SMD50_25 1 -97.5 75)
   (pin SMD50_25 5 97.5 -75)
   (pin SMD50_25 6 97.5 -25)
   (pin SMD50_25 8 97.5 75)
   (pin SMD50_25 7 97.5 25)
   (outline (polygon signal 0 -125 -100 125 -100 125 100 -125 100 -125 -100)))
  (image CONN10
   (pin PAD60CIR36D 10 400 100)
   (pin PAD60CIR36D 8 300 100)
   (pin PAD60CIR36D 6 200 100)
   (pin PAD60CIR36D 4 100 100)
   (pin PAD60CIR36D 2 0 100)
   (pin PAD60CIR36D 9 400 0)
   (pin PAD60CIR36D 7 300 0)
   (pin PAD60CIR36D 5 200 0)
   (pin PAD60CIR36D 3 100 0)
   (pin PAD60CIR36D 1 0 0)
   (outline (rect signal -200 -40 600 490)))
  (image CONN10_U54
   (pin PAD60CIR36D 1 0 0)
   (pin PAD60CIR36D 3 100 0)
   (pin PAD60CIR36D 5 200 0)
   (pin PAD60CIR36D 7 300 0)
   (pin PAD60CIR36D 9 400 0)
   (pin PAD60CIR36D 2 0 100)
   (pin PAD60CIR36D 4 100 100)
   (pin PAD60CIR36D 6 200 100)
   (pin PAD60CIR36D 8 300 100)
   (pin PAD60CIR36D 10 400 100)
   (outline (polygon signal 0 -200 -40 600 -40 600 490 -200 490 -200 -40)))
  (image CONN10_U53
   (pin PAD60CIR36D 1 0 0)
   (pin PAD60CIR36D 3 100 0)
   (pin PAD60CIR36D 5 200 0)
   (pin PAD60CIR36D 7 300 0)
   (pin PAD60CIR36D 9 400 0)
   (pin PAD60CIR36D 2 0 100)
   (pin PAD60CIR36D 4 100 100)
   (pin PAD60CIR36D 6 200 100)
   (pin PAD60CIR36D 8 300 100)
   (pin PAD60CIR36D 10 400 100)
   (outline (polygon signal 0 -200 -40 600 -40 600 490 -200 490 -200 -40)))
  (image CONN10_U6
   (pin PAD60CIR36D 1 0 0)
   (pin PAD60CIR36D 3 100 0)
   (pin PAD60CIR36D 5 200 0)
   (pin PAD60CIR36D 7 300 0)
   (pin PAD60CIR36D 9 400 0)
   (pin PAD60CIR36D 2 0 100)
   (pin PAD60CIR36D 4 100 100)
   (pin PAD60CIR36D 6 200 100)
   (pin PAD60CIR36D 8 300 100)
   (pin PAD60CIR36D 10 400 100)
   (outline (polygon signal 0 -200 -40 600 -40 600 490 -200 490 -200 -40)))
  (image CONN10_U16
   (pin PAD60CIR36D 1 0 0)
   (pin PAD60CIR36D 3 100 0)
   (pin PAD60CIR36D 5 200 0)
   (pin PAD60CIR36D 7 300 0)
   (pin PAD60CIR36D 9 400 0)
   (pin PAD60CIR36D 2 0 100)
   (pin PAD60CIR36D 4 100 100)
   (pin PAD60CIR36D 6 200 100)
   (pin PAD60CIR36D 8 300 100)
   (pin PAD60CIR36D 10 400 100)
   (outline (polygon signal 0 -200 -40 600 -40 600 490 -200 490 -200 -40)))
  (image CAP805
   (pin 805FTPRINT 2 0 -39.4)
   (pin 805FTPRINT 1 0 39.4)
   (outline (rect signal -29.9 -64.4 29.9 64.4))
   (wire_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4))
   (via_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4))
   (via_keepout (rect signal -27.6 -13.8 27.2 14.2)))
  (image CAP805_C92
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (wire_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4))
   (via_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4)))
  (image CAP805_C91
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (wire_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4))
   (via_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4)))
  (image CAP805_C94
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (wire_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4))
   (via_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4)))
  (image CAP805_C88
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (wire_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4))
   (via_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4)))
  (image CAP805_C90
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (wire_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4))
   (via_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4)))
  (image CAP805_C93
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (wire_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4))
   (via_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4)))
  (image CAP805_C49
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (wire_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4))
   (via_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4)))
  (image CAP805_C51
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (wire_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4))
   (via_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4)))
  (image CAP805_C8
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (wire_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4))
   (via_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4)))
  (image CAP805_C10
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (wire_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4))
   (via_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4)))
  (image CAP805_C18
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (wire_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4))
   (via_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4)))
  (image CAP805_C21
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (wire_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4))
   (via_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4)))
  (image CAP805_C20
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (wire_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4))
   (via_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4)))
  (image CAP805_C19
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (wire_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4))
   (via_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4)))
  (image CAP805_C17
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (wire_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4))
   (via_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4)))
  (image CAP805_C16
   (pin 805FTPRINT 1 0 39.4)
   (pin 805FTPRINT 2 0 -39.4)
   (outline (polygon signal 0 -29.9 -64.4 29.9 -64.4 29.9 64.4 -29.9 64.4
     -29.9 -64.4))
   (via_keepout (polygon signal 0 -27.6 -13.8 27.2 -13.8 27.2 14.2 -27.6 14.2
     -27.6 -13.8))
   (wire_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4))
   (via_keepout (polygon TOP 0 -28.3 15.4 26.4 15.4 27.2 14.6 27.2 -13.8 26.4
     -14.6 -27.6 -14.6 -28.3 -13.8 -28.3 15.4)))
  (image FEC32DTP
   (pin PAD60SQ36D 1 0 0)
   (outline (rect signal -38 -38 37 37)))
  (image FEC32DTP_TP1
   (pin PAD60SQ36D 1 0 0)
   (outline (polygon signal 0 -38 -38 37 -38 37 37 -38 37 -38 -38)))
  (image FEC32DTP_TP2
   (pin PAD60SQ36D 1 0 0)
   (outline (polygon signal 0 -38 -38 37 -38 37 37 -38 37 -38 -38)))
  (image FEC32DTP_TP3
   (pin PAD60SQ36D 1 0 0)
   (outline (polygon signal 0 -38 -38 37 -38 37 37 -38 37 -38 -38)))
  (image FEC32DTP_TP4
   (pin PAD60SQ36D 1 0 0)
   (outline (polygon signal 0 -38 -38 37 -38 37 37 -38 37 -38 -38)))
  (image FEC32DTP_TP5
   (pin PAD60SQ36D 1 0 0)
   (outline (polygon signal 0 -38 -38 37 -38 37 37 -38 37 -38 -38)))
  (image FEC32DTP_TP6
   (pin PAD60SQ36D 1 0 0)
   (outline (polygon signal 0 -38 -38 37 -38 37 37 -38 37 -38 -38)))
  (image FEC32DTP_TP7
   (pin PAD60SQ36D 1 0 0)
   (outline (polygon signal 0 -38 -38 37 -38 37 37 -38 37 -38 -38)))
  (image FEC32DTP_TP8
   (pin PAD60SQ36D 1 0 0)
   (outline (polygon signal 0 -38 -38 37 -38 37 37 -38 37 -38 -38)))
  (image FEC32DTP_TP9
   (pin PAD60SQ36D 1 0 0)
   (outline (polygon signal 0 -38 -38 37 -38 37 37 -38 37 -38 -38)))
  (image FEC32DTP_TP10
   (pin PAD60SQ36D 1 0 0)
   (outline (polygon signal 0 -38 -38 37 -38 37 37 -38 37 -38 -38)))
  (image SOIC20
   (pin SMD25_50 20 346 0 (rotate 90))
   (pin SMD25_50 19 346 -50 (rotate 90))
   (pin SMD25_50 18 346 -100 (rotate 90))
   (pin SMD25_50 17 346 -150 (rotate 90))
   (pin SMD25_50 16 346 -200 (rotate 90))
   (pin SMD25_50 15 346 -250 (rotate 90))
   (pin SMD25_50 14 346 -300 (rotate 90))
   (pin SMD25_50 13 346 -350 (rotate 90))
   (pin SMD25_50 12 346 -400 (rotate 90))
   (pin SMD25_50 11 346 -450 (rotate 90))
   (pin SMD25_50 10 0 -450 (rotate 90))
   (pin SMD25_50 9 0 -400 (rotate 90))
   (pin SMD25_50 8 0 -350 (rotate 90))
   (pin SMD25_50 7 0 -300 (rotate 90))
   (pin SMD25_50 6 0 -250 (rotate 90))
   (pin SMD25_50 5 0 -200 (rotate 90))
   (pin SMD25_50 4 0 -150 (rotate 90))
   (pin SMD25_50 3 0 -100 (rotate 90))
   (pin SMD25_50 2 0 -50 (rotate 90))
   (pin SMD25_50 1 0 0 (rotate 90))
   (outline (rect signal -39 -479 385 33)))
  (image SOIC20_U4
   (pin SMD25_50 1 0 0 (rotate 90))
   (pin SMD25_50 2 0 -50 (rotate 90))
   (pin SMD25_50 3 0 -100 (rotate 90))
   (pin SMD25_50 4 0 -150 (rotate 90))
   (pin SMD25_50 5 0 -200 (rotate 90))
   (pin SMD25_50 6 0 -250 (rotate 90))
   (pin SMD25_50 7 0 -300 (rotate 90))
   (pin SMD25_50 8 0 -350 (rotate 90))
   (pin SMD25_50 9 0 -400 (rotate 90))
   (pin SMD25_50 10 0 -450 (rotate 90))
   (pin SMD25_50 11 346 -450 (rotate 90))
   (pin SMD25_50 12 346 -400 (rotate 90))
   (pin SMD25_50 13 346 -350 (rotate 90))
   (pin SMD25_50 14 346 -300 (rotate 90))
   (pin SMD25_50 15 346 -250 (rotate 90))
   (pin SMD25_50 16 346 -200 (rotate 90))
   (pin SMD25_50 17 346 -150 (rotate 90))
   (pin SMD25_50 18 346 -100 (rotate 90))
   (pin SMD25_50 19 346 -50 (rotate 90))
   (pin SMD25_50 20 346 0 (rotate 90))
   (outline (polygon signal 0 -39 -479 385 -479 385 33 -39 33 -39 -479)))
  (image CAP0603
   (pin SMD25_35 2 52 -100)
   (pin SMD25_35 1 0 -100)
   (outline (rect signal -12.5 -117.5 64.5 -82.5)))
  (image CAP0603_C89
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 -12.5 -82.5 64.5 -82.5 64.5 -117.5
     -12.5 -117.5)))
  (image CAP0603_C24
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 -12.5 -82.5 64.5 -82.5 64.5 -117.5
     -12.5 -117.5)))
  (image CAP0603_C25
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 64.5 -117.5 64.5 -82.5 -12.5 -82.5
     -12.5 -117.5)))
  (image CAP0603_C22
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 64.5 -117.5 64.5 -82.5 -12.5 -82.5
     -12.5 -117.5)))
  (image CAP0603_C23
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 -12.5 -82.5 64.5 -82.5 64.5 -117.5
     -12.5 -117.5)))
  (image CAP0603_C38
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 -12.5 -82.5 64.5 -82.5 64.5 -117.5
     -12.5 -117.5)))
  (image CAP0603_C40
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 64.5 -117.5 64.5 -82.5 -12.5 -82.5
     -12.5 -117.5)))
  (image CAP0603_C39
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 -12.5 -82.5 64.5 -82.5 64.5 -117.5
     -12.5 -117.5)))
  (image CAP0603_C84
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 64.5 -117.5 64.5 -82.5 -12.5 -82.5
     -12.5 -117.5)))
  (image CAP0603_C85
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 64.5 -117.5 64.5 -82.5 -12.5 -82.5
     -12.5 -117.5)))
  (image CAP0603_C47
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 64.5 -117.5 64.5 -82.5 -12.5 -82.5
     -12.5 -117.5)))
  (image CAP0603_C48
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 64.5 -117.5 64.5 -82.5 -12.5 -82.5
     -12.5 -117.5)))
  (image CAP0603_C50
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 64.5 -117.5 64.5 -82.5 -12.5 -82.5
     -12.5 -117.5)))
  (image CAP0603_C86
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 -12.5 -82.5 64.5 -82.5 64.5 -117.5
     -12.5 -117.5)))
  (image CAP0603_C87
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 -12.5 -82.5 64.5 -82.5 64.5 -117.5
     -12.5 -117.5)))
  (image CAP0603_C11
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 -12.5 -82.5 64.5 -82.5 64.5 -117.5
     -12.5 -117.5)))
  (image CAP0603_C15
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 -12.5 -82.5 64.5 -82.5 64.5 -117.5
     -12.5 -117.5)))
  (image CAP0603_C13
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 64.5 -117.5 64.5 -82.5 -12.5 -82.5
     -12.5 -117.5)))
  (image CAP0603_C12
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 -12.5 -82.5 64.5 -82.5 64.5 -117.5
     -12.5 -117.5)))
  (image CAP0603_C14
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 -12.5 -82.5 64.5 -82.5 64.5 -117.5
     -12.5 -117.5)))
  (image CAP0603_C4
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 64.5 -117.5 64.5 -82.5 -12.5 -82.5
     -12.5 -117.5)))
  (image CAP0603_C5
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 64.5 -117.5 64.5 -82.5 -12.5 -82.5
     -12.5 -117.5)))
  (image CAP0603_C9
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 64.5 -117.5 64.5 -82.5 -12.5 -82.5
     -12.5 -117.5)))
  (image CAP0603_C6
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 -12.5 -82.5 64.5 -82.5 64.5 -117.5
     -12.5 -117.5)))
  (image CAP0603_C7
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 -12.5 -82.5 64.5 -82.5 64.5 -117.5
     -12.5 -117.5)))
  (image CAP0603_C2
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 64.5 -117.5 64.5 -82.5 -12.5 -82.5
     -12.5 -117.5)))
  (image CAP0603_C3
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 64.5 -117.5 64.5 -82.5 -12.5 -82.5
     -12.5 -117.5)))
  (image CAP0603_C1
   (pin SMD25_35 1 0 -100)
   (pin SMD25_35 2 52 -100)
   (outline (polygon signal 0 -12.5 -117.5 64.5 -117.5 64.5 -82.5 -12.5 -82.5
     -12.5 -117.5)))
  (image SSOP16
   (pin SMD65REC13 16 138 89.6)
   (pin SMD65REC13 15 138 64)
   (pin SMD65REC13 14 138 38.4)
   (pin SMD65REC13 13 138 12.8)
   (pin SMD65REC13 12 138 -12.8)
   (pin SMD65REC13 11 138 -38.4)
   (pin SMD65REC13 10 138 -64)
   (pin SMD65REC13 9 138 -89.6)
   (pin SMD65REC13 8 -138 -89.6)
   (pin SMD65REC13 7 -138 -64)
   (pin SMD65REC13 6 -138 -38.4)
   (pin SMD65REC13 5 -138 -12.8)
   (pin SMD65REC13 4 -138 12.8)
   (pin SMD65REC13 3 -138 38.4)
   (pin SMD65REC13 2 -138 64)
   (pin SMD65REC13 1 -138 89.6)
   (outline (rect signal -190 -150 190 140)))
  (image SSOP16_U3
   (pin SMD65REC13 1 -138 89.6)
   (pin SMD65REC13 2 -138 64)
   (pin SMD65REC13 3 -138 38.4)
   (pin SMD65REC13 4 -138 12.8)
   (pin SMD65REC13 5 -138 -12.8)
   (pin SMD65REC13 6 -138 -38.4)
   (pin SMD65REC13 7 -138 -64)
   (pin SMD65REC13 8 -138 -89.6)
   (pin SMD65REC13 9 138 -89.6)
   (pin SMD65REC13 10 138 -64)
   (pin SMD65REC13 11 138 -38.4)
   (pin SMD65REC13 12 138 -12.8)
   (pin SMD65REC13 13 138 12.8)
   (pin SMD65REC13 14 138 38.4)
   (pin SMD65REC13 15 138 64)
   (pin SMD65REC13 16 138 89.6)
   (outline (polygon signal 0 -190 -150 190 -150 190 140 -190 140 -190 -150)))
  (image SOIC14
   (pin SMD50_25 13 97.5 100)
   (pin SMD50_25 14 97.5 150)
   (pin SMD50_25 12 97.5 50)
   (pin SMD50_25 10 97.5 -50)
   (pin SMD50_25 11 97.5 0)
   (pin SMD50_25 9 97.5 -100)
   (pin SMD50_25 8 97.5 -150)
   (pin SMD50_25 1 -97.5 150)
   (pin SMD50_25 2 -97.5 100)
   (pin SMD50_25 3 -97.5 50)
   (pin SMD50_25 4 -97.5 0)
   (pin SMD50_25 5 -97.5 -50)
   (pin SMD50_25 6 -97.5 -100)
   (pin SMD50_25 7 -97.5 -150)
   (outline (rect signal -125 -175 125 175)))
  (image SOIC14_U58
   (pin SMD50_25 7 -97.5 -150)
   (pin SMD50_25 6 -97.5 -100)
   (pin SMD50_25 5 -97.5 -50)
   (pin SMD50_25 4 -97.5 0)
   (pin SMD50_25 3 -97.5 50)
   (pin SMD50_25 2 -97.5 100)
   (pin SMD50_25 1 -97.5 150)
   (pin SMD50_25 8 97.5 -150)
   (pin SMD50_25 9 97.5 -100)
   (pin SMD50_25 11 97.5 0)
   (pin SMD50_25 10 97.5 -50)
   (pin SMD50_25 12 97.5 50)
   (pin SMD50_25 14 97.5 150)
   (pin SMD50_25 13 97.5 100)
   (outline (polygon signal 0 -125 -175 125 -175 125 175 -125 175 -125 -175)))
  (image SOIC14_U13
   (pin SMD50_25 7 -97.5 -150)
   (pin SMD50_25 6 -97.5 -100)
   (pin SMD50_25 5 -97.5 -50)
   (pin SMD50_25 4 -97.5 0)
   (pin SMD50_25 3 -97.5 50)
   (pin SMD50_25 2 -97.5 100)
   (pin SMD50_25 1 -97.5 150)
   (pin SMD50_25 8 97.5 -150)
   (pin SMD50_25 9 97.5 -100)
   (pin SMD50_25 11 97.5 0)
   (pin SMD50_25 10 97.5 -50)
   (pin SMD50_25 12 97.5 50)
   (pin SMD50_25 14 97.5 150)
   (pin SMD50_25 13 97.5 100)
   (outline (polygon signal 0 -125 -175 125 -175 125 175 -125 175 -125 -175)))
  (image SOIC14_U14
   (pin SMD50_25 7 -97.5 -150)
   (pin SMD50_25 6 -97.5 -100)
   (pin SMD50_25 5 -97.5 -50)
   (pin SMD50_25 4 -97.5 0)
   (pin SMD50_25 3 -97.5 50)
   (pin SMD50_25 2 -97.5 100)
   (pin SMD50_25 1 -97.5 150)
   (pin SMD50_25 8 97.5 -150)
   (pin SMD50_25 9 97.5 -100)
   (pin SMD50_25 11 97.5 0)
   (pin SMD50_25 10 97.5 -50)
   (pin SMD50_25 12 97.5 50)
   (pin SMD50_25 14 97.5 150)
   (pin SMD50_25 13 97.5 100)
   (outline (polygon signal 0 -125 -175 125 -175 125 175 -125 175 -125 -175)))
  (image SOIC14_U2
   (pin SMD50_25 7 -97.5 -150)
   (pin SMD50_25 6 -97.5 -100)
   (pin SMD50_25 5 -97.5 -50)
   (pin SMD50_25 4 -97.5 0)
   (pin SMD50_25 3 -97.5 50)
   (pin SMD50_25 2 -97.5 100)
   (pin SMD50_25 1 -97.5 150)
   (pin SMD50_25 8 97.5 -150)
   (pin SMD50_25 9 97.5 -100)
   (pin SMD50_25 11 97.5 0)
   (pin SMD50_25 10 97.5 -50)
   (pin SMD50_25 12 97.5 50)
   (pin SMD50_25 14 97.5 150)
   (pin SMD50_25 13 97.5 100)
   (outline (polygon signal 0 -125 -175 125 -175 125 175 -125 175 -125 -175)))
  (padstack PAD35CIR25D
   (plating plated)
   (type thrupad)
   (shape (circle TOP 35 0 0))
   (shape (circle GND_TOP 30 0 0))
   (shape (circle VTT 30 0 0))
   (shape (circle VEE 30 0 0))
   (shape (circle VCC 30 0 0))
   (shape (circle GND_BOT 30 0 0))
   (shape (circle BOTTOM 35 0 0))
   (hole (circle signal 25 0 0))
   (hole (circle power 25 0 0))
   (antipad (circle TOP 63 0 0))
   (antipad (circle GND_TOP 40 0 0))
   (antipad (circle VTT 40 0 0))
   (antipad (circle VEE 40 0 0))
   (antipad (circle VCC 40 0 0))
   (antipad (circle GND_BOT 40 0 0))
   (antipad (circle BOTTOM 63 0 0)))
  (padstack SMD20_17
   (type smdpad)
   (shape (rect TOP -10 -8.50 10 8.50)))
  (padstack SMD60REC130
   (type smdpad)
   (shape (rect TOP -30 -65 30 65)))
  (padstack SMD60REC40
   (type smdpad)
   (shape (rect TOP -30 -20 30 20)))
  (padstack PAD65CIR42D
   (plating plated)
   (type thrupad)
   (shape (circle TOP 65 0 0))
   (shape (circle GND_TOP 55 0 0))
   (shape (circle VTT 55 0 0))
   (shape (circle VEE 55 0 0))
   (shape (circle VCC 55 0 0))
   (shape (circle GND_BOT 55 0 0))
   (shape (circle BOTTOM 65 0 0))
   (hole (circle signal 42 0 0))
   (hole (circle power 42 0 0))
   (antipad (circle TOP 93 0 0))
   (antipad (circle GND_TOP 80 0 0))
   (antipad (circle VTT 80 0 0))
   (antipad (circle VEE 80 0 0))
   (antipad (circle VCC 80 0 0))
   (antipad (circle GND_BOT 80 0 0))
   (antipad (circle BOTTOM 93 0 0)))
  (padstack COTO2300_PIN
   (plating plated)
   (type thrupad)
   (shape (circle signal 40 0 0))
   (hole (circle signal 21 0 0))
   (hole (circle power 21 0 0)))
  (padstack PAD60CIR36D
   (plating plated)
   (type thrupad)
   (shape (circle TOP 60 0 0))
   (shape (circle GND_TOP 55 0 0))
   (shape (circle VTT 55 0 0))
   (shape (circle VEE 55 0 0))
   (shape (circle VCC 55 0 0))
   (shape (circle GND_BOT 55 0 0))
   (shape (circle BOTTOM 60 0 0))
   (hole (circle signal 36 0 0))
   (hole (circle power 36 0 0))
   (antipad (circle TOP 88 0 0))
   (antipad (circle GND_TOP 75 0 0))
   (antipad (circle VTT 75 0 0))
   (antipad (circle VEE 75 0 0))
   (antipad (circle VCC 75 0 0))
   (antipad (circle GND_BOT 75 0 0))
   (antipad (circle BOTTOM 88 0 0)))
  (padstack PAD80CIR55D
   (plating plated)
   (type thrupad)
   (shape (circle TOP 80 0 0))
   (shape (circle GND_TOP 65 0 0))
   (shape (circle VTT 65 0 0))
   (shape (circle VEE 65 0 0))
   (shape (circle VCC 65 0 0))
   (shape (circle GND_BOT 65 0 0))
   (shape (circle BOTTOM 80 0 0))
   (hole (circle signal 55 0 0))
   (hole (circle power 55 0 0))
   (antipad (circle TOP 108 0 0))
   (antipad (circle GND_TOP 95 0 0))
   (antipad (circle VTT 95 0 0))
   (antipad (circle VEE 95 0 0))
   (antipad (circle VCC 95 0 0))
   (antipad (circle GND_BOT 95 0 0))
   (antipad (circle BOTTOM 108 0 0)))
  (padstack HOLE150
   (plating plated)
   (type thrupad)
   (shape (circle TOP 160 0 0))
   (shape (circle GND_TOP 150 0 0))
   (shape (circle VTT 150 0 0))
   (shape (circle VEE 150 0 0))
   (shape (circle VCC 150 0 0))
   (shape (circle GND_BOT 150 0 0))
   (shape (circle BOTTOM 160 0 0))
   (hole (circle signal 150 0 0))
   (hole (circle power 150 0 0)))
  (padstack PAD55CIR25D
   (plating plated)
   (type thrupad)
   (shape (circle signal 55 0 0))
   (hole (circle signal 25 0 0))
   (hole (circle power 25 0 0))
   (antipad (circle TOP 83 0 0))
   (antipad (circle GND_TOP 80 0 0))
   (antipad (circle VTT 80 0 0))
   (antipad (circle VEE 80 0 0))
   (antipad (circle VCC 80 0 0))
   (antipad (circle GND_BOT 80 0 0))
   (antipad (circle BOTTOM 83 0 0)))
  (padstack PAD55SQ25D
   (plating plated)
   (type thrupad)
   (shape (rect signal -27.50 -27.50 27.50 27.50))
   (hole (circle signal 25 0 0))
   (hole (circle power 25 0 0))
   (antipad (rect TOP -40 -40 40 40))
   (antipad (rect GND_TOP -40 -40 40 40))
   (antipad (rect VTT -40 -40 40 40))
   (antipad (rect VEE -40 -40 40 40))
   (antipad (rect VCC -40 -40 40 40))
   (antipad (rect GND_BOT -40 -40 40 40))
   (antipad (rect BOTTOM -40 -40 40 40)))
  (padstack VIA
   (plating plated)
   (type thrupad)
   (shape (circle signal 24 0 0))
   (hole (circle signal 13 0 0))
   (hole (circle power 13 0 0))
   (antipad (circle TOP 30 0 0))
   (antipad (circle GND_TOP 30 0 0))
   (antipad (circle VTT 30 0 0))
   (antipad (circle VEE 30 0 0))
   (antipad (circle VCC 30 0 0))
   (antipad (circle GND_BOT 30 0 0))
   (antipad (circle BOTTOM 30 0 0)))
  (padstack HOLE32
   (plating nonplated)
   (type thrupad)
   (hole (circle signal 33 0 0))
   (hole (circle power 33 0 0))
   (antipad (circle TOP 63 0 0))
   (antipad (circle GND_TOP 63 0 0))
   (antipad (circle VTT 63 0 0))
   (antipad (circle VEE 63 0 0))
   (antipad (circle VCC 63 0 0))
   (antipad (circle GND_BOT 63 0 0))
   (antipad (circle BOTTOM 63 0 0)))
  (padstack HOLE48
   (plating nonplated)
   (type thrupad)
   (hole (circle signal 48 0 0))
   (hole (circle power 48 0 0))
   (antipad (circle TOP 67 0 0))
   (antipad (circle GND_TOP 67 0 0))
   (antipad (circle VTT 67 0 0))
   (antipad (circle VEE 67 0 0))
   (antipad (circle VCC 67 0 0))
   (antipad (circle GND_BOT 67 0 0))
   (antipad (circle BOTTOM 67 0 0)))
  (padstack PAD40CIR30D
   (plating plated)
   (type thrupad)
   (shape (circle TOP 39.4 0 0))
   (shape (circle GND_TOP 35.4 0 0))
   (shape (circle VTT 35.4 0 0))
   (shape (circle VEE 35.4 0 0))
   (shape (circle VCC 35.4 0 0))
   (shape (circle GND_BOT 35.4 0 0))
   (shape (circle BOTTOM 39.4 0 0))
   (hole (circle signal 31.5 0 0))
   (hole (circle power 31.5 0 0))
   (antipad (circle TOP 66.9 0 0))
   (antipad (circle GND_TOP 59.1 0 0))
   (antipad (circle VTT 59.1 0 0))
   (antipad (circle VEE 59.1 0 0))
   (antipad (circle VCC 59.1 0 0))
   (antipad (circle GND_BOT 59.1 0 0))
   (antipad (circle BOTTOM 66.9 0 0)))
  (padstack PAD60SQ36D
   (plating plated)
   (type thrupad)
   (shape (rect TOP -30 -30 30 30))
   (shape (circle GND_TOP 55 0 0))
   (shape (circle VTT 55 0 0))
   (shape (circle VEE 55 0 0))
   (shape (circle VCC 55 0 0))
   (shape (circle GND_BOT 55 0 0))
   (shape (rect BOTTOM -30 -30 30 30))
   (hole (circle signal 36 0 0))
   (hole (circle power 36 0 0))
   (antipad (rect TOP -44 -44 44 44))
   (antipad (circle GND_TOP 75 0 0))
   (antipad (circle VTT 75 0 0))
   (antipad (circle VEE 75 0 0))
   (antipad (circle VCC 75 0 0))
   (antipad (circle GND_BOT 75 0 0))
   (antipad (rect BOTTOM -44 -44 44 44)))
  (padstack SMD25_50
   (type smdpad)
   (shape (rect TOP -12.50 -25 12.50 25)))
  (padstack SMD80_20
   (type smdpad)
   (shape (rect TOP -40 -10 40 10))
   (antipad (rect TOP -50 -20 50 20)))
  (padstack 805FTPRINT
   (type smdpad)
   (shape (rect TOP -27 -25 27 25)))
  (padstack SMD25_35
   (type smdpad)
   (shape (rect TOP -12.50 -17.50 12.50 17.50)))
  (padstack SMD65REC13
   (type smdpad)
   (shape (rect TOP -32.50 -6.50 32.50 6.50)))
  (padstack SMD50_25
   (type smdpad)
   (shape (rect TOP -25 -12.50 25 12.50)))
  (padstack unknown_padstack (shape (circle signal 0 0 0))))
 (floor_plan
  (room TRANSLATORS (rect signal 4300 3800 6200 5700)
   (include U58 U57 U56 U59 U60 R108 R109 U55 R100 R101 R102 R103 R104 R105
    R106 R107 C89 C88 C90 C91 C92 C93 C94 (type hard)) (exclude remain))
  (room CAEN_DIG (rect signal 4400 7400 6600 8800)
   (include U20 U18 U19 R18 R19 U17 R329 R330 R13 R14 R15 R16 R17 R187 R188
    R189 R190 R191 R192 C22 C23 C24 C25 (type hard)) (exclude remain))
  (room BASE_BUFFER (rect signal 7600 11400 9300 13400)
   (include C16 C17 C18 C19 C20 C21 U6 U16 U15 U13 U14 (type hard))
   (exclude remain))
  (room ECAL_CONTROL (rect signal 3400 9400 4400 10900)
   (include U31 U32 R29 R30 R31 C38 C39 C40 D4 R28 (type hard))
   (exclude remain))
  (room GT_DELAY (rect signal 10900 12000 13200 13600)
   (include U9 U8 C4 C5 C6 C7 C9 C8 C10 U1 U7 D1 D2 R3 R4 R1 R2 (type hard))
   (exclude remain))
  (room GENERIC_DELAYS (rect signal 11000 7300 12400 8700)
   (include U38 U36 U37 C47 C48 C50 C49 C51 D5 D6 R40 R41 R38 R39 (type hard))
   (exclude remain))
  (room SEL_LO (rect signal 7600 9400 9400 10800)
   (include U10 U11 U12 R6 R7 R8 R9 R10 R11 C11 C12 C13 C14 C15 D3 R5 (type
     hard)) (exclude remain))
  (room RIBBON_DELAY (rect signal 11000 9100 13100 11100)
   (include U53 U54 U51 U52 R88 R89 R90 R91 R92 R93 R94 R95 R96 R97 R98 R99
    C86 C87 (type hard)) (exclude remain))
  (room PULSE_INV (rect signal 8200 7600 8900 8200)
   (include U50 R86 R87 C84 C85 (type hard)) (exclude remain))
  (room CNTRL_REG (path signal 0 2300 12200 4000 12200 4000 13600 2300 13600
    2300 12200)
   (include U2 U3 C1 C2 C3 U4 TP1 TP2 TP3 TP4 TP5 TP6 TP7 TP8 TP9 TP10 (type
     hard)) (exclude remain)))
 (part_library
  (logical_part_mapping HCT123
   (comp U9 U38 U47 U62 U95))
  (logical_part HCT123
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 16              2    G1             1    VCC                  0 )
   (pin 7               0    G1             1    REXT/CEXT2           0 )
   (pin 15              0    G1             1    REXT/CEXT1           0 )
   (pin 11              3    G1             1    RD2*                 0 )
   (pin 3               3    G1             1    RD1*                 0 )
   (pin 12              4    G1             1    Q2*                  0 )
   (pin 5               4    G1             1    Q2                   0 )
   (pin 4               4    G1             1    Q1*                  0 )
   (pin 13              4    G1             1    Q1                   0 )
   (pin 10              3    G1             1    IN_B2                0 )
   (pin 2               3    G1             1    IN_B1                0 )
   (pin 9               3    G1             1    IN_A2*               0 )
   (pin 1               3    G1             1    IN_A1*               0 )
   (pin 8               2    G1             1    GND                  0 )
   (pin 6               0    G1             1    CEXT2                0 )
   (pin 14              0    G1             1    CEXT1                0 ))
  (logical_part_mapping 1N4448
   (comp U109 U110 U114 U115 U119 U120 U124 U125 U129 U130 U134 U135 U139 U140
    U144 U145))
  (logical_part 1N4448
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             2    OUT                  0 )
   (pin 1               0    G1             2    IN                   0 ))
  (logical_part_mapping 74F06
   (comp U63 U64))
  (logical_part 74F06
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 14              2    G1             3    VCC                  0 )
   (pin 12              4    G1             3    Q6*                  0 )
   (pin 10              4    G1             3    Q5*                  0 )
   (pin 8               4    G1             3    Q4*                  0 )
   (pin 6               4    G1             3    Q3*                  0 )
   (pin 4               4    G1             3    Q2*                  0 )
   (pin 2               4    G1             3    Q1*                  0 )
   (pin 7               2    G1             3    GND                  0 )
   (pin 13              3    G1             3    D6                   0 )
   (pin 11              3    G1             3    D5                   0 )
   (pin 9               3    G1             3    D4                   0 )
   (pin 5               3    G1             3    D3                   0 )
   (pin 3               3    G1             3    D2                   0 )
   (pin 1               3    G1             3    D1                   0 ))
  (logical_part_mapping 74F07
   (comp U76 U77 U101))
  (logical_part 74F07
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 7               2    cct_223459504  0    1                    0 )
   (pin 14              2    cct_223459456  0    1                    0 )
   (pin 12              4    G1             4    Y5                   0 )
   (pin 10              4    G1             4    Y4                   0 )
   (pin 8               4    G1             4    Y3                   0 )
   (pin 6               4    G1             4    Y2                   0 )
   (pin 4               4    G1             4    Y1                   0 )
   (pin 2               4    G1             4    Y0                   0 )
   (pin 13              3    G1             4    A5                   0 )
   (pin 11              3    G1             4    A4                   0 )
   (pin 9               3    G1             4    A3                   0 )
   (pin 5               3    G1             4    A2                   0 )
   (pin 3               3    G1             4    A1                   0 )
   (pin 1               3    G1             4    A0                   0 ))
  (logical_part_mapping 74HCT273
   (comp U96))
  (logical_part 74HCT273
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 20              2    G1             5    VCC                  0 )
   (pin 19              4    G1             5    Q7                   0 )
   (pin 16              4    G1             5    Q6                   0 )
   (pin 15              4    G1             5    Q5                   0 )
   (pin 12              4    G1             5    Q4                   0 )
   (pin 9               4    G1             5    Q3                   0 )
   (pin 6               4    G1             5    Q2                   0 )
   (pin 5               4    G1             5    Q1                   0 )
   (pin 2               4    G1             5    Q0                   0 )
   (pin 1               3    G1             5    MR*                  0 )
   (pin 10              2    G1             5    GND                  0 )
   (pin 18              3    G1             5    D7                   0 )
   (pin 17              3    G1             5    D6                   0 )
   (pin 14              3    G1             5    D5                   0 )
   (pin 13              3    G1             5    D4                   0 )
   (pin 8               3    G1             5    D3                   0 )
   (pin 7               3    G1             5    D2                   0 )
   (pin 4               3    G1             5    D1                   0 )
   (pin 3               3    G1             5    D0                   0 )
   (pin 11              3    G1             5    CP                   0 ))
  (logical_part_mapping 7815S_L
   (comp Q2))
  (logical_part 7815S_L
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 4               1    cct_223449312  0    1                    0 )
   (pin 3               0    G1             6    OUTPUT               0 )
   (pin 1               0    G1             6    INPUT                0 )
   (pin 2               0    G1             6    GROUND               0 ))
  (logical_part_mapping 7915_L
   (comp Q1))
  (logical_part 7915_L
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 4               1    cct_223448592  0    1                    0 )
   (pin 3               0    G1             7    OUTPUT               0 )
   (pin 2               0    G1             7    INPUT                0 )
   (pin 1               0    G1             7    GROUND               0 ))
  (logical_part_mapping AD7243
   (comp U69))
  (logical_part AD7243
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 15              2    G1             8    VSS                  0 )
   (pin 14              4    G1             8    VOUT                 0 )
   (pin 16              2    G1             8    VDD                  0 )
   (pin 7               3    G1             8    SYNC*                0 )
   (pin 11              4    G1             8    SDO                  0 )
   (pin 6               3    G1             8    SDIN                 0 )
   (pin 5               3    G1             8    SCLK                 0 )
   (pin 13              2    G1             8    ROFS                 0 )
   (pin 2               4    G1             8    REFOUT               0 )
   (pin 1               3    G1             8    REFIN                0 )
   (pin 9               3    G1             8    LDAC*                0 )
   (pin 8               2    G1             8    DGND                 0 )
   (pin 10              3    G1             8    DCEN                 0 )
   (pin 3               3    G1             8    CLR*                 0 )
   (pin 4               3    G1             8    BNCP                 0 )
   (pin 12              2    G1             8    AGND                 0 ))
  (logical_part_mapping AD8009_SOIC
   (comp U50))
  (logical_part AD8009_SOIC
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 1               1    cct_223444352  0    1                    0 )
   (pin 8               1    cct_223444312  0    1                    0 )
   (pin 5               1    cct_223444288  0    1                    0 )
   (pin 4               2    G1             9    'V-'                 0 )
   (pin 7               2    G1             9    V+                   0 )
   (pin 6               0    G1             9    OUTPUT               0 )
   (pin 2               0    G1             9    'IN-'                0 )
   (pin 3               0    G1             9    IN+                  0 ))
  (logical_part_mapping AD96687
   (comp U70))
  (logical_part AD96687
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 6               2    G1             10   'VS-'                0 )
   (pin 11              2    G1             10   VS+                  0 )
   (pin 15              4    G1             10   Q2*                  0 )
   (pin 16              4    G1             10   Q2                   0 )
   (pin 2               4    G1             10   Q1*                  0 )
   (pin 1               4    G1             10   Q1                   0 )
   (pin 12              3    G1             10   LE2*                 0 )
   (pin 13              3    G1             10   LE2                  0 )
   (pin 5               3    G1             10   LE1*                 0 )
   (pin 4               3    G1             10   LE1                  0 )
   (pin 9               0    G1             10   IN_P2                0 )
   (pin 8               0    G1             10   IN_P1                0 )
   (pin 10              0    G1             10   IN_N2                0 )
   (pin 7               0    G1             10   IN_N1                0 )
   (pin 14              2    G1             10   GND2                 0 )
   (pin 3               2    G1             10   GND1                 0 ))
  (logical_part_mapping CONN34
   (comp P1))
  (logical_part CONN34
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 9               0    G1             11   9                    0 )
   (pin 8               0    G1             11   8                    0 )
   (pin 7               0    G1             11   7                    0 )
   (pin 6               0    G1             11   6                    0 )
   (pin 5               0    G1             11   5                    0 )
   (pin 4               0    G1             11   4                    0 )
   (pin 34              0    G1             11   34                   0 )
   (pin 33              0    G1             11   33                   0 )
   (pin 32              0    G1             11   32                   0 )
   (pin 31              0    G1             11   31                   0 )
   (pin 30              0    G1             11   30                   0 )
   (pin 3               0    G1             11   3                    0 )
   (pin 29              0    G1             11   29                   0 )
   (pin 28              0    G1             11   28                   0 )
   (pin 27              0    G1             11   27                   0 )
   (pin 26              0    G1             11   26                   0 )
   (pin 25              0    G1             11   25                   0 )
   (pin 24              0    G1             11   24                   0 )
   (pin 23              0    G1             11   23                   0 )
   (pin 22              0    G1             11   22                   0 )
   (pin 21              0    G1             11   21                   0 )
   (pin 20              0    G1             11   20                   0 )
   (pin 2               0    G1             11   2                    0 )
   (pin 19              0    G1             11   19                   0 )
   (pin 18              0    G1             11   18                   0 )
   (pin 17              0    G1             11   17                   0 )
   (pin 16              0    G1             11   16                   0 )
   (pin 15              0    G1             11   15                   0 )
   (pin 14              0    G1             11   14                   0 )
   (pin 13              0    G1             11   13                   0 )
   (pin 12              0    G1             11   12                   0 )
   (pin 11              0    G1             11   11                   0 )
   (pin 10              0    G1             11   10                   0 )
   (pin 1               0    G1             11   1                    0 ))
  (logical_part_mapping COTO2342
   (comp U107 U112 U117 U122 U127 U132 U137 U142))
  (logical_part COTO2342
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 4               0    G1             12   NO2                  0 )
   (pin 1               0    G1             12   NO1                  0 )
   (pin 6               0    G1             12   NC2                  0 )
   (pin 7               0    G1             12   NC1                  0 )
   (pin 8               0    G1             12   IN2                  0 )
   (pin 5               0    G1             12   IN1                  0 )
   (pin 3               0    G1             12   CTRL_OUT             0 )
   (pin 2               0    G1             12   CTRL_IN              0 ))
  (logical_part_mapping 'CSMD0603-0.1UF,5%,0603,50V'
   (comp C52 C53 C54 C55 C56 C57 C60 C62 C63 C66 C96 C97 C98))
  (logical_part 'CSMD0603-0.1UF,5%,0603,50V'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             13   B<0>                 1 )
   (pin 1               0    G1             13   A<0>                 1 ))
  (logical_part_mapping 'CSMD0805-0.33UF,10%,0805,25V'
   (comp C71 C72))
  (logical_part 'CSMD0805-0.33UF,10%,0805,25V'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             14   B<0>                 1 )
   (pin 1               0    G1             14   A<0>                 1 ))
  (logical_part_mapping 'CSMD0805-1.0UF,10%,0805,25V'
   (comp C16 C17 C18 C19 C20 C21))
  (logical_part 'CSMD0805-1.0UF,10%,0805,25V'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             15   B<0>                 1 )
   (pin 1               0    G1             15   A<0>                 1 ))
  (logical_part_mapping 'CSMD0805-100NF,10%,0805,25V'
   (comp C95))
  (logical_part 'CSMD0805-100NF,10%,0805,25V'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             16   B<0>                 1 )
   (pin 1               0    G1             16   A<0>                 1 ))
  (logical_part_mapping 'CSMD0805-10NF,10%,0805,25V'
   (comp C83))
  (logical_part 'CSMD0805-10NF,10%,0805,25V'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             17   B<0>                 1 )
   (pin 1               0    G1             17   A<0>                 1 ))
  (logical_part_mapping 'CSMD0805-15PF,10%,0805,25V'
   (comp C134))
  (logical_part 'CSMD0805-15PF,10%,0805,25V'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             18   B<0>                 1 )
   (pin 1               0    G1             18   A<0>                 1 ))
  (logical_part_mapping 'CSMD0805-1UF,10%,0805,25V'
   (comp C106 C107 C108 C109 C141 C142 C143 C144 C145 C146 C147 C148 C149 C150
    C151 C152 C153 C154 C155 C156 C157 C158 C159 C160 C161 C162 C163 C164 C165
    C166 C167 C168 C169 C170 C171 C172 C173 C174 C175 C176 C177 C178 C179 C180
    ))
  (logical_part 'CSMD0805-1UF,10%,0805,25V'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             19   B<0>                 1 )
   (pin 1               0    G1             19   A<0>                 1 ))
  (logical_part_mapping DS102350
   (comp U36 U37))
  (logical_part DS102350
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 16              2    G1             20   VCC                  0 )
   (pin 3               3    G1             20   Q/P0                 0 )
   (pin 9               4    G1             20   PWM                  0 )
   (pin 14              3    G1             20   PS                   0 )
   (pin 13              3    G1             20   P7                   0 )
   (pin 12              3    G1             20   P6                   0 )
   (pin 10              3    G1             20   P5                   0 )
   (pin 7               3    G1             20   P4                   0 )
   (pin 6               3    G1             20   P3                   0 )
   (pin 15              4    G1             20   OUT                  0 )
   (pin 11              3    G1             20   MS                   0 )
   (pin 2               3    G1             20   LE*                  0 )
   (pin 1               3    G1             20   IN                   0 )
   (pin 8               2    G1             20   GND                  0 )
   (pin 5               3    G1             20   D/P2                 0 )
   (pin 4               3    G1             20   CLK/P1               0 ))
  (logical_part_mapping DS90LV019
   (comp U58))
  (logical_part DS90LV019
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 3               1    cct_223375728  0    1                    0 )
   (pin 5               1    cct_223375688  0    1                    0 )
   (pin 6               1    cct_223375664  0    1                    0 )
   (pin 13              1    cct_223375640  0    1                    0 )
   (pin 14              2    G1             21   VCC                  0 )
   (pin 4               4    G1             21   ROUT                 0 )
   (pin 9               3    G1             21   RI*                  0 )
   (pin 10              3    G1             21   RI                   0 )
   (pin 8               3    G1             21   RE                   0 )
   (pin 7               2    G1             21   GND                  0 )
   (pin 11              4    G1             21   DOUT*                0 )
   (pin 12              4    G1             21   DOUT                 0 )
   (pin 2               3    G1             21   DIN                  0 )
   (pin 1               3    G1             21   DE                   0 ))
  (logical_part_mapping DS90LV027
   (comp U20))
  (logical_part DS90LV027
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 1               2    G1             22   VCC                  0 )
   (pin 5               4    G1             22   Q2*                  0 )
   (pin 6               4    G1             22   Q2                   0 )
   (pin 8               4    G1             22   Q1*                  0 )
   (pin 7               4    G1             22   Q1                   0 )
   (pin 4               2    G1             22   GND                  0 )
   (pin 3               3    G1             22   D2                   0 )
   (pin 2               3    G1             22   D1                   0 ))
  (logical_part_mapping FOXCLOCK
   (comp U26))
  (logical_part FOXCLOCK
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 6               2    cct_223359144  0    1                    0 )
   (pin 3               2    cct_223359096  0    1                    0 )
   (pin 5               4    G1             23   OUT*                 0 )
   (pin 4               4    G1             23   OUT                  0 )
   (pin 2               1    G1             23   NC                   0 )
   (pin 1               3    G1             23   ED                   0 ))
  (logical_part_mapping HCT238_TSSOP
   (comp U61))
  (logical_part HCT238_TSSOP
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 8               2    cct_222931336  0    1                    0 )
   (pin 16              2    cct_222931288  0    1                    0 )
   (pin 7               4    G1             24   Y7                   0 )
   (pin 9               4    G1             24   Y6                   0 )
   (pin 10              4    G1             24   Y5                   0 )
   (pin 11              4    G1             24   Y4                   0 )
   (pin 12              4    G1             24   Y3                   0 )
   (pin 13              4    G1             24   Y2                   0 )
   (pin 14              4    G1             24   Y1                   0 )
   (pin 15              4    G1             24   Y0                   0 )
   (pin 6               4    G1             24   E3                   0 )
   (pin 5               4    G1             24   E2                   0 )
   (pin 4               4    G1             24   E1                   0 )
   (pin 3               3    G1             24   A2                   0 )
   (pin 2               3    G1             24   A1                   0 )
   (pin 1               3    G1             24   A0                   0 ))
  (logical_part_mapping IDS_C10
   (comp U6 U16 U53 U54 U80))
  (logical_part IDS_C10
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 9               0    G1             25   PIN9                 0 )
   (pin 8               0    G1             25   PIN8                 0 )
   (pin 7               0    G1             25   PIN7                 0 )
   (pin 6               0    G1             25   PIN6                 0 )
   (pin 5               0    G1             25   PIN5                 0 )
   (pin 4               0    G1             25   PIN4                 0 )
   (pin 3               0    G1             25   PIN3                 0 )
   (pin 2               0    G1             25   PIN2                 0 )
   (pin 10              0    G1             25   PIN10                0 )
   (pin 1               0    G1             25   PIN1                 0 ))
  (logical_part_mapping INDUCTOR_L
   (comp L1 L2 L3 L4))
  (logical_part INDUCTOR_L
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             26   B<0>                 1 )
   (pin 1               0    G1             26   A<0>                 1 ))
  (logical_part_mapping LM1117
   (comp Q4))
  (logical_part LM1117
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 4               1    cct_223345328  0    1                    0 )
   (pin 2               0    G1             27   OUTPUT               0 )
   (pin 3               0    G1             27   INPUT                0 )
   (pin 1               0    G1             27   GROUND               0 ))
  (logical_part_mapping LM337T_L
   (comp Q3))
  (logical_part LM337T_L
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 4               1    cct_223344608  0    1                    0 )
   (pin 1               0    G1             28   REF                  0 )
   (pin 3               0    G1             28   CAT                  0 )
   (pin 2               0    G1             28   AN                   0 ))
  (logical_part_mapping MC10E016
   (comp U82))
  (logical_part MC10E016
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               1    cct_223339464  0    1                    0 )
   (pin 1               2    G1             29   VEE                  0 )
   (pin 28              3    G1             29   TCLD                 0 )
   (pin 19              4    G1             29   TC*                  0 )
   (pin 18              4    G1             29   Q7                   0 )
   (pin 17              4    G1             29   Q6                   0 )
   (pin 15              4    G1             29   Q5                   0 )
   (pin 13              4    G1             29   Q4                   0 )
   (pin 12              4    G1             29   Q3                   0 )
   (pin 11              4    G1             29   Q2                   0 )
   (pin 10              4    G1             29   Q1                   0 )
   (pin 9               4    G1             29   Q0                   0 )
   (pin 25              3    G1             29   PE*                  0 )
   (pin 23              3    G1             29   P7                   0 )
   (pin 22              3    G1             29   P6                   0 )
   (pin 21              3    G1             29   P5                   0 )
   (pin 7               3    G1             29   P4                   0 )
   (pin 6               3    G1             29   P3                   0 )
   (pin 5               3    G1             29   P2                   0 )
   (pin 4               3    G1             29   P1                   0 )
   (pin 3               3    G1             29   P0                   0 )
   (pin 26              3    G1             29   MR                   0 )
   (pin 20              2    G1             29   GND3                 0 )
   (pin 16              2    G1             29   GND2                 0 )
   (pin 14              2    G1             29   GND1                 0 )
   (pin 8               2    G1             29   GND0                 0 )
   (pin 27              3    G1             29   CLK                  0 )
   (pin 24              3    G1             29   CE*                  0 ))
  (logical_part_mapping MC10E101
   (comp U44))
  (logical_part MC10E101
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 1               2    G1             30   VEE                  0 )
   (pin 20              4    G1             30   Q3*                  0 )
   (pin 19              4    G1             30   Q3                   0 )
   (pin 18              4    G1             30   Q2*                  0 )
   (pin 17              4    G1             30   Q2                   0 )
   (pin 15              4    G1             30   Q1*                  0 )
   (pin 14              4    G1             30   Q1                   0 )
   (pin 13              4    G1             30   Q0*                  0 )
   (pin 12              4    G1             30   Q0                   0 )
   (pin 21              2    G1             30   GND2                 0 )
   (pin 16              2    G1             30   GND1                 0 )
   (pin 11              2    G1             30   GND0                 0 )
   (pin 22              3    G1             30   D3D                  0 )
   (pin 23              3    G1             30   D3C                  0 )
   (pin 24              3    G1             30   D3B                  0 )
   (pin 25              3    G1             30   D3A                  0 )
   (pin 26              3    G1             30   D2D                  0 )
   (pin 27              3    G1             30   D2C                  0 )
   (pin 28              3    G1             30   D2B                  0 )
   (pin 2               3    G1             30   D2A                  0 )
   (pin 3               3    G1             30   D1D                  0 )
   (pin 4               3    G1             30   D1C                  0 )
   (pin 5               3    G1             30   D1B                  0 )
   (pin 6               3    G1             30   D1A                  0 )
   (pin 7               3    G1             30   D0D                  0 )
   (pin 8               3    G1             30   D0C                  0 )
   (pin 9               3    G1             30   D0B                  0 )
   (pin 10              3    G1             30   D0A                  0 ))
  (logical_part_mapping MC10H116
   (comp U34 U51 U52))
  (logical_part MC10H116
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 1               1    cct_222966360  0    1                    0 )
   (pin 6               1    cct_222965760  0    1                    0 )
   (pin 11              1    cct_222975472  0    1                    0 )
   (pin 16              1    cct_222975688  0    1                    0 )
   (pin 10              2    G1             31   VEE                  0 )
   (pin 14              4    G1             31   VBB                  0 )
   (pin 18              4    G1             31   Q3*                  0 )
   (pin 19              4    G1             31   Q3                   0 )
   (pin 8               4    G1             31   Q2*                  0 )
   (pin 9               4    G1             31   Q2                   0 )
   (pin 3               4    G1             31   Q1*                  0 )
   (pin 4               4    G1             31   Q1                   0 )
   (pin 20              2    G1             31   GND2                 0 )
   (pin 2               2    G1             31   GND1                 0 )
   (pin 15              3    G1             31   D3*                  0 )
   (pin 17              3    G1             31   D3                   0 )
   (pin 12              3    G1             31   D2*                  0 )
   (pin 13              3    G1             31   D2                   0 )
   (pin 5               3    G1             31   D1*                  0 )
   (pin 7               3    G1             31   D1                   0 ))
  (logical_part_mapping MC10H124
   (comp U8 U10 U29 U31 U33 U57 U67 U68 U94))
  (logical_part MC10H124
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 1               1    cct_223267656  0    1                    0 )
   (pin 6               1    cct_223267616  0    1                    0 )
   (pin 11              1    cct_223267576  0    1                    0 )
   (pin 16              1    cct_223267536  0    1                    0 )
   (pin 10              2    G1             32   VEE                  0 )
   (pin 12              2    G1             32   VCC                  0 )
   (pin 20              2    G1             32   GND                  0 )
   (pin 17              4    G1             32   D_OUT*               0 )
   (pin 18              4    G1             32   D_OUT                0 )
   (pin 14              3    G1             32   D_IN                 0 )
   (pin 15              4    G1             32   C_OUT*               0 )
   (pin 19              4    G1             32   C_OUT                0 )
   (pin 13              3    G1             32   C_IN                 0 )
   (pin 8               3    G1             32   COMMON               0 )
   (pin 4               4    G1             32   B_OUT*               0 )
   (pin 2               4    G1             32   B_OUT                0 )
   (pin 9               3    G1             32   B_IN                 0 )
   (pin 5               4    G1             32   A_OUT*               0 )
   (pin 3               4    G1             32   A_OUT                0 )
   (pin 7               3    G1             32   A_IN                 0 ))
  (logical_part_mapping MC10H125
   (comp U18 U24 U35 U45 U56 U78 U79 U93))
  (logical_part MC10H125
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 1               1    cct_223245888  0    1                    0 )
   (pin 6               1    cct_223245848  0    1                    0 )
   (pin 11              1    cct_223245808  0    1                    0 )
   (pin 16              1    cct_223245768  0    1                    0 )
   (pin 10              2    G1             33   VEE                  0 )
   (pin 12              2    G1             33   VCC                  0 )
   (pin 2               4    G1             33   VBB                  0 )
   (pin 17              4    G1             33   Q4                   0 )
   (pin 15              4    G1             33   Q3                   0 )
   (pin 7               4    G1             33   Q2                   0 )
   (pin 5               4    G1             33   Q1                   0 )
   (pin 20              2    G1             33   GND                  0 )
   (pin 18              3    G1             33   D4*                  0 )
   (pin 19              3    G1             33   D4                   0 )
   (pin 13              3    G1             33   D3*                  0 )
   (pin 14              3    G1             33   D3                   0 )
   (pin 8               3    G1             33   D2*                  0 )
   (pin 9               3    G1             33   D2                   0 )
   (pin 3               3    G1             33   D1*                  0 )
   (pin 4               3    G1             33   D1                   0 ))
  (logical_part_mapping MC10H131
   (comp U41 U42 U46 U73 U85))
  (logical_part MC10H131
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 1               1    cct_223231968  0    1                    0 )
   (pin 6               1    cct_223231928  0    1                    0 )
   (pin 11              1    cct_223231888  0    1                    0 )
   (pin 16              1    cct_223231848  0    1                    0 )
   (pin 10              2    G1             34   VEE                  0 )
   (pin 15              3    G1             34   S2                   0 )
   (pin 7               3    G1             34   S1                   0 )
   (pin 17              3    G1             34   R2                   0 )
   (pin 5               3    G1             34   R1                   0 )
   (pin 18              4    G1             34   Q2*                  0 )
   (pin 19              4    G1             34   Q2                   0 )
   (pin 4               4    G1             34   Q1*                  0 )
   (pin 3               4    G1             34   Q1                   0 )
   (pin 20              2    G1             34   GND2                 0 )
   (pin 2               2    G1             34   GND1                 0 )
   (pin 13              3    G1             34   D2                   0 )
   (pin 9               3    G1             34   D1                   0 )
   (pin 14              3    G1             34   CE2*                 0 )
   (pin 8               3    G1             34   CE1*                 0 )
   (pin 12              3    G1             34   CC                   0 ))
  (logical_part_mapping MMBTH10
   (comp U59))
  (logical_part MMBTH10
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             35   E                    0 )
   (pin 3               0    G1             35   C                    0 )
   (pin 1               0    G1             35   B                    0 ))
  (logical_part_mapping MMBTH81
   (comp U19))
  (logical_part MMBTH81
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             36   E                    0 )
   (pin 3               0    G1             36   C                    0 )
   (pin 1               0    G1             36   B                    0 ))
  (logical_part_mapping MPSH81
   (comp U60))
  (logical_part MPSH81
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             37   E                    0 )
   (pin 3               0    G1             37   C                    0 )
   (pin 1               0    G1             37   B                    0 ))
  (logical_part_mapping OPA2277_SOIC
   (comp U15))
  (logical_part OPA2277_SOIC
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 4               2    G1             38   'V-'                 0 )
   (pin 8               2    G1             38   V+                   0 )
   (pin 7               0    G1             38   OUT_B                0 )
   (pin 1               0    G1             38   OUT_A                0 )
   (pin 6               0    G1             38   '-IN_B'              0 )
   (pin 3               0    G1             38   '-IN_A'              0 )
   (pin 5               0    G1             38   +IN_B                0 )
   (pin 2               0    G1             38   +IN_A                0 ))
  (logical_part_mapping OPA4277
   (comp U13 U14))
  (logical_part OPA4277
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 11              2    G1             39   'V-'                 0 )
   (pin 4               2    G1             39   V+                   0 )
   (pin 14              0    G1             39   OUT_D                0 )
   (pin 8               0    G1             39   OUT_C                0 )
   (pin 7               0    G1             39   OUT_B                0 )
   (pin 1               0    G1             39   OUT_A                0 )
   (pin 13              0    G1             39   '-IN_D'              0 )
   (pin 9               0    G1             39   '-IN_C'              0 )
   (pin 6               0    G1             39   '-IN_B'              0 )
   (pin 2               0    G1             39   '-IN_A'              0 )
   (pin 12              0    G1             39   +IN_D                0 )
   (pin 10              0    G1             39   +IN_C                0 )
   (pin 5               0    G1             39   +IN_B                0 )
   (pin 3               0    G1             39   +IN_A                0 ))
  (logical_part_mapping OSTOQ047150
   (comp U48 U49))
  (logical_part OSTOQ047150
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 4               0    G1             40   4                    0 )
   (pin 3               0    G1             40   3                    0 )
   (pin 2               0    G1             40   2                    0 )
   (pin 1               0    G1             40   1                    0 ))
  (logical_part_mapping PRMA1C05B
   (comp U102 U103 U104 U105))
  (logical_part PRMA1C05B
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 3               1    cct_223216528  0    1                    0 )
   (pin 4               1    cct_223216488  0    1                    0 )
   (pin 5               1    cct_223216448  0    1                    0 )
   (pin 9               1    cct_223216408  0    1                    0 )
   (pin 10              1    cct_223216368  0    1                    0 )
   (pin 11              1    cct_223216328  0    1                    0 )
   (pin 12              1    cct_223216288  0    1                    0 )
   (pin 13              1    cct_223216264  0    1                    0 )
   (pin 14              0    G1             41   OUT2                 0 )
   (pin 1               0    G1             41   OUT1                 0 )
   (pin 8               0    G1             41   IN_CPY               0 )
   (pin 7               0    G1             41   IN                   0 )
   (pin 6               0    G1             41   CTRL_OUT             0 )
   (pin 2               0    G1             41   CTRL_IN              0 ))
  (logical_part_mapping RES_L
   (comp R194 R195 R196 R197 R198 R201 R203 R204 R208 R211 R212 R213 R214 R215
    R218 R220 R221 R225 R228 R229 R230 R231 R232 R235 R237 R238 R242 R245 R246
    R247 R248 R249 R252 R254 R255 R259 R262 R263 R264 R265 R266 R269 R271 R272
    R276 R279 R280 R281 R282 R283 R286 R288 R289 R293 R296 R297 R298 R299 R300
    R303 R305 R306 R310 R313 R314 R315 R316 R317 R320 R322 R323 R327))
  (logical_part RES_L
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             42   B<0>                 1 )
   (pin 1               0    G1             42   A<0>                 1 ))
  (logical_part_mapping 'RSMD0805-0,1%,0805'
   (comp R205 R206 R207 R209 R222 R223 R224 R226 R239 R240 R241 R243 R256 R257
    R258 R260 R273 R274 R275 R277 R290 R291 R292 R294 R307 R308 R309 R311 R324
    R325 R326 R328))
  (logical_part 'RSMD0805-0,1%,0805'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             43   B<0>                 1 )
   (pin 1               0    G1             43   A<0>                 1 ))
  (logical_part_mapping 'RSMD0805-10,1%,0805'
   (comp R200 R217 R234 R251 R268 R285 R302 R319))
  (logical_part 'RSMD0805-10,1%,0805'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             44   B<0>                 1 )
   (pin 1               0    G1             44   A<0>                 1 ))
  (logical_part_mapping 'RSMD0805-1000,1%,0805'
   (comp R18 R19 R66 R68 R78 R79 R82 R83 R84 R85 R86 R87 R108 R109 R110 R111
    R112 R113 R114 R115))
  (logical_part 'RSMD0805-1000,1%,0805'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             45   B<0>                 1 )
   (pin 1               0    G1             45   A<0>                 1 ))
  (logical_part_mapping 'RSMD0805-111,1%,0805'
   (comp R199 R216 R233 R250 R267 R284 R301 R318))
  (logical_part 'RSMD0805-111,1%,0805'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             46   B<0>                 1 )
   (pin 1               0    G1             46   A<0>                 1 ))
  (logical_part_mapping 'RSMD0805-120,1%,0805'
   (comp R81))
  (logical_part 'RSMD0805-120,1%,0805'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             47   B<0>                 1 )
   (pin 1               0    G1             47   A<0>                 1 ))
  (logical_part_mapping 'RSMD0805-2K,1%,0805'
   (comp R180 R193 R210 R227 R244 R261 R278 R295 R312))
  (logical_part 'RSMD0805-2K,1%,0805'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             48   B<0>                 1 )
   (pin 1               0    G1             48   A<0>                 1 ))
  (logical_part_mapping 'RSMD0805-499,1%,0805'
   (comp R140 R141 R142 R143 R144 R145 R146 R147 R202 R219 R236 R253 R270 R287
    R304 R321))
  (logical_part 'RSMD0805-499,1%,0805'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             49   B<0>                 1 )
   (pin 1               0    G1             49   A<0>                 1 ))
  (logical_part_mapping 'RSMD0805-71.5,1%,0805'
   (comp R80))
  (logical_part 'RSMD0805-71.5,1%,0805'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             50   B<0>                 1 )
   (pin 1               0    G1             50   A<0>                 1 ))
  (logical_part_mapping SIP_HEADER_16PIN
   (comp J1))
  (logical_part SIP_HEADER_16PIN
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 9               0    G1             51   9                    0 )
   (pin 8               0    G1             51   8                    0 )
   (pin 7               0    G1             51   7                    0 )
   (pin 6               0    G1             51   6                    0 )
   (pin 5               0    G1             51   5                    0 )
   (pin 4               0    G1             51   4                    0 )
   (pin 3               0    G1             51   3                    0 )
   (pin 2               0    G1             51   2                    0 )
   (pin 16              0    G1             51   16                   0 )
   (pin 15              0    G1             51   15                   0 )
   (pin 14              0    G1             51   14                   0 )
   (pin 13              0    G1             51   13                   0 )
   (pin 12              0    G1             51   12                   0 )
   (pin 11              0    G1             51   11                   0 )
   (pin 10              0    G1             51   10                   0 )
   (pin 1               0    G1             51   1                    0 ))
  (logical_part_mapping SIP_HEADER_2PIN
   (comp U87 U88 U89 U90 U91 U92))
  (logical_part SIP_HEADER_2PIN
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             52   2                    0 )
   (pin 1               0    G1             52   1                    0 ))
  (logical_part_mapping SS22SDP2
   (comp U25 U71 U72))
  (logical_part SS22SDP2
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 6               0    G1             53   T_B2                 0 )
   (pin 3               0    G1             53   T_B1                 0 )
   (pin 4               0    G1             53   T_A2                 0 )
   (pin 1               0    G1             53   T_A1                 0 )
   (pin 5               0    G1             53   P2                   0 )
   (pin 2               0    G1             53   P1                   0 ))
  (logical_part_mapping SY100EL05
   (comp U22 U23 U81))
  (logical_part SY100EL05
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 5               2    G1             54   VEE                  0 )
   (pin 6               4    G1             54   Q*                   0 )
   (pin 7               4    G1             54   Q                    0 )
   (pin 8               2    G1             54   GND                  0 )
   (pin 4               3    G1             54   D_B*                 0 )
   (pin 3               3    G1             54   D_B                  0 )
   (pin 2               3    G1             54   D_A*                 0 )
   (pin 1               3    G1             54   D_A                  0 ))
  (logical_part_mapping SY100EL34L
   (comp U28 U86))
  (logical_part SY100EL34L
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 14              1    cct_223111928  0    1                    0 )
   (pin 9               2    G1             55   VEE                  0 )
   (pin 11              4    G1             55   VBB                  0 )
   (pin 8               4    G1             55   Q2*                  0 )
   (pin 7               4    G1             55   Q2                   0 )
   (pin 5               4    G1             55   Q1*                  0 )
   (pin 4               4    G1             55   Q1                   0 )
   (pin 2               4    G1             55   Q0*                  0 )
   (pin 1               4    G1             55   Q0                   0 )
   (pin 10              3    G1             55   MR                   0 )
   (pin 16              2    G1             55   GND2                 0 )
   (pin 6               2    G1             55   GND1                 0 )
   (pin 3               2    G1             55   GND0                 0 )
   (pin 15              3    G1             55   EN*                  0 )
   (pin 12              3    G1             55   CLK*                 0 )
   (pin 13              3    G1             55   CLK                  0 ))
  (logical_part_mapping SY100EL91L
   (comp U27))
  (logical_part SY100EL91L
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 10              2    G1             56   VEE                  0 )
   (pin 20              2    G1             56   VCC2                 0 )
   (pin 11              2    G1             56   VCC1                 0 )
   (pin 1               2    G1             56   VCC0                 0 )
   (pin 12              4    G1             56   Q2*                  0 )
   (pin 13              4    G1             56   Q2                   0 )
   (pin 15              4    G1             56   Q1*                  0 )
   (pin 16              4    G1             56   Q1                   0 )
   (pin 18              4    G1             56   Q0*                  0 )
   (pin 19              4    G1             56   Q0                   0 )
   (pin 7               4    G1             56   PECL_VBB1            0 )
   (pin 4               4    G1             56   PECL_VBB0            0 )
   (pin 17              2    G1             56   GND1                 0 )
   (pin 14              2    G1             56   GND0                 0 )
   (pin 9               3    G1             56   D2*                  0 )
   (pin 8               3    G1             56   D2                   0 )
   (pin 6               3    G1             56   D1*                  0 )
   (pin 5               3    G1             56   D1                   0 )
   (pin 3               3    G1             56   D0*                  0 )
   (pin 2               3    G1             56   D0                   0 ))
  (logical_part_mapping 'TANT0805-0.1UF,5%,0805,50V'
   (comp C73 C74 C82))
  (logical_part 'TANT0805-0.1UF,5%,0805,50V'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             57   B<0>                 1 )
   (pin 1               0    G1             57   A<0>                 1 ))
  (logical_part_mapping 'TANT0805-10UF,5%,0805,25V'
   (comp C67 C68 C77 C80))
  (logical_part 'TANT0805-10UF,5%,0805,25V'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             58   B<0>                 1 )
   (pin 1               0    G1             58   A<0>                 1 ))
  (logical_part_mapping 'TANT0805-1UF,10%,0805,25V'
   (comp C69 C70 C75 C79 C81))
  (logical_part 'TANT0805-1UF,10%,0805,25V'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             59   B<0>                 1 )
   (pin 1               0    G1             59   A<0>                 1 ))
  (logical_part_mapping THS3062
   (comp U106 U108 U111 U113 U116 U118 U121 U123 U126 U128 U131 U133 U136 U138
    U141 U143))
  (logical_part THS3062
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 4               2    G2             60   'VCC-'               0 )
   (pin 8               2    G2             60   VCC+                 0 )
   (pin 7               0    G2             60   OUT                  0 )
   (pin 6               0    G2             60   'IN-'                0 )
   (pin 5               0    G2             60   IN+                  0 )
   (pin 4               2    G1             60   'VCC-'               0 )
   (pin 8               2    G1             60   VCC+                 0 )
   (pin 1               0    G1             60   OUT                  0 )
   (pin 2               0    G1             60   'IN-'                0 )
   (pin 3               0    G1             60   IN+                  0 ))
  (logical_part_mapping MC10E116
   (comp U17 U21 U43 U55 U74 U75 U83 U11))
  (logical_part MC10E116
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 1               2    G1             61   VEE                  0 )
   (pin 2               4    G1             61   VBB                  0 )
   (pin 21              4    G1             61   Q4*                  0 )
   (pin 20              4    G1             61   Q4                   0 )
   (pin 18              4    G1             61   Q3*                  0 )
   (pin 17              4    G1             61   Q3                   0 )
   (pin 15              4    G1             61   Q2*                  0 )
   (pin 14              4    G1             61   Q2                   0 )
   (pin 12              4    G1             61   Q1*                  0 )
   (pin 11              4    G1             61   Q1                   0 )
   (pin 9               4    G1             61   Q0*                  0 )
   (pin 8               4    G1             61   Q0                   0 )
   (pin 22              2    G1             61   GND5                 0 )
   (pin 19              2    G1             61   GND4                 0 )
   (pin 16              2    G1             61   GND3                 0 )
   (pin 13              2    G1             61   GND2                 0 )
   (pin 10              2    G1             61   GND1                 0 )
   (pin 7               2    G1             61   GND0                 0 )
   (pin 24              3    G1             61   D4*                  0 )
   (pin 23              3    G1             61   D4                   0 )
   (pin 26              3    G1             61   D3*                  0 )
   (pin 25              3    G1             61   D3                   0 )
   (pin 28              3    G1             61   D2*                  0 )
   (pin 27              3    G1             61   D2                   0 )
   (pin 6               3    G1             61   D1*                  0 )
   (pin 5               3    G1             61   D1                   0 )
   (pin 4               3    G1             61   D0*                  0 )
   (pin 3               3    G1             61   D0                   0 ))
  (logical_part_mapping MC10H104
   (comp U30 U32 U39 U40 U84 U12))
  (logical_part MC10H104
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 1               1    cct_223033968  0    1                    0 )
   (pin 6               1    cct_223033928  0    1                    0 )
   (pin 11              1    cct_223033888  0    1                    0 )
   (pin 16              1    cct_223033848  0    1                    0 )
   (pin 10              2    G1             62   VEE                  0 )
   (pin 12              4    G1             62   Q4*                  0 )
   (pin 19              4    G1             62   Q4                   0 )
   (pin 18              4    G1             62   Q3                   0 )
   (pin 4               4    G1             62   Q2                   0 )
   (pin 3               4    G1             62   Q1                   0 )
   (pin 20              2    G1             62   GND2                 0 )
   (pin 2               2    G1             62   GND1                 0 )
   (pin 17              3    G1             62   B4                   0 )
   (pin 14              3    G1             62   B3                   0 )
   (pin 9               3    G1             62   B2                   0 )
   (pin 7               3    G1             62   B1                   0 )
   (pin 15              3    G1             62   A4                   0 )
   (pin 13              3    G1             62   A3                   0 )
   (pin 8               3    G1             62   A2                   0 )
   (pin 5               3    G1             62   A1                   0 ))
  (logical_part_mapping 'RSMD0805-50,1%,0805'
   (comp R329 R330 R13 R14 R15 R16 R17 R20 R21 R22 R23 R24 R25 R26 R27 R29 R30
    R31 R32 R33 R34 R35 R36 R37 R42 R43 R44 R45 R46 R47 R48 R49 R50 R51 R52
    R53 R54 R55 R56 R57 R58 R59 R60 R61 R62 R63 R64 R65 R67 R69 R70 R71 R73
    R74 R88 R89 R90 R91 R92 R93 R94 R95 R96 R97 R98 R99 R100 R101 R102 R103
    R104 R105 R106 R107 R116 R117 R118 R119 R120 R121 R122 R123 R124 R125 R126
    R127 R128 R129 R130 R131 R132 R133 R134 R135 R136 R137 R138 R139 R148 R149
    R150 R151 R152 R153 R154 R155 R156 R157 R158 R159 R160 R161 R162 R163 R164
    R165 R166 R167 R168 R169 R170 R171 R172 R173 R174 R175 R176 R177 R178 R179
    R187 R188 R189 R190 R191 R192 R6 R7 R8 R9 R10 R11))
  (logical_part 'RSMD0805-50,1%,0805'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             63   B<0>                 1 )
   (pin 1               0    G1             63   A<0>                 1 ))
  (logical_part_mapping 74F164_2
   (comp U66 U97 U98 U2))
  (logical_part 74F164_2
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 14              2    G1             64   VCC                  0 )
   (pin 13              4    G1             64   Q7                   0 )
   (pin 12              4    G1             64   Q6                   0 )
   (pin 11              4    G1             64   Q5                   0 )
   (pin 10              4    G1             64   Q4                   0 )
   (pin 6               4    G1             64   Q3                   0 )
   (pin 5               4    G1             64   Q2                   0 )
   (pin 4               4    G1             64   Q1                   0 )
   (pin 3               4    G1             64   Q0                   0 )
   (pin 9               3    G1             64   MR*                  0 )
   (pin 7               2    G1             64   GND                  0 )
   (pin 2               3    G1             64   DSB                  0 )
   (pin 1               3    G1             64   DSA                  0 )
   (pin 8               3    G1             64   CP                   0 ))
  (logical_part_mapping 74HCT165
   (comp U3))
  (logical_part 74HCT165
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 16              2    G1             65   VCC                  0 )
   (pin 7               4    G1             65   Q7*                  0 )
   (pin 9               4    G1             65   Q7                   0 )
   (pin 1               3    G1             65   PL*                  0 )
   (pin 8               2    G1             65   GND                  0 )
   (pin 10              3    G1             65   DS                   0 )
   (pin 6               3    G1             65   D7                   0 )
   (pin 5               3    G1             65   D6                   0 )
   (pin 4               3    G1             65   D5                   0 )
   (pin 3               3    G1             65   D4                   0 )
   (pin 14              3    G1             65   D3                   0 )
   (pin 13              3    G1             65   D2                   0 )
   (pin 12              3    G1             65   D1                   0 )
   (pin 11              3    G1             65   D0                   0 )
   (pin 2               3    G1             65   CP                   0 )
   (pin 15              3    G1             65   CE*                  0 ))
  (logical_part_mapping 'CSMD0603-0.1UF,10%,0603,50V'
   (comp C22 C23 C24 C25 C26 C27 C28 C29 C30 C31 C32 C33 C34 C35 C36 C37 C38
    C39 C40 C41 C42 C43 C44 C45 C46 C47 C48 C84 C85 C86 C87 C89 C101 C102 C103
    C104 C105 C110 C111 C112 C113 C114 C115 C116 C117 C118 C119 C120 C121 C122
    C124 C125 C126 C127 C128 C129 C130 C131 C132 C133 C135 C136 C11 C12 C13
    C14 C15 C1 C2 C3))
  (logical_part 'CSMD0603-0.1UF,10%,0603,50V'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             66   B<0>                 1 )
   (pin 1               0    G1             66   A<0>                 1 ))
  (logical_part_mapping 'CSMD0603-1.0UF,10%,0603,25V'
   (comp C50 C4 C5 C6 C7 C9))
  (logical_part 'CSMD0603-1.0UF,10%,0603,25V'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             67   B<0>                 1 )
   (pin 1               0    G1             67   A<0>                 1 ))
  (logical_part_mapping 'CSMD0805-0.1UF,5%,0805,50V'
   (comp C49 C51 C58 C59 C61 C64 C65 C76 C78 C88 C90 C91 C92 C93 C94 C99 C100
    C123 C137 C138 C139 C140 C8 C10))
  (logical_part 'CSMD0805-0.1UF,5%,0805,50V'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             68   B<0>                 1 )
   (pin 1               0    G1             68   A<0>                 1 ))
  (logical_part_mapping DS1023200
   (comp U1))
  (logical_part DS1023200
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 16              2    G1             69   VCC                  0 )
   (pin 3               3    G1             69   Q/P0                 0 )
   (pin 9               4    G1             69   PWM                  0 )
   (pin 14              3    G1             69   PS                   0 )
   (pin 13              3    G1             69   P7                   0 )
   (pin 12              3    G1             69   P6                   0 )
   (pin 10              3    G1             69   P5                   0 )
   (pin 7               3    G1             69   P4                   0 )
   (pin 6               3    G1             69   P3                   0 )
   (pin 15              4    G1             69   OUT                  0 )
   (pin 11              3    G1             69   MS                   0 )
   (pin 2               3    G1             69   LE*                  0 )
   (pin 1               3    G1             69   IN                   0 )
   (pin 8               2    G1             69   GND                  0 )
   (pin 5               3    G1             69   D/P2                 0 )
   (pin 4               3    G1             69   CLK/P1               0 ))
  (logical_part_mapping DS1023500
   (comp U7))
  (logical_part DS1023500
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 16              2    G1             70   VCC                  0 )
   (pin 3               3    G1             70   Q/P0                 0 )
   (pin 9               4    G1             70   PWM                  0 )
   (pin 14              3    G1             70   PS                   0 )
   (pin 13              3    G1             70   P7                   0 )
   (pin 12              3    G1             70   P6                   0 )
   (pin 10              3    G1             70   P5                   0 )
   (pin 7               3    G1             70   P4                   0 )
   (pin 6               3    G1             70   P3                   0 )
   (pin 15              4    G1             70   OUT                  0 )
   (pin 11              3    G1             70   MS                   0 )
   (pin 2               3    G1             70   LE*                  0 )
   (pin 1               3    G1             70   IN                   0 )
   (pin 8               2    G1             70   GND                  0 )
   (pin 5               3    G1             70   D/P2                 0 )
   (pin 4               3    G1             70   CLK/P1               0 ))
  (logical_part_mapping 'FCI_61083-101400LF'
   (comp U65 U5))
  (logical_part 'FCI_61083-101400LF'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 99              0    G1             71   99                   0 )
   (pin 98              0    G1             71   98                   0 )
   (pin 97              0    G1             71   97                   0 )
   (pin 96              0    G1             71   96                   0 )
   (pin 95              0    G1             71   95                   0 )
   (pin 94              0    G1             71   94                   0 )
   (pin 93              0    G1             71   93                   0 )
   (pin 92              0    G1             71   92                   0 )
   (pin 91              0    G1             71   91                   0 )
   (pin 90              0    G1             71   90                   0 )
   (pin 9               0    G1             71   9                    0 )
   (pin 89              0    G1             71   89                   0 )
   (pin 88              0    G1             71   88                   0 )
   (pin 87              0    G1             71   87                   0 )
   (pin 86              0    G1             71   86                   0 )
   (pin 85              0    G1             71   85                   0 )
   (pin 84              0    G1             71   84                   0 )
   (pin 83              0    G1             71   83                   0 )
   (pin 82              0    G1             71   82                   0 )
   (pin 81              0    G1             71   81                   0 )
   (pin 80              0    G1             71   80                   0 )
   (pin 8               0    G1             71   8                    0 )
   (pin 79              0    G1             71   79                   0 )
   (pin 78              0    G1             71   78                   0 )
   (pin 77              0    G1             71   77                   0 )
   (pin 76              0    G1             71   76                   0 )
   (pin 75              0    G1             71   75                   0 )
   (pin 74              0    G1             71   74                   0 )
   (pin 73              0    G1             71   73                   0 )
   (pin 72              0    G1             71   72                   0 )
   (pin 71              0    G1             71   71                   0 )
   (pin 70              0    G1             71   70                   0 )
   (pin 7               0    G1             71   7                    0 )
   (pin 69              0    G1             71   69                   0 )
   (pin 68              0    G1             71   68                   0 )
   (pin 67              0    G1             71   67                   0 )
   (pin 66              0    G1             71   66                   0 )
   (pin 65              0    G1             71   65                   0 )
   (pin 64              0    G1             71   64                   0 )
   (pin 63              0    G1             71   63                   0 )
   (pin 62              0    G1             71   62                   0 )
   (pin 61              0    G1             71   61                   0 )
   (pin 60              0    G1             71   60                   0 )
   (pin 6               0    G1             71   6                    0 )
   (pin 59              0    G1             71   59                   0 )
   (pin 58              0    G1             71   58                   0 )
   (pin 57              0    G1             71   57                   0 )
   (pin 56              0    G1             71   56                   0 )
   (pin 55              0    G1             71   55                   0 )
   (pin 54              0    G1             71   54                   0 )
   (pin 53              0    G1             71   53                   0 )
   (pin 52              0    G1             71   52                   0 )
   (pin 51              0    G1             71   51                   0 )
   (pin 50              0    G1             71   50                   0 )
   (pin 5               0    G1             71   5                    0 )
   (pin 49              0    G1             71   49                   0 )
   (pin 48              0    G1             71   48                   0 )
   (pin 47              0    G1             71   47                   0 )
   (pin 46              0    G1             71   46                   0 )
   (pin 45              0    G1             71   45                   0 )
   (pin 44              0    G1             71   44                   0 )
   (pin 43              0    G1             71   43                   0 )
   (pin 42              0    G1             71   42                   0 )
   (pin 41              0    G1             71   41                   0 )
   (pin 40              0    G1             71   40                   0 )
   (pin 4               0    G1             71   4                    0 )
   (pin 39              0    G1             71   39                   0 )
   (pin 38              0    G1             71   38                   0 )
   (pin 37              0    G1             71   37                   0 )
   (pin 36              0    G1             71   36                   0 )
   (pin 35              0    G1             71   35                   0 )
   (pin 34              0    G1             71   34                   0 )
   (pin 33              0    G1             71   33                   0 )
   (pin 32              0    G1             71   32                   0 )
   (pin 31              0    G1             71   31                   0 )
   (pin 30              0    G1             71   30                   0 )
   (pin 3               0    G1             71   3                    0 )
   (pin 29              0    G1             71   29                   0 )
   (pin 28              0    G1             71   28                   0 )
   (pin 27              0    G1             71   27                   0 )
   (pin 26              0    G1             71   26                   0 )
   (pin 25              0    G1             71   25                   0 )
   (pin 24              0    G1             71   24                   0 )
   (pin 23              0    G1             71   23                   0 )
   (pin 22              0    G1             71   22                   0 )
   (pin 21              0    G1             71   21                   0 )
   (pin 20              0    G1             71   20                   0 )
   (pin 2               0    G1             71   2                    0 )
   (pin 19              0    G1             71   19                   0 )
   (pin 18              0    G1             71   18                   0 )
   (pin 17              0    G1             71   17                   0 )
   (pin 16              0    G1             71   16                   0 )
   (pin 15              0    G1             71   15                   0 )
   (pin 14              0    G1             71   14                   0 )
   (pin 13              0    G1             71   13                   0 )
   (pin 12              0    G1             71   12                   0 )
   (pin 11              0    G1             71   11                   0 )
   (pin 102             0    G1             71   102                  0 )
   (pin 101             0    G1             71   101                  0 )
   (pin 100             0    G1             71   100                  0 )
   (pin 10              0    G1             71   10                   0 )
   (pin 1               0    G1             71   1                    0 ))
  (logical_part_mapping HCT374_1
   (comp U99 U100 U4))
  (logical_part HCT374_1
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 20              2    G1             72   VCC                  0 )
   (pin 12              4    G1             72   Q7                   0 )
   (pin 13              4    G1             72   Q6                   0 )
   (pin 14              4    G1             72   Q5                   0 )
   (pin 15              4    G1             72   Q4                   0 )
   (pin 16              4    G1             72   Q3                   0 )
   (pin 17              4    G1             72   Q2                   0 )
   (pin 18              4    G1             72   Q1                   0 )
   (pin 19              4    G1             72   Q0                   0 )
   (pin 1               4    G1             72   OE*                  0 )
   (pin 10              2    G1             72   GND                  0 )
   (pin 9               3    G1             72   D7                   0 )
   (pin 8               3    G1             72   D6                   0 )
   (pin 7               3    G1             72   D5                   0 )
   (pin 6               3    G1             72   D4                   0 )
   (pin 5               3    G1             72   D3                   0 )
   (pin 4               3    G1             72   D2                   0 )
   (pin 3               3    G1             72   D1                   0 )
   (pin 2               3    G1             72   D0                   0 )
   (pin 11              3    G1             72   CLK                  0 ))
  (logical_part_mapping LED_L
   (comp D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D3 D1 D2))
  (logical_part LED_L
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 1               5    G1             73   B                    0 )
   (pin 2               5    G1             73   A                    0 ))
  (logical_part_mapping 'RSMD0805-100,1%,0805'
   (comp R28 R40 R41 R76 R77 R181 R182 R183 R184 R185 R186 R5 R12 R3 R4))
  (logical_part 'RSMD0805-100,1%,0805'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             74   B<0>                 1 )
   (pin 1               0    G1             74   A<0>                 1 ))
  (logical_part_mapping 'RSMD0805-10K,1%,0805'
   (comp R38 R39 R72 R75 R1 R2))
  (logical_part 'RSMD0805-10K,1%,0805'
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             75   B<0>                 1 )
   (pin 1               0    G1             75   A<0>                 1 ))
  (logical_part_mapping TESTPOINT_L
   (comp TP12 TP13 TP14 TP15 TP16 TP17 TP18 TP19 TP20 TP21 TP22 TP23 TP24 TP25
    TP26 TP27 TP28 TP29 TP30 TP31 TP32 TP33 TP34 TP35 TP36 TP37 TP38 TP39 TP40
    TP41 TP42 TP43 TP44 TP45 TP46 TP47 TP48 TP49 TP50 TP51 TP52 TP53 TP54 TP55
    TP56 TP57 TP58 TP59 TP60 TP61 TP62 TP63 TP64 TP65 TP66 TP67 TP68 TP69 TP70
    TP71 TP72 TP73 TP74 TP75 TP76 TP77 TP78 TP79 TP80 TP81 TP82 TP83 TP84 TP85
    TP86 TP87 TP88 TP89 TP90 TP91 TP92 TP93 TP94 TP95 TP96 TP97 TP98 TP99
    TP100 TP101 TP102 TP103 TP104 TP105 TP106 TP107 TP108 TP109 TP110 TP111
    TP112 TP113 TP114 TP115 TP116 TP117 TP118 TP119 TP120 TP121 TP122 TP123
    TP124 TP125 TP126 TP127 TP128 TP129 TP130 TP131 TP132 TP133 TP134 TP135
    TP136 TP137 TP138 TP139 TP140 TP141 TP142 TP143 TP144 TP145 TP146 TP147
    TP148 TP149 TP150 TP151 TP152 TP153 TP154 TP155 TP156 TP157 TP158 TP159
    TP160 TP161 TP162 TP163 TP164 TP165 TP166 TP167 TP168 TP169 TP170 TP171
    TP172 TP173 TP174 TP175 TP176 TP177 TP178 TP179 TP180 TP181 TP182 TP183
    TP184 TP185 TP186 TP187 TP188 TP189 TP190 TP191 TP192 TP193 TP194 TP195
    TP196 TP197 TP198 TP11 TP1 TP2 TP3 TP4 TP5 TP6 TP7 TP8 TP9 TP10))
  (logical_part TESTPOINT_L
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 1               0    G1             76   A                    0 )))
 (network
  (net VREF5M_7
   (pins R303-1 C171-1))
  (net VREF5M_6
   (pins R286-1 C166-1))
  (net VREF5M_5
   (pins R269-1 C161-1))
  (net VREF5M_4
   (pins R252-1 C156-1))
  (net VREF5M_3
   (pins R235-1 C151-1))
  (net VREF5M_2
   (pins R218-1 C146-1))
  (net VREF5M_1
   (pins R201-1 C141-1))
  (net VREF5M
   (pins R320-1 C176-1))
  (net VCC15M
   (pins Q1-3 C76-2 TP15-1 R82-2 C178-1 C180-1 C143-1 C145-1 C148-1 C150-1
    C153-1 C155-1 C158-1 C160-1 C163-1 C165-1 C168-1 C170-1 C173-1 C175-1))
  (net VCC15
   (pins Q2-3 C78-2 TP16-1 R83-2 C177-2 C179-2 C142-2 C144-2 C147-2 C149-2
    C152-2 C154-2 C157-2 C159-2 C162-2 C164-2 C167-2 C169-2 C172-2 C174-2))
  (net V3P3
   (pins U5-78 U5-79 U5-80 U65-78 U65-79 U65-80 U27-1 U27-11 U27-20 C33-2 Q4-2
    C80-2 C81-2 C82-2 C83-1 R85-1))
  (net USE_DEFAULT_P
   (pins U21-11 U23-1))
  (net USE_DEFAULT_N
   (pins U21-12 U23-2))
  (net USE_BCKP_P
   (pins U21-8 U22-3))
  (net USE_BCKP_N
   (pins U21-9 U22-4))
  (net UNNAMED_1_SS22SDP2_I35_P2
   (pins U39-17 R42-2 U72-5 TP39-1))
  (net UNNAMED_1_SS22SDP2_I35_P1
   (pins U39-14 R44-2 U72-2 TP38-1))
  (net UNNAMED_1_SS22SDP2_I34_TA2
   (pins U71-4 U71-3 U72-4 U72-3))
  (net UNNAMED_1_SS22SDP2_I34_TA1
   (pins U71-1 U71-6 U72-1 U72-6))
  (net UNNAMED_1_SS22SDP2_I34_P2
   (pins U39-9 U71-5 TP37-1))
  (net UNNAMED_1_SS22SDP2_I34_P1
   (pins U39-7 R47-2 U71-2 TP36-1))
  (net UNNAMED_1_RSMD0805_I5_B
   (pins R114-2 TP24-1))
  (net UNNAMED_1_RSMD0805_I4_B
   (pins R115-2 TP21-1))
  (net UNNAMED_1_RSMD0805_I31_A
   (pins R80-1 C75-1 C79-1))
  (net UNNAMED_1_RSMD0805_I18_B_7
   (pins U138-3 R307-2))
  (net UNNAMED_1_RSMD0805_I18_B_6
   (pins U133-3 R290-2))
  (net UNNAMED_1_RSMD0805_I18_B_5
   (pins U128-3 R273-2))
  (net UNNAMED_1_RSMD0805_I18_B_4
   (pins U123-3 R256-2))
  (net UNNAMED_1_RSMD0805_I18_B_3
   (pins U118-3 R239-2))
  (net UNNAMED_1_RSMD0805_I18_B_2
   (pins U113-3 R222-2))
  (net UNNAMED_1_RSMD0805_I18_B_1
   (pins U108-3 R205-2))
  (net UNNAMED_1_RSMD0805_I18_B
   (pins U143-3 R324-2))
  (net UNNAMED_1_RSMD0805_I17_B
   (pins U28-12 U27-18 R21-2))
  (net UNNAMED_1_RSMD0805_I16_B
   (pins U28-13 U27-19 R20-2))
  (net UNNAMED_1_RESL_I7_A_7
   (pins R305-1 R295-2 R304-1))
  (net UNNAMED_1_RESL_I7_A_6
   (pins R288-1 R278-2 R287-1))
  (net UNNAMED_1_RESL_I7_A_5
   (pins R271-1 R261-2 R270-1))
  (net UNNAMED_1_RESL_I7_A_4
   (pins R254-1 R244-2 R253-1))
  (net UNNAMED_1_RESL_I7_A_3
   (pins R237-1 R227-2 R236-1))
  (net UNNAMED_1_RESL_I7_A_2
   (pins R220-1 R210-2 R219-1))
  (net UNNAMED_1_RESL_I7_A_1
   (pins R203-1 R193-2 R202-1))
  (net UNNAMED_1_RESL_I7_A
   (pins R322-1 R312-2 R321-1))
  (net UNNAMED_1_RESL_I16_B_7
   (pins U138-1 R310-2 R311-1))
  (net UNNAMED_1_RESL_I16_B_6
   (pins U133-1 R293-2 R294-1))
  (net UNNAMED_1_RESL_I16_B_5
   (pins U128-1 R276-2 R277-1))
  (net UNNAMED_1_RESL_I16_B_4
   (pins U123-1 R259-2 R260-1))
  (net UNNAMED_1_RESL_I16_B_3
   (pins U118-1 R242-2 R243-1))
  (net UNNAMED_1_RESL_I16_B_2
   (pins U113-1 R225-2 R226-1))
  (net UNNAMED_1_RESL_I16_B_1
   (pins U108-1 R208-2 R209-1))
  (net UNNAMED_1_RESL_I16_B
   (pins U143-1 R327-2 R328-1))
  (net UNNAMED_1_RESL_I16_A_7
   (pins U138-2 R310-1 R308-2))
  (net UNNAMED_1_RESL_I16_A_6
   (pins U133-2 R293-1 R291-2))
  (net UNNAMED_1_RESL_I16_A_5
   (pins U128-2 R276-1 R274-2))
  (net UNNAMED_1_RESL_I16_A_4
   (pins U123-2 R259-1 R257-2))
  (net UNNAMED_1_RESL_I16_A_3
   (pins U118-2 R242-1 R240-2))
  (net UNNAMED_1_RESL_I16_A_2
   (pins U113-2 R225-1 R223-2))
  (net UNNAMED_1_RESL_I16_A_1
   (pins U108-2 R208-1 R206-2))
  (net UNNAMED_1_RESL_I16_A
   (pins U143-2 R327-1 R325-2))
  (net UNNAMED_1_RESL_I11_B_7
   (pins U136-1 R306-2 R309-1))
  (net UNNAMED_1_RESL_I11_B_6
   (pins U131-1 R289-2 R292-1))
  (net UNNAMED_1_RESL_I11_B_5
   (pins U126-1 R272-2 R275-1))
  (net UNNAMED_1_RESL_I11_B_4
   (pins U121-1 R255-2 R258-1))
  (net UNNAMED_1_RESL_I11_B_3
   (pins U116-1 R238-2 R241-1))
  (net UNNAMED_1_RESL_I11_B_2
   (pins U111-1 R221-2 R224-1))
  (net UNNAMED_1_RESL_I11_B_1
   (pins U106-1 R204-2 R207-1))
  (net UNNAMED_1_RESL_I11_B
   (pins U141-1 R323-2 R326-1))
  (net UNNAMED_1_RESL_I11_A_7
   (pins U136-2 R299-2 R306-1))
  (net UNNAMED_1_RESL_I11_A_6
   (pins U131-2 R282-2 R289-1))
  (net UNNAMED_1_RESL_I11_A_5
   (pins U126-2 R265-2 R272-1))
  (net UNNAMED_1_RESL_I11_A_4
   (pins U121-2 R248-2 R255-1))
  (net UNNAMED_1_RESL_I11_A_3
   (pins U116-2 R231-2 R238-1))
  (net UNNAMED_1_RESL_I11_A_2
   (pins U111-2 R214-2 R221-1))
  (net UNNAMED_1_RESL_I11_A_1
   (pins U106-2 R197-2 R204-1))
  (net UNNAMED_1_RESL_I11_A
   (pins U141-2 R316-2 R323-1))
  (net UNNAMED_1_RESL_I10_B_7
   (pins U136-3 R303-2))
  (net UNNAMED_1_RESL_I10_B_6
   (pins U131-3 R286-2))
  (net UNNAMED_1_RESL_I10_B_5
   (pins U126-3 R269-2))
  (net UNNAMED_1_RESL_I10_B_4
   (pins U121-3 R252-2))
  (net UNNAMED_1_RESL_I10_B_3
   (pins U116-3 R235-2))
  (net UNNAMED_1_RESL_I10_B_2
   (pins U111-3 R218-2))
  (net UNNAMED_1_RESL_I10_B_1
   (pins U106-3 R201-2))
  (net UNNAMED_1_RESL_I10_B
   (pins U141-3 R320-2))
  (net UNNAMED_1_PRMA1C05B_I40_CTRLIN
   (pins R186-2 U103-2))
  (net UNNAMED_1_PRMA1C05B_I39_CTRLIN
   (pins R185-2 U104-2))
  (net UNNAMED_1_PRMA1C05B_I34_CTRLIN
   (pins U105-2 R184-2))
  (net UNNAMED_1_PRMA1C05B_I33_CTRLIN
   (pins U102-2 R183-2))
  (net UNNAMED_1_MPSH81_I17_C
   (pins R109-2 U60-3))
  (net UNNAMED_1_MMBTH81_I9_C
   (pins U19-3 R19-1))
  (net UNNAMED_1_MICROZEDMODULE_I1_MTC
   (pins U5-38 U69-9))
  (net UNNAMED_1_MC10H131_I17_CE1
   (pins U42-8 U42-14))
  (net UNNAMED_1_MC10E116_I63_Q1
   (pins U46-17 U43-11 R74-1 TP132-1))
  (net UNNAMED_1_MC10E116_I63_Q0
   (pins U46-5 U43-8 R73-1 TP131-1))
  (net UNNAMED_1_MC10E116_I4_Q3_1
   (pins U75-18 U78-18 R127-2))
  (net UNNAMED_1_MC10E116_I4_Q3
   (pins U75-17 U78-19 R125-2))
  (net UNNAMED_1_MC10E116_I4_Q2_1
   (pins U75-14 U78-14 R131-2))
  (net UNNAMED_1_MC10E116_I4_Q2
   (pins U75-15 U78-13 R129-2))
  (net UNNAMED_1_MC10E116_I4_Q1_1
   (pins U75-11 U78-9 R135-2))
  (net UNNAMED_1_MC10E116_I4_Q1
   (pins U75-12 U78-8 R133-2))
  (net UNNAMED_1_MC10E116_I4_Q0_1
   (pins U75-8 U78-4 R137-2))
  (net UNNAMED_1_MC10E116_I4_Q0
   (pins U75-9 U78-3 R136-2))
  (net UNNAMED_1_MC10E116_I3_Q3_1
   (pins U74-17 U79-19 R132-1))
  (net UNNAMED_1_MC10E116_I3_Q3
   (pins U74-18 U79-18 R134-1))
  (net UNNAMED_1_MC10E116_I3_Q2_1
   (pins U74-15 U79-13 R130-1))
  (net UNNAMED_1_MC10E116_I3_Q2
   (pins U74-14 U79-14 R128-1))
  (net UNNAMED_1_MC10E116_I3_Q1_1
   (pins U74-11 U79-9 R126-1))
  (net UNNAMED_1_MC10E116_I3_Q1
   (pins U74-12 U79-8 R124-1))
  (net UNNAMED_1_MC10E116_I3_Q0_1
   (pins U74-9 U79-3 R138-1))
  (net UNNAMED_1_MC10E116_I3_Q0
   (pins U74-8 U79-4 R139-1))
  (net UNNAMED_1_MC10E116_I22_Q2
   (pins U60-1 R107-2 U55-14))
  (net UNNAMED_1_MC10E116_I22_Q1_1
   (pins U56-8 U55-12 R106-2))
  (net UNNAMED_1_MC10E116_I22_Q1
   (pins U56-9 U55-11 R104-2))
  (net UNNAMED_1_MC10E116_I22_Q0_1
   (pins U56-3 U55-9 R105-2))
  (net UNNAMED_1_MC10E116_I22_Q0
   (pins U56-4 U55-8 R103-2))
  (net UNNAMED_1_MC10E116_I22_D3
   (pins R108-2 U59-2 U55-25))
  (net UNNAMED_1_MC10E116_I22_D0
   (pins U55-4 U55-6 U55-28 U55-26 U55-24 U55-2 C88-2))
  (net UNNAMED_1_MC10E116_I1_Q3_1
   (pins U17-17 U18-14 R329-2))
  (net UNNAMED_1_MC10E116_I1_Q3
   (pins U17-18 U18-13 R330-2))
  (net UNNAMED_1_MC10E116_I1_Q0_1
   (pins U83-9 U86-12 R165-2))
  (net UNNAMED_1_MC10E116_I1_Q0
   (pins U83-8 U86-13 R164-2))
  (net UNNAMED_1_MC10E116_I1_D0
   (pins U83-4 U83-6 U83-28 U83-26 U83-24 U83-2 C123-2))
  (net UNNAMED_1_LOGEN_I13_LOSTAR2
   (pins U11-14 U42-12 R59-2))
  (net UNNAMED_1_LOGEN_I13_DGT2
   (pins U8-19 U73-7 R116-2))
  (net UNNAMED_1_LM337TL_I14_REF
   (pins Q3-1 R81-1 R80-2))
  (net UNNAMED_1_LEDL_I50_A
   (pins D7-2 R76-2))
  (net UNNAMED_1_LEDL_I49_A
   (pins D8-2 R77-2))
  (net UNNAMED_1_LEDL_I46_B
   (pins D13-1 R84-1))
  (net UNNAMED_1_LEDL_I44_A
   (pins D12-2 R83-1))
  (net UNNAMED_1_LEDL_I42_B
   (pins R82-1 D11-1))
  (net UNNAMED_1_LEDL_I3_A
   (pins D4-2 R28-2))
  (net UNNAMED_1_LEDL_I33_A
   (pins D18-2 R182-2))
  (net UNNAMED_1_LEDL_I32_A
   (pins D17-2 R181-2))
  (net UNNAMED_1_LEDL_I25_A
   (pins D14-2 R85-2))
  (net UNNAMED_1_LEDL_I19_B
   (pins R78-1 D9-1))
  (net UNNAMED_1_LEDL_I18_A_1
   (pins D6-2 R40-2))
  (net UNNAMED_1_LEDL_I17_A
   (pins D5-2 R41-2))
  (net UNNAMED_1_LEDL_I14_A
   (pins R113-1 D16-2))
  (net UNNAMED_1_LEDL_I13_A
   (pins R111-1 D15-2))
  (net UNNAMED_1_LEDL_I12_A
   (pins R79-2 D10-2))
  (net UNNAMED_1_INDUCTORL_I6_A
   (pins U48-4 L3-1))
  (net UNNAMED_1_INDUCTORL_I5_A
   (pins U48-1 L4-1))
  (net UNNAMED_1_INDUCTORL_I4_A
   (pins U49-4 L2-1))
  (net UNNAMED_1_INDUCTORL_I3_A
   (pins U49-1 L1-1))
  (net UNNAMED_1_HCT238_I53_A2
   (pins U5-24 U61-3))
  (net UNNAMED_1_HCT238_I53_A1
   (pins U5-20 U61-2))
  (net UNNAMED_1_HCT238_I53_A0
   (pins U5-18 U61-1))
  (net UNNAMED_1_HCT123_I54_Q2
   (pins R77-1 U47-5))
  (net UNNAMED_1_HCT123_I54_Q1
   (pins R76-1 U47-13))
  (net UNNAMED_1_HCT123_I54_INB2
   (pins U47-10 U45-7))
  (net UNNAMED_1_HCT123_I54_INB1
   (pins U47-2 U45-5))
  (net UNNAMED_1_HCT123_I29_CEXT1
   (pins U95-14 R180-2 C134-2))
  (net UNNAMED_1_HCT123_I22_Q2
   (pins R40-1 U38-5))
  (net UNNAMED_1_HCT123_I22_Q1
   (pins R41-1 U38-13))
  (net UNNAMED_1_GENERALUTILITIES_I4_G
   (pins U65-18 U37-1))
  (net UNNAMED_1_GENERALUTILITIES_I4_1
   (pins U5-32 U36-1))
  (net UNNAMED_1_FRONTPORTS_I2_TUBIIRT
   (pins U5-64 TP112-1))
  (net UNNAMED_1_FRONTPORTS_I2_TUBCLKI
   (pins U30-8 U30-15 TP62-1))
  (net UNNAMED_1_FRONTPORTS_I2_TTLTO_1
   (pins U57-3 P1-14))
  (net UNNAMED_1_FRONTPORTS_I2_TTLTOEC
   (pins U57-7 P1-2))
  (net UNNAMED_1_FRONTPORTS_I2_TELLI_1
   (pins U33-18 TP54-1))
  (net UNNAMED_1_FRONTPORTS_I2_TELLIEP
   (pins U33-2 TP58-1))
  (net UNNAMED_1_FRONTPORTS_I2_TELLIED
   (pins U34-13 R32-2 TP50-1))
  (net UNNAMED_1_FRONTPORTS_I2_SYNCP
   (pins U17-3 R187-2 U80-8))
  (net UNNAMED_1_FRONTPORTS_I2_SYNCN
   (pins U17-4 R188-2 U80-7))
  (net UNNAMED_1_FRONTPORTS_I2_SYNCL_1
   (pins U20-7 TP137-1))
  (net UNNAMED_1_FRONTPORTS_I2_SYNCLVD
   (pins U20-8 TP138-1))
  (net UNNAMED_1_FRONTPORTS_I2_SYNC2_1
   (pins U20-6 TP139-1))
  (net UNNAMED_1_FRONTPORTS_I2_SYNC24P
   (pins U17-5 R189-2 U80-10))
  (net UNNAMED_1_FRONTPORTS_I2_SYNC24N
   (pins U17-6 R190-2 U80-9))
  (net UNNAMED_1_FRONTPORTS_I2_SYNC24L
   (pins U20-5 TP140-1))
  (net UNNAMED_1_FRONTPORTS_I2_SMELL_2
   (pins U33-3 TP56-1))
  (net UNNAMED_1_FRONTPORTS_I2_SMELL_1
   (pins U33-19 TP52-1))
  (net UNNAMED_1_FRONTPORTS_I2_SMELLIE
   (pins U34-7 R33-2 TP48-1))
  (net UNNAMED_1_FRONTPORTS_I2_SCOP<7>
   (pins R309-2 TP173-1))
  (net UNNAMED_1_FRONTPORTS_I2_SCOP<6>
   (pins R292-2 TP171-1))
  (net UNNAMED_1_FRONTPORTS_I2_SCOP<5>
   (pins R275-2 TP169-1))
  (net UNNAMED_1_FRONTPORTS_I2_SCOP<4>
   (pins R258-2 TP167-1))
  (net UNNAMED_1_FRONTPORTS_I2_SCOP<3>
   (pins R241-2 TP165-1))
  (net UNNAMED_1_FRONTPORTS_I2_SCOP<2>
   (pins R224-2 TP163-1))
  (net UNNAMED_1_FRONTPORTS_I2_SCOP<1>
   (pins R207-2 TP161-1))
  (net UNNAMED_1_FRONTPORTS_I2_SCOP<0>
   (pins R326-2 TP159-1))
  (net UNNAMED_1_FRONTPORTS_I2_SCAL<6>
   (pins U5-74 J1-13))
  (net UNNAMED_1_FRONTPORTS_I2_SCAL<5>
   (pins U5-70 J1-12))
  (net UNNAMED_1_FRONTPORTS_I2_SCAL<4>
   (pins U5-68 J1-16))
  (net UNNAMED_1_FRONTPORTS_I2_SCAL<3>
   (pins U4-16 J1-3))
  (net UNNAMED_1_FRONTPORTS_I2_SCAL<2>
   (pins U4-15 J1-15))
  (net UNNAMED_1_FRONTPORTS_I2_SCAL<1>
   (pins U4-14 J1-14))
  (net UNNAMED_1_FRONTPORTS_I2_RIBBO_3
   (pins U51-19 TP74-1))
  (net UNNAMED_1_FRONTPORTS_I2_RIBBO_2
   (pins U51-18 TP75-1))
  (net UNNAMED_1_FRONTPORTS_I2_RIBBO_1
   (pins U52-7 R88-2 TP66-1))
  (net UNNAMED_1_FRONTPORTS_I2_RIBBONP
   (pins U52-5 R89-2 TP67-1))
  (net UNNAMED_1_FRONTPORTS_I2_PULSE_1
   (pins U50-6 R87-2 TP76-1))
  (net UNNAMED_1_FRONTPORTS_I2_PULSEIN
   (pins R86-1 TP68-1))
  (net UNNAMED_1_FRONTPORTS_I2_PULS<9>
   (pins R262-1 R265-1 R261-1 TP193-1))
  (net UNNAMED_1_FRONTPORTS_I2_PULS<8>
   (pins R245-1 R248-1 R244-1 TP191-1))
  (net UNNAMED_1_FRONTPORTS_I2_PULS<7>
   (pins U103-14 TP189-1))
  (net UNNAMED_1_FRONTPORTS_I2_PULS<6>
   (pins U103-1 TP187-1))
  (net UNNAMED_1_FRONTPORTS_I2_PULS<5>
   (pins U104-14 TP185-1))
  (net UNNAMED_1_FRONTPORTS_I2_PULS<4>
   (pins U104-1 TP183-1))
  (net UNNAMED_1_FRONTPORTS_I2_PULS<3>
   (pins U105-14 TP181-1))
  (net UNNAMED_1_FRONTPORTS_I2_PULS<2>
   (pins U105-1 TP179-1))
  (net UNNAMED_1_FRONTPORTS_I2_PULS<1>
   (pins U102-14 TP177-1))
  (net UNNAMED_1_FRONTPORTS_I2_PULS<0>
   (pins U102-1 TP175-1))
  (net UNNAMED_1_FRONTPORTS_I2_PUL<11>
   (pins R296-1 R299-1 R295-1 TP197-1))
  (net UNNAMED_1_FRONTPORTS_I2_PUL<10>
   (pins R279-1 R282-1 R278-1 TP195-1))
  (net UNNAMED_1_FRONTPORTS_I2_NIMTO_1
   (pins U55-17 P1-18))
  (net UNNAMED_1_FRONTPORTS_I2_NIMTOEC
   (pins U59-1 P1-6))
  (net UNNAMED_1_FRONTPORTS_I2_MTCDLO
   (pins U11-3 R6-2 TP120-1))
  (net UNNAMED_1_FRONTPORTS_I2_MTCAM_5
   (pins U70-9 TP42-1))
  (net UNNAMED_1_FRONTPORTS_I2_MTCAM_4
   (pins U43-20 TP46-1))
  (net UNNAMED_1_FRONTPORTS_I2_MTCAM_3
   (pins U43-21 TP47-1))
  (net UNNAMED_1_FRONTPORTS_I2_MTCAM_2
   (pins U70-8 TP40-1))
  (net UNNAMED_1_FRONTPORTS_I2_MTCAM_1
   (pins U43-17 TP44-1))
  (net UNNAMED_1_FRONTPORTS_I2_MTCAMIM
   (pins U43-18 TP45-1))
  (net UNNAMED_1_FRONTPORTS_I2_LVDST_2
   (pins U57-2 P1-16))
  (net UNNAMED_1_FRONTPORTS_I2_LVDST_1
   (pins U58-10 P1-4))
  (net UNNAMED_1_FRONTPORTS_I2_LVDSTOE
   (pins U58-9 P1-3))
  (net UNNAMED_1_FRONTPORTS_I2_LOSTA_1
   (pins U11-11 TP118-1))
  (net UNNAMED_1_FRONTPORTS_I2_LOSTARO
   (pins U11-12 TP119-1))
  (net UNNAMED_1_FRONTPORTS_I2_GTP
   (pins U17-27 U17-25 U17-23 R191-2 U80-1))
  (net UNNAMED_1_FRONTPORTS_I2_GTNIM
   (pins R18-1 U19-2 TP141-1))
  (net UNNAMED_1_FRONTPORTS_I2_GTN
   (pins R192-2 U17-26 U17-24 U17-28 U80-2))
  (net UNNAMED_1_FRONTPORTS_I2_GENER_2
   (pins U36-15 U38-10 TP70-1))
  (net UNNAMED_1_FRONTPORTS_I2_GENER_1
   (pins U38-2 U37-15 TP72-1))
  (net UNNAMED_1_FRONTPORTS_I2_GENERIC
   (pins U5-83 TP64-1))
  (net UNNAMED_1_FRONTPORTS_I2_EXTT<9>
   (pins U76-3 TP96-1))
  (net UNNAMED_1_FRONTPORTS_I2_EXTT<8>
   (pins U76-1 TP94-1))
  (net UNNAMED_1_FRONTPORTS_I2_EXTT<7>
   (pins U75-25 R123-2 TP92-1))
  (net UNNAMED_1_FRONTPORTS_I2_EXTT<6>
   (pins U75-27 R122-2 TP90-1))
  (net UNNAMED_1_FRONTPORTS_I2_EXTT<5>
   (pins U75-5 R121-2 TP88-1))
  (net UNNAMED_1_FRONTPORTS_I2_EXTT<4>
   (pins U75-3 R120-2 TP86-1))
  (net UNNAMED_1_FRONTPORTS_I2_EXTT<3>
   (pins U74-25 R119-2 TP84-1))
  (net UNNAMED_1_FRONTPORTS_I2_EXTT<2>
   (pins U74-27 TP82-1))
  (net UNNAMED_1_FRONTPORTS_I2_EXTT<1>
   (pins U74-5 R118-2 TP80-1))
  (net UNNAMED_1_FRONTPORTS_I2_EXTT<0>
   (pins U74-3 R117-2 TP78-1))
  (net UNNAMED_1_FRONTPORTS_I2_EXTPEDO
   (pins U32-3 U32-4 TP110-1))
  (net UNNAMED_1_FRONTPORTS_I2_EXTPEDI
   (pins R31-2 U32-9 TP114-1))
  (net UNNAMED_1_FRONTPORTS_I2_EXT<15>
   (pins U77-9 TP108-1))
  (net UNNAMED_1_FRONTPORTS_I2_EXT<14>
   (pins U77-5 TP106-1))
  (net UNNAMED_1_FRONTPORTS_I2_EXT<13>
   (pins U77-3 TP104-1))
  (net UNNAMED_1_FRONTPORTS_I2_EXT<12>
   (pins U77-1 TP102-1))
  (net UNNAMED_1_FRONTPORTS_I2_EXT<11>
   (pins U76-9 TP100-1))
  (net UNNAMED_1_FRONTPORTS_I2_EXT<10>
   (pins U76-5 TP98-1))
  (net UNNAMED_1_FRONTPORTS_I2_ECLTO_4
   (pins U56-5 P1-20))
  (net UNNAMED_1_FRONTPORTS_I2_ECLTO_3
   (pins U60-2 P1-24))
  (net UNNAMED_1_FRONTPORTS_I2_ECLTO_2
   (pins U58-12 P1-22))
  (net UNNAMED_1_FRONTPORTS_I2_ECLTO_1
   (pins U58-11 P1-21))
  (net UNNAMED_1_FRONTPORTS_I2_ECLTOTT
   (pins U55-3 R100-2 P1-8))
  (net UNNAMED_1_FRONTPORTS_I2_ECLTONI
   (pins U55-27 R102-2 P1-12))
  (net UNNAMED_1_FRONTPORTS_I2_ECLTOLV
   (pins U55-5 R101-2 P1-10))
  (net UNNAMED_1_FRONTPORTS_I2_DGTP
   (pins U8-3 TP116-1))
  (net UNNAMED_1_FRONTPORTS_I2_DGTN
   (pins U8-5 TP117-1))
  (net UNNAMED_1_FRONTPORTS_I2_CLK100P
   (pins U21-18 TP60-1))
  (net UNNAMED_1_FRONTPORTS_I2_CLK100N
   (pins U21-17 TP61-1))
  (net UNNAMED_1_FRONTPORTS_I2_CAEN<7>
   (pins R311-2 U139-1 U140-2 TP157-1))
  (net UNNAMED_1_FRONTPORTS_I2_CAEN<6>
   (pins R294-2 U134-1 U135-2 TP155-1))
  (net UNNAMED_1_FRONTPORTS_I2_CAEN<5>
   (pins R277-2 U129-1 U130-2 TP153-1))
  (net UNNAMED_1_FRONTPORTS_I2_CAEN<4>
   (pins R260-2 U124-1 U125-2 TP151-1))
  (net UNNAMED_1_FRONTPORTS_I2_CAEN<3>
   (pins R243-2 U119-1 U120-2 TP149-1))
  (net UNNAMED_1_FRONTPORTS_I2_CAEN<2>
   (pins R226-2 U114-1 U115-2 TP147-1))
  (net UNNAMED_1_FRONTPORTS_I2_CAEN<1>
   (pins R209-2 U109-1 U110-2 TP145-1))
  (net UNNAMED_1_FRONTPORTS_I2_CAEN<0>
   (pins R328-2 U144-1 U145-2 TP143-1))
  (net UNNAMED_1_EXTTRIGS_I70_EXTTR<9>
   (pins U5-61 U76-4 R146-2))
  (net UNNAMED_1_EXTTRIGS_I70_EXTTR<8>
   (pins U5-55 U76-2 R147-2))
  (net UNNAMED_1_EXTTRIGS_I70_EXTTR<7>
   (pins U5-53 U78-17))
  (net UNNAMED_1_EXTTRIGS_I70_EXTTR<6>
   (pins U5-49 U78-15))
  (net UNNAMED_1_EXTTRIGS_I70_EXTTR<5>
   (pins U5-47 U78-7))
  (net UNNAMED_1_EXTTRIGS_I70_EXTTR<4>
   (pins U5-43 U78-5))
  (net UNNAMED_1_EXTTRIGS_I70_EXTTR<3>
   (pins U5-41 U79-17))
  (net UNNAMED_1_EXTTRIGS_I70_EXTTR<2>
   (pins U5-37 U79-15))
  (net UNNAMED_1_EXTTRIGS_I70_EXTTR<1>
   (pins U5-35 U79-7))
  (net UNNAMED_1_EXTTRIGS_I70_EXTTR<0>
   (pins U5-31 U79-5))
  (net UNNAMED_1_EXTTRIGS_I70_EXTT<15>
   (pins U5-81 U77-8 R140-2))
  (net UNNAMED_1_EXTTRIGS_I70_EXTT<14>
   (pins U5-75 U77-6 R141-2))
  (net UNNAMED_1_EXTTRIGS_I70_EXTT<13>
   (pins U5-73 U77-4 R142-2))
  (net UNNAMED_1_EXTTRIGS_I70_EXTT<12>
   (pins U5-69 U77-2 R143-2))
  (net UNNAMED_1_EXTTRIGS_I70_EXTT<11>
   (pins U5-67 U76-8 R144-2))
  (net UNNAMED_1_EXTTRIGS_I70_EXTT<10>
   (pins U5-63 U76-6 R145-2))
  (net UNNAMED_1_ELLIECOMS_I9_TELLIEPU
   (pins U5-62 U33-14))
  (net UNNAMED_1_ELLIECOMS_I9_TELLIEPR
   (pins U5-17 U35-7))
  (net UNNAMED_1_ELLIECOMS_I9_TELLIEDE
   (pins U5-54 U33-9))
  (net UNNAMED_1_ELLIECOMS_I9_SMELLI_1
   (pins U5-56 U33-13))
  (net UNNAMED_1_ELLIECOMS_I9_SMELLIEP
   (pins U5-19 U35-5))
  (net UNNAMED_1_ELLIECOMS_I9_SMELLIED
   (pins U5-50 U33-7))
  (net UNNAMED_1_DS90LV019_I14_ROUT
   (pins U57-9 U58-4))
  (net UNNAMED_1_DS90LV019_I14_DIN
   (pins U56-7 U58-2))
  (net UNNAMED_1_DS102350_I1_Q
   (pins U36-3 U37-5))
  (net UNNAMED_1_DEFAULTCLKSEL_I1_RESE
   (pins U29-18 U82-26 R157-1))
  (net UNNAMED_1_DEFAULTCLKSEL_I1_DEFA
   (pins U30-3 U30-4 U83-3 U83-27 R161-2))
  (net UNNAMED_1_DEFAULTCLKSEL_I1_BCKP
   (pins U30-18 U30-19 U83-5 U83-25 U83-23 R160-2))
  (net UNNAMED_1_CSMD0805_I9_B_1
   (pins C16-2 U14-11))
  (net UNNAMED_1_CSMD0805_I9_B
   (pins TP28-1 C109-2))
  (net UNNAMED_1_CSMD0805_I8_B
   (pins TP27-1 C108-2))
  (net UNNAMED_1_CSMD0805_I8_A_1
   (pins C19-1 U14-4))
  (net UNNAMED_1_CSMD0805_I8_A
   (pins C90-1 U56-10))
  (net UNNAMED_1_CSMD0805_I7_B
   (pins C93-2 U56-12))
  (net UNNAMED_1_CSMD0805_I7_A_1
   (pins C18-1 U13-11))
  (net UNNAMED_1_CSMD0805_I7_A
   (pins C93-1 C90-2 U56-20))
  (net UNNAMED_1_CSMD0805_I71_A
   (pins U43-3 R68-1 C58-1))
  (net UNNAMED_1_CSMD0805_I70_B
   (pins U43-5 R66-1 C59-2))
  (net UNNAMED_1_CSMD0805_I6_A
   (pins C17-1 U13-4))
  (net UNNAMED_1_CSMD0805_I64_B
   (pins U43-4 U43-6 U43-2 C61-2))
  (net UNNAMED_1_CSMD0805_I57_B
   (pins R75-1 U47-7 C65-2))
  (net UNNAMED_1_CSMD0805_I57_A
   (pins U47-6 C65-1))
  (net UNNAMED_1_CSMD0805_I46_B
   (pins C64-2 R72-2 U47-15))
  (net UNNAMED_1_CSMD0805_I46_A
   (pins C64-1 U47-14))
  (net UNNAMED_1_CSMD0805_I24_B_7
   (pins U138-4 C175-2))
  (net UNNAMED_1_CSMD0805_I24_B_6
   (pins U133-4 C170-2))
  (net UNNAMED_1_CSMD0805_I24_B_5
   (pins U128-4 C165-2))
  (net UNNAMED_1_CSMD0805_I24_B_4
   (pins U123-4 C160-2))
  (net UNNAMED_1_CSMD0805_I24_B_3
   (pins U118-4 C155-2))
  (net UNNAMED_1_CSMD0805_I24_B_2
   (pins U113-4 C150-2))
  (net UNNAMED_1_CSMD0805_I24_B_1
   (pins U108-4 C145-2))
  (net UNNAMED_1_CSMD0805_I24_B
   (pins U143-4 C180-2))
  (net UNNAMED_1_CSMD0805_I23_B
   (pins U62-15 C95-2 TP20-1))
  (net UNNAMED_1_CSMD0805_I23_A_8
   (pins U62-14 C95-1))
  (net UNNAMED_1_CSMD0805_I23_A_7
   (pins U138-8 C174-1))
  (net UNNAMED_1_CSMD0805_I23_A_6
   (pins U133-8 C169-1))
  (net UNNAMED_1_CSMD0805_I23_A_5
   (pins U128-8 C164-1))
  (net UNNAMED_1_CSMD0805_I23_A_4
   (pins U123-8 C159-1))
  (net UNNAMED_1_CSMD0805_I23_A_3
   (pins U118-8 C154-1))
  (net UNNAMED_1_CSMD0805_I23_A_2
   (pins U113-8 C149-1))
  (net UNNAMED_1_CSMD0805_I23_A_1
   (pins U108-8 C144-1))
  (net UNNAMED_1_CSMD0805_I23_A
   (pins U143-8 C179-1))
  (net UNNAMED_1_CSMD0805_I22_B
   (pins TP25-1 C99-2))
  (net UNNAMED_1_CSMD0805_I22_A_7
   (pins U136-8 C172-1))
  (net UNNAMED_1_CSMD0805_I22_A_6
   (pins U131-8 C167-1))
  (net UNNAMED_1_CSMD0805_I22_A_5
   (pins U126-8 C162-1))
  (net UNNAMED_1_CSMD0805_I22_A_4
   (pins U121-8 C157-1))
  (net UNNAMED_1_CSMD0805_I22_A_3
   (pins U116-8 C152-1))
  (net UNNAMED_1_CSMD0805_I22_A_2
   (pins U111-8 C147-1))
  (net UNNAMED_1_CSMD0805_I22_A_1
   (pins U106-8 C142-1))
  (net UNNAMED_1_CSMD0805_I22_A
   (pins U141-8 C177-1))
  (net UNNAMED_1_CSMD0805_I21_B_8
   (pins TP22-1 C100-2))
  (net UNNAMED_1_CSMD0805_I21_B_7
   (pins U136-4 C173-2))
  (net UNNAMED_1_CSMD0805_I21_B_6
   (pins U131-4 C168-2))
  (net UNNAMED_1_CSMD0805_I21_B_5
   (pins U126-4 C163-2))
  (net UNNAMED_1_CSMD0805_I21_B_4
   (pins U121-4 C158-2))
  (net UNNAMED_1_CSMD0805_I21_B_3
   (pins U116-4 C153-2))
  (net UNNAMED_1_CSMD0805_I21_B_2
   (pins U111-4 C148-2))
  (net UNNAMED_1_CSMD0805_I21_B_1
   (pins U106-4 C143-2))
  (net UNNAMED_1_CSMD0805_I21_B
   (pins U141-4 C178-2))
  (net UNNAMED_1_CSMD0805_I20_B_7
   (pins R297-1 R298-1 C171-2))
  (net UNNAMED_1_CSMD0805_I20_B_6
   (pins R280-1 R281-1 C166-2))
  (net UNNAMED_1_CSMD0805_I20_B_5
   (pins R263-1 R264-1 C161-2))
  (net UNNAMED_1_CSMD0805_I20_B_4
   (pins R246-1 R247-1 C156-2))
  (net UNNAMED_1_CSMD0805_I20_B_3
   (pins R229-1 R230-1 C151-2))
  (net UNNAMED_1_CSMD0805_I20_B_2
   (pins R212-1 R213-1 C146-2))
  (net UNNAMED_1_CSMD0805_I20_B_1
   (pins R195-1 R196-1 C141-2))
  (net UNNAMED_1_CSMD0805_I20_B
   (pins R314-1 R315-1 C176-2))
  (net UNNAMED_1_CSMD0805_I14_B_1
   (pins U38-15 R39-2 C49-2))
  (net UNNAMED_1_CSMD0805_I13_B_1
   (pins U57-20 C94-1 C91-2))
  (net UNNAMED_1_CSMD0805_I13_B
   (pins U38-7 R38-2 C51-2))
  (net UNNAMED_1_CSMD0805_I13_A
   (pins U57-12 C91-1))
  (net UNNAMED_1_CSMD0805_I11_B
   (pins U57-10 C94-2))
  (net UNNAMED_1_CSMD0805_I11_A
   (pins C20-1 U15-4))
  (net UNNAMED_1_CSMD0805_I10_A
   (pins C21-1 U15-8))
  (net UNNAMED_1_CSMD0603_I55_A
   (pins U75-4 U75-6 U75-28 U75-26 U75-2 C115-1))
  (net UNNAMED_1_CSMD0603_I54_B
   (pins U74-4 U74-6 U74-28 U74-26 U74-2 C113-2))
  (net UNNAMED_1_CSMD0603_I45_B
   (pins U74-7 U74-10 U74-13 U74-16 U74-19 U74-22 C116-2))
  (net UNNAMED_1_CSMD0603_I45_A
   (pins U74-1 C116-1))
  (net UNNAMED_1_CSMD0603_I44_B
   (pins U75-7 U75-10 U75-13 U75-16 U75-19 U75-22 C114-2))
  (net UNNAMED_1_CSMD0603_I44_A
   (pins U75-1 C114-1))
  (net UNNAMED_1_CSMD0603_I10_B_1
   (pins U34-5 U34-12 C41-2 U34-14))
  (net UNNAMED_1_CSMD0603_I10_B
   (pins U21-7 U21-10 U21-13 U21-16 U21-19 U21-22 C26-2))
  (net UNNAMED_1_CSMD0603_I10_A
   (pins U21-1 C26-1))
  (net UNNAMED_1_COTO2342_I1_NO2_7
   (pins U137-4 R300-2 R297-2))
  (net UNNAMED_1_COTO2342_I1_NO2_6
   (pins U132-4 R283-2 R280-2))
  (net UNNAMED_1_COTO2342_I1_NO2_5
   (pins U127-4 R266-2 R263-2))
  (net UNNAMED_1_COTO2342_I1_NO2_4
   (pins U122-4 R249-2 R246-2))
  (net UNNAMED_1_COTO2342_I1_NO2_3
   (pins U117-4 R232-2 R229-2))
  (net UNNAMED_1_COTO2342_I1_NO2_2
   (pins U112-4 R215-2 R212-2))
  (net UNNAMED_1_COTO2342_I1_NO2_1
   (pins U107-4 R198-2 R195-2))
  (net UNNAMED_1_COTO2342_I1_NO2
   (pins U142-4 R317-2 R314-2))
  (net UNNAMED_1_COTO2342_I1_NO1_7
   (pins U137-1 R296-2))
  (net UNNAMED_1_COTO2342_I1_NO1_6
   (pins U132-1 R279-2))
  (net UNNAMED_1_COTO2342_I1_NO1_5
   (pins U127-1 R262-2))
  (net UNNAMED_1_COTO2342_I1_NO1_4
   (pins U122-1 R245-2))
  (net UNNAMED_1_COTO2342_I1_NO1_3
   (pins U117-1 R228-2))
  (net UNNAMED_1_COTO2342_I1_NO1_2
   (pins U112-1 R211-2))
  (net UNNAMED_1_COTO2342_I1_NO1_1
   (pins U107-1 R194-2))
  (net UNNAMED_1_COTO2342_I1_NO1
   (pins U142-1 R313-2))
  (net UNNAMED_1_COTO2342_I1_NC2_7
   (pins U137-6 R298-2 R301-2))
  (net UNNAMED_1_COTO2342_I1_NC2_6
   (pins U132-6 R281-2 R284-2))
  (net UNNAMED_1_COTO2342_I1_NC2_5
   (pins U127-6 R264-2 R267-2))
  (net UNNAMED_1_COTO2342_I1_NC2_4
   (pins U122-6 R247-2 R250-2))
  (net UNNAMED_1_COTO2342_I1_NC2_3
   (pins U117-6 R230-2 R233-2))
  (net UNNAMED_1_COTO2342_I1_NC2_2
   (pins U112-6 R213-2 R216-2))
  (net UNNAMED_1_COTO2342_I1_NC2_1
   (pins U107-6 R196-2 R199-2))
  (net UNNAMED_1_COTO2342_I1_NC2
   (pins U142-6 R315-2 R318-2))
  (net UNNAMED_1_COTO2342_I1_NC1_7
   (pins U137-7 R305-2))
  (net UNNAMED_1_COTO2342_I1_NC1_6
   (pins U132-7 R288-2))
  (net UNNAMED_1_COTO2342_I1_NC1_5
   (pins U127-7 R271-2))
  (net UNNAMED_1_COTO2342_I1_NC1_4
   (pins U122-7 R254-2))
  (net UNNAMED_1_COTO2342_I1_NC1_3
   (pins U117-7 R237-2))
  (net UNNAMED_1_COTO2342_I1_NC1_2
   (pins U112-7 R220-2))
  (net UNNAMED_1_COTO2342_I1_NC1_1
   (pins U107-7 R203-2))
  (net UNNAMED_1_COTO2342_I1_NC1
   (pins U142-7 R322-2))
  (net UNNAMED_1_COTO2342_I1_IN2_7
   (pins U137-8 R307-1))
  (net UNNAMED_1_COTO2342_I1_IN2_6
   (pins U132-8 R290-1))
  (net UNNAMED_1_COTO2342_I1_IN2_5
   (pins U127-8 R273-1))
  (net UNNAMED_1_COTO2342_I1_IN2_4
   (pins U122-8 R256-1))
  (net UNNAMED_1_COTO2342_I1_IN2_3
   (pins U117-8 R239-1))
  (net UNNAMED_1_COTO2342_I1_IN2_2
   (pins U112-8 R222-1))
  (net UNNAMED_1_COTO2342_I1_IN2_1
   (pins U107-8 R205-1))
  (net UNNAMED_1_COTO2342_I1_IN2
   (pins U142-8 R324-1))
  (net UNNAMED_1_COTO2342_I1_IN1_7
   (pins U137-5 R308-1))
  (net UNNAMED_1_COTO2342_I1_IN1_6
   (pins U132-5 R291-1))
  (net UNNAMED_1_COTO2342_I1_IN1_5
   (pins U127-5 R274-1))
  (net UNNAMED_1_COTO2342_I1_IN1_4
   (pins U122-5 R257-1))
  (net UNNAMED_1_COTO2342_I1_IN1_3
   (pins U117-5 R240-1))
  (net UNNAMED_1_COTO2342_I1_IN1_2
   (pins U112-5 R223-1))
  (net UNNAMED_1_COTO2342_I1_IN1_1
   (pins U107-5 R206-1))
  (net UNNAMED_1_COTO2342_I1_IN1
   (pins U142-5 R325-1))
  (net UNNAMED_1_COTO2342_I1_CTRLIN_7
   (pins U137-2 R302-2))
  (net UNNAMED_1_COTO2342_I1_CTRLIN_6
   (pins U132-2 R285-2))
  (net UNNAMED_1_COTO2342_I1_CTRLIN_5
   (pins U127-2 R268-2))
  (net UNNAMED_1_COTO2342_I1_CTRLIN_4
   (pins U122-2 R251-2))
  (net UNNAMED_1_COTO2342_I1_CTRLIN_3
   (pins U117-2 R234-2))
  (net UNNAMED_1_COTO2342_I1_CTRLIN_2
   (pins U112-2 R217-2))
  (net UNNAMED_1_COTO2342_I1_CTRLIN_1
   (pins U107-2 R200-2))
  (net UNNAMED_1_COTO2342_I1_CTRLIN
   (pins U142-2 R319-2))
  (net UNNAMED_1_CONN34_I1_1
   (pins P1-1 P1-5 P1-7 P1-9 P1-11 P1-13 P1-15 P1-17 P1-19 P1-23 P1-25 P1-27
    P1-29 P1-31 P1-33))
  (net UNNAMED_1_CNTRLREGISTER_I10_REG
   (pins U3-9 U3-10 U5-84))
  (net UNNAMED_1_CNTRLREGISTER_I10_REA
   (pins U3-1 U3-15 U65-20))
  (net UNNAMED_1_CNTRLREGISTER_I10_LOS
   (pins U4-18 U10-7 R5-2))
  (net UNNAMED_1_CNTRLREGISTER_I10_ECA
   (pins U31-7 U4-17 R28-1))
  (net UNNAMED_1_CNTRLREGISTER_I10_DAT
   (pins U5-44 U4-11))
  (net UNNAMED_1_CLOCKS_I2_RESET
   (pins U65-26 U29-9 U29-14 U96-1))
  (net UNNAMED_1_CLOCKS_I2_DATARDY
   (pins U5-48 U94-9))
  (net UNNAMED_1_CLOCKS_I2_CLKSEL
   (pins U29-7 U4-19))
  (net UNNAMED_1_CLOCKS_I2_CLK100TTL
   (pins U5-82 U24-7))
  (net UNNAMED_1_CLOCKS_I2_BCKPUSED
   (pins U65-24 U24-5))
  (net UNNAMED_1_CHANGECLKS_I3_DEFAU_1
   (pins U83-14 U22-1))
  (net UNNAMED_1_CHANGECLKS_I3_DEFAULT
   (pins U83-15 U22-2))
  (net UNNAMED_1_CHANGECLKS_I3_CHANG_1
   (pins U85-19 U21-3 U21-6 U21-27))
  (net UNNAMED_1_CHANGECLKS_I3_CHANGEC
   (pins U85-18 U21-4 U21-5 U21-28))
  (net UNNAMED_1_CHANGECLKS_I3_BCKPC_3
   (pins U83-20 U25-1))
  (net UNNAMED_1_CHANGECLKS_I3_BCKPC_2
   (pins U83-21 U25-4))
  (net UNNAMED_1_CHANGECLKS_I3_BCKPC_1
   (pins U83-17 U23-3))
  (net UNNAMED_1_CHANGECLKS_I3_BCKPCLK
   (pins U83-18 U23-4))
  (net UNNAMED_1_CAENCOMS_I8_SYNCTTL
   (pins U5-25 U20-2 U18-5))
  (net UNNAMED_1_CAENCOMS_I8_SYNC24TTL
   (pins U5-23 U18-7 U20-3))
  (net UNNAMED_1_CAENCOMS_I8_GTTTL
   (pins U5-29 U18-15 U1-1 U7-1))
  (net UNNAMED_1_CAENCOMS_I8_GT2P
   (pins U32-7 U17-20 U41-5 U41-17 U42-5 U42-17 R56-2 U73-5))
  (net UNNAMED_1_CAENCOMS_I8_DATARDY
   (pins U5-36 U99-11 U100-11))
  (net UNNAMED_1_CAENBUFFER_I5_INANAL
   (pins R313-1 R316-1 R312-1 U102-7))
  (net UNNAMED_1_CAENBUFFER_I20_INANAL
   (pins R228-1 R231-1 R227-1 U103-7))
  (net UNNAMED_1_CAENBUFFER_I19_INANAL
   (pins R211-1 R214-1 R210-1 U104-7))
  (net UNNAMED_1_CAENBUFFER_I18_INANAL
   (pins R194-1 R197-1 R193-1 U105-7))
  (net UNNAMED_1_AD96687_I1_Q2_1
   (pins U70-15 U39-15 R43-2 TP34-1))
  (net UNNAMED_1_AD96687_I1_Q2
   (pins U70-16 U39-13 R45-2 TP35-1))
  (net UNNAMED_1_AD96687_I1_Q1_1
   (pins U70-2 U39-8 R46-2 TP33-1))
  (net UNNAMED_1_AD96687_I1_Q1
   (pins U70-1 U39-5 R48-2 TP32-1))
  (net UNNAMED_1_AD8009_I1_V_1
   (pins C85-2 U50-4))
  (net UNNAMED_1_AD8009_I1_V
   (pins U50-7 C84-1))
  (net UNNAMED_1_AD8009_I1_IN
   (pins U50-2 R87-1 R86-2))
  (net UNNAMED_1_AD7243_I2_VSS
   (pins U69-15 C106-2))
  (net UNNAMED_1_AD7243_I2_VDD
   (pins U69-16 C107-2))
  (net UNNAMED_1_AD7243_I2_REFIN
   (pins U69-1 U69-2 U69-13))
  (net UNNAMED_1_7915L_I16_INPUT
   (pins L3-2 Q1-2 C72-2))
  (net UNNAMED_1_7815SL_I15_INPUT
   (pins L4-2 Q2-1 C71-2))
  (net UNNAMED_1_74F164_I4_Q7
   (pins U66-13 U67-14))
  (net UNNAMED_1_74F164_I4_Q6
   (pins U66-12 U67-13))
  (net UNNAMED_1_74F164_I4_Q5
   (pins U66-11 U67-9))
  (net UNNAMED_1_74F164_I4_Q4
   (pins U66-10 U67-7))
  (net UNNAMED_1_74F164_I4_Q3
   (pins U66-6 U68-14))
  (net UNNAMED_1_74F164_I4_Q2
   (pins U66-5 U68-13))
  (net UNNAMED_1_74F164_I4_Q1
   (pins U66-4 U68-9))
  (net UNNAMED_1_74F164_I4_Q0
   (pins U66-3 U68-7))
  (net UNNAMED_1_74F164_I49_Q7
   (pins U100-9 U97-13))
  (net UNNAMED_1_74F164_I49_Q6
   (pins U100-8 U97-12))
  (net UNNAMED_1_74F164_I49_Q5
   (pins U100-7 U97-11))
  (net UNNAMED_1_74F164_I49_Q4
   (pins U100-6 U97-10))
  (net UNNAMED_1_74F164_I49_Q3
   (pins U100-5 U97-6))
  (net UNNAMED_1_74F164_I49_Q2
   (pins U100-4 U97-5))
  (net UNNAMED_1_74F164_I49_Q1
   (pins U100-3 U97-4))
  (net UNNAMED_1_74F164_I49_Q0
   (pins U100-2 U97-3))
  (net UNNAMED_1_74F164_I47_Q7
   (pins U98-13 U97-1))
  (net UNNAMED_1_74F164_I47_Q3
   (pins U99-5 U98-6))
  (net UNNAMED_1_74F164_I47_Q2
   (pins U99-4 U98-5))
  (net UNNAMED_1_74F164_I47_Q1
   (pins U99-3 U98-4))
  (net UNNAMED_1_74F164_I47_Q0
   (pins U99-2 U98-3))
  (net UNNAMED_1_74F07_I41_Y3
   (pins R186-1 U101-8))
  (net UNNAMED_1_74F07_I41_Y2
   (pins R185-1 U101-6))
  (net UNNAMED_1_74F07_I41_Y1
   (pins R184-1 U101-4))
  (net UNNAMED_1_74F07_I41_Y0
   (pins R183-1 U101-2))
  (net UNNAMED_1_74F07_I41_A3
   (pins U101-9 U99-16))
  (net UNNAMED_1_74F07_I41_A2
   (pins U101-5 U99-17))
  (net UNNAMED_1_74F07_I41_A1
   (pins U101-3 U99-18))
  (net UNNAMED_1_74F07_I41_A0
   (pins U101-1 U99-19))
  (net UNNAMED_1_74F06_I3_Q1
   (pins U64-2 U64-4 U64-6 U64-8 U64-10 U64-12 R112-1 R113-2 C99-1))
  (net UNNAMED_1_74F06_I2_Q1
   (pins U63-2 U63-4 U63-6 U63-8 U63-10 U63-12 R110-1 R111-2 C100-1))
  (net UNNAMED_1_74F06_I2_D1
   (pins U62-13 U63-1 U63-3 U63-5 U63-9 U63-11 U63-13 U64-1 U64-3 U64-5 U64-9
    U64-11 U64-13))
  (net TRIG_PULS2_P
   (pins U46-19 U43-23 R66-2 R63-2))
  (net TRIG_PULS2_N
   (pins U46-18 U43-24 R62-2))
  (net TRIG_PULS1_P
   (pins U46-3 U43-25 R68-2 R65-2))
  (net TRIG_PULS1_N
   (pins U46-4 U43-26 R64-2))
  (net TRIG_GATE2_P
   (pins U44-14 R70-2 U45-9 U46-14 TP136-1))
  (net TRIG_GATE2_N
   (pins U44-15 R71-2 U45-8))
  (net TRIG_GATE1_P
   (pins U44-12 R67-2 U45-4 U46-8 TP135-1))
  (net TRIG_GATE1_N
   (pins U44-13 R69-2 U45-3))
  (net TELLIE_DELAY_BUF_P
   (pins U34-9 U35-9 R34-2))
  (net TELLIE_DELAY_BUF_N
   (pins U34-8 U35-8 R35-2))
  (net TC
   (pins U82-19 U85-14 U85-5 U84-5 R166-2))
  (net SYNC_2_P
   (pins U17-8 U18-4 R17-1))
  (net SYNC_2_N
   (pins U17-9 U18-3 R16-1))
  (net SYNC24_2_P
   (pins U17-11 U18-9 R15-1))
  (net SYNC24_2_N
   (pins U17-12 U18-8 R14-1))
  (net SR_DATA
   (pins U5-30 U66-2 U36-5 U98-1 U2-1 U1-5 U69-6))
  (net SR_CLK
   (pins U3-2 U2-8 U5-26 U66-8 U37-4 U36-4 U98-8 U97-8 U1-4 U7-4 U69-5))
  (net SPKR
   (pins U5-42 U62-2))
  (net SMELLIE_DELAY_BUF_P
   (pins U34-4 U35-4 R37-2))
  (net SMELLIE_DELAY_BUF_N
   (pins U34-3 U35-3 R36-2))
  (net SET_RETRIG2
   (pins U40-18 U40-19 U41-15 R55-2 TP128-1))
  (net SET_RETRIG1
   (pins U40-3 U40-4 U41-7 R54-2 TP127-1))
  (net RIB9_P
   (pins U53-10 U52-19))
  (net RIB9_N
   (pins U53-9 U52-18))
  (net RIB8_P
   (pins U52-17 U53-8 R92-2))
  (net RIB8_N
   (pins U53-7 R93-2 U52-15))
  (net RIB7_P
   (pins U51-9 U54-8))
  (net RIB7_N
   (pins U51-8 U54-7))
  (net RIB6_P
   (pins U51-13 U54-6 R96-2))
  (net RIB6_N
   (pins U51-12 R97-2 U54-5))
  (net RIB5_P
   (pins U52-9 U53-6))
  (net RIB5_N
   (pins U52-8 U53-5))
  (net RIB4_P
   (pins U52-13 U53-4 R90-2))
  (net RIB4_N
   (pins U52-12 U53-3 R91-2))
  (net RIB3_P
   (pins U51-4 U54-4))
  (net RIB3_N
   (pins U51-3 U54-3))
  (net RIB2_P
   (pins R94-2 U54-2 U51-7))
  (net RIB2_N
   (pins R95-2 U54-1 U51-5))
  (net RIB1_P
   (pins U52-4 U53-2))
  (net RIB1_N
   (pins U52-3 U53-1))
  (net RIB10_P
   (pins R98-2 U54-10 U51-17) (type fix))
  (net RIB10_N
   (pins R99-2 U54-9 U51-15) (type fix))
  (net RETRIG_GATE2
   (pins U42-19 U44-6 R60-2 TP134-1))
  (net RETRIG_GATE1
   (pins U42-3 U44-10 R61-2 TP133-1))
  (net RESTART_COUNT
   (pins U82-24 U84-3 R158-2))
  (net RESET_CLK_DIV_ECL
   (pins U28-10 U29-2 R22-2))
  (net PREP_RETRIG2
   (pins U41-19 U42-13 R57-2 TP130-1))
  (net PREP_RETRIG1
   (pins U41-3 U42-9 R58-2 TP129-1))
  (net POS_TRIG2
   (pins U39-18 U40-13 R50-2 U44-5 TP126-1))
  (net POS_TRIG1
   (pins U39-3 U40-5 R52-2 U44-9 TP123-1))
  (net NEG_TRIG2
   (pins U39-19 U40-15 R49-2 U44-4 TP124-1))
  (net NEG_TRIG1
   (pins U39-4 U40-8 R51-2 U44-8 TP125-1))
  (net LOAD_COUNT*
   (pins U94-4 U82-25 R156-1))
  (net LE_MTCA_MIMIC
   (pins U69-7 U61-12))
  (net LE_GT_DELAYS
   (pins U7-2 U1-2 U61-13))
  (net LE_GEN_UTILS
   (pins U36-2 U37-2 U61-11))
  (net LE_CNTRL_REG
   (pins U2-2 U61-15))
  (net LE_CLKS
   (pins U66-1 U61-10))
  (net LE_CAEN
   (pins U98-2 U97-2 U61-14))
  (net JX2_GUIDE_PIN2
   (pins U65-101))
  (net JX2_GUIDE_PIN1
   (pins U65-102))
  (net JX1_SE_1
   (pins U5-10))
  (net JX1_GUIDE_PIN2
   (pins U5-101))
  (net JX1_GUIDE_PIN1
   (pins U5-102))
  (net JTAG_TMS
   (pins U5-2))
  (net JTAG_TDI
   (pins U5-4))
  (net I2C_SDA
   (pins U65-2))
  (net I2C_SCL
   (pins U65-1))
  (net GT_2
   (pins U19-1 U17-14 R13-1))
  (net GT2_N
   (pins U17-21))
  (net GPIO5
   (pins U65-8))
  (net GPIO4
   (pins U65-7))
  (net GPIO3
   (pins U65-6))
  (net GPIO2
   (pins U65-5))
  (net GPIO1
   (pins U65-4))
  (net GPIO0
   (pins U65-3))
  (net GNG
   (pins C117-2 C118-2))
  (net FUZZD_CLK_P
   (pins U95-13 R181-1))
  (net FUZZD_CLK_N
   (pins U95-4 U96-11 U94-7))
  (net FPGA_DONE
   (pins U5-8))
  (net FOX_CLK_LVPECL_P
   (pins U26-4 U27-2))
  (net FOX_CLK_LVPECL_N
   (pins U26-5 U27-3))
  (net FOX_100MHZ_P
   (pins U28-1 U30-5 U30-13 R24-2))
  (net EN_CLK_DIV_ECL
   (pins U28-15 U29-19 R23-2))
  (net ECAL_ACTIVE_ECL_P
   (pins R30-2 U31-3 U32-5))
  (net ECAL_ACTIVE_ECL_N
   (pins R29-2 U31-5 U32-8))
  (net DIVD_CLK_TTL
   (pins U93-5 U95-2))
  (net DGT_GATE
   (pins U40-7 U40-9 U40-14 U40-17 R53-2 TP122-1 U73-3))
  (net DEF_CLK_DIVD_P
   (pins U87-2 U89-2 U91-2 R174-2 U93-3 R179-2))
  (net DEF_CLK_DIVD_N
   (pins U88-2 U90-2 U92-2 R173-2 U93-4 R176-2))
  (net DEF_CLK_DIV8_P
   (pins U86-7 U91-1 R168-2))
  (net DEF_CLK_DIV8_N
   (pins U86-8 U92-1 R167-2))
  (net DEF_CLK_DIV4_P
   (pins U86-4 U89-1 R170-2))
  (net DEF_CLK_DIV4_N
   (pins U86-5 U90-1 R169-2))
  (net DEF_CLK_DIV2_P
   (pins U86-1 U87-1 R172-2))
  (net DEF_CLK_DIV2_N
   (pins U86-2 U88-1 R171-2))
  (net COUNT_DATA_ECL<7>
   (pins U82-23 R155-1 U67-18))
  (net COUNT_DATA_ECL<6>
   (pins U82-22 R154-1 U67-19))
  (net COUNT_DATA_ECL<5>
   (pins U82-21 R153-1 U67-2))
  (net COUNT_DATA_ECL<4>
   (pins U82-7 R152-1 U67-3))
  (net COUNT_DATA_ECL<3>
   (pins U82-6 R151-1 U68-18))
  (net COUNT_DATA_ECL<2>
   (pins U82-5 R150-1 U68-19))
  (net COUNT_DATA_ECL<1>
   (pins U82-4 R149-1 U68-2))
  (net COUNT_DATA_ECL<0>
   (pins U82-3 R148-1 U68-3))
  (net COUNT
   (pins U81-7 U82-27 U85-8 R159-1))
  (net COMP2_THRESH
   (pins U70-10 TP29-1 TP30-1))
  (net COMP1_THRESH
   (pins U70-7 U69-14 TP31-1))
  (net CLK_STATE
   (pins U85-4 U84-7 R175-2))
  (net CLK_SEL_ECL_P
   (pins U30-7 U30-17 U29-3 R26-2))
  (net CLK_SEL_ECL_N
   (pins U30-9 U30-14 U29-5 R25-2))
  (net CLK_MISSED
   (pins U96-2 R182-1))
  (net CLK_BAD_P
   (pins U94-3 U81-1 R177-1))
  (net CLK_BAD_N
   (pins U94-5 U81-2 R178-1))
  (net CHOSEN_CLK_P
   (pins U22-7 U23-7 U25-3))
  (net CHOSEN_CLK_N
   (pins U22-6 U23-6 U25-6))
  (net CHOSEN_CLK2_P
   (pins U21-25 U25-2 U24-9))
  (net CHOSEN_CLK2_N
   (pins U21-26 U25-5 U24-8))
  (net CHANGE_CLK2_P
   (pins U21-14 U24-4))
  (net CHANGE_CLK2_N
   (pins U21-15 U24-3))
  (net CARRIER_SRST#
   (pins U5-6))
  (net CAEN_BUFF_CNTRL<7>
   (pins R302-1 U100-12))
  (net CAEN_BUFF_CNTRL<6>
   (pins R285-1 U100-13))
  (net CAEN_BUFF_CNTRL<5>
   (pins R268-1 U100-14))
  (net CAEN_BUFF_CNTRL<4>
   (pins R251-1 U100-15))
  (net CAEN_BUFF_CNTRL<3>
   (pins R234-1 U100-16))
  (net CAEN_BUFF_CNTRL<2>
   (pins R217-1 U100-17))
  (net CAEN_BUFF_CNTRL<1>
   (pins R200-1 U100-18))
  (net CAEN_BUFF_CNTRL<0>
   (pins R319-1 U100-19))
  (net BCKP_CLK_BUFD_P
   (pins U83-11 U81-3 R163-2))
  (net BCKP_CLK_BUFD_N
   (pins U83-12 U81-4 R162-2))
  (net BCKP_CLK*
   (pins U30-12 TP12-1 R27-2))
  (net BACKPLANE_OUT<9>
   (pins U15-1 U16-10 U15-3))
  (net BACKPLANE_OUT<8>
   (pins U16-8 U14-13 U14-14))
  (net BACKPLANE_OUT<7>
   (pins U16-6 U14-8 U14-9))
  (net BACKPLANE_OUT<6>
   (pins U14-7 U14-6 U16-4))
  (net BACKPLANE_OUT<5>
   (pins U16-2 U14-1 U14-2))
  (net BACKPLANE_OUT<4>
   (pins U13-13 U16-7 U13-14))
  (net BACKPLANE_OUT<3>
   (pins U16-5 U13-8 U13-9))
  (net BACKPLANE_OUT<2>
   (pins U16-3 U13-7 U13-6))
  (net BACKPLANE_OUT<1>
   (pins U16-1 U13-1 U13-2))
  (net BACKPLANE_OUT<10>
   (pins U16-9 U15-6 U15-7))
  (net BACKPLANE_IN<9>
   (pins U15-2 U6-10))
  (net BACKPLANE_IN<8>
   (pins U14-12 U6-8))
  (net BACKPLANE_IN<7>
   (pins U14-10 U6-6))
  (net BACKPLANE_IN<6>
   (pins U14-5 U6-4))
  (net BACKPLANE_IN<5>
   (pins U14-3 U6-2))
  (net BACKPLANE_IN<4>
   (pins U13-12 U6-7))
  (net BACKPLANE_IN<3>
   (pins U13-10 U6-5))
  (net BACKPLANE_IN<2>
   (pins U13-5 U6-3))
  (net BACKPLANE_IN<1>
   (pins U13-3 U6-1))
  (net BACKPLANE_IN<10>
   (pins U15-5 U6-9))
  (net VP3_3
   (pins U26-6))
  (net VTT
   (pins R330-1 R329-1 R10-1 R27-1 R26-1 R24-1 R25-1 R20-1 R21-1 R22-1 R23-1
    R160-1 R161-1 R164-1 R165-1 R167-1 R168-1 R169-1 R170-1 R171-1 R172-1
    R173-1 R174-1 R176-1 R179-1 R178-2 R177-2 R163-1 R162-1 R148-2 R149-2
    R150-2 R151-2 R152-2 R153-2 R154-2 R155-2 R156-2 R157-2 R159-2 R158-1
    R166-1 R175-1 R88-1 R89-1 R90-1 R91-1 R92-1 R93-1 R94-1 R95-1 R96-1 R97-1
    R98-1 R99-1 R107-1 R106-1 R105-1 R103-1 R104-1 R101-1 R102-1 R100-1 Q3-3
    R81-2 C79-2 TP17-1 R84-2 R29-1 R30-1 R31-1 U145-1 U110-1 U115-1 U120-1
    U125-1 U130-1 U135-1 U140-1 R13-2 R14-2 R15-2 R16-2 R17-2 R187-1 R188-1
    R189-1 R190-1 R191-1 R192-1 R37-1 R36-1 R35-1 R34-1 R33-1 R32-1 R53-1
    R48-1 R47-1 R46-1 R45-1 R44-1 R43-1 R42-1 R52-1 R51-1 R50-1 R49-1 R54-1
    R55-1 R58-1 R57-1 R61-1 R60-1 R70-1 R67-1 R69-1 R71-1 R73-2 R74-2 R65-1
    R64-1 R63-1 R62-1 R56-1 R59-1 R116-1 R139-2 R138-2 R134-2 R132-2 R130-2
    R128-2 R126-2 R124-2 R137-1 R136-1 R135-1 R133-1 R131-1 R129-1 R127-1
    R125-1 R123-1 R122-1 R121-1 R120-1 R119-1 R118-1 R117-1 R11-1 R6-1 R7-1
    R8-1 R9-1 R12-1))
  (net UNNAMED_1_MC10E116_I2_Q0
   (pins U11-8 R8-2 U12-7))
  (net UNNAMED_1_MC10E116_I2_D0
   (pins U11-28 U11-2 U11-4 U11-6 C11-2))
  (net UNNAMED_1_LEDL_I11_A
   (pins R5-1 D3-2))
  (net UNNAMED_1_GTDELAYS_I1_DDGTP
   (pins U8-2 R12-2 TP11-1))
  (net UNNAMED_1_GTDELAYS_I1_DDGTN
   (pins U8-4 U12-9 R11-2))
  (net LO_STAR_RAW
   (pins R7-2 U11-27 U12-3 U12-4 U11-5))
  (net LO_SEL_ECL_P
   (pins U10-3 U12-5 R10-2))
  (net LO_SEL_ECL_N
   (pins U10-5 R9-2 U12-8))
  (net VEE
   (pins U51-10 C15-2 C14-2 U11-1 C86-1 U8-10 C7-1 U52-10 C13-1 U10-10 U12-10
    U28-9 U30-10 U29-10 U27-10 C37-2 C36-2 C34-2 C32-1 U83-1 U86-9 U93-10
    C130-1 U94-10 C132-1 U81-5 C125-1 U82-1 U85-10 U84-10 C124-1 C129-2 C127-1
    C126-1 C128-2 U22-5 U23-5 U24-10 C27-1 C28-2 C29-2 U68-10 U67-10 C104-2
    C105-2 C85-1 C87-1 R109-1 R108-1 C89-1 U55-1 L2-2 Q3-2 TP14-1 R78-2 C67-2
    C69-2 C73-2 C75-2 U31-10 C39-2 U18-10 C23-1 R19-2 C22-1 U17-1 U35-10
    U33-10 C44-2 C45-1 C43-1 U34-10 C18-2 C16-1 C20-2 U70-6 C109-1 U39-10
    U40-10 C53-2 C52-2 U41-10 U42-10 C54-2 C55-2 U44-1 C57-1 U45-10 C63-1
    C60-1 U46-10 U43-1 C56-2 U73-10 C112-2 C110-2 U79-10 U78-10 C120-1 C119-1)
   )
  (net VCC
   (pins U37-16 C12-1 U36-16 U8-12 C9-1 U1-16 C6-2 C50-1 C47-2 U9-16 C4-1
    U10-12 U5-57 U5-58 U5-59 U5-60 U65-57 U65-58 U65-59 U65-60 U29-8 U29-12
    C35-1 U93-12 C131-2 U95-16 C135-1 U96-3 U96-20 C136-1 R180-1 U94-8 U94-12
    C133-2 U24-12 C30-2 U66-9 U66-14 U68-8 U68-12 U67-8 U67-12 C102-1 C103-1
    C101-2 C84-2 U36-14 U37-14 C48-2 R38-1 R39-1 U38-3 U38-11 U38-16 U57-8
    C92-2 U58-1 U58-14 L1-2 C74-1 C70-1 C68-1 TP13-1 R79-1 Q4-3 C77-2 U31-8
    C38-1 U31-12 C40-2 U32-10 U142-3 U107-3 U112-3 U117-3 U122-3 U127-3 U132-3
    U137-3 U102-6 U105-6 U104-6 U103-6 C139-1 U99-20 C140-1 U100-20 C137-2
    U98-9 U98-14 C138-2 U97-9 U97-14 U18-12 C24-2 U20-1 C25-1 U35-12 U33-8
    U33-12 C42-1 C46-2 U62-3 U62-16 U63-14 U64-14 R115-1 R114-1 R112-2 R110-2
    C98-2 C97-2 C96-1 TP18-1 C17-2 C19-2 C21-2 U70-11 U69-4 U69-3 C108-1 R72-1
    R75-2 U47-16 U45-12 C66-1 C62-2 C111-2 U61-4 U61-5 U79-12 U78-12 R147-1
    R146-1 R145-1 R144-1 R143-1 R142-1 R141-1 R140-1 C122-2 C121-2 C117-1
    C118-1 J1-2 U76-14 U77-14 U101-14 U61-16 U1-14 C5-2 U9-3 U9-11 R2-1 R1-1
    U7-14 U7-16 U2-9 U4-1 U3-16 C2-2))
  (net UNNAMED_1_LEDL_I19_A
   (pins D2-2 R3-2))
  (net UNNAMED_1_LEDL_I18_A
   (pins D1-2 R4-2))
  (net UNNAMED_1_HCT374_I2_Q7
   (pins U4-12 TP10-1))
  (net UNNAMED_1_HCT374_I2_Q6
   (pins U4-13 TP9-1))
  (net UNNAMED_1_HCT123_I9_Q2
   (pins U9-5 R3-1))
  (net UNNAMED_1_HCT123_I9_Q1
   (pins U9-13 R4-1))
  (net UNNAMED_1_CSMD0805_I15_B
   (pins C8-2 R2-2 U9-15))
  (net UNNAMED_1_CSMD0805_I14_B
   (pins C10-2 R1-2 U9-7))
  (net UNNAMED_1_CSMD0603_I6_B
   (pins C3-2 U4-10))
  (net UNNAMED_1_CSMD0603_I6_A
   (pins C3-1 U4-20))
  (net UNNAMED_1_74F164_I1_VCC
   (pins U2-14 C1-2))
  (net UNNAMED_1_74F164_I1_GND
   (pins C1-1 U2-7))
  (net GND
   (pins U17-13 U17-16 U17-22 U17-10 U17-7 U20-4 C23-2 U18-20 U55-22 U55-19
    U55-13 U55-7 U55-10 U55-16 C39-1 U31-20 C40-1 U32-2 C6-1 C7-2 U8-20 U32-20
    C38-2 D4-1 U36-8 U1-8 C8-1 C2-1 C10-1 U9-6 U9-14 C5-1 U38-8 C50-2 U38-6
    C51-1 C47-1 C4-2 U38-14 C48-1 U52-2 U52-20 C87-2 U51-2 U12-20 C15-1 U11-10
    U11-16 U11-22 C13-2 U11-19 U11-13 C12-2 C14-1 U10-20 U11-7 U12-2 U3-8
    U5-15 U5-16 U5-21 U5-22 U5-27 U5-28 U5-33 U5-34 U5-39 U5-40 U5-45 U5-46
    U5-51 U5-52 U5-65 U5-66 U5-71 U5-72 U5-77 U5-85 U5-86 U5-95 U5-96 U65-15
    U65-16 U65-21 U65-22 U65-27 U65-28 U65-33 U65-34 U65-39 U65-40 U65-45
    U65-46 U65-51 U65-52 U65-65 U65-66 U65-71 U65-72 U65-77 U65-85 U65-86
    U65-95 U65-96 U28-3 U28-6 U28-16 U30-2 U30-20 U29-13 U29-20 U27-14 U27-17
    C37-1 C36-1 C35-2 C34-1 C33-1 C32-2 U83-7 U83-10 U83-13 U83-16 U83-19
    U83-22 U86-3 U86-6 U86-16 U93-20 C130-2 C131-1 U95-8 U95-1 U95-3 U95-15
    C135-2 U96-10 D17-1 D18-1 C136-2 C134-1 U94-20 C133-1 C132-2 U81-8 C125-2
    U82-8 U82-14 U82-16 U82-20 U85-2 U85-20 U84-2 U84-20 C124-2 C129-1 C127-2
    C126-2 C128-1 C123-1 U22-8 U23-8 U24-20 C27-2 C30-1 C28-1 C29-1 U66-7
    U68-20 U67-20 C102-2 C104-1 C103-2 C105-1 C101-1 U50-3 U51-20 C86-2 U36-11
    U37-8 U37-11 C49-1 D5-1 D6-1 U38-1 U38-9 C92-1 U58-7 U58-8 U59-3 C89-2
    C88-1 U49-2 U49-3 U48-2 U48-3 C74-2 C70-2 C68-2 D10-1 Q4-1 Q2-2 Q1-1 D9-2
    C77-1 C80-1 C81-1 C82-1 C83-2 D14-1 C67-1 C69-1 C73-1 C71-1 C78-1 C72-1
    C76-1 D11-2 D12-1 D13-2 R317-1 R318-1 R321-2 U144-2 R198-1 R199-1 R202-2
    U109-2 R215-1 R216-1 R219-2 U114-2 R232-1 R233-1 R236-2 U119-2 R249-1
    R250-1 R253-2 U124-2 R266-1 R267-1 R270-2 U129-2 R283-1 R284-1 R287-2
    U134-2 R300-1 R301-1 R304-2 U139-2 C139-2 U99-10 U99-1 C140-2 U100-10
    U100-1 C137-1 U98-7 C138-1 U97-7 U17-19 R18-2 C24-1 C25-2 C22-2 U35-20
    U33-20 C41-1 C42-2 C44-1 C45-2 C46-1 C43-2 U34-2 U34-20 U62-8 U62-1 U63-7
    U64-7 C98-1 C97-1 C96-2 D15-1 D16-1 TP26-1 TP23-1 TP19-1 U70-3 U70-14
    U69-12 U69-10 U69-8 U39-2 U39-20 U40-2 U40-20 C53-1 C52-1 U41-2 U41-20
    U42-2 U42-20 C54-1 C55-1 U44-11 U44-16 U44-21 C57-2 D8-1 D7-1 U47-8 U47-1
    U47-9 U45-20 C66-2 C63-2 C60-2 C62-1 U46-2 U46-20 U43-7 U43-10 U43-13
    U43-16 U43-19 U43-22 C61-1 C56-1 C59-1 C58-2 U73-2 U73-20 C112-1 C111-1
    C110-1 U61-6 U79-20 U78-20 C122-1 C120-2 C121-1 C119-2 C113-1 C115-2
    TP41-1 TP43-1 TP53-1 TP55-1 TP57-1 TP59-1 TP49-1 TP51-1 TP63-1 U80-3 U80-4
    U80-5 U80-6 TP71-1 TP73-1 TP77-1 TP65-1 TP69-1 TP142-1 TP176-1 TP178-1
    TP180-1 TP182-1 TP184-1 TP186-1 TP188-1 TP190-1 TP192-1 TP194-1 TP196-1
    TP198-1 TP160-1 TP162-1 TP164-1 TP166-1 TP168-1 TP170-1 TP172-1 TP174-1
    TP144-1 TP146-1 TP148-1 TP150-1 TP152-1 TP154-1 TP156-1 TP158-1 J1-1
    TP111-1 TP87-1 TP89-1 TP91-1 TP93-1 TP95-1 TP97-1 TP99-1 TP101-1 TP103-1
    TP105-1 TP107-1 TP109-1 TP115-1 TP85-1 TP83-1 TP81-1 TP79-1 TP113-1
    TP121-1 U76-7 U77-7 U101-7 U26-3 U61-8 C11-1 D3-1 U1-11 U9-8 C9-2 U9-1
    U9-9 U7-8 D1-1 D2-1 U7-11))
  (net DGT_TTL
   (pins U1-15 U9-2 U8-7 U8-13))
  (net DDGT_TTL
   (pins U7-9 U8-9 U9-10))
  (net DDGT_BITS
   (pins U1-3 U7-5))
  (net CNTRL_RAW<7>
   (pins U3-6 U4-9 TP1-1 U2-13))
  (net CNTRL_RAW<6>
   (pins U2-12 TP2-1 U3-5 U4-8))
  (net CNTRL_RAW<5>
   (pins U4-7 U2-11 U3-4 TP3-1))
  (net CNTRL_RAW<4>
   (pins U2-10 U4-6 TP4-1 U3-3))
  (net CNTRL_RAW<3>
   (pins TP5-1 U2-6 U3-14 U4-5))
  (net CNTRL_RAW<2>
   (pins U4-4 TP6-1 U2-5 U3-13))
  (net CNTRL_RAW<1>
   (pins U4-3 TP7-1 U2-4 U3-12))
  (net CNTRL_RAW<0>
   (pins U2-3 TP8-1 U3-11 U4-2)))
 (wiring
  (wire (path TOP 7 5335.6 7525 5335.6 7678.4 5300.5 7713.5 5300.5 7715) (net
    UNNAMED_1_MMBTH81_I9_C))
  (wire (path TOP 7 6150 8470 6150 8436.4 6138.6 8425 5945.4 8425 5920.4 8450
    5850 8450 5825 8475 5475 8475 5468 8468 5468 8407 5475 8400 5520 8400)
   (net UNNAMED_1_MC10E116_I1_Q3_1))
  (wire (path TOP 7 6150 8470 6150 8603.8 6160.6 8614.4 6160.6 8650) (net
    UNNAMED_1_MC10E116_I1_Q3_1))
  (wire (path TOP 7 6220 8400 5950.1 8400 5925.1 8425 5850 8425 5825 8450 5520
    8450) (net UNNAMED_1_MC10E116_I1_Q3))
  (wire (path TOP 7 6220 8400 6412.4 8400 6448 8435.6 6450 8435.6) (net
    UNNAMED_1_MC10E116_I1_Q3))
  (wire (path BOTTOM 7 12000 8175 12050 8175 12375 7850) (net
    UNNAMED_1_HCT123_I22_Q2))
  (wire (path TOP 7 12000 8102.5 12000 8175) (net UNNAMED_1_HCT123_I22_Q2))
  (via VIA 12000 8175 (net UNNAMED_1_HCT123_I22_Q2))
  (wire (path BOTTOM 7 11950 8225 12050 8225 12375 7900) (net
    UNNAMED_1_HCT123_I22_Q1))
  (wire (path TOP 7 11950 8297.5 11950 8225) (net UNNAMED_1_HCT123_I22_Q1))
  (via VIA 11950 8225 (net UNNAMED_1_HCT123_I22_Q1))
  (wire (path TOP 7 5080 8200 4650 8200) (net UNNAMED_1_FRONTPORTS_I2_SYNCP))
  (wire (path BOTTOM 7 5150 8200 5150 8225 5114.4 8260.6 4800 8260.6) (net
    UNNAMED_1_FRONTPORTS_I2_SYNCP))
  (wire (path TOP 7 5080 8200 5150 8200) (net UNNAMED_1_FRONTPORTS_I2_SYNCP))
  (via VIA 5150 8200 (net UNNAMED_1_FRONTPORTS_I2_SYNCP))
  (wire (path TOP 7 5080 8150 5080 8055) (net UNNAMED_1_FRONTPORTS_I2_SYNCN))
  (via VIA 5080 8055 (net UNNAMED_1_FRONTPORTS_I2_SYNCN))
  (wire (path BOTTOM 7 5080 8055 4841.2 8055 4835.6 8060.6 4800 8060.6) (net
    UNNAMED_1_FRONTPORTS_I2_SYNCN))
  (wire (path TOP 7 4650 8175 4875 8175 4900 8150 5080 8150) (net
    UNNAMED_1_FRONTPORTS_I2_SYNCN))
  (wire (path TOP 7 6147.5 7625 6425 7625) (net
    UNNAMED_1_FRONTPORTS_I2_SYNCL_1))
  (wire (path TOP 7 6147.5 7675 6425 7675 6450 7650) (net
    UNNAMED_1_FRONTPORTS_I2_SYNCLVD))
  (wire (path TOP 7 6147.5 7575 6425 7575) (net
    UNNAMED_1_FRONTPORTS_I2_SYNC2_1))
  (wire (path TOP 7 4575 8025 5107.5 8025 5150 8067.5) (net
    UNNAMED_1_FRONTPORTS_I2_SYNC24P))
  (wire (path TOP 7 5150 8067.5 5150 8080) (net
    UNNAMED_1_FRONTPORTS_I2_SYNC24P))
  (wire (path TOP 7 5150 8067.5 5150 8000) (net
    UNNAMED_1_FRONTPORTS_I2_SYNC24P))
  (via VIA 5150 8000 (net UNNAMED_1_FRONTPORTS_I2_SYNC24P))
  (wire (path BOTTOM 7 5150 8000 4912.4 8000 4839.4 7927 4839.4 7925) (net
    UNNAMED_1_FRONTPORTS_I2_SYNC24P))
  (wire (path TOP 7 5200 8080 5200 8000) (net UNNAMED_1_FRONTPORTS_I2_SYNC24N)
   )
  (via VIA 5200 8000 (net UNNAMED_1_FRONTPORTS_I2_SYNC24N))
  (wire (path BOTTOM 7 5200 8000 5200 7975 5175 7950 5150 7950 5125 7975 4925
    7975 4900 7950 4900 7812.6 4839.4 7752 4839.4 7750) (net
    UNNAMED_1_FRONTPORTS_I2_SYNC24N))
  (wire (path TOP 7 4575 8000 5100 8000 5125 7975 5175 7975 5200 8000) (net
    UNNAMED_1_FRONTPORTS_I2_SYNC24N))
  (wire (path TOP 7 6147.5 7525 6400 7525 6425 7550) (net
    UNNAMED_1_FRONTPORTS_I2_SYNC24L))
  (wire (path TOP 7 8589.4 7650 8589.4 7825.5 8613.9 7850 8647.5 7850) (net
    UNNAMED_1_FRONTPORTS_I2_PULSE_1))
  (wire (path TOP 7 8525 10410.6 8635.8 10410.6 8646.4 10400 8680 10400) (net
    UNNAMED_1_FRONTPORTS_I2_MTCDLO))
  (wire (path TOP 7 5250 8520 5250 8553.6 5128.6 8675) (net
    UNNAMED_1_FRONTPORTS_I2_GTP))
  (wire (path TOP 7 5250 8486.4 5236.4 8486.4 5200 8450 5157 8450 5150 8457)
   (net UNNAMED_1_FRONTPORTS_I2_GTP))
  (wire (path TOP 7 5250 8486.4 5250 8450) (net UNNAMED_1_FRONTPORTS_I2_GTP))
  (wire (path TOP 7 5250 8520 5250 8486.4) (net UNNAMED_1_FRONTPORTS_I2_GTP))
  (wire (path TOP 7 5150 8457 5150 8436.4 5113.6 8400 5080 8400) (net
    UNNAMED_1_FRONTPORTS_I2_GTP))
  (wire (path TOP 7 5150 8520 5150 8457) (net UNNAMED_1_FRONTPORTS_I2_GTP))
  (via VIA 5250 8450 (net UNNAMED_1_FRONTPORTS_I2_GTP))
  (wire (path BOTTOM 7 5250 8450 5250 8410.6 5260.6 8400) (net
    UNNAMED_1_FRONTPORTS_I2_GTP))
  (wire (path TOP 7 5100 7800 5199 7800 5224 7825) (net
    UNNAMED_1_FRONTPORTS_I2_GTNIM))
  (wire (path TOP 7 5224 7825 5220.5 7828.5 5208.9 7828.5 5139.4 7898 5139.4
    7900) (net UNNAMED_1_FRONTPORTS_I2_GTNIM))
  (wire (path TOP 7 5262.5 7785 5262.5 7786.5 5224 7825) (net
    UNNAMED_1_FRONTPORTS_I2_GTNIM))
  (wire (path TOP 7 5200 8520 5200 8532.5 5157.5 8575) (net
    UNNAMED_1_FRONTPORTS_I2_GTN))
  (wire (path TOP 7 5157.5 8575 5107.5 8625) (net UNNAMED_1_FRONTPORTS_I2_GTN)
   )
  (wire (path TOP 7 5250 8300 5175 8300 5125 8350 5080 8350) (net
    UNNAMED_1_FRONTPORTS_I2_GTN))
  (wire (path BOTTOM 7 5260.6 8225 5260.6 8289.4 5250 8300) (net
    UNNAMED_1_FRONTPORTS_I2_GTN))
  (via VIA 5250 8300 (net UNNAMED_1_FRONTPORTS_I2_GTN))
  (wire (path TOP 7 5080 8350 5067.5 8350 5026.2 8391.3 5026.2 8408.7 5067.5
    8450 5080 8450) (net UNNAMED_1_FRONTPORTS_I2_GTN))
  (wire (path TOP 7 5080 8450 5080 8530 5125 8575 5157.5 8575) (net
    UNNAMED_1_FRONTPORTS_I2_GTN))
  (wire (path TOP 7 11593 8718 11593 8550) (net
    UNNAMED_1_FRONTPORTS_I2_GENER_2))
  (wire (path TOP 7 11593 8550 11213.9 8550 11200 8563.9 11200 8597.5) (net
    UNNAMED_1_FRONTPORTS_I2_GENER_2))
  (wire (path TOP 7 11593 8550 11625 8550 11700 8475 11700 8325 11825 8200
    12015 8200 12100 8285 12100 8297.5) (net UNNAMED_1_FRONTPORTS_I2_GENER_2))
  (wire (path TOP 7 11450 7865 11490 7825 11650 7825 11850 8025 11850 8102.5)
   (net UNNAMED_1_FRONTPORTS_I2_GENER_1))
  (wire (path TOP 7 11450 7865 11450 7877.5) (net
    UNNAMED_1_FRONTPORTS_I2_GENER_1))
  (wire (path TOP 7 11450 7865 11450 7750 11500 7700) (net
    UNNAMED_1_FRONTPORTS_I2_GENER_1))
  (wire (path TOP 7 4070 9800 4057.5 9800 4035 9777.5 4035 9743.9 4021.1 9730
    4000 9730) (net UNNAMED_1_FRONTPORTS_I2_EXTPEDO))
  (wire (path BOTTOM 7 3939.4 9975 4000 9975) (net
    UNNAMED_1_FRONTPORTS_I2_EXTPEDI))
  (wire (path TOP 7 4000 10070 4000 9975) (net UNNAMED_1_FRONTPORTS_I2_EXTPEDI
    ))
  (via VIA 4000 9975 (net UNNAMED_1_FRONTPORTS_I2_EXTPEDI))
  (wire (path TOP 7 11300 8072.5 11300 8200 11250 8250 11250 8402.5) (net
    UNNAMED_1_DS102350_I1_Q))
  (wire (path TOP 7 7997.5 12400 8037.1 12400 8087.1 12350 8087.1 12210 7977.1
    12100 7939.4 12100) (net UNNAMED_1_CSMD0805_I9_B_1))
  (wire (path TOP 7 7802.5 12400 7750 12400 7700 12450 7700 12579.5 7820.5
    12700 7860.6 12700) (net UNNAMED_1_CSMD0805_I8_A_1))
  (wire (path TOP 7 8497.5 12400 8535 12400 8545 12390 8545 12170 8475 12100
    8439.4 12100) (net UNNAMED_1_CSMD0805_I7_A_1))
  (wire (path TOP 7 8302.5 12400 8244.6 12457.9 8244.6 12645 8299.6 12700
    8360.6 12700) (net UNNAMED_1_CSMD0805_I6_A))
  (wire (path TOP 7 11800 8639.4 11835.6 8639.4) (net
    UNNAMED_1_CSMD0805_I14_B_1))
  (wire (path TOP 7 11850 8297.5 11850 8625 11835.6 8639.4) (net
    UNNAMED_1_CSMD0805_I14_B_1))
  (wire (path TOP 7 11835.6 8639.4 11950 8639.4) (net
    UNNAMED_1_CSMD0805_I14_B_1))
  (wire (path TOP 7 11950 7860.6 12100 7860.6) (net UNNAMED_1_CSMD0805_I13_B))
  (wire (path TOP 7 12100 8102.5 12100 8068.9 12182.9 7986 12182.9 7867.6
    12175.9 7860.6 12100 7860.6) (net UNNAMED_1_CSMD0805_I13_B))
  (wire (path TOP 7 8802.5 12325 8765 12325 8755 12315 8755 12170 8825 12100
    8860.6 12100) (net UNNAMED_1_CSMD0805_I11_A))
  (wire (path TOP 7 8997.5 12475 8997.5 12606.3 8939.4 12664.4 8939.4 12700)
   (net UNNAMED_1_CSMD0805_I10_A))
  (wire (path TOP 7 2938 13236 2993 13236 2993 13210.4 2938 13210.4) (net
    UNNAMED_1_CNTRLREGISTER_I10_REG))
  (wire (path TOP 7 2938 13364 2843.6 13364 2843.6 13389.6 2662 13389.6) (net
    UNNAMED_1_CNTRLREGISTER_I10_REA))
  (wire (path TOP 7 4070 10650 4275 10650) (net
    UNNAMED_1_CNTRLREGISTER_I10_ECA))
  (wire (path BOTTOM 7 6025 7625 6025 7500 6100 7425) (net
    UNNAMED_1_CAENCOMS_I8_SYNCTTL))
  (wire (path TOP 7 5952.5 7625 5986.1 7625) (net
    UNNAMED_1_CAENCOMS_I8_SYNCTTL))
  (wire (path TOP 7 5986.1 7625 6025 7625) (net UNNAMED_1_CAENCOMS_I8_SYNCTTL)
   )
  (wire (path TOP 7 6000 8130 6000 7638.9 5986.1 7625) (net
    UNNAMED_1_CAENCOMS_I8_SYNCTTL))
  (via VIA 6025 7625 (net UNNAMED_1_CAENCOMS_I8_SYNCTTL))
  (wire (path TOP 7 5952.5 7575 6025 7575) (net
    UNNAMED_1_CAENCOMS_I8_SYNC24TTL))
  (wire (path TOP 7 6025 7575 6150 7450) (net UNNAMED_1_CAENCOMS_I8_SYNC24TTL)
   )
  (wire (path TOP 7 6100 8130 6100 8025 6075 8000 6075 7625 6025 7575) (net
    UNNAMED_1_CAENCOMS_I8_SYNC24TTL))
  (wire (path BOTTOM 7 6100 8550 6100 8600) (net UNNAMED_1_CAENCOMS_I8_GTTTL))
  (wire (path TOP 7 6100 8470 6100 8550) (net UNNAMED_1_CAENCOMS_I8_GTTTL))
  (via VIA 6100 8550 (net UNNAMED_1_CAENCOMS_I8_GTTTL))
  (wire (path TOP 7 11475 13197.5 11475 13275 11300 13450) (net
    UNNAMED_1_CAENCOMS_I8_GTTTL))
  (wire (path TOP 7 11475 12597.5 11475 12610 11450 12635 11450 13100 11475
    13125 11475 13197.5) (net UNNAMED_1_CAENCOMS_I8_GTTTL))
  (wire (path TOP 7 4070 9950 4150 9950) (net UNNAMED_1_CAENCOMS_I8_GT2P))
  (via VIA 4150 9950 (net UNNAMED_1_CAENCOMS_I8_GT2P))
  (wire (path BOTTOM 7 3600 10225 4075 10225 4150 10150 4150 9950) (net
    UNNAMED_1_CAENCOMS_I8_GT2P))
  (wire (path TOP 7 5400 8520 5400 8625 5225 8800) (net
    UNNAMED_1_CAENCOMS_I8_GT2P))
  (wire (path TOP 7 8452.5 7800 8277 7800) (net UNNAMED_1_AD8009_I1_V_1))
  (wire (path TOP 7 8800 7900 8647.5 7900) (net UNNAMED_1_AD8009_I1_V))
  (wire (path TOP 7 8452.5 7900 8465 7900) (net UNNAMED_1_AD8009_I1_IN))
  (wire (path TOP 7 8510.6 7650 8510.6 7854.4 8465 7900) (net
    UNNAMED_1_AD8009_I1_IN))
  (wire (path TOP 7 8510.6 8125 8510.6 7924.5 8486.1 7900 8465 7900) (net
    UNNAMED_1_AD8009_I1_IN))
  (wire (path TOP 7 5950 8130 5950 8117.5) (net SYNC_2_P))
  (wire (path TOP 7 5950 8117.5 5807.5 7975 5350 7975 5300 8025 5300 8080)
   (net SYNC_2_P))
  (wire (path TOP 7 5950 8117.5 5950 7937.6 5914.4 7902 5914.4 7900) (net
    SYNC_2_P))
  (wire (path TOP 7 5880 8200 5787.6 8200 5727 8260.6 5725 8260.6) (net
    SYNC_2_N))
  (wire (path TOP 7 5350 8080 5350 8007 5357 8000 5800 8000 5880 8080 5880
    8200) (net SYNC_2_N))
  (wire (path BOTTOM 7 5625 8175 6175 8175) (net SYNC24_2_P))
  (via VIA 5625 8175 (net SYNC24_2_P))
  (via VIA 6175 8175 (net SYNC24_2_P))
  (wire (path TOP 7 6175 8175 6195 8175 6220 8200) (net SYNC24_2_P))
  (wire (path TOP 7 5625 8175 5625 8125 5580 8080 5450 8080) (net SYNC24_2_P))
  (wire (path TOP 7 6220 8200 6400 8200 6414.4 8214.4 6450 8214.4) (net
    SYNC24_2_P))
  (wire (path TOP 7 5520 8150 5575 8150) (net SYNC24_2_N))
  (via VIA 5575 8150 (net SYNC24_2_N))
  (via VIA 6200 8125 (net SYNC24_2_N))
  (wire (path TOP 7 6200 8125 6176.1 8125 6171.1 8130 6150 8130) (net
    SYNC24_2_N))
  (wire (path BOTTOM 7 5575 8150 6175 8150 6200 8125) (net SYNC24_2_N))
  (wire (path TOP 7 6150 8130 6150 8037.6 6210.6 7977 6210.6 7975) (net
    SYNC24_2_N))
  (wire (path TOP 7 11050 8500 11343 8500 11350 8493 11350 8402.5) (net
    SR_DATA))
  (wire (path TOP 7 11275 13197.5 11275 13275 11175 13375) (net SR_DATA))
  (wire (path TOP 7 3277.5 13450 2621 13450 2621 13364 2662 13364) (net SR_CLK
    ))
  (wire (path TOP 7 11300 8402.5 11300 8275 11350 8225 11350 8072.5) (net
    SR_CLK))
  (wire (path TOP 7 11050 8475 11275 8475 11300 8450 11300 8402.5) (net SR_CLK
    ))
  (wire (path TOP 7 11325 13197.5 11325 13275 11200 13400) (net SR_CLK))
  (wire (path TOP 7 11325 12597.5 11325 12610 11351 12636 11351 12999 11346
    13004 11346 13031.1 11325 13052.1 11325 13197.5) (net SR_CLK))
  (wire (path BOTTOM 7 12200 10700 12243 10657 12350.2 10657 12501.7 10505.5
    12501.7 10050 12505 10046.7 12505 10017.7) (net RIB9_P))
  (wire (path TOP 7 12505 10017.7 12476 10017.7 12472.7 10021 12300 10021
    12300 9930) (net RIB9_P))
  (via VIA 12505 10017.7 (net RIB9_P))
  (wire (path BOTTOM 7 12200 10600 12243 10643 12344.4 10643 12487.7 10499.7
    12487.7 10058.8 12484.4 10058.8 12484.4 10038.3) (net RIB9_N))
  (wire (path TOP 7 12484.4 10038.3 12463.9 10038.3 12463.9 10035 12265 10035
    12251 10021 12201.5 10021 12196.5 10016 12196.5 10000 12230 10000) (net
    RIB9_N))
  (via VIA 12484.4 10038.3 (net RIB9_N))
  (wire (path TOP 7 12230 10050 12230 10052.8 12196.5 10052.8 12188.1 10061.2
    12188.1 10068.4 12188 10068.5) (net RIB8_P))
  (wire (path TOP 7 12100 10700 12152.5 10647.5 12152.5 10567.9 12179.1
    10541.3 12276.3 10541.3 12371 10446.6 12371 10076.9 12344.1 10050 12230
    10050) (net RIB8_P))
  (wire (path BOTTOM 7 12188 10068.5 12256.5 10000 12360.6 10000) (net RIB8_P)
   )
  (via VIA 12188 10068.5 (net RIB8_P))
  (wire (path TOP 7 12075 10525 12100 10550 12100 10600) (net RIB8_N))
  (via VIA 12075 10525 (net RIB8_N))
  (wire (path BOTTOM 7 12100 10100 12100 10160.6) (net RIB8_N))
  (wire (path BOTTOM 7 12075 10525 12075 10504.4 12050 10479.4 12050 10182
    12057 10175 12057 10168 12064.4 10160.6 12100 10160.6) (net RIB8_N))
  (via VIA 12100 10100 (net RIB8_N))
  (wire (path TOP 7 12100 10100 12180 10100 12198.9 10118.9 12198.9 10131.4
    12217.5 10150 12230 10150) (net RIB8_N))
  (wire (path TOP 7 11900 9500 11857 9543 11733.1 9543 11565 9711.1 11565
    10200 11530 10200) (net RIB7_P))
  (wire (path TOP 7 11900 9600 11857 9557 11738.9 9557 11579 9716.9 11579
    10236.5 11600 10236.5 11600 10270) (net RIB7_N))
  (wire (path TOP 7 11530 10000 11450 10000) (net RIB6_P))
  (via VIA 11450 10000 (net RIB6_P))
  (wire (path BOTTOM 7 11450 10000 11660.6 10000) (net RIB6_P))
  (wire (path BOTTOM 7 11660.6 10000 11660.6 9964.4 11700 9925 11843 9925
    11975 9793 11975 9675.1 11950.5 9650.6 11950.5 9549.5 12000 9500) (net
    RIB6_P))
  (wire (path TOP 7 11530 10050 11450 10050) (net RIB6_N))
  (via VIA 11450 10050 (net RIB6_N))
  (wire (path BOTTOM 7 11450 10050 11612.6 10050 11660.6 10098) (net RIB6_N))
  (wire (path BOTTOM 7 11660.6 10098 11660.6 10100) (net RIB6_N))
  (wire (path BOTTOM 7 12000 9600 12000 9800 11850 9950 11850 10000 11800
    10050 11675 10050 11660.6 10064.4 11660.6 10098) (net RIB6_N))
  (wire (path TOP 7 12000 10700 12007 10700 12007 10766.5 12272.1 10766.5
    12534.2 10504.4 12534.2 10304.2 12521 10291 12521 10241.5 12516 10236.5
    12500 10236.5 12500 10270) (net RIB5_P))
  (wire (path TOP 7 12000 10600 12000 10645.5 11961.5 10684 11961.5 10716
    11993 10747.5 11993 10780.5 12278 10780.5 12548.2 10510.2 12548.2 10221.8
    12549 10221 12598.5 10221 12603.5 10216 12603.5 10200 12570 10200) (net
    RIB5_N))
  (wire (path TOP 7 12300 10270 12300 10303.5 12314.7 10303.5 12314.7 10329.3)
   (net RIB4_P))
  (wire (path BOTTOM 7 12314.7 10329.3 12294.2 10329.3 12294.2 10332.6 12093.2
    10332.6 12093.2 10372.8 12091.8 10374.2 12088 10374.2 12088 10407) (net
    RIB4_P))
  (via VIA 12314.7 10329.3 (net RIB4_P))
  (wire (path TOP 7 11900 10700 11900 10654.5 11938.5 10616 11938.5 10584
    11914 10559.5 11914 10500.1 12007.1 10407 12088 10407) (net RIB4_P))
  (wire (path TOP 7 12088 10407 12262.5 10407 12270 10414.5 12284.5 10400)
   (net RIB4_P))
  (via VIA 12088 10407 (net RIB4_P))
  (wire (path BOTTOM 7 12239.4 10400 12284.5 10400) (net RIB4_P) (type protect
    ) (attr fanout))
  (via VIA 12284.5 10400 (net RIB4_P) (type protect) (attr fanout))
  (wire (path TOP 7 12350 10270 12350 10335.2 12335.3 10349.9) (net RIB4_N))
  (wire (path BOTTOM 7 12335.3 10349.9 12306.3 10349.9 12303 10346.6 12112.3
    10346.6 12112.3 10382.7) (net RIB4_N))
  (via VIA 12335.3 10349.9 (net RIB4_N))
  (wire (path TOP 7 11900 10600 11900 10494.2 12001.2 10393 12073 10393
    12083.3 10382.7 12112.3 10382.7) (net RIB4_N))
  (wire (path TOP 7 12112.3 10382.7 12132.8 10382.7 12132.8 10393 12262.5
    10393 12276 10379.5 12293 10379.5 12313.5 10400 12315.5 10400) (net RIB4_N
    ))
  (via VIA 12112.3 10382.7 (net RIB4_N))
  (wire (path BOTTOM 7 12360.6 10400 12315.5 10400) (net RIB4_N) (type protect
    ) (attr fanout))
  (via VIA 12315.5 10400 (net RIB4_N) (type protect) (attr fanout))
  (wire (path TOP 7 12100 9500 12100 9557 11988.5 9557 11961.5 9584 11961.5
    9616 11984.5 9639 11984.5 10266.4 11800 10266.4 11800 10270) (net RIB3_P))
  (wire (path TOP 7 12100 9600 12100 9571 12105.8 9571 12114 9562.8 12114
    9540.5 12138.5 9516 12138.5 9484 12116 9461.5 12084 9461.5 12061.5 9484
    12061.5 9543 11982.7 9543 11947.5 9578.2 11947.5 9621.8 11970.5 9644.8
    11970.5 10252.4 11870 10252.4 11870 10200) (net RIB3_N))
  (wire (path BOTTOM 7 11944.9 10231.9 11772 10231.9 11758.5 10245.4 11741.5
    10245.4 11721 10224.9 11650 10224.9) (net RIB2_P))
  (wire (path BOTTOM 7 11639.4 10400 11693 10400 11693 10452.1 11909.5 10452.1
    11979.4 10382.2 11979.4 10179.2 11959.4 10159.2 11959.4 10144.8 11944.9
    10130.3) (net RIB2_P))
  (wire (path TOP 7 11944.9 10231.9 11944.9 10211.4 11944.8 10211.4 11944.8
    10150.8 11944.9 10150.8 11944.9 10130.3) (net RIB2_P))
  (wire (path TOP 7 11944.9 10130.3 11944.9 10109.8 11944.8 10109.8 11944.8
    10062 11950 10056.8 11950 10027.8) (net RIB2_P))
  (via VIA 11944.9 10130.3 (net RIB2_P))
  (via VIA 11944.9 10231.9 (net RIB2_P))
  (wire (path BOTTOM 7 11950 10027.8 11970.5 10027.8 11970.5 10033 12033.9
    10033 12033.9 9747.2 12138.5 9642.6 12138.5 9601.6 12200 9540.1 12200 9500
    ) (net RIB2_P))
  (via VIA 11950 10027.8 (net RIB2_P))
  (wire (path TOP 7 11650 10224.9 11650 10270) (net RIB2_P) (type protect)
   (attr fanout))
  (via VIA 11650 10224.9 (net RIB2_P) (type protect) (attr fanout))
  (wire (path BOTTOM 7 11920.6 10207.6 11900.1 10207.6 11900.1 10217.9 11772
    10217.9 11764.5 10210.4 11750 10224.9) (net RIB2_N))
  (wire (path BOTTOM 7 11760.6 10400 11707 10400 11707 10438.1 11903.7 10438.1
    11965.4 10376.4 11965.4 10185 11941.1 10160.7 11941.1 10154.6 11920.6
    10154.6) (net RIB2_N))
  (wire (path TOP 7 11920.6 10207.6 11920.6 10154.6) (net RIB2_N))
  (wire (path TOP 7 11920.6 10154.6 11920.6 10121.8 11924.4 10121.8 11930.8
    10115.4 11930.8 10072.6 11925.7 10072.6 11925.7 10052.1) (net RIB2_N))
  (via VIA 11920.6 10154.6 (net RIB2_N))
  (via VIA 11920.6 10207.6 (net RIB2_N))
  (wire (path BOTTOM 7 11925.7 10052.1 11958.5 10052.1 11958.5 10048.3 11959.8
    10047 12047.9 10047 12047.9 9753 12152.5 9648.4 12152.5 9607.4 12159.9
    9600 12200 9600) (net RIB2_N))
  (via VIA 11925.7 10052.1 (net RIB2_N))
  (wire (path TOP 7 11750 10224.9 11750 10270) (net RIB2_N) (type protect)
   (attr fanout))
  (via VIA 11750 10224.9 (net RIB2_N) (type protect) (attr fanout))
  (wire (path TOP 7 12570 10000 12570 9950.4 12394.6 9775 12300 9775 12026.5
    10048.5 12026.5 10278.1 11793 10511.6 11793 10552.5 11761.5 10584 11761.5
    10616 11800 10654.5 11800 10700) (net RIB1_P))
  (wire (path TOP 7 12500 9930 12500 9917.5 12382.5 9800 12300 9800 12040.5
    10059.5 12040.5 10283.9 11807 10517.4 11807 10600 11800 10600) (net RIB1_N
    ))
  (wire (path BOTTOM 7 11760.6 9800 11717.9 9800) (net RIB10_P) (type route)
   (attr fanout))
  (via VIA 11717.9 9800 (net RIB10_P) (type route) (attr fanout))
  (wire (path BOTTOM 7 11717.9 9800 11717.9 9757.2 11849.5 9625.6 11849.5 9595
    11800 9545.5 11800 9500) (net RIB10_P) (type route))
  (wire (path TOP 7 11717.9 9800 11717.9 9885.4 11750 9917.5 11750 9930) (net
    RIB10_P) (type route))
  (wire (path BOTTOM 7 11800 9600 11800 9650.1 11684.5 9765.6 11684.5 9800)
   (net RIB10_N) (type route))
  (wire (path BOTTOM 7 11639.4 9800 11684.5 9800) (net RIB10_N) (type route)
   (attr fanout))
  (via VIA 11684.5 9800 (net RIB10_N) (type route) (attr fanout))
  (wire (path TOP 7 11684.5 9800 11684.5 9883 11650 9917.5 11650 9930) (net
    RIB10_N) (type route))
  (wire (path TOP 7 11425 13197.5 11425 13125 11400 13100 11400 12635 11425
    12610 11425 12597.5) (net LE_GT_DELAYS))
  (wire (path BOTTOM 7 11200 8250 11400 8250 11450 8200) (net LE_GEN_UTILS))
  (wire (path TOP 7 11200 8402.5 11200 8250) (net LE_GEN_UTILS))
  (via VIA 11200 8250 (net LE_GEN_UTILS))
  (via VIA 11450 8200 (net LE_GEN_UTILS))
  (wire (path TOP 7 11450 8200 11450 8072.5) (net LE_GEN_UTILS))
  (wire (path TOP 7 11050 8450 11186.1 8450 11200 8436.1 11200 8402.5) (net
    LE_GEN_UTILS))
  (wire (path TOP 7 5335.6 7900 5335.6 7805.5 5337.5 7803.6 5337.5 7785) (net
    GT_2))
  (wire (path BOTTOM 7 5475 7800 5675 8000 5675 8075) (net GT_2))
  (wire (path TOP 7 5337.5 7785 5450 7785 5450.4 7785.4 5460.4 7785.4 5475
    7800) (net GT_2))
  (via VIA 5475 7800 (net GT_2))
  (wire (path TOP 7 5675 8075 5675 8225 5650 8250 5520 8250) (net GT_2))
  (via VIA 5675 8075 (net GT_2))
  (wire (path TOP 7 5350 8520 5350 8650 5200 8800) (net GT2_N))
  (wire (path TOP 7 4021.1 9862 4021.1 9825) (net ECAL_ACTIVE_ECL_P))
  (wire (path TOP 7 4021.1 9862 4021.1 10396.4 4000 10417.5 4000 10430) (net
    ECAL_ACTIVE_ECL_P))
  (wire (path BOTTOM 7 4021.1 9825 3939.4 9825) (net ECAL_ACTIVE_ECL_P))
  (via VIA 4021.1 9825 (net ECAL_ACTIVE_ECL_P))
  (wire (path TOP 7 4070 9850 4033.1 9850 4021.1 9862) (net ECAL_ACTIVE_ECL_P)
   )
  (wire (path TOP 7 4103.5 10000 4300 10000 4300 9964.4) (net
    ECAL_ACTIVE_ECL_N))
  (wire (path TOP 7 4070 10000 4103.5 10000) (net ECAL_ACTIVE_ECL_N))
  (wire (path TOP 7 4070 10550 4150 10550 4175 10525 4175 10071.5 4103.5 10000
    ) (net ECAL_ACTIVE_ECL_N))
  (wire (path TOP 7 8802.5 12375 8840 12375 8850 12385 8850 12465 8840 12475
    8802.5 12475) (net BACKPLANE_OUT<9>))
  (wire (path TOP 7 8500 13000 8461.5 12961.5 8461.5 12865.2 8690.5 12636.2
    8690.5 12550 8765.5 12475 8802.5 12475) (net BACKPLANE_OUT<9>))
  (wire (path TOP 7 7997.5 12550 8045 12550) (net BACKPLANE_OUT<8>))
  (wire (path TOP 7 8045 12550 8045 13002.5 8095 13052.5 8347.5 13052.5 8400
    13000) (net BACKPLANE_OUT<8>))
  (wire (path TOP 7 7997.5 12500 8035 12500 8045 12510 8045 12550) (net
    BACKPLANE_OUT<8>))
  (wire (path TOP 7 7997.5 12300 7964 12300) (net BACKPLANE_OUT<7>))
  (wire (path TOP 7 7964 12300 7964 12416.6 7971.9 12424.5 8142 12424.5 8157.7
    12440.2 8157.7 12912.5 8197.7 12952.5 8252.5 12952.5 8300 13000) (net
    BACKPLANE_OUT<7>))
  (wire (path TOP 7 7997.5 12250 7964 12250 7964 12300) (net BACKPLANE_OUT<7>)
   )
  (wire (path TOP 7 7802.5 12300 7836 12300) (net BACKPLANE_OUT<6>))
  (wire (path TOP 7 7836 12300 7915.5 12300) (net BACKPLANE_OUT<6>))
  (wire (path TOP 7 7802.5 12250 7836 12250 7836 12300) (net BACKPLANE_OUT<6>)
   )
  (wire (path BOTTOM 7 8200 13000 8152.5 12952.5 8095.5 12952.5 7915.5 12772.5
    7915.5 12300) (net BACKPLANE_OUT<6>))
  (via VIA 7915.5 12300 (net BACKPLANE_OUT<6>))
  (wire (path TOP 7 7802.5 12500 7850 12500) (net BACKPLANE_OUT<5>))
  (wire (path TOP 7 7850 12500 7871 12479 8034 12479 8059 12504 8059 12959
    8100 13000) (net BACKPLANE_OUT<5>))
  (wire (path TOP 7 7802.5 12550 7840 12550 7850 12540 7850 12500) (net
    BACKPLANE_OUT<5>))
  (wire (path TOP 7 8497.5 12550 8464 12550) (net BACKPLANE_OUT<4>))
  (wire (path TOP 7 8464 12550 8464 12500 8497.5 12500) (net BACKPLANE_OUT<4>)
   )
  (wire (path TOP 7 8400 12900 8515.9 12784.1 8515.9 12685.3 8464 12633.4 8464
    12550) (net BACKPLANE_OUT<4>))
  (wire (path TOP 7 8497.5 12300 8497.5 12250) (net BACKPLANE_OUT<3>))
  (wire (path TOP 7 8300 12900 8300 12820.4 8227.1 12747.5 8227.1 12425.4 8278
    12374.5 8350.5 12374.5 8375 12350 8375 12310 8385 12300 8497.5 12300) (net
    BACKPLANE_OUT<3>))
  (wire (path TOP 7 8302.5 12300 8259 12300) (net BACKPLANE_OUT<2>))
  (wire (path TOP 7 8259 12300 8203.5 12355.5 8203.5 12896.5 8200 12900) (net
    BACKPLANE_OUT<2>))
  (wire (path TOP 7 8302.5 12250 8266.9 12250 8259 12257.9 8259 12300) (net
    BACKPLANE_OUT<2>))
  (wire (path BOTTOM 7 8100 12900 8100 12801 8265.5 12635.5) (net
    BACKPLANE_OUT<1>))
  (via VIA 8265.5 12635.5 (net BACKPLANE_OUT<1>))
  (wire (path TOP 7 8302.5 12500 8340 12500 8350 12510 8350 12540 8340 12550
    8302.5 12550) (net BACKPLANE_OUT<1>))
  (wire (path TOP 7 8265.5 12635.5 8265.5 12550 8302.5 12550) (net
    BACKPLANE_OUT<1>))
  (wire (path TOP 7 8997.5 12375 9010 12375 9050 12415 9050 12425) (net
    BACKPLANE_OUT<10>))
  (wire (path TOP 7 8997.5 12425 9050 12425) (net BACKPLANE_OUT<10>))
  (wire (path TOP 7 9050 12425 9059 12434 9059 12645 8804 12900 8500 12900)
   (net BACKPLANE_OUT<10>))
  (wire (path TOP 7 8802.5 12425 8767 12425 8657 12315 8657 12251.1 8462
    12056.1 8147.5 12056.1) (net BACKPLANE_IN<9>))
  (wire (path BOTTOM 7 8200 11800 8147.5 11852.5 8147.5 12056.1) (net
    BACKPLANE_IN<9>))
  (via VIA 8147.5 12056.1 (net BACKPLANE_IN<9>))
  (wire (path TOP 7 7997.5 12450 8100 12450) (net BACKPLANE_IN<8>))
  (via VIA 8100 12450 (net BACKPLANE_IN<8>))
  (wire (path BOTTOM 7 8100 12450 8137.2 12450 8252.5 12334.7 8252.5 11847.5
    8300 11800) (net BACKPLANE_IN<8>))
  (wire (path TOP 7 7997.5 12350 8052.6 12350) (net BACKPLANE_IN<7>))
  (wire (path BOTTOM 7 8400 11800 8361.5 11761.5 8182.6 11761.5 8052.6 11891.5
    8052.6 12350) (net BACKPLANE_IN<7>))
  (via VIA 8052.6 12350 (net BACKPLANE_IN<7>))
  (wire (path TOP 7 7802.5 12350 7872.5 12350) (net BACKPLANE_IN<6>))
  (wire (path BOTTOM 7 8500 11800 8433.5 11733.5 8187.5 11733.5 7872.5 12048.5
    7872.5 12350) (net BACKPLANE_IN<6>))
  (via VIA 7872.5 12350 (net BACKPLANE_IN<6>))
  (wire (path TOP 7 7802.5 12450 7836 12450 7836 12382.4 7828.1 12374.5 7749.5
    12374.5 7725 12350 7725 12100 7972.5 11852.5 8547.5 11852.5 8600 11800)
   (net BACKPLANE_IN<5>))
  (wire (path TOP 7 8497.5 12450 8344.5 12450) (net BACKPLANE_IN<4>))
  (wire (path BOTTOM 7 8300 11900 8344.5 11944.5 8344.5 12450) (net
    BACKPLANE_IN<4>))
  (via VIA 8344.5 12450 (net BACKPLANE_IN<4>))
  (wire (path TOP 7 8497.5 12350 8464 12350 8455.1 12341.1 8401.4 12341.1)
   (net BACKPLANE_IN<3>))
  (wire (path BOTTOM 7 8400 11900 8401.4 11901.4 8401.4 12341.1) (net
    BACKPLANE_IN<3>))
  (via VIA 8401.4 12341.1 (net BACKPLANE_IN<3>))
  (wire (path TOP 7 8302.5 12350 8315 12350 8350 12315 8350 12300 8464 12186
    8500 12186) (net BACKPLANE_IN<2>))
  (wire (path BOTTOM 7 8500 11900 8500 12186) (net BACKPLANE_IN<2>))
  (via VIA 8500 12186 (net BACKPLANE_IN<2>))
  (wire (path TOP 7 8302.5 12450 8302.5 12426 8307.5 12421 8599.9 12421 8600
    12420.9) (net BACKPLANE_IN<1>))
  (wire (path BOTTOM 7 8600 11900 8600 12420.9) (net BACKPLANE_IN<1>))
  (via VIA 8600 12420.9 (net BACKPLANE_IN<1>))
  (wire (path TOP 7 8997.5 12325 9035 12325 9045 12315 9045 12095.1 8916.4
    11966.5 8266.5 11966.5 8200 11900) (net BACKPLANE_IN<10>))
  (wire (path TOP 7 6450 8514.4 6450 8575) (net VTT))
  (via VIA 6450 8575 (net VTT))
  (wire (path TOP 7 6239.4 8650 6300 8650) (net VTT))
  (via VIA 6300 8650 (net VTT))
  (wire (path BOTTOM 7 9275 9860.6 9275 9800) (net VTT))
  (via VIA 9275 9800 (net VTT))
  (wire (path BOTTOM 7 3860.6 9825 3800 9825) (net VTT))
  (via VIA 3800 9825 (net VTT))
  (wire (path BOTTOM 7 3860.6 9975 3860.6 9931.2 3850 9920.6 3850 9900) (net
    VTT))
  (via VIA 3850 9900 (net VTT))
  (wire (path TOP 7 5414.4 7900 5475 7900) (net VTT))
  (via VIA 5475 7900 (net VTT))
  (wire (path TOP 7 6289.4 7975 6350 7975) (net VTT))
  (via VIA 6350 7975 (net VTT))
  (wire (path TOP 7 6450 8135.6 6450 8075) (net VTT))
  (via VIA 6450 8075 (net VTT))
  (wire (path TOP 7 5725 8339.4 5725 8400) (net VTT))
  (via VIA 5725 8400 (net VTT))
  (wire (path TOP 7 5835.6 7900 5775 7900) (net VTT))
  (via VIA 5775 7900 (net VTT))
  (wire (path BOTTOM 7 4800 8339.4 4800 8425) (net VTT))
  (via VIA 4800 8425 (net VTT))
  (wire (path BOTTOM 7 4800 8139.4 4739.4 8139.4 4725 8125) (net VTT))
  (via VIA 4725 8125 (net VTT))
  (wire (path BOTTOM 7 4760.6 7925 4760.6 7885.6 4750 7875) (net VTT))
  (via VIA 4750 7875 (net VTT))
  (wire (path BOTTOM 7 4760.6 7750 4760.6 7810.6 4775 7825) (net VTT))
  (via VIA 4775 7825 (net VTT))
  (wire (path BOTTOM 7 5339.4 8400 5339.4 8335.6 5350 8325) (net VTT))
  (via VIA 5350 8325 (net VTT))
  (wire (path BOTTOM 7 5339.4 8225 5339.4 8185.6 5350 8175) (net VTT))
  (via VIA 5350 8175 (net VTT))
  (wire (path TOP 7 8450 10475 8470.6 10475 8485 10489.4 8525 10489.4) (net
    VTT))
  (via VIA 8450 10475 (net VTT))
  (wire (path BOTTOM 7 8939.4 10400 8939.4 10439.4 8950 10450) (net VTT))
  (via VIA 8950 10450 (net VTT))
  (wire (path BOTTOM 7 9289.4 10075 9289.4 10035.6 9300 10025) (net VTT))
  (via VIA 9300 10025 (net VTT))
  (wire (path TOP 7 8525 10114.4 8525 10175) (net VTT))
  (via VIA 8525 10175 (net VTT))
  (wire (path TOP 7 8900 10280 8900 10225) (net UNNAMED_1_MC10E116_I2_Q0))
  (via VIA 8900 10225 (net UNNAMED_1_MC10E116_I2_Q0))
  (wire (path BOTTOM 7 8900 10225 8900 10100 8875 10075) (net
    UNNAMED_1_MC10E116_I2_Q0))
  (wire (path BOTTOM 7 8875 10075 8850 10050) (net UNNAMED_1_MC10E116_I2_Q0))
  (wire (path BOTTOM 7 9210.6 10075 8875 10075) (net UNNAMED_1_MC10E116_I2_Q0)
   )
  (via VIA 8850 10050 (net UNNAMED_1_MC10E116_I2_Q0))
  (wire (path TOP 7 8850 10050 8850 9970) (net UNNAMED_1_MC10E116_I2_Q0))
  (wire (path TOP 7 8800 10280 8800 10342.5 8745.1 10397.4) (net
    UNNAMED_1_MC10E116_I2_D0))
  (wire (path TOP 7 8745.1 10397.4 8692.5 10450 8680 10450) (net
    UNNAMED_1_MC10E116_I2_D0))
  (wire (path TOP 7 8680 10350 8692.5 10350 8711.1 10368.6 8716.3 10368.6
    8745.1 10397.4) (net UNNAMED_1_MC10E116_I2_D0))
  (wire (path TOP 7 8525 9889.4 8685.8 9889.4 8696.4 9900 8730 9900) (net
    UNNAMED_1_GTDELAYS_I1_DDGTN))
  (wire (path BOTTOM 7 8600 10600 8600 10375 8625 10350 8750 10350) (net
    LO_STAR_RAW))
  (wire (path BOTTOM 7 8860.6 10400 8860.6 10464.4 8850 10475) (net
    LO_STAR_RAW))
  (via VIA 8850 10475 (net LO_STAR_RAW))
  (wire (path TOP 7 8680 10600 8600 10600) (net LO_STAR_RAW))
  (wire (path TOP 7 8850 10475 8805 10475 8711.1 10568.9 8711.1 10581.4 8692.5
    10600 8680 10600) (net LO_STAR_RAW))
  (via VIA 8600 10600 (net LO_STAR_RAW))
  (wire (path TOP 7 8750 10350 8750 10280) (net LO_STAR_RAW))
  (wire (path TOP 7 9000 9970 9030 9970 9075 9925 9075 9905 9070 9900) (net
    LO_STAR_RAW))
  (wire (path TOP 7 9000 9970 9000 10100 8925 10175 8842.5 10175 8750 10267.5
    8750 10280) (net LO_STAR_RAW))
  (via VIA 8750 10350 (net LO_STAR_RAW))
  (wire (path BOTTOM 7 8950 10025 9187.4 10025 9273 9939.4 9275 9939.4) (net
    LO_SEL_ECL_P))
  (wire (path TOP 7 8950 9970 8950 10025) (net LO_SEL_ECL_P))
  (wire (path TOP 7 8270 9900 8400 9900 8475 9975 8725 9975 8775 9925 8917.5
    9925 8950 9957.5 8950 9970) (net LO_SEL_ECL_P))
  (via VIA 8950 10025 (net LO_SEL_ECL_P))
  (wire (path TOP 7 8525 10035.6 8746.9 10035.6 8800 9982.5 8800 9970) (net
    LO_SEL_ECL_N))
  (wire (path TOP 7 8525 10035.6 8489.4 10035.6 8378.8 9925 8182.5 9925 8150
    9957.5 8150 9970) (net LO_SEL_ECL_N))
  (wire (path TOP 7 3950 10770 3950 10850) (net VEE))
  (wire (path TOP 7 3950 10770 3950 10700) (net VEE))
  (via VIA 3950 10700 (net VEE))
  (wire (path BOTTOM 7 3950 10700 3950 10626) (net VEE))
  (via VIA 3950 10850 (net VEE))
  (wire (path TOP 7 6220 8250 6325 8250) (net VEE))
  (wire (path TOP 7 6220 8250 6150 8250) (net VEE))
  (via VIA 6150 8250 (net VEE))
  (wire (path BOTTOM 7 6150 8250 6076 8250) (net VEE))
  (via VIA 6325 8250 (net VEE))
  (wire (path TOP 7 5414.4 7525 5500 7525) (net VEE))
  (via VIA 5500 7525 (net VEE))
  (wire (path TOP 7 5080 8300 5025 8300 4975 8350 4975 8475.1 4951.1 8499 4925
    8499) (net VEE))
  (wire (path TOP 7 4925 8499 4925 8425) (net VEE))
  (via VIA 4925 8425 (net VEE))
  (wire (path TOP 7 4070 10700 4070 10745 4075 10750) (net VCC))
  (via VIA 4075 10750 (net VCC))
  (wire (path TOP 7 3850 10770 3850 10850) (net VCC))
  (wire (path BOTTOM 7 3850 10626 3850 10700) (net VCC))
  (via VIA 3850 10700 (net VCC))
  (wire (path TOP 7 3850 10700 3850 10770) (net VCC))
  (via VIA 3850 10850 (net VCC))
  (wire (path TOP 7 3550 9901 3599 9901) (net VCC))
  (wire (path TOP 7 3950 10070 3950 10057.5 3917.5 10025 3600 10025 3550 9975
    3550 9901) (net VCC))
  (via VIA 3599 9901 (net VCC))
  (wire (path TOP 7 6220 8350 6325 8350) (net VCC))
  (wire (path TOP 7 6220 8350 6150 8350) (net VCC))
  (via VIA 6150 8350 (net VCC))
  (wire (path BOTTOM 7 6150 8350 6076 8350) (net VCC))
  (via VIA 6325 8350 (net VCC))
  (wire (path TOP 7 5825 7626 5825 7675) (net VCC))
  (wire (path TOP 7 5825 7626 5869.9 7626 5918.9 7675 5952.5 7675) (net VCC))
  (via VIA 5825 7675 (net VCC))
  (wire (path TOP 7 2550 12300 2650 12300 2650 12454) (net
    UNNAMED_1_HCT374_I2_Q7))
  (wire (path TOP 7 2800 12300 2700 12300 2700 12454) (net
    UNNAMED_1_HCT374_I2_Q6))
  (wire (path TOP 7 12200 12660.6 12164.4 12660.6) (net
    UNNAMED_1_CSMD0805_I15_B))
  (wire (path TOP 7 12164.4 12660.6 12000 12660.6) (net
    UNNAMED_1_CSMD0805_I15_B))
  (wire (path TOP 7 12164.4 12660.6 12150 12675 12150 13002.5) (net
    UNNAMED_1_CSMD0805_I15_B))
  (wire (path TOP 7 12100 13539.4 11900 13539.4) (net UNNAMED_1_CSMD0805_I14_B
    ))
  (wire (path TOP 7 11900 13197.5 11900 13250 11850 13300 11850 13525 11864.4
    13539.4 11900 13539.4) (net UNNAMED_1_CSMD0805_I14_B))
  (wire (path TOP 7 2600 12800 2600 12602 3150 12602) (net
    UNNAMED_1_CSMD0603_I6_B))
  (wire (path TOP 7 3050 12454 3050 12550 3150 12550) (net
    UNNAMED_1_CSMD0603_I6_A))
  (wire (path TOP 7 3150 13352 3150 13321 3311 13321 3311 13271 3230 13271
    3230 13150 3277.5 13150) (net UNNAMED_1_74F164_I1_VCC))
  (wire (path TOP 7 3472.5 13450 3381 13450 3381 13421 3124 13421 3124 13279
    3150 13279 3150 13300) (net UNNAMED_1_74F164_I1_GND))
  (wire (path TOP 7 5020 5200 4950 5200) (net GND))
  (via VIA 4950 5200 (net GND))
  (wire (path BOTTOM 7 4950 5200 4950 5050) (net GND))
  (wire (path TOP 7 5020 5050 4950 5050) (net GND))
  (via VIA 4950 5050 (net GND))
  (wire (path BOTTOM 7 4950 5050 4850 5050) (net GND))
  (wire (path BOTTOM 7 4700 5050 4850 5050) (net GND))
  (wire (path TOP 7 4700 4980 4700 5050) (net GND))
  (via VIA 4700 5050 (net GND))
  (wire (path BOTTOM 7 4700 5050 4650 5100) (net GND))
  (wire (path BOTTOM 7 4650 5250 4650 5100) (net GND))
  (wire (path TOP 7 4580 5250 4650 5250) (net GND))
  (via VIA 4650 5250 (net GND))
  (via VIA 4650 5100 (net GND))
  (wire (path TOP 7 4650 5100 4580 5100) (net GND))
  (via VIA 4850 5050 (net GND))
  (wire (path TOP 7 4850 5050 4850 4980) (net GND))
  (wire (path TOP 7 11950 13197.5 11950 13255.1) (net GND) (type protect)
   (attr fanout))
  (wire (path TOP 7 11900 13460.6 11900 13300 11944.9 13255.1 11950 13255.1)
   (net GND) (type protect) (attr fanout))
  (wire (path TOP 7 12100 13075 12100 13002.5) (net GND) (type protect) (attr
    fanout))
  (via VIA 12100 13075 (net GND) (type protect) (attr fanout))
  (wire (path TOP 7 10975 13175 10975 13126) (net GND) (type protect) (attr
    fanout))
  (via VIA 10975 13175 (net GND) (type protect) (attr fanout))
  (wire (path TOP 7 12250 8174 12250 8150 12202.5 8102.5) (net GND) (type
    protect) (attr fanout))
  (wire (path TOP 7 12150 8102.5 12202.5 8102.5) (net GND) (type protect)
   (attr fanout))
  (wire (path TOP 7 12050 8102.5 12050 8003.8) (net GND) (type protect) (attr
    fanout))
  (wire (path TOP 7 11950 7939.4 11985.6 7939.4 12050 8003.8) (net GND) (type
    protect) (attr fanout))
  (wire (path TOP 7 11624 8449 11575 8449) (net GND) (type protect) (attr
    fanout))
  (via VIA 11624 8449 (net GND) (type protect) (attr fanout))
  (wire (path TOP 7 10975 12600 10975 12551) (net GND) (type protect) (attr
    fanout))
  (via VIA 10975 12600 (net GND) (type protect) (attr fanout))
  (wire (path TOP 7 11725 13101 11725 13150) (net GND) (type protect) (attr
    fanout))
  (wire (path TOP 7 11850 13197.5 11772.5 13197.5 11725 13150) (net GND) (type
    protect) (attr fanout))
  (wire (path TOP 7 12200 13197.5 12200 13250) (net GND) (type protect) (attr
    fanout))
  (via VIA 12200 13250 (net GND) (type protect) (attr fanout))
  (wire (path TOP 7 11850 13002.5 11850 12950) (net GND) (type protect) (attr
    fanout))
  (via VIA 11850 12950 (net GND) (type protect) (attr fanout))
  (wire (path TOP 7 11225 12402.5 11225 12475) (net GND) (type protect) (attr
    fanout))
  (via VIA 11225 12475 (net GND) (type protect) (attr fanout))
  (wire (path TOP 7 12150 13197.5 12150 13185) (net DGT_TTL))
  (wire (path TOP 7 11425 13002.5 11425 12925) (net DGT_TTL))
  (via VIA 11425 12925 (net DGT_TTL))
  (wire (path BOTTOM 7 12150 13125 11775 13125 11575 12925 11425 12925) (net
    DGT_TTL))
  (via VIA 12150 13125 (net DGT_TTL))
  (wire (path TOP 7 12150 13125 12150 13185) (net DGT_TTL))
  (wire (path TOP 7 12050 12470 12050 12550 11972.9 12627.1 11969.4 12627.1
    11925 12671.5 11925 12750 11975 12800 11975 13075 12064 13164 12116.1
    13164 12118.5 13166.4 12131.4 13166.4 12150 13185) (net DGT_TTL))
  (wire (path TOP 7 11930 12200 12025 12200 12075 12250 12075 12375 12050
    12400 12050 12470) (net DGT_TTL))
  (wire (path TOP 7 11900 13002.5 11900 12430 11898.9 12428.9 11898.9 12418.6
    11917.5 12400) (net DDGT_TTL))
  (wire (path TOP 7 11917.5 12400 11930 12400) (net DDGT_TTL))
  (wire (path TOP 7 11917.5 12400 11725 12400 11650 12325 11150 12325 11125
    12350 11125 12402.5) (net DDGT_TTL))
  (wire (path BOTTOM 7 11375 13125 11375 12775 11275 12675) (net DDGT_BITS))
  (wire (path TOP 7 11375 13197.5 11375 13125) (net DDGT_BITS))
  (via VIA 11375 13125 (net DDGT_BITS))
  (via VIA 11275 12675 (net DDGT_BITS))
  (wire (path TOP 7 11275 12675 11275 12597.5) (net DDGT_BITS))
  (wire (path TOP 7 3277.5 13200 3311 13200 3311 13099.5) (net CNTRL_RAW<7>))
  (wire (path TOP 7 3311 13099.5 2703 13099.5) (net CNTRL_RAW<7>))
  (wire (path TOP 7 2650 12800 2650 13099.5 2703 13099.5) (net CNTRL_RAW<7>))
  (wire (path TOP 7 2703 13099.5 2703 13261.6 2662 13261.6) (net CNTRL_RAW<7>)
   )
  (wire (path TOP 7 3625 12800 3625 12936.5 3311 12936.5 3311 13099.5) (net
    CNTRL_RAW<7>))
  (wire (path TOP 7 3277.5 13250 3244 13250 3244 13229 3625 13229) (net
    CNTRL_RAW<6>))
  (wire (path BOTTOM 7 3625 13229 3625 13602.5 2723.5 13602.5 2723.5 13287.2)
   (net CNTRL_RAW<6>))
  (wire (path BOTTOM 7 3625 13050 3625 13229) (net CNTRL_RAW<6>))
  (wire (path BOTTOM 7 2723.5 13287.2 2700 13287.2 2700 12946.5) (net
    CNTRL_RAW<6>))
  (wire (path TOP 7 2662 13287.2 2723.5 13287.2) (net CNTRL_RAW<6>))
  (via VIA 2723.5 13287.2 (net CNTRL_RAW<6>))
  (wire (path TOP 7 2700 12800 2700 12946.5) (net CNTRL_RAW<6>))
  (via VIA 2700 12946.5 (net CNTRL_RAW<6>))
  (via VIA 3625 13229 (net CNTRL_RAW<6>))
  (wire (path TOP 7 2750 12800 2750 12885 2820.5 12885) (net CNTRL_RAW<5>))
  (wire (path BOTTOM 7 2820.5 13312.8 2820.5 12885) (net CNTRL_RAW<5>))
  (via VIA 2820.5 13312.8 (net CNTRL_RAW<5>))
  (wire (path TOP 7 2820.5 13312.8 2820.5 13181.4 3190 13181.4 3190 13300
    3277.5 13300) (net CNTRL_RAW<5>))
  (wire (path TOP 7 2662 13312.8 2820.5 13312.8) (net CNTRL_RAW<5>))
  (wire (path TOP 7 2550 13550 2497.5 13550 2497.5 13261.5 2602.5 13261.5
    2602.5 13312.8 2662 13312.8) (net CNTRL_RAW<5>))
  (via VIA 2820.5 12885 (net CNTRL_RAW<5>))
  (wire (path TOP 7 3277.5 13350 3184.5 13350) (net CNTRL_RAW<4>))
  (via VIA 3184.5 13350 (net CNTRL_RAW<4>))
  (wire (path TOP 7 2800 12800 2800 12842) (net CNTRL_RAW<4>))
  (wire (path TOP 7 2662 13338.4 2588.5 13338.4 2588.5 13300 2550 13300) (net
    CNTRL_RAW<4>))
  (wire (path BOTTOM 7 2779.5 12842 2800 12842) (net CNTRL_RAW<4>))
  (wire (path BOTTOM 7 3184.5 13350 3008 13350 3008 12807.5 2779.5 12807.5
    2779.5 12842) (net CNTRL_RAW<4>))
  (wire (path BOTTOM 7 2779.5 12842 2550 12842 2550 13300) (net CNTRL_RAW<4>))
  (via VIA 2800 12842 (net CNTRL_RAW<4>))
  (wire (path BOTTOM 7 2800 13550 2800 13338.4 2850 13338.4) (net CNTRL_RAW<3>
    ))
  (wire (path TOP 7 3472.5 13400 3506 13400 3506 13485 2800 13485 2800 13550)
   (net CNTRL_RAW<3>))
  (wire (path BOTTOM 7 2850 13338.4 2850 12842) (net CNTRL_RAW<3>))
  (wire (path TOP 7 2938 13338.4 2850 13338.4) (net CNTRL_RAW<3>))
  (via VIA 2850 13338.4 (net CNTRL_RAW<3>))
  (wire (path TOP 7 2850 12800 2850 12842) (net CNTRL_RAW<3>))
  (via VIA 2850 12842 (net CNTRL_RAW<3>))
  (wire (path TOP 7 2900 12800 2900 12842) (net CNTRL_RAW<2>))
  (via VIA 2900 12842 (net CNTRL_RAW<2>))
  (wire (path BOTTOM 7 2900 13312.8 2871 13312.8) (net CNTRL_RAW<2>))
  (wire (path BOTTOM 7 2900 12842 2900 13312.8) (net CNTRL_RAW<2>))
  (wire (path BOTTOM 7 2900 13312.8 2900 13364 3050 13364 3050 13550) (net
    CNTRL_RAW<2>))
  (wire (path TOP 7 3472.5 13350 3548 13350 3548 13550 3050 13550) (net
    CNTRL_RAW<2>))
  (wire (path TOP 7 2938 13312.8 2871 13312.8) (net CNTRL_RAW<2>))
  (via VIA 2871 13312.8 (net CNTRL_RAW<2>))
  (wire (path BOTTOM 7 2987.5 12852.5 2987.5 13287.2) (net CNTRL_RAW<1>))
  (via VIA 2987.5 12852.5 (net CNTRL_RAW<1>))
  (wire (path TOP 7 2987.5 12852.5 2950 12852.5 2950 12800) (net CNTRL_RAW<1>)
   )
  (wire (path TOP 7 3375 12800 3375 12852.5 2987.5 12852.5) (net CNTRL_RAW<1>)
   )
  (wire (path TOP 7 3472.5 13300 3677.5 13300 3677.5 12747.5 3375 12747.5 3375
    12800) (net CNTRL_RAW<1>))
  (wire (path TOP 7 2938 13287.2 2987.5 13287.2) (net CNTRL_RAW<1>))
  (via VIA 2987.5 13287.2 (net CNTRL_RAW<1>))
  (wire (path TOP 7 3472.5 13250 3319.5 13250) (net CNTRL_RAW<0>))
  (wire (path TOP 7 2938 13261.6 3011.5 13261.6 3011.5 13300 3050 13300) (net
    CNTRL_RAW<0>))
  (wire (path BOTTOM 7 3070.5 13250 3319.5 13250) (net CNTRL_RAW<0>))
  (wire (path BOTTOM 7 3070.5 13250 3070.5 12724 3000 12724) (net CNTRL_RAW<0>
    ))
  (wire (path BOTTOM 7 3050 13300 3050 13250 3070.5 13250) (net CNTRL_RAW<0>))
  (wire (path TOP 7 3000 12800 3000 12724) (net CNTRL_RAW<0>))
  (via VIA 3000 12724 (net CNTRL_RAW<0>))
  (via VIA 3319.5 13250 (net CNTRL_RAW<0>))
  (wire (path TOP 7 4000 10770 4000 10803.6 4096.4 10900) (net Orphan_net)
   (type route)))
 (colors
  (color 16 color16 149 0 74)
  (color 17 color17 255 255 0)
  (color 18 color18 88 88 88)
  (color 19 color19 135 113 95)
  (color 20 color20 172 94 64)
  (color 21 color21 216 5 21)
  (color 22 color22 226 128 18)
  (color 23 color23 181 181 0)
  (color 24 color24 99 139 58)
  (color 25 color25 0 162 0)
  (color 26 color26 0 170 123)
  (color 27 color27 0 151 183)
  (color 28 color28 0 112 223)
  (color 29 color29 0 0 227)
  (color 30 color30 141 0 217)
  (color 31 color31 191 0 191)
  (color 32 color32 215 0 107)
  (color 33 color33 0 255 0)
  (color 34 color34 131 131 131)
  (color 35 color35 156 134 114)
  (color 36 color36 202 133 106)
  (color 37 color37 252 78 90)
  (color 38 color38 239 155 63)
  (color 39 color39 215 215 0)
  (color 40 color40 129 180 78)
  (color 41 color41 0 221 0)
  (color 42 color42 0 215 155)
  (color 43 color43 1 192 233)
  (color 44 color44 51 152 255)
  (color 45 color45 100 100 255)
  (color 46 color46 189 66 255)
  (color 47 color47 242 0 242)
  (color 48 color48 255 51 153)
  (color 49 color49 0 0 255)
  (color 50 color50 172 172 172)
  (color 51 color51 169 149 131)
  (color 52 color52 216 160 139)
  (color 53 color53 252 122 132)
  (color 54 color54 242 176 104)
  (color 55 color55 240 240 0)
  (color 56 color56 157 197 118)
  (color 57 color57 38 255 38)
  (color 58 color58 0 244 177)
  (color 59 color59 17 214 255)
  (color 60 color60 98 176 254)
  (color 61 color61 130 130 255)
  (color 62 color62 206 115 255)
  (color 63 color63 255 111 255)
  (color 64 color64 255 119 187)
  (color 65 color65 255 0 255)
  (color 66 color66 217 217 217)
  (color 67 color67 186 169 154)
  (color 68 color68 231 182 169)
  (color 69 color69 253 162 168)
  (color 70 color70 247 199 147)
  (color 71 color71 255 255 140)
  (color 72 color72 192 218 167)
  (color 73 color73 138 255 138)
  (color 74 color74 117 255 217)
  (color 75 color75 145 236 255)
  (color 76 color76 151 203 255)
  (color 77 color77 176 176 255)
  (color 78 color78 223 164 255)
  (color 79 color79 255 168 255)
  (color 80 color80 255 176 216)
  (color 81 color81 0 255 255)
  (color 82 color82 255 255 255)
  (color 83 color83 202 189 170)
  (color 84 color84 235 199 190)
  (color 85 color85 254 197 201)
  (color 86 color86 251 216 181)
  (color 87 color87 255 255 187)
  (color 88 color88 213 231 194)
  (color 89 color89 189 255 189)
  (color 90 color90 176 255 230)
  (color 91 color91 185 241 255)
  (color 92 color92 191 223 255)
  (color 93 color93 198 198 255)
  (color 94 color94 233 191 255)
  (color 95 color95 255 198 255)
  (color 96 color96 255 198 255)
  (color 97 color97 255 0 0)
  (color 98 color98 250 120 120)
  (color 0 background 170 210 255)
  (color 1 blue 0 0 255)
  (color 2 green 0 255 0)
  (color 3 violet 175 0 175)
  (color 4 red 255 0 0)
  (color 5 magenta 125 0 125)
  (color 6 white 255 255 255)
  (color 7 lgtgray 180 180 180)
  (color 8 drkgray 120 120 120)
  (color 9 drkblue 0 0 170)
  (color 10 drkgreen 0 170 0)
  (color 11 coral 255 127 0)
  (color 12 drkred 170 0 0)
  (color 13 lgtmgnta 255 0 255)
  (color 14 yellow 255 255 0)
  (color 15 black 0 0 0)
  (set_color background black)
  (set_color via drkgreen)
  (set_color thru drkgray)
  (set_color select color82)
  (set_color highlight color58)
  (set_color antipad white)
  (set_color guide color59)
  (set_color histogram grid color82)
  (set_color histogram segment red)
  (set_color histogram peak red)
  (set_color grid via color82)
  (set_color grid wiring color82)
  (set_color grid place color82)
  (set_color grid manuf color82)
  (set_color grid major route color82)
  (set_color grid major place color82)
  (set_color error clearance yellow)
  (set_color error length yellow)
  (set_color error crosstalk white)
  (set_color error balance white)
  (set_color error placement white)
  (set_color routability min green)
  (set_color routability max red)
  (set_color iroute target white)
  (set_color testpoint color24)
  (set_color protect white)
  (set_color fix component lgtmgnta)
  (set_color component front color74)
  (set_color component back magenta)
  (set_color site white)
  (set_color ruler drkgray)
  (set_color rowcolumn white)
  (set_color viakeepouts color35)
  (set_color signal 1 color57)
  (set_color power 1 color24)
  (set_color power 2 color24)
  (set_color power 3 color24)
  (set_color power 4 color24)
  (set_color power 5 color24)
  (set_color signal 2 color17)))
