Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,1887
design__instance__area,40885.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,1
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.00521607743576169
power__switching__total,0.0017886962741613388
power__leakage__total,1.7529775675484416E-7
power__total,0.007004948798567057
clock__skew__worst_hold__corner:nom_tt_025C_3v30,6.899160993334331
clock__skew__worst_setup__corner:nom_tt_025C_3v30,7.399161048845484
timing__hold__ws__corner:nom_tt_025C_3v30,0.8795475707819934
timing__setup__ws__corner:nom_tt_025C_3v30,3.7688431220404923
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.879548
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,3.768843
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,0
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,1
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,10.00015831780779
clock__skew__worst_setup__corner:nom_ss_125C_3v00,10.500158373318943
timing__hold__ws__corner:nom_ss_125C_3v00,2.096636479331699
timing__setup__ws__corner:nom_ss_125C_3v00,-12.036679549324935
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-168.47552807482103
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-12.036679549324935
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.096637
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,29
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-12.036679
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,28
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,1
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,5.574767472107589
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,6.074767527618741
timing__hold__ws__corner:nom_ff_n40C_3v60,0.3851047922889236
timing__setup__ws__corner:nom_ff_n40C_3v60,7.815005752620765
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.385105
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,16.448170
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,1
clock__skew__worst_hold,10.118176805020074
clock__skew__worst_setup,6.045254690165056
timing__hold__ws,0.3851011285528387
timing__setup__ws,-12.059271256247364
timing__hold__tns,0.0
timing__setup__tns,-169.17828328207247
timing__hold__wns,0
timing__setup__wns,-12.059271256247364
timing__hold_vio__count,0
timing__hold_r2r__ws,0.385101
timing__hold_r2r_vio__count,0
timing__setup_vio__count,87
timing__setup_r2r__ws,-12.059271
timing__setup_r2r_vio__count,84
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1887
design__instance__area__stdcell,40885.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.786761
design__instance__utilization__stdcell,0.786761
design__instance__count__class:tie_cell,60
design__instance__count__class:buffer,13
design__instance__count__class:inverter,328
design__instance__count__class:sequential_cell,256
design__instance__count__class:multi_input_combinational_cell,693
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,34176.8
design__violations,0
design__instance__count__class:timing_repair_buffer,95
design__instance__count__class:clock_buffer,12
design__instance__count__class:clock_inverter,4
design__instance__count__setup_buffer,27
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1473
route__net__special,2
route__drc_errors__iter:1,75
route__wirelength__iter:1,35793
route__drc_errors__iter:2,21
route__wirelength__iter:2,35526
route__drc_errors__iter:3,8
route__wirelength__iter:3,35417
route__drc_errors__iter:4,0
route__wirelength__iter:4,35403
route__drc_errors,0
route__wirelength,35403
route__vias,6735
route__vias__singlecut,6735
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,497.99
design__instance__count__class:fill_cell,1280
timing__unannotated_net__count__corner:nom_tt_025C_3v30,1437
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,1437
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,1437
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,1
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,6.849677907638101
clock__skew__worst_setup__corner:min_tt_025C_3v30,7.349677963149254
timing__hold__ws__corner:min_tt_025C_3v30,0.8795429078451581
timing__setup__ws__corner:min_tt_025C_3v30,3.776685737708249
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.879543
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,3.776686
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,1437
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,0
design__max_fanout_violation__count__corner:min_ss_125C_3v00,1
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,9.90410981260656
clock__skew__worst_setup__corner:min_ss_125C_3v00,10.404109868117713
timing__hold__ws__corner:min_ss_125C_3v00,2.0966216023427484
timing__setup__ws__corner:min_ss_125C_3v00,-12.03463496254496
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-168.3755831307824
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-12.03463496254496
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.096622
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,29
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-12.034635
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,28
timing__unannotated_net__count__corner:min_ss_125C_3v00,1437
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,1
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,5.545254634653903
clock__skew__worst_setup__corner:min_ff_n40C_3v60,6.045254690165056
timing__hold__ws__corner:min_ff_n40C_3v60,0.38510773438002205
timing__setup__ws__corner:min_ff_n40C_3v60,7.826051139760541
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.385108
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,16.448154
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,1437
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,1
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,6.960077156061502
clock__skew__worst_setup__corner:max_tt_025C_3v30,7.460077211572655
timing__hold__ws__corner:max_tt_025C_3v30,0.8795528998526623
timing__setup__ws__corner:max_tt_025C_3v30,3.7566768537033544
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.879553
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,3.756677
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,1437
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,0
design__max_fanout_violation__count__corner:max_ss_125C_3v00,1
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,10.118176805020074
clock__skew__worst_setup__corner:max_ss_125C_3v00,10.618176860531227
timing__hold__ws__corner:max_ss_125C_3v00,2.096654686989818
timing__setup__ws__corner:max_ss_125C_3v00,-12.059271256247364
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-169.17828328207247
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-12.059271256247364
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.096655
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,29
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-12.059271
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,28
timing__unannotated_net__count__corner:max_ss_125C_3v00,1437
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,1
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,5.611237411319546
clock__skew__worst_setup__corner:max_ff_n40C_3v60,6.111237466830699
timing__hold__ws__corner:max_ff_n40C_3v60,0.3851011285528387
timing__setup__ws__corner:max_ff_n40C_3v60,7.801981503905931
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.385101
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,16.448181
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,1437
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,1437
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29988
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29995
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000121398
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000161158
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000500424
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000161158
design_powergrid__voltage__worst,0.000161158
design_powergrid__voltage__worst__net:VPWR,3.29988
design_powergrid__drop__worst,0.000161158
design_powergrid__drop__worst__net:VPWR,0.000121398
design_powergrid__voltage__worst__net:VGND,0.000161158
design_powergrid__drop__worst__net:VGND,0.000161158
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000049700000000000001880266775611261209633084945380687713623046875
ir__drop__worst,0.000121000000000000000241993924898764589670463465154170989990234375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
