	component bsp_top_pr_region_controller_0 is
		port (
			clock_clk                      : in  std_logic                     := 'X';             -- clk
			reset_reset                    : in  std_logic                     := 'X';             -- reset
			pr_handshake_start_req         : out std_logic;                                        -- start_req
			pr_handshake_start_ack         : in  std_logic                     := 'X';             -- start_ack
			pr_handshake_stop_req          : out std_logic;                                        -- stop_req
			pr_handshake_stop_ack          : in  std_logic                     := 'X';             -- stop_ack
			reset_source_reset             : out std_logic;                                        -- reset
			bridge_freeze0_freeze          : out std_logic;                                        -- freeze
			bridge_freeze0_illegal_request : in  std_logic                     := 'X';             -- illegal_request
			bridge_freeze1_freeze          : out std_logic;                                        -- freeze
			bridge_freeze1_illegal_request : in  std_logic                     := 'X';             -- illegal_request
			avl_csr_read                   : in  std_logic                     := 'X';             -- read
			avl_csr_write                  : in  std_logic                     := 'X';             -- write
			avl_csr_address                : in  std_logic_vector(1 downto 0)  := (others => 'X'); -- address
			avl_csr_writedata              : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			avl_csr_readdata               : out std_logic_vector(31 downto 0)                     -- readdata
		);
	end component bsp_top_pr_region_controller_0;

