\addvspace {10\p@ }
\contentsline {figure}{\numberline {1.1}{\ignorespaces Design Flow}}{3}
\addvspace {10\p@ }
\contentsline {figure}{\numberline {2.1}{\ignorespaces Sorce Follower}}{5}
\contentsline {figure}{\numberline {2.2}{\ignorespaces ISFET readout circuit in \cite {SF1}}}{6}
\contentsline {figure}{\numberline {2.3}{\ignorespaces Sorce Follower with parasitic capacitance}}{7}
\contentsline {figure}{\numberline {2.4}{\ignorespaces (a) Schematic of \cite {Juv1}}}{9}
\contentsline {figure}{\numberline {2.5}{\ignorespaces (b) Schematic of \cite {Juv2}}}{9}
\contentsline {figure}{\numberline {2.6}{\ignorespaces Draw mos with (Cgd + Cd) and rds is modeled by Rnw and Cnw}}{9}
\contentsline {figure}{\numberline {2.7}{\ignorespaces (b) Block diagram of the lock-in amplifier in \cite {Jlockin}}}{10}
\addvspace {10\p@ }
\contentsline {figure}{\numberline {3.1}{\ignorespaces Nanowire Structure}}{13}
\contentsline {figure}{\numberline {3.2}{\ignorespaces }}{14}
\contentsline {figure}{\numberline {3.3}{\ignorespaces }}{15}
\contentsline {figure}{\numberline {3.4}{\ignorespaces Id-transconductance with Vds variance}}{16}
\contentsline {figure}{\numberline {3.5}{\ignorespaces Distinct element with a line idicate they have same transconductance}}{17}
\addvspace {10\p@ }
\addvspace {10\p@ }
\addvspace {10\p@ }
