// Seed: 1517666427
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_7 :
  assert property (@(posedge 1 or posedge 1) 1)
    #1 begin
      begin
        id_4 <= 1'd0;
      end
    end
  tri1 id_8 = 1;
  supply1 id_9, id_10;
  module_0(
      id_7, id_6, id_5, id_9
  );
  assign id_9 = id_8;
  always id_9 += id_7;
endmodule
