# Title - Basic_Verilog
# Author - Harshad Patil

This repository is for basic Verilog codes. Just for study purpose.
Basic codes are developed and kept in this repository.
Also, git and gitub related learnings will be exercised.