Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/a/Documents/EG3205_Work/Assignment_2_solution/master/ --output-directory=C:/Users/a/Documents/EG3205_Work/Assignment_2_solution/master/master/ --report-file=bsf:C:/Users/a/Documents/EG3205_Work/Assignment_2_solution/master/master.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16U484C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/a/Documents/EG3205_Work/Assignment_2_solution/master/master.qsys
Progress: Loading master/master.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_0
Progress: Adding spi_0 [altera_avalon_spi 13.1]
Progress: Parameterizing module spi_0
Progress: Adding timer_0 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_0
Progress: Adding pio_2 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_2
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding pio_4 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_4
Progress: Adding pio_5 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_5
Progress: Adding pio_1 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/a/Documents/EG3205_Work/Assignment_2_solution/master/ --output-directory=C:/Users/a/Documents/EG3205_Work/Assignment_2_solution/master/master/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:C:/Users/a/Documents/EG3205_Work/Assignment_2_solution/master/master.html --report-file=sopcinfo:C:/Users/a/Documents/EG3205_Work/Assignment_2_solution/master/master.sopcinfo --report-file=cmp:C:/Users/a/Documents/EG3205_Work/Assignment_2_solution/master/master.cmp --report-file=qip:C:/Users/a/Documents/EG3205_Work/Assignment_2_solution/master/master/synthesis/master.qip --report-file=svd --report-file=regmap:C:/Users/a/Documents/EG3205_Work/Assignment_2_solution/master/master/synthesis/master.regmap --report-file=debuginfo:C:/Users/a/Documents/EG3205_Work/Assignment_2_solution/master/master/synthesis/master.debuginfo --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16U484C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/a/Documents/EG3205_Work/Assignment_2_solution/master/master.qsys --language=VERILOG
Progress: Loading master/master.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_0
Progress: Adding spi_0 [altera_avalon_spi 13.1]
Progress: Parameterizing module spi_0
Progress: Adding timer_0 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_0
Progress: Adding pio_2 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_2
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding pio_4 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_4
Progress: Adding pio_5 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_5
Progress: Adding pio_1 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: master: Generating master "master" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 11 modules, 47 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 11 modules, 42 connections
Info: merlin_translator_transform: After transform: 23 modules, 90 connections
Info: merlin_domain_transform: After transform: 46 modules, 246 connections
Info: merlin_router_transform: After transform: 58 modules, 294 connections
Info: merlin_network_to_switch_transform: After transform: 81 modules, 354 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 83 modules, 436 connections
Info: merlin_hierarchy_transform: After transform: 12 modules, 50 connections
Info: merlin_mm_transform: After transform: 12 modules, 50 connections
Info: merlin_interrupt_mapper_transform: After transform: 13 modules, 54 connections
Info: reset_adaptation_transform: After transform: 15 modules, 56 connections
Info: nios2_qsys_0: Starting RTL generation for module 'master_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=master_nios2_qsys_0 --dir=C:/Users/a/AppData/Local/Temp/alt7879_3502256258739501926.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/a/AppData/Local/Temp/alt7879_3502256258739501926.dir/0001_nios2_qsys_0_gen//master_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2018.12.14 12:07:48 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2018.12.14 12:07:48 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2018.12.14 12:07:51 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2018.12.14 12:07:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2018.12.14 12:07:51 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2018.12.14 12:07:51 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2018.12.14 12:07:51 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2018.12.14 12:07:51 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2018.12.14 12:07:51 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2018.12.14 12:07:53 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2018.12.14 12:07:53 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2018.12.14 12:07:55 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'master_nios2_qsys_0'
Info: nios2_qsys_0: "master" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'master_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=master_onchip_memory2_0 --dir=C:/Users/a/AppData/Local/Temp/alt7879_3502256258739501926.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/a/AppData/Local/Temp/alt7879_3502256258739501926.dir/0002_onchip_memory2_0_gen//master_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'master_onchip_memory2_0'
Info: onchip_memory2_0: "master" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'master_pio_0'
Info: pio_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=master_pio_0 --dir=C:/Users/a/AppData/Local/Temp/alt7879_3502256258739501926.dir/0003_pio_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/a/AppData/Local/Temp/alt7879_3502256258739501926.dir/0003_pio_0_gen//master_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'master_pio_0'
Info: pio_0: "master" instantiated altera_avalon_pio "pio_0"
Info: spi_0: Starting RTL generation for module 'master_spi_0'
Info: spi_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=master_spi_0 --dir=C:/Users/a/AppData/Local/Temp/alt7879_3502256258739501926.dir/0004_spi_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/a/AppData/Local/Temp/alt7879_3502256258739501926.dir/0004_spi_0_gen//master_spi_0_component_configuration.pl  --do_build_sim=0  ]
Info: spi_0: Done RTL generation for module 'master_spi_0'
Info: spi_0: "master" instantiated altera_avalon_spi "spi_0"
Info: timer_0: Starting RTL generation for module 'master_timer_0'
Info: timer_0:   Generation command is [exec C:/altera/13.1/quartus/bin//perl/bin/perl.exe -I C:/altera/13.1/quartus/bin//perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=master_timer_0 --dir=C:/Users/a/AppData/Local/Temp/alt7879_3502256258739501926.dir/0005_timer_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/a/AppData/Local/Temp/alt7879_3502256258739501926.dir/0005_timer_0_gen//master_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'master_timer_0'
Info: timer_0: "master" instantiated altera_avalon_timer "timer_0"
Info: pio_2: Starting RTL generation for module 'master_pio_2'
Info: pio_2:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=master_pio_2 --dir=C:/Users/a/AppData/Local/Temp/alt7879_3502256258739501926.dir/0006_pio_2_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/a/AppData/Local/Temp/alt7879_3502256258739501926.dir/0006_pio_2_gen//master_pio_2_component_configuration.pl  --do_build_sim=0  ]
Info: pio_2: Done RTL generation for module 'master_pio_2'
Info: pio_2: "master" instantiated altera_avalon_pio "pio_2"
Info: jtag_uart_0: Starting RTL generation for module 'master_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=master_jtag_uart_0 --dir=C:/Users/a/AppData/Local/Temp/alt7879_3502256258739501926.dir/0007_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/a/AppData/Local/Temp/alt7879_3502256258739501926.dir/0007_jtag_uart_0_gen//master_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'master_jtag_uart_0'
Info: jtag_uart_0: "master" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: pio_4: Starting RTL generation for module 'master_pio_4'
Info: pio_4:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=master_pio_4 --dir=C:/Users/a/AppData/Local/Temp/alt7879_3502256258739501926.dir/0008_pio_4_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/a/AppData/Local/Temp/alt7879_3502256258739501926.dir/0008_pio_4_gen//master_pio_4_component_configuration.pl  --do_build_sim=0  ]
Info: pio_4: Done RTL generation for module 'master_pio_4'
Info: pio_4: "master" instantiated altera_avalon_pio "pio_4"
Info: pio_1: Starting RTL generation for module 'master_pio_1'
Info: pio_1:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=master_pio_1 --dir=C:/Users/a/AppData/Local/Temp/alt7879_3502256258739501926.dir/0009_pio_1_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/a/AppData/Local/Temp/alt7879_3502256258739501926.dir/0009_pio_1_gen//master_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info: pio_1: Done RTL generation for module 'master_pio_1'
Info: pio_1: "master" instantiated altera_avalon_pio "pio_1"
Info: pipeline_bridge_swap_transform: After transform: 72 modules, 243 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 72 modules, 243 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 72 modules, 243 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 72 modules, 243 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 72 modules, 243 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 72 modules, 243 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 72 modules, 243 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 72 modules, 243 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 72 modules, 243 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 72 modules, 243 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 72 modules, 243 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 72 modules, 243 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 72 modules, 243 connections
Info: mm_interconnect_0: "master" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "master" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "master" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file C:/Users/a/Documents/EG3205_Work/Assignment_2_solution/master/master/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/a/Documents/EG3205_Work/Assignment_2_solution/master/master/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/a/Documents/EG3205_Work/Assignment_2_solution/master/master/synthesis/submodules/altera_merlin_arbitrator.sv
Info: master: Done "master" with 29 modules, 43 files, 1097214 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
