['text':' Copyright 2015, ARM Limited','line_number':1,'multiline':False]['text':' All rights reserved.','line_number':2,'multiline':False]['text':'','line_number':3,'multiline':False]['text':' Redistribution and use in source and binary forms, with or without','line_number':4,'multiline':False]['text':' modification, are permitted provided that the following conditions are met:','line_number':5,'multiline':False]['text':'','line_number':6,'multiline':False]['text':'   * Redistributions of source code must retain the above copyright notice,','line_number':7,'multiline':False]['text':'     this list of conditions and the following disclaimer.','line_number':8,'multiline':False]['text':'   * Redistributions in binary form must reproduce the above copyright notice,','line_number':9,'multiline':False]['text':'     this list of conditions and the following disclaimer in the documentation','line_number':10,'multiline':False]['text':'     and/or other materials provided with the distribution.','line_number':11,'multiline':False]['text':'   * Neither the name of ARM Limited nor the names of its contributors may be','line_number':12,'multiline':False]['text':'     used to endorse or promote products derived from this software without','line_number':13,'multiline':False]['text':'     specific prior written permission.','line_number':14,'multiline':False]['text':'','line_number':15,'multiline':False]['text':' THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS CONTRIBUTORS "AS IS" AND','line_number':16,'multiline':False]['text':' ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED','line_number':17,'multiline':False]['text':' WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE','line_number':18,'multiline':False]['text':' DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE','line_number':19,'multiline':False]['text':' FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL','line_number':20,'multiline':False]['text':' DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR','line_number':21,'multiline':False]['text':' SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER','line_number':22,'multiline':False]['text':' CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,','line_number':23,'multiline':False]['text':' OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE','line_number':24,'multiline':False]['text':' OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.','line_number':25,'multiline':False]['text':' Logical immediates can't encode zero, so a return value of zero is used to','line_number':102,'multiline':False]['text':' indicate a failure case. Specifically, where the constraints on imm_s are','line_number':103,'multiline':False]['text':' not met.','line_number':104,'multiline':False]['text':' An integer is constructed from the n, imm_s and imm_r bits according to','line_number':111,'multiline':False]['text':' the following table:','line_number':112,'multiline':False]['text':'','line_number':113,'multiline':False]['text':'  N   imms    immr    size        S             R','line_number':114,'multiline':False]['text':'  1  ssssss  rrrrrr    64    UInt(ssssss)  UInt(rrrrrr)','line_number':115,'multiline':False]['text':'  0  0sssss  xrrrrr    32    UInt(sssss)   UInt(rrrrr)','line_number':116,'multiline':False]['text':'  0  10ssss  xxrrrr    16    UInt(ssss)    UInt(rrrr)','line_number':117,'multiline':False]['text':'  0  110sss  xxxrrr     8    UInt(sss)     UInt(rrr)','line_number':118,'multiline':False]['text':'  0  1110ss  xxxxrr     4    UInt(ss)      UInt(rr)','line_number':119,'multiline':False]['text':'  0  11110s  xxxxxr     2    UInt(s)       UInt(r)','line_number':120,'multiline':False]['text':' (s bits must not be all set)','line_number':121,'multiline':False]['text':'','line_number':122,'multiline':False]['text':' A pattern is constructed of size bits, where the least significant S+1','line_number':123,'multiline':False]['text':' bits are set. The pattern is rotated right by R, and repeated across a','line_number':124,'multiline':False]['text':' 32 or 64-bit value, depending on destination register width.','line_number':125,'multiline':False]['text':'','line_number':126,'multiline':False]['text':'   Imm8: abcdefgh (8 bits)','line_number':162,'multiline':False]['text':' Single: aBbb.bbbc.defg.h000.0000.0000.0000.0000 (32 bits)','line_number':163,'multiline':False]['text':' where B is b ^ 1','line_number':164,'multiline':False]['text':'   Imm8: abcdefgh (8 bits)','line_number':181,'multiline':False]['text':' Double: aBbb.bbbb.bbcd.efgh.0000.0000.0000.0000','line_number':182,'multiline':False]['text':'         0000.0000.0000.0000.0000.0000.0000.0000 (64 bits)','line_number':183,'multiline':False]['text':' where B is b ^ 1','line_number':184,'multiline':False]['text':' Vector register memory operations encode the access size in the "size"','line_number':214,'multiline':False]['text':' and "opc" fields.','line_number':215,'multiline':False]['text':' Branches encode a pc-relative two's complement number of 32-bit','line_number':284,'multiline':False]['text':' instructions. Compute the number of bytes corresponding to the largest','line_number':285,'multiline':False]['text':' positive number of instructions that can be encoded.','line_number':286,'multiline':False]['text':' ADR and ADRP.','line_number':319,'multiline':False]['text':' All PC-relative branches.','line_number':328,'multiline':False]['text':' Relative branch offsets are instruction-size-aligned.','line_number':330,'multiline':False]['text':' Does 'vform' indicate a vector format or a scalar format?','line_number':615,'multiline':False]['text':' namespace vixl','line_number':641,'multiline':False]