// Seed: 968372831
module module_0;
  wire id_1 = id_1;
  assign module_2.id_1 = 0;
  wire id_2 = id_1;
  assign module_1.id_4 = 0;
  id_3 :
  assert property (@(posedge id_2 or negedge -1) id_1 - id_3)
  else id_3 = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output wire id_3,
    input tri0 id_4
);
  assign id_3 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd36,
    parameter id_1 = 32'd60
) (
    input tri0 _id_0,
    input wire _id_1
);
  logic id_3;
  module_0 modCall_1 ();
  wire [-1 : id_1  ==  id_0] id_4;
endmodule
