Example VHDL project (using [my VHDL workbench]).

Describes (and tests) a ripple-carry adder with sign extension.

[my VHDL workbench]: https://github.com/giucal/vhdl-workbench
