// Seed: 366364239
module module_0 (
    output tri0 id_0,
    input wor id_1,
    input wand id_2,
    input wand id_3,
    output wire id_4,
    input uwire id_5,
    input uwire id_6,
    output supply0 id_7
);
  logic [7:0] id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  assign module_1.type_0 = 0;
  assign id_7 = id_14[1'b0];
endmodule
module module_1 (
    input  wand id_0,
    input  tri1 id_1,
    input  wor  id_2,
    output wire id_3
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_1,
      id_3,
      id_2,
      id_1,
      id_3
  );
  integer id_7;
endmodule
