

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Fri Mar 26 13:53:21 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        filter2D
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         6|          4|          4|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      4|       0|    514|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    212|
|Register         |        -|      -|     523|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     523|    726|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_180_p2                     |     *    |      4|  0|  20|          31|          32|
    |c_fu_295_p2                         |     +    |      0|  0|  37|           1|          30|
    |indvar_flatten_next_fu_200_p2       |     +    |      0|  0|  70|          63|           1|
    |r2_fu_214_p2                        |     +    |      0|  0|  39|           1|          32|
    |tmp_23_i_i_fu_162_p2                |     +    |      0|  0|  39|          32|           2|
    |tmp_36_i_i_fu_168_p2                |     +    |      0|  0|  38|          31|           2|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage1_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io                  |    and   |      0|  0|   2|           1|           1|
    |out_stream_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |out_stream_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |out_stream_last_V_tm_fu_289_p2      |    and   |      0|  0|   2|           1|           1|
    |out_stream_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_195_p2          |   icmp   |      0|  0|  29|          63|          63|
    |out_stream_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_stream_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_stream_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_stream_user_V_tm_fu_278_p2      |   icmp   |      0|  0|  18|          32|           1|
    |tmp_40_i_i3_fu_225_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_40_i_i_mid1_fu_220_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_42_i_i_fu_190_p2                |   icmp   |      0|  0|  18|          31|          31|
    |tmp_53_i_i_fu_284_p2                |   icmp   |      0|  0|  18|          31|          31|
    |ap_block_pp0_stage1_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9                     |    or    |      0|  0|   2|           1|           1|
    |tmp_s_fu_254_p2                     |    or    |      0|  0|  30|          30|          30|
    |c_i_i_mid2_fu_206_p3                |  select  |      0|  0|  30|           1|          30|
    |tmp_20_mid2_v_fu_238_p3             |  select  |      0|  0|  32|           1|          32|
    |tmp_40_i_i_mid2_fu_230_p3           |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      4|  0| 514|         436|         403|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_c_i_i_phi_fu_155_p4           |   9|          2|   30|         60|
    |ap_phi_mux_indvar_flatten_phi_fu_133_p4  |   9|          2|   63|        126|
    |ap_phi_mux_r4_i_i_phi_fu_144_p4          |   9|          2|   32|         64|
    |c_i_i_reg_151                            |   9|          2|   30|         60|
    |col_packets_loc_blk_n                    |   9|          2|    1|          2|
    |g_img_1_data_stream_0_V_blk_n            |   9|          2|    1|          2|
    |indvar_flatten_reg_129                   |   9|          2|   63|        126|
    |out_stream_TDATA_blk_n                   |   9|          2|    1|          2|
    |out_stream_data_V_1_data_out             |   9|          2|   32|         64|
    |out_stream_data_V_1_state                |  15|          3|    2|          6|
    |out_stream_last_V_1_data_out             |   9|          2|    1|          2|
    |out_stream_last_V_1_state                |  15|          3|    2|          6|
    |out_stream_user_V_1_data_out             |   9|          2|    1|          2|
    |out_stream_user_V_1_state                |  15|          3|    2|          6|
    |r4_i_i_reg_140                           |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 212|         45|  296|        604|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   7|   0|    7|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |bound_reg_328                           |  63|   0|   63|          0|
    |c_i_i_mid2_reg_342                      |  30|   0|   30|          0|
    |c_i_i_reg_151                           |  30|   0|   30|          0|
    |c_reg_377                               |  30|   0|   30|          0|
    |col_packets_loc_read_reg_310            |  31|   0|   31|          0|
    |exitcond_flatten_reg_333                |   1|   0|    1|          0|
    |exitcond_flatten_reg_333_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_next_reg_337             |  63|   0|   63|          0|
    |indvar_flatten_reg_129                  |  63|   0|   63|          0|
    |out_stream_data_V_1_payload_A           |  32|   0|   32|          0|
    |out_stream_data_V_1_payload_B           |  32|   0|   32|          0|
    |out_stream_data_V_1_sel_rd              |   1|   0|    1|          0|
    |out_stream_data_V_1_sel_wr              |   1|   0|    1|          0|
    |out_stream_data_V_1_state               |   2|   0|    2|          0|
    |out_stream_last_V_1_payload_A           |   1|   0|    1|          0|
    |out_stream_last_V_1_payload_B           |   1|   0|    1|          0|
    |out_stream_last_V_1_sel_rd              |   1|   0|    1|          0|
    |out_stream_last_V_1_sel_wr              |   1|   0|    1|          0|
    |out_stream_last_V_1_state               |   2|   0|    2|          0|
    |out_stream_last_V_tm_reg_357            |   1|   0|    1|          0|
    |out_stream_user_V_1_payload_A           |   1|   0|    1|          0|
    |out_stream_user_V_1_payload_B           |   1|   0|    1|          0|
    |out_stream_user_V_1_sel_rd              |   1|   0|    1|          0|
    |out_stream_user_V_1_sel_wr              |   1|   0|    1|          0|
    |out_stream_user_V_1_state               |   2|   0|    2|          0|
    |out_stream_user_V_tm_reg_352            |   1|   0|    1|          0|
    |r4_i_i_reg_140                          |  32|   0|   32|          0|
    |tmp_1_reg_362                           |   8|   0|    8|          0|
    |tmp_20_mid2_v_reg_347                   |  32|   0|   32|          0|
    |tmp_2_reg_367                           |   8|   0|    8|          0|
    |tmp_36_i_i_reg_323                      |  31|   0|   31|          0|
    |tmp_3_reg_372                           |   8|   0|    8|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 523|   0|  523|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |       Loop_2_proc       | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |       Loop_2_proc       | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |       Loop_2_proc       | return value |
|ap_done                          | out |    1| ap_ctrl_hs |       Loop_2_proc       | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |       Loop_2_proc       | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |       Loop_2_proc       | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |       Loop_2_proc       | return value |
|rows                             |  in |   32|  ap_stable |           rows          |    scalar    |
|col_packets_loc_dout             |  in |   31|   ap_fifo  |     col_packets_loc     |    pointer   |
|col_packets_loc_empty_n          |  in |    1|   ap_fifo  |     col_packets_loc     |    pointer   |
|col_packets_loc_read             | out |    1|   ap_fifo  |     col_packets_loc     |    pointer   |
|out_stream_TDATA                 | out |   32|    axis    |    out_stream_data_V    |    pointer   |
|out_stream_TVALID                | out |    1|    axis    |    out_stream_data_V    |    pointer   |
|out_stream_TREADY                |  in |    1|    axis    |    out_stream_last_V    |    pointer   |
|out_stream_TLAST                 | out |    1|    axis    |    out_stream_last_V    |    pointer   |
|g_img_1_data_stream_0_V_dout     |  in |    8|   ap_fifo  | g_img_1_data_stream_0_V |    pointer   |
|g_img_1_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | g_img_1_data_stream_0_V |    pointer   |
|g_img_1_data_stream_0_V_read     | out |    1|   ap_fifo  | g_img_1_data_stream_0_V |    pointer   |
|out_stream_TUSER                 | out |    1|    axis    |    out_stream_user_V    |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------+--------------+

