/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Daire McNamara,<daire.mcnamara@microchip.com>
 * Copyright (C) 2020 Microchip Technology Inc.  All rights reserved.
 */

#ifndef _DT_BINDINGS_CLK_MICROCHIP_PFSOC_H_
#define _DT_BINDINGS_CLK_MICROCHIP_PFSOC_H_

#define CLK_CPU		0
#define CLK_AXI		1
#define CLK_AHB		2

#define CLK_ENVM	0
#define CLK_MAC0	1
#define CLK_MAC1	2
#define CLK_MMC		3
#define CLK_TIMER	4
#define CLK_MMUART0	5
#define CLK_MMUART1	6
#define CLK_MMUART2	7
#define CLK_MMUART3	8
#define CLK_MMUART4	9
#define CLK_SPI0	10
#define CLK_SPI1	11
#define CLK_I2C0	12
#define CLK_I2C1	13
#define CLK_CAN0	14
#define CLK_CAN1	15
#define CLK_USB		16
#define CLK_RESERVED	17
#define CLK_RTC		18
#define CLK_QSPI	19
#define CLK_GPIO0	20
#define CLK_GPIO1	21
#define CLK_GPIO2	22
#define CLK_DDRC	23
#define CLK_FIC0	24
#define CLK_FIC1	25
#define CLK_FIC2	26
#define CLK_FIC3	27
#define CLK_ATHENA	28
#define CLK_CFM		29

#endif	/* _DT_BINDINGS_CLK_MICROCHIP_PFSOC_H_ */