-- -------------------------------------------------------------
--
-- Generated Configuration for ent_a
--
-- Generated
--  by:  wig
--  on:  Tue Nov 29 13:29:43 2005
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -strip -nodelta ../sigport.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ent_a-RTL-CONF-c.vhd,v 1.3 2005/11/30 14:04:01 wig Exp $
-- $Date: 2005/11/30 14:04:01 $
-- $Log: ent_a-RTL-CONF-c.vhd,v $
-- Revision 1.3  2005/11/30 14:04:01  wig
-- Updated testcase references
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.71 2005/11/22 11:00:47 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.42 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/conf


--
-- Start of Generated Configuration ent_a_RTL_CONF / ent_a
--
configuration ent_a_RTL_CONF of ent_a is

	for rtl

			-- Generated Configuration
			for inst_aa : ent_aa
				use configuration work.ent_aa_RTL_CONF;
			end for;
			for inst_ab : ent_ab
				use configuration work.ent_ab_RTL_CONF;
			end for;
			for inst_ac : ent_ac
				use configuration work.ent_ac_RTL_CONF;
			end for;
			for inst_ad : ent_ad
				use configuration work.ent_ad_RTL_CONF;
			end for;
			for inst_ae : ent_ae
				use configuration work.ent_ae_RTL_CONF;
			end for;


	end for; 
end ent_a_RTL_CONF;
--
-- End of Generated Configuration ent_a_RTL_CONF
--


--
--!End of Configuration/ies
-- --------------------------------------------------------------
