Protel Design System Design Rule Check
PCB File : C:\repo\AAC9000\Akustikk_forsterkerkrets.PcbDoc
Date     : 28.03.2019
Time     : 22:00:51

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.4mm > 2.54mm) Pad Free-8(53.3mm,26.1mm) on Multi-Layer Actual Hole Size = 3.4mm
   Violation between Hole Size Constraint: (3.4mm > 2.54mm) Pad Free-7(105.5mm,59.1mm) on Multi-Layer Actual Hole Size = 3.4mm
   Violation between Hole Size Constraint: (3.4mm > 2.54mm) Pad Free-6(104.1mm,10.9mm) on Multi-Layer Actual Hole Size = 3.4mm
   Violation between Hole Size Constraint: (3.4mm > 2.54mm) Pad Free-5(29.2mm,12.2mm) on Multi-Layer Actual Hole Size = 3.4mm
   Violation between Hole Size Constraint: (3.4mm > 2.54mm) Pad Free-4(29.2mm,57.9mm) on Multi-Layer Actual Hole Size = 3.4mm
Rule Violations :5

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C4-2(34.5mm,36.5mm) on Top Layer And Pad C4-1(34.5mm,34.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C13-2(82mm,23.429mm) on Top Layer And Pad C13-1(83.6mm,23.429mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C12-2(91.1mm,27.7mm) on Top Layer And Pad C12-1(91.1mm,29.3mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C11-2(91.1mm,40.5mm) on Top Layer And Pad C11-1(91.1mm,42.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C15-2(100.7mm,30.1mm) on Top Layer And Pad C15-1(99.1mm,30.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C16-2(99.1mm,18.3mm) on Top Layer And Pad C16-1(100.7mm,18.3mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC2-2(102.5mm,26.7mm) on Top Layer And Pad IC2-1(103.135mm,26.7mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC2-3(101.865mm,26.7mm) on Top Layer And Pad IC2-2(102.5mm,26.7mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC2-4(101.23mm,26.7mm) on Top Layer And Pad IC2-3(101.865mm,26.7mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC2-5(100.595mm,26.7mm) on Top Layer And Pad IC2-4(101.23mm,26.7mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC2-6(99.96mm,26.7mm) on Top Layer And Pad IC2-5(100.595mm,26.7mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC2-7(99.325mm,26.7mm) on Top Layer And Pad IC2-6(99.96mm,26.7mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC2-8(98.69mm,26.7mm) on Top Layer And Pad IC2-7(99.325mm,26.7mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC2-10(99.325mm,21.75mm) on Top Layer And Pad IC2-9(98.69mm,21.75mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC2-11(99.96mm,21.75mm) on Top Layer And Pad IC2-10(99.325mm,21.75mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC2-12(100.595mm,21.75mm) on Top Layer And Pad IC2-11(99.96mm,21.75mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC2-13(101.23mm,21.75mm) on Top Layer And Pad IC2-12(100.595mm,21.75mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC2-14(101.865mm,21.75mm) on Top Layer And Pad IC2-13(101.23mm,21.75mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC2-15(102.5mm,21.75mm) on Top Layer And Pad IC2-14(101.865mm,21.75mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC2-16(103.135mm,21.75mm) on Top Layer And Pad IC2-15(102.5mm,21.75mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C7-2(99.1mm,40.1mm) on Top Layer And Pad C7-1(100.7mm,40.1mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C6-2(100.7mm,51.7mm) on Top Layer And Pad C6-1(99.1mm,51.7mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC1-2(102.538mm,48.375mm) on Top Layer And Pad IC1-1(103.173mm,48.375mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC1-3(101.903mm,48.375mm) on Top Layer And Pad IC1-2(102.538mm,48.375mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC1-4(101.268mm,48.375mm) on Top Layer And Pad IC1-3(101.903mm,48.375mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC1-5(100.633mm,48.375mm) on Top Layer And Pad IC1-4(101.268mm,48.375mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC1-6(99.998mm,48.375mm) on Top Layer And Pad IC1-5(100.633mm,48.375mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC1-7(99.363mm,48.375mm) on Top Layer And Pad IC1-6(99.998mm,48.375mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC1-8(98.728mm,48.375mm) on Top Layer And Pad IC1-7(99.363mm,48.375mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC1-10(99.363mm,43.425mm) on Top Layer And Pad IC1-9(98.728mm,43.425mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC1-11(99.998mm,43.425mm) on Top Layer And Pad IC1-10(99.363mm,43.425mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC1-12(100.633mm,43.425mm) on Top Layer And Pad IC1-11(99.998mm,43.425mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC1-13(101.268mm,43.425mm) on Top Layer And Pad IC1-12(100.633mm,43.425mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC1-14(101.903mm,43.425mm) on Top Layer And Pad IC1-13(101.268mm,43.425mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC1-15(102.538mm,43.425mm) on Top Layer And Pad IC1-14(101.903mm,43.425mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.022mm < 0.254mm) Between Pad IC1-16(103.173mm,43.425mm) on Top Layer And Pad IC1-15(102.538mm,43.425mm) on Top Layer [Top Solder] Mask Sliver [0.022mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C14-2(82mm,32.686mm) on Top Layer And Pad C14-1(83.6mm,32.686mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C5-2(82mm,41.943mm) on Top Layer And Pad C5-1(83.6mm,41.943mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C1-2(82mm,51.2mm) on Top Layer And Pad C1-1(83.6mm,51.2mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C9-2(54.9mm,41.7mm) on Top Layer And Pad C9-1(53.3mm,41.7mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
Rule Violations :40

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Arc (32.8mm,34.85mm) on Top Overlay And Pad U1-1(32mm,35.595mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (103.135mm,28.025mm) on Top Overlay And Pad IC2-1(103.135mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (103.173mm,49.7mm) on Top Overlay And Pad IC1-1(103.173mm,48.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Arc (53.75mm,40mm) on Top Overlay And Pad U2-1(53.005mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (89.7mm,22.062mm)(91.7mm,22.062mm) on Top Overlay And Pad R24-1(92.4mm,22.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.7mm,22.062mm)(89.7mm,22.262mm) on Top Overlay And Pad R24-2(89.9mm,23.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.7mm,24.062mm)(89.7mm,24.262mm) on Top Overlay And Pad R24-2(89.9mm,23.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (89.7mm,24.262mm)(91.7mm,24.262mm) on Top Overlay And Pad R24-3(92.4mm,23.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (49.1mm,43.4mm)(51.1mm,43.4mm) on Top Overlay And Pad R15-1(51.8mm,43.838mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.1mm,45.4mm)(49.1mm,45.6mm) on Top Overlay And Pad R15-2(49.3mm,44.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (49.1mm,43.4mm)(49.1mm,43.6mm) on Top Overlay And Pad R15-2(49.3mm,44.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (49.1mm,45.6mm)(51.1mm,45.6mm) on Top Overlay And Pad R15-3(51.8mm,45.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (35mm,34mm)(35.4mm,34mm) on Top Overlay And Pad C4-1(34.5mm,34.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (35.4mm,34mm)(35.4mm,37.4mm) on Top Overlay And Pad C4-1(34.5mm,34.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (33.6mm,34mm)(34mm,34mm) on Top Overlay And Pad C4-1(34.5mm,34.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (33.6mm,35.7mm)(35.4mm,35.7mm) on Top Overlay And Pad C4-1(34.5mm,34.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (33.6mm,34mm)(33.6mm,37.4mm) on Top Overlay And Pad C4-1(34.5mm,34.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (35mm,37.4mm)(35.4mm,37.4mm) on Top Overlay And Pad C4-2(34.5mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (35.4mm,34mm)(35.4mm,37.4mm) on Top Overlay And Pad C4-2(34.5mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (33.6mm,37.4mm)(34mm,37.4mm) on Top Overlay And Pad C4-2(34.5mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (33.6mm,35.7mm)(35.4mm,35.7mm) on Top Overlay And Pad C4-2(34.5mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (33.6mm,34mm)(33.6mm,37.4mm) on Top Overlay And Pad C4-2(34.5mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (35.2mm,37.875mm)(35.4mm,37.875mm) on Top Overlay And Pad R7-2(34.5mm,38.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (35.4mm,37.875mm)(35.4mm,41.275mm) on Top Overlay And Pad R7-2(34.5mm,38.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (33.6mm,37.875mm)(33.8mm,37.875mm) on Top Overlay And Pad R7-2(34.5mm,38.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (33.6mm,39.575mm)(35.4mm,39.575mm) on Top Overlay And Pad R7-2(34.5mm,38.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (33.6mm,37.875mm)(33.6mm,41.275mm) on Top Overlay And Pad R7-2(34.5mm,38.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (35.2mm,41.275mm)(35.4mm,41.275mm) on Top Overlay And Pad R7-1(34.5mm,40.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (35.4mm,37.875mm)(35.4mm,41.275mm) on Top Overlay And Pad R7-1(34.5mm,40.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (33.6mm,41.275mm)(33.8mm,41.275mm) on Top Overlay And Pad R7-1(34.5mm,40.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (33.6mm,39.575mm)(35.4mm,39.575mm) on Top Overlay And Pad R7-1(34.5mm,40.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (33.6mm,37.875mm)(33.6mm,41.275mm) on Top Overlay And Pad R7-1(34.5mm,40.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Track (20.725mm,38.15mm)(21mm,38.15mm) on Top Overlay And Pad D3-2(21.5mm,38.48mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Track (22.05mm,38.15mm)(22.275mm,38.15mm) on Top Overlay And Pad D3-2(21.5mm,38.48mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Track (20.725mm,35.45mm)(21mm,35.45mm) on Top Overlay And Pad D3-1(21.5mm,35.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Track (22.05mm,35.45mm)(22.275mm,35.45mm) on Top Overlay And Pad D3-1(21.5mm,35.12mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Track (27.4mm,35mm)(31.2mm,35mm) on Top Overlay And Pad U1-1(32mm,35.595mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Track (27.4mm,40mm)(31.2mm,40mm) on Top Overlay And Pad U1-4(32mm,39.405mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Track (27.4mm,35mm)(31.2mm,35mm) on Top Overlay And Pad U1-8(26.6mm,35.595mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Track (27.4mm,40mm)(31.2mm,40mm) on Top Overlay And Pad U1-5(26.6mm,39.405mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (45mm,38.7mm)(47.1mm,38.7mm) on Top Overlay And Pad C10-2(43.8mm,39.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (40.5mm,38.7mm)(42.6mm,38.7mm) on Top Overlay And Pad C10-2(43.8mm,39.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (45mm,45.3mm)(45.9mm,45.3mm) on Top Overlay And Pad C10-1(43.8mm,44.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (41.7mm,45.3mm)(42.6mm,45.3mm) on Top Overlay And Pad C10-1(43.8mm,44.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (43.85mm,23.5mm)(45.55mm,23.5mm) on Top Overlay And Pad C8-1(42.4mm,23.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.25mm,23.5mm)(40.95mm,23.5mm) on Top Overlay And Pad C8-1(42.4mm,23.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (43.85mm,33.8mm)(47.55mm,33.8mm) on Top Overlay And Pad C8-2(42.4mm,33.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (37.25mm,33.8mm)(40.95mm,33.8mm) on Top Overlay And Pad C8-2(42.4mm,33.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (84.5mm,22.529mm)(84.5mm,22.929mm) on Top Overlay And Pad C13-1(83.6mm,23.429mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (84.5mm,23.929mm)(84.5mm,24.329mm) on Top Overlay And Pad C13-1(83.6mm,23.429mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (82.8mm,22.529mm)(82.8mm,24.329mm) on Top Overlay And Pad C13-1(83.6mm,23.429mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (81.1mm,22.529mm)(84.5mm,22.529mm) on Top Overlay And Pad C13-1(83.6mm,23.429mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (81.1mm,24.329mm)(84.5mm,24.329mm) on Top Overlay And Pad C13-1(83.6mm,23.429mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (81.1mm,22.529mm)(81.1mm,22.929mm) on Top Overlay And Pad C13-2(82mm,23.429mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (81.1mm,23.929mm)(81.1mm,24.329mm) on Top Overlay And Pad C13-2(82mm,23.429mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (82.8mm,22.529mm)(82.8mm,24.329mm) on Top Overlay And Pad C13-2(82mm,23.429mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (81.1mm,22.529mm)(84.5mm,22.529mm) on Top Overlay And Pad C13-2(82mm,23.429mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (81.1mm,24.329mm)(84.5mm,24.329mm) on Top Overlay And Pad C13-2(82mm,23.429mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (93.9mm,26.8mm)(94.1mm,26.8mm) on Top Overlay And Pad R21-2(94.8mm,27.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (95.5mm,26.8mm)(95.7mm,26.8mm) on Top Overlay And Pad R21-2(94.8mm,27.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (93.9mm,26.8mm)(93.9mm,30.2mm) on Top Overlay And Pad R21-2(94.8mm,27.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (95.7mm,26.8mm)(95.7mm,30.2mm) on Top Overlay And Pad R21-2(94.8mm,27.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (93.9mm,28.5mm)(95.7mm,28.5mm) on Top Overlay And Pad R21-2(94.8mm,27.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (93.9mm,30.2mm)(94.1mm,30.2mm) on Top Overlay And Pad R21-1(94.8mm,29.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (95.5mm,30.2mm)(95.7mm,30.2mm) on Top Overlay And Pad R21-1(94.8mm,29.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (93.9mm,26.8mm)(93.9mm,30.2mm) on Top Overlay And Pad R21-1(94.8mm,29.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (95.7mm,26.8mm)(95.7mm,30.2mm) on Top Overlay And Pad R21-1(94.8mm,29.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (93.9mm,28.5mm)(95.7mm,28.5mm) on Top Overlay And Pad R21-1(94.8mm,29.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (91.6mm,30.2mm)(92mm,30.2mm) on Top Overlay And Pad C12-1(91.1mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (90.2mm,26.8mm)(90.2mm,30.2mm) on Top Overlay And Pad C12-1(91.1mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (92mm,26.8mm)(92mm,30.2mm) on Top Overlay And Pad C12-1(91.1mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (90.2mm,28.5mm)(92mm,28.5mm) on Top Overlay And Pad C12-1(91.1mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (90.2mm,30.2mm)(90.6mm,30.2mm) on Top Overlay And Pad C12-1(91.1mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (91.6mm,26.8mm)(92mm,26.8mm) on Top Overlay And Pad C12-2(91.1mm,27.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (90.2mm,26.8mm)(90.2mm,30.2mm) on Top Overlay And Pad C12-2(91.1mm,27.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (92mm,26.8mm)(92mm,30.2mm) on Top Overlay And Pad C12-2(91.1mm,27.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (90.2mm,26.8mm)(90.6mm,26.8mm) on Top Overlay And Pad C12-2(91.1mm,27.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (90.2mm,28.5mm)(92mm,28.5mm) on Top Overlay And Pad C12-2(91.1mm,27.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (88mm,26.8mm)(88.2mm,26.8mm) on Top Overlay And Pad R19-2(87.3mm,27.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (88.2mm,26.8mm)(88.2mm,30.2mm) on Top Overlay And Pad R19-2(87.3mm,27.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (86.4mm,26.8mm)(86.6mm,26.8mm) on Top Overlay And Pad R19-2(87.3mm,27.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (86.4mm,28.5mm)(88.2mm,28.5mm) on Top Overlay And Pad R19-2(87.3mm,27.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (86.4mm,26.8mm)(86.4mm,30.2mm) on Top Overlay And Pad R19-2(87.3mm,27.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (88mm,30.2mm)(88.2mm,30.2mm) on Top Overlay And Pad R19-1(87.3mm,29.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (88.2mm,26.8mm)(88.2mm,30.2mm) on Top Overlay And Pad R19-1(87.3mm,29.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (86.4mm,28.5mm)(88.2mm,28.5mm) on Top Overlay And Pad R19-1(87.3mm,29.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (86.4mm,30.2mm)(86.6mm,30.2mm) on Top Overlay And Pad R19-1(87.3mm,29.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (86.4mm,26.8mm)(86.4mm,30.2mm) on Top Overlay And Pad R19-1(87.3mm,29.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (93.9mm,43mm)(94.1mm,43mm) on Top Overlay And Pad R17-2(94.8mm,42.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (95.5mm,43mm)(95.7mm,43mm) on Top Overlay And Pad R17-2(94.8mm,42.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (93.9mm,39.6mm)(93.9mm,43mm) on Top Overlay And Pad R17-2(94.8mm,42.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (95.7mm,39.6mm)(95.7mm,43mm) on Top Overlay And Pad R17-2(94.8mm,42.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (93.9mm,41.3mm)(95.7mm,41.3mm) on Top Overlay And Pad R17-2(94.8mm,42.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (93.9mm,39.6mm)(94.1mm,39.6mm) on Top Overlay And Pad R17-1(94.8mm,40.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (95.5mm,39.6mm)(95.7mm,39.6mm) on Top Overlay And Pad R17-1(94.8mm,40.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (93.9mm,39.6mm)(93.9mm,43mm) on Top Overlay And Pad R17-1(94.8mm,40.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (95.7mm,39.6mm)(95.7mm,43mm) on Top Overlay And Pad R17-1(94.8mm,40.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (93.9mm,41.3mm)(95.7mm,41.3mm) on Top Overlay And Pad R17-1(94.8mm,40.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (91.6mm,43mm)(92mm,43mm) on Top Overlay And Pad C11-1(91.1mm,42.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (90.2mm,39.6mm)(90.2mm,43mm) on Top Overlay And Pad C11-1(91.1mm,42.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (92mm,39.6mm)(92mm,43mm) on Top Overlay And Pad C11-1(91.1mm,42.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (90.2mm,41.3mm)(92mm,41.3mm) on Top Overlay And Pad C11-1(91.1mm,42.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (90.2mm,43mm)(90.6mm,43mm) on Top Overlay And Pad C11-1(91.1mm,42.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (91.6mm,39.6mm)(92mm,39.6mm) on Top Overlay And Pad C11-2(91.1mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (90.2mm,39.6mm)(90.2mm,43mm) on Top Overlay And Pad C11-2(91.1mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (92mm,39.6mm)(92mm,43mm) on Top Overlay And Pad C11-2(91.1mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (90.2mm,41.3mm)(92mm,41.3mm) on Top Overlay And Pad C11-2(91.1mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (90.2mm,39.6mm)(90.6mm,39.6mm) on Top Overlay And Pad C11-2(91.1mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (88mm,43mm)(88.2mm,43mm) on Top Overlay And Pad R14-2(87.3mm,42.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (88.2mm,39.6mm)(88.2mm,43mm) on Top Overlay And Pad R14-2(87.3mm,42.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (86.4mm,41.3mm)(88.2mm,41.3mm) on Top Overlay And Pad R14-2(87.3mm,42.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (86.4mm,43mm)(86.6mm,43mm) on Top Overlay And Pad R14-2(87.3mm,42.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (86.4mm,39.6mm)(86.4mm,43mm) on Top Overlay And Pad R14-2(87.3mm,42.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (88mm,39.6mm)(88.2mm,39.6mm) on Top Overlay And Pad R14-1(87.3mm,40.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (88.2mm,39.6mm)(88.2mm,43mm) on Top Overlay And Pad R14-1(87.3mm,40.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (86.4mm,41.3mm)(88.2mm,41.3mm) on Top Overlay And Pad R14-1(87.3mm,40.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (86.4mm,39.6mm)(86.6mm,39.6mm) on Top Overlay And Pad R14-1(87.3mm,40.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (86.4mm,39.6mm)(86.4mm,43mm) on Top Overlay And Pad R14-1(87.3mm,40.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Track (95.433mm,32.8mm)(95.433mm,36.8mm) on Top Overlay And Pad OP1-1(94.862mm,37.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (86.673mm,36.8mm)(95.433mm,36.8mm) on Top Overlay And Pad OP1-1(94.862mm,37.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (86.673mm,36.8mm)(95.433mm,36.8mm) on Top Overlay And Pad OP1-2(93.592mm,37.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (86.673mm,36.8mm)(95.433mm,36.8mm) on Top Overlay And Pad OP1-3(92.322mm,37.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (86.673mm,36.8mm)(95.433mm,36.8mm) on Top Overlay And Pad OP1-4(91.052mm,37.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (86.673mm,36.8mm)(95.433mm,36.8mm) on Top Overlay And Pad OP1-5(89.782mm,37.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (86.673mm,36.8mm)(95.433mm,36.8mm) on Top Overlay And Pad OP1-6(88.512mm,37.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (86.673mm,32.8mm)(86.673mm,36.8mm) on Top Overlay And Pad OP1-7(87.242mm,37.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (86.673mm,36.8mm)(95.433mm,36.8mm) on Top Overlay And Pad OP1-7(87.242mm,37.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (86.673mm,32.8mm)(86.673mm,36.8mm) on Top Overlay And Pad OP1-8(87.242mm,32.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (86.673mm,32.8mm)(95.433mm,32.8mm) on Top Overlay And Pad OP1-8(87.242mm,32.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (86.673mm,32.8mm)(95.433mm,32.8mm) on Top Overlay And Pad OP1-9(88.512mm,32.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (86.673mm,32.8mm)(95.433mm,32.8mm) on Top Overlay And Pad OP1-10(89.782mm,32.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (86.673mm,32.8mm)(95.433mm,32.8mm) on Top Overlay And Pad OP1-11(91.052mm,32.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (86.673mm,32.8mm)(95.433mm,32.8mm) on Top Overlay And Pad OP1-12(92.322mm,32.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (86.673mm,32.8mm)(95.433mm,32.8mm) on Top Overlay And Pad OP1-13(93.592mm,32.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Track (95.433mm,32.8mm)(95.433mm,36.8mm) on Top Overlay And Pad OP1-14(94.862mm,32.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (86.673mm,32.8mm)(95.433mm,32.8mm) on Top Overlay And Pad OP1-14(94.862mm,32.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (98.2mm,30.6mm)(98.2mm,31mm) on Top Overlay And Pad C15-1(99.1mm,30.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (98.2mm,29.2mm)(98.2mm,29.6mm) on Top Overlay And Pad C15-1(99.1mm,30.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (99.9mm,29.2mm)(99.9mm,31mm) on Top Overlay And Pad C15-1(99.1mm,30.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (98.2mm,29.2mm)(101.6mm,29.2mm) on Top Overlay And Pad C15-1(99.1mm,30.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (98.2mm,31mm)(101.6mm,31mm) on Top Overlay And Pad C15-1(99.1mm,30.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (101.6mm,30.6mm)(101.6mm,31mm) on Top Overlay And Pad C15-2(100.7mm,30.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (99.9mm,29.2mm)(99.9mm,31mm) on Top Overlay And Pad C15-2(100.7mm,30.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (101.6mm,29.2mm)(101.6mm,29.6mm) on Top Overlay And Pad C15-2(100.7mm,30.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (98.2mm,29.2mm)(101.6mm,29.2mm) on Top Overlay And Pad C15-2(100.7mm,30.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (98.2mm,31mm)(101.6mm,31mm) on Top Overlay And Pad C15-2(100.7mm,30.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (99.9mm,17.4mm)(99.9mm,19.2mm) on Top Overlay And Pad C16-1(100.7mm,18.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (101.6mm,18.8mm)(101.6mm,19.2mm) on Top Overlay And Pad C16-1(100.7mm,18.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (101.6mm,17.4mm)(101.6mm,17.8mm) on Top Overlay And Pad C16-1(100.7mm,18.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (98.2mm,19.2mm)(101.6mm,19.2mm) on Top Overlay And Pad C16-1(100.7mm,18.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (98.2mm,17.4mm)(101.6mm,17.4mm) on Top Overlay And Pad C16-1(100.7mm,18.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (98.2mm,18.8mm)(98.2mm,19.2mm) on Top Overlay And Pad C16-2(99.1mm,18.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (98.2mm,17.4mm)(98.2mm,17.8mm) on Top Overlay And Pad C16-2(99.1mm,18.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (99.9mm,17.4mm)(99.9mm,19.2mm) on Top Overlay And Pad C16-2(99.1mm,18.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (98.2mm,19.2mm)(101.6mm,19.2mm) on Top Overlay And Pad C16-2(99.1mm,18.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (98.2mm,17.4mm)(101.6mm,17.4mm) on Top Overlay And Pad C16-2(99.1mm,18.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (103.529mm,22.231mm)(103.529mm,26.219mm) on Top Overlay And Pad IC2-1(103.135mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (98.297mm,22.231mm)(98.297mm,26.219mm) on Top Overlay And Pad IC2-8(98.69mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (98.297mm,22.231mm)(98.297mm,26.219mm) on Top Overlay And Pad IC2-9(98.69mm,21.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (103.529mm,22.231mm)(103.529mm,26.219mm) on Top Overlay And Pad IC2-16(103.135mm,21.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (101.6mm,40.6mm)(101.6mm,41mm) on Top Overlay And Pad C7-1(100.7mm,40.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (101.6mm,39.2mm)(101.6mm,39.6mm) on Top Overlay And Pad C7-1(100.7mm,40.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (99.9mm,39.2mm)(99.9mm,41mm) on Top Overlay And Pad C7-1(100.7mm,40.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (98.2mm,39.2mm)(101.6mm,39.2mm) on Top Overlay And Pad C7-1(100.7mm,40.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (98.2mm,41mm)(101.6mm,41mm) on Top Overlay And Pad C7-1(100.7mm,40.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (98.2mm,40.6mm)(98.2mm,41mm) on Top Overlay And Pad C7-2(99.1mm,40.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (98.2mm,39.2mm)(98.2mm,39.6mm) on Top Overlay And Pad C7-2(99.1mm,40.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (99.9mm,39.2mm)(99.9mm,41mm) on Top Overlay And Pad C7-2(99.1mm,40.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (98.2mm,39.2mm)(101.6mm,39.2mm) on Top Overlay And Pad C7-2(99.1mm,40.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (98.2mm,41mm)(101.6mm,41mm) on Top Overlay And Pad C7-2(99.1mm,40.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (98.2mm,50.8mm)(98.2mm,51.2mm) on Top Overlay And Pad C6-1(99.1mm,51.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (98.2mm,52.2mm)(98.2mm,52.6mm) on Top Overlay And Pad C6-1(99.1mm,51.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (99.9mm,50.8mm)(99.9mm,52.6mm) on Top Overlay And Pad C6-1(99.1mm,51.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (98.2mm,50.8mm)(101.6mm,50.8mm) on Top Overlay And Pad C6-1(99.1mm,51.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (98.2mm,52.6mm)(101.6mm,52.6mm) on Top Overlay And Pad C6-1(99.1mm,51.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (101.6mm,50.8mm)(101.6mm,51.2mm) on Top Overlay And Pad C6-2(100.7mm,51.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (101.6mm,52.2mm)(101.6mm,52.6mm) on Top Overlay And Pad C6-2(100.7mm,51.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (99.9mm,50.8mm)(99.9mm,52.6mm) on Top Overlay And Pad C6-2(100.7mm,51.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (98.2mm,50.8mm)(101.6mm,50.8mm) on Top Overlay And Pad C6-2(100.7mm,51.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (98.2mm,52.6mm)(101.6mm,52.6mm) on Top Overlay And Pad C6-2(100.7mm,51.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (103.566mm,43.906mm)(103.566mm,47.894mm) on Top Overlay And Pad IC1-1(103.173mm,48.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (98.334mm,43.906mm)(98.334mm,47.894mm) on Top Overlay And Pad IC1-8(98.728mm,48.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (98.334mm,43.906mm)(98.334mm,47.894mm) on Top Overlay And Pad IC1-9(98.728mm,43.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (103.566mm,43.906mm)(103.566mm,47.894mm) on Top Overlay And Pad IC1-16(103.173mm,43.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (81.1mm,28.757mm)(81.1mm,28.957mm) on Top Overlay And Pad R32-2(81.925mm,28.057mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (81.1mm,27.157mm)(81.1mm,27.357mm) on Top Overlay And Pad R32-2(81.925mm,28.057mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (82.8mm,27.157mm)(82.8mm,28.957mm) on Top Overlay And Pad R32-2(81.925mm,28.057mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (81.1mm,27.157mm)(84.5mm,27.157mm) on Top Overlay And Pad R32-2(81.925mm,28.057mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (81.1mm,28.957mm)(84.5mm,28.957mm) on Top Overlay And Pad R32-2(81.925mm,28.057mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (84.5mm,28.757mm)(84.5mm,28.957mm) on Top Overlay And Pad R32-1(83.675mm,28.057mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (82.8mm,27.157mm)(82.8mm,28.957mm) on Top Overlay And Pad R32-1(83.675mm,28.057mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (84.5mm,27.157mm)(84.5mm,27.357mm) on Top Overlay And Pad R32-1(83.675mm,28.057mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (81.1mm,27.157mm)(84.5mm,27.157mm) on Top Overlay And Pad R32-1(83.675mm,28.057mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (81.1mm,28.957mm)(84.5mm,28.957mm) on Top Overlay And Pad R32-1(83.675mm,28.057mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (116.1mm,15.3mm)(116.3mm,15.3mm) on Top Overlay And Pad R31-2(117mm,16.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (117.7mm,15.3mm)(117.9mm,15.3mm) on Top Overlay And Pad R31-2(117mm,16.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (116.1mm,15.3mm)(116.1mm,18.7mm) on Top Overlay And Pad R31-2(117mm,16.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (117.9mm,15.3mm)(117.9mm,18.7mm) on Top Overlay And Pad R31-2(117mm,16.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (116.1mm,17mm)(117.9mm,17mm) on Top Overlay And Pad R31-2(117mm,16.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (116.1mm,18.7mm)(116.3mm,18.7mm) on Top Overlay And Pad R31-1(117mm,17.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (117.7mm,18.7mm)(117.9mm,18.7mm) on Top Overlay And Pad R31-1(117mm,17.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (116.1mm,15.3mm)(116.1mm,18.7mm) on Top Overlay And Pad R31-1(117mm,17.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (117.9mm,15.3mm)(117.9mm,18.7mm) on Top Overlay And Pad R31-1(117mm,17.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (116.1mm,17mm)(117.9mm,17mm) on Top Overlay And Pad R31-1(117mm,17.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (66.2mm,28.467mm)(66.4mm,28.467mm) on Top Overlay And Pad R30-2(67.1mm,29.292mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (66.2mm,28.467mm)(66.2mm,31.867mm) on Top Overlay And Pad R30-2(67.1mm,29.292mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (67.8mm,28.467mm)(68mm,28.467mm) on Top Overlay And Pad R30-2(67.1mm,29.292mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (66.2mm,30.167mm)(68mm,30.167mm) on Top Overlay And Pad R30-2(67.1mm,29.292mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (68mm,28.467mm)(68mm,31.867mm) on Top Overlay And Pad R30-2(67.1mm,29.292mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (66.2mm,31.867mm)(66.4mm,31.867mm) on Top Overlay And Pad R30-1(67.1mm,31.042mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (66.2mm,28.467mm)(66.2mm,31.867mm) on Top Overlay And Pad R30-1(67.1mm,31.042mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (66.2mm,30.167mm)(68mm,30.167mm) on Top Overlay And Pad R30-1(67.1mm,31.042mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (67.8mm,31.867mm)(68mm,31.867mm) on Top Overlay And Pad R30-1(67.1mm,31.042mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (68mm,28.467mm)(68mm,31.867mm) on Top Overlay And Pad R30-1(67.1mm,31.042mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (89.7mm,17mm)(91.7mm,17mm) on Top Overlay And Pad R29-1(92.4mm,17.438mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.7mm,19mm)(89.7mm,19.2mm) on Top Overlay And Pad R29-2(89.9mm,18.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.7mm,17mm)(89.7mm,17.2mm) on Top Overlay And Pad R29-2(89.9mm,18.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (89.7mm,19.2mm)(91.7mm,19.2mm) on Top Overlay And Pad R29-3(92.4mm,18.763mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (116.1mm,19.575mm)(116.3mm,19.575mm) on Top Overlay And Pad R28-2(117mm,20.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (117.7mm,19.575mm)(117.9mm,19.575mm) on Top Overlay And Pad R28-2(117mm,20.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (116.1mm,19.575mm)(116.1mm,22.975mm) on Top Overlay And Pad R28-2(117mm,20.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (117.9mm,19.575mm)(117.9mm,22.975mm) on Top Overlay And Pad R28-2(117mm,20.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (116.1mm,21.275mm)(117.9mm,21.275mm) on Top Overlay And Pad R28-2(117mm,20.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (116.1mm,22.975mm)(116.3mm,22.975mm) on Top Overlay And Pad R28-1(117mm,22.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (117.7mm,22.975mm)(117.9mm,22.975mm) on Top Overlay And Pad R28-1(117mm,22.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (116.1mm,19.575mm)(116.1mm,22.975mm) on Top Overlay And Pad R28-1(117mm,22.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (117.9mm,19.575mm)(117.9mm,22.975mm) on Top Overlay And Pad R28-1(117mm,22.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (116.1mm,21.275mm)(117.9mm,21.275mm) on Top Overlay And Pad R28-1(117mm,22.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (116.1mm,25.9mm)(116.3mm,25.9mm) on Top Overlay And Pad R26-2(117mm,26.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (117.7mm,25.9mm)(117.9mm,25.9mm) on Top Overlay And Pad R26-2(117mm,26.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (116.1mm,25.9mm)(116.1mm,29.3mm) on Top Overlay And Pad R26-2(117mm,26.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (117.9mm,25.9mm)(117.9mm,29.3mm) on Top Overlay And Pad R26-2(117mm,26.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (116.1mm,27.6mm)(117.9mm,27.6mm) on Top Overlay And Pad R26-2(117mm,26.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (116.1mm,29.3mm)(116.3mm,29.3mm) on Top Overlay And Pad R26-1(117mm,28.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (117.7mm,29.3mm)(117.9mm,29.3mm) on Top Overlay And Pad R26-1(117mm,28.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (116.1mm,25.9mm)(116.1mm,29.3mm) on Top Overlay And Pad R26-1(117mm,28.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (117.9mm,25.9mm)(117.9mm,29.3mm) on Top Overlay And Pad R26-1(117mm,28.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (116.1mm,27.6mm)(117.9mm,27.6mm) on Top Overlay And Pad R26-1(117mm,28.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (81.1mm,17.9mm)(81.1mm,18.1mm) on Top Overlay And Pad R25-2(81.925mm,18.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (81.1mm,19.5mm)(81.1mm,19.7mm) on Top Overlay And Pad R25-2(81.925mm,18.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (82.8mm,17.9mm)(82.8mm,19.7mm) on Top Overlay And Pad R25-2(81.925mm,18.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (81.1mm,17.9mm)(84.5mm,17.9mm) on Top Overlay And Pad R25-2(81.925mm,18.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (81.1mm,19.7mm)(84.5mm,19.7mm) on Top Overlay And Pad R25-2(81.925mm,18.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (84.5mm,17.9mm)(84.5mm,18.1mm) on Top Overlay And Pad R25-1(83.675mm,18.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (84.5mm,19.5mm)(84.5mm,19.7mm) on Top Overlay And Pad R25-1(83.675mm,18.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (82.8mm,17.9mm)(82.8mm,19.7mm) on Top Overlay And Pad R25-1(83.675mm,18.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (81.1mm,17.9mm)(84.5mm,17.9mm) on Top Overlay And Pad R25-1(83.675mm,18.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (81.1mm,19.7mm)(84.5mm,19.7mm) on Top Overlay And Pad R25-1(83.675mm,18.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (116.1mm,30.1mm)(116.3mm,30.1mm) on Top Overlay And Pad R23-2(117mm,30.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (117.7mm,30.1mm)(117.9mm,30.1mm) on Top Overlay And Pad R23-2(117mm,30.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (116.1mm,30.1mm)(116.1mm,33.5mm) on Top Overlay And Pad R23-2(117mm,30.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (117.9mm,30.1mm)(117.9mm,33.5mm) on Top Overlay And Pad R23-2(117mm,30.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (116.1mm,31.8mm)(117.9mm,31.8mm) on Top Overlay And Pad R23-2(117mm,30.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (116.1mm,33.5mm)(116.3mm,33.5mm) on Top Overlay And Pad R23-1(117mm,32.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (117.7mm,33.5mm)(117.9mm,33.5mm) on Top Overlay And Pad R23-1(117mm,32.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (116.1mm,30.1mm)(116.1mm,33.5mm) on Top Overlay And Pad R23-1(117mm,32.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (117.9mm,30.1mm)(117.9mm,33.5mm) on Top Overlay And Pad R23-1(117mm,32.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (116.1mm,31.8mm)(117.9mm,31.8mm) on Top Overlay And Pad R23-1(117mm,32.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (66.2mm,22.3mm)(66.4mm,22.3mm) on Top Overlay And Pad R20-2(67.1mm,21.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (66.2mm,18.9mm)(66.2mm,22.3mm) on Top Overlay And Pad R20-2(67.1mm,21.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (66.2mm,20.6mm)(68mm,20.6mm) on Top Overlay And Pad R20-2(67.1mm,21.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (67.8mm,22.3mm)(68mm,22.3mm) on Top Overlay And Pad R20-2(67.1mm,21.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (68mm,18.9mm)(68mm,22.3mm) on Top Overlay And Pad R20-2(67.1mm,21.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (66.2mm,18.9mm)(66.4mm,18.9mm) on Top Overlay And Pad R20-1(67.1mm,19.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (66.2mm,18.9mm)(66.2mm,22.3mm) on Top Overlay And Pad R20-1(67.1mm,19.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (67.8mm,18.9mm)(68mm,18.9mm) on Top Overlay And Pad R20-1(67.1mm,19.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (66.2mm,20.6mm)(68mm,20.6mm) on Top Overlay And Pad R20-1(67.1mm,19.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (68mm,18.9mm)(68mm,22.3mm) on Top Overlay And Pad R20-1(67.1mm,19.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (81.1mm,36.414mm)(81.1mm,36.614mm) on Top Overlay And Pad R16-2(81.925mm,37.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (81.1mm,38.014mm)(81.1mm,38.214mm) on Top Overlay And Pad R16-2(81.925mm,37.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (82.8mm,36.414mm)(82.8mm,38.214mm) on Top Overlay And Pad R16-2(81.925mm,37.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (81.1mm,36.414mm)(84.5mm,36.414mm) on Top Overlay And Pad R16-2(81.925mm,37.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (81.1mm,38.214mm)(84.5mm,38.214mm) on Top Overlay And Pad R16-2(81.925mm,37.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (84.5mm,36.414mm)(84.5mm,36.614mm) on Top Overlay And Pad R16-1(83.675mm,37.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (84.5mm,38.014mm)(84.5mm,38.214mm) on Top Overlay And Pad R16-1(83.675mm,37.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (82.8mm,36.414mm)(82.8mm,38.214mm) on Top Overlay And Pad R16-1(83.675mm,37.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (81.1mm,36.414mm)(84.5mm,36.414mm) on Top Overlay And Pad R16-1(83.675mm,37.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (81.1mm,38.214mm)(84.5mm,38.214mm) on Top Overlay And Pad R16-1(83.675mm,37.314mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (116.1mm,36.4mm)(116.3mm,36.4mm) on Top Overlay And Pad R13-2(117mm,37.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (117.7mm,36.4mm)(117.9mm,36.4mm) on Top Overlay And Pad R13-2(117mm,37.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (116.1mm,36.4mm)(116.1mm,39.8mm) on Top Overlay And Pad R13-2(117mm,37.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (117.9mm,36.4mm)(117.9mm,39.8mm) on Top Overlay And Pad R13-2(117mm,37.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (116.1mm,38.1mm)(117.9mm,38.1mm) on Top Overlay And Pad R13-2(117mm,37.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (116.1mm,39.8mm)(116.3mm,39.8mm) on Top Overlay And Pad R13-1(117mm,38.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (117.7mm,39.8mm)(117.9mm,39.8mm) on Top Overlay And Pad R13-1(117mm,38.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (116.1mm,36.4mm)(116.1mm,39.8mm) on Top Overlay And Pad R13-1(117mm,38.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (117.9mm,36.4mm)(117.9mm,39.8mm) on Top Overlay And Pad R13-1(117mm,38.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (116.1mm,38.1mm)(117.9mm,38.1mm) on Top Overlay And Pad R13-1(117mm,38.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (66.2mm,41.433mm)(66.4mm,41.433mm) on Top Overlay And Pad R12-2(67.1mm,40.608mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (66.2mm,38.033mm)(66.2mm,41.433mm) on Top Overlay And Pad R12-2(67.1mm,40.608mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (67.8mm,41.433mm)(68mm,41.433mm) on Top Overlay And Pad R12-2(67.1mm,40.608mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (66.2mm,39.733mm)(68mm,39.733mm) on Top Overlay And Pad R12-2(67.1mm,40.608mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (68mm,38.033mm)(68mm,41.433mm) on Top Overlay And Pad R12-2(67.1mm,40.608mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (66.2mm,38.033mm)(66.4mm,38.033mm) on Top Overlay And Pad R12-1(67.1mm,38.858mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (66.2mm,38.033mm)(66.2mm,41.433mm) on Top Overlay And Pad R12-1(67.1mm,38.858mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (67.8mm,38.033mm)(68mm,38.033mm) on Top Overlay And Pad R12-1(67.1mm,38.858mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (66.2mm,39.733mm)(68mm,39.733mm) on Top Overlay And Pad R12-1(67.1mm,38.858mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (68mm,38.033mm)(68mm,41.433mm) on Top Overlay And Pad R12-1(67.1mm,38.858mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (89.7mm,44.862mm)(91.7mm,44.862mm) on Top Overlay And Pad R11-1(92.4mm,45.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.7mm,44.862mm)(89.7mm,45.062mm) on Top Overlay And Pad R11-2(89.9mm,45.963mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.7mm,46.862mm)(89.7mm,47.062mm) on Top Overlay And Pad R11-2(89.9mm,45.963mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (89.7mm,47.062mm)(91.7mm,47.062mm) on Top Overlay And Pad R11-3(92.4mm,46.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (116.1mm,40.7mm)(116.3mm,40.7mm) on Top Overlay And Pad R10-2(117mm,41.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (117.7mm,40.7mm)(117.9mm,40.7mm) on Top Overlay And Pad R10-2(117mm,41.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (116.1mm,40.7mm)(116.1mm,44.1mm) on Top Overlay And Pad R10-2(117mm,41.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (117.9mm,40.7mm)(117.9mm,44.1mm) on Top Overlay And Pad R10-2(117mm,41.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (116.1mm,42.4mm)(117.9mm,42.4mm) on Top Overlay And Pad R10-2(117mm,41.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (116.1mm,44.1mm)(116.3mm,44.1mm) on Top Overlay And Pad R10-1(117mm,43.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (117.7mm,44.1mm)(117.9mm,44.1mm) on Top Overlay And Pad R10-1(117mm,43.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (116.1mm,40.7mm)(116.1mm,44.1mm) on Top Overlay And Pad R10-1(117mm,43.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (117.9mm,40.7mm)(117.9mm,44.1mm) on Top Overlay And Pad R10-1(117mm,43.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (116.1mm,42.4mm)(117.9mm,42.4mm) on Top Overlay And Pad R10-1(117mm,43.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (116.1mm,47mm)(116.3mm,47mm) on Top Overlay And Pad R8-2(117mm,47.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (117.7mm,47mm)(117.9mm,47mm) on Top Overlay And Pad R8-2(117mm,47.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (116.1mm,47mm)(116.1mm,50.4mm) on Top Overlay And Pad R8-2(117mm,47.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (117.9mm,47mm)(117.9mm,50.4mm) on Top Overlay And Pad R8-2(117mm,47.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (116.1mm,48.7mm)(117.9mm,48.7mm) on Top Overlay And Pad R8-2(117mm,47.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (116.1mm,50.4mm)(116.3mm,50.4mm) on Top Overlay And Pad R8-1(117mm,49.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (117.7mm,50.4mm)(117.9mm,50.4mm) on Top Overlay And Pad R8-1(117mm,49.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (116.1mm,47mm)(116.1mm,50.4mm) on Top Overlay And Pad R8-1(117mm,49.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (117.9mm,47mm)(117.9mm,50.4mm) on Top Overlay And Pad R8-1(117mm,49.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (116.1mm,48.7mm)(117.9mm,48.7mm) on Top Overlay And Pad R8-1(117mm,49.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (81.1mm,47.271mm)(81.1mm,47.471mm) on Top Overlay And Pad R6-2(81.925mm,46.571mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (81.1mm,45.671mm)(81.1mm,45.871mm) on Top Overlay And Pad R6-2(81.925mm,46.571mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (82.8mm,45.671mm)(82.8mm,47.471mm) on Top Overlay And Pad R6-2(81.925mm,46.571mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (81.1mm,47.471mm)(84.5mm,47.471mm) on Top Overlay And Pad R6-2(81.925mm,46.571mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (81.1mm,45.671mm)(84.5mm,45.671mm) on Top Overlay And Pad R6-2(81.925mm,46.571mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (84.5mm,47.271mm)(84.5mm,47.471mm) on Top Overlay And Pad R6-1(83.675mm,46.571mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (82.8mm,45.671mm)(82.8mm,47.471mm) on Top Overlay And Pad R6-1(83.675mm,46.571mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (84.5mm,45.671mm)(84.5mm,45.871mm) on Top Overlay And Pad R6-1(83.675mm,46.571mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (81.1mm,47.471mm)(84.5mm,47.471mm) on Top Overlay And Pad R6-1(83.675mm,46.571mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (81.1mm,45.671mm)(84.5mm,45.671mm) on Top Overlay And Pad R6-1(83.675mm,46.571mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (116.1mm,51.3mm)(116.3mm,51.3mm) on Top Overlay And Pad R5-2(117mm,52.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (117.7mm,51.3mm)(117.9mm,51.3mm) on Top Overlay And Pad R5-2(117mm,52.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (116.1mm,51.3mm)(116.1mm,54.7mm) on Top Overlay And Pad R5-2(117mm,52.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (117.9mm,51.3mm)(117.9mm,54.7mm) on Top Overlay And Pad R5-2(117mm,52.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (116.1mm,53mm)(117.9mm,53mm) on Top Overlay And Pad R5-2(117mm,52.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (116.1mm,54.7mm)(116.3mm,54.7mm) on Top Overlay And Pad R5-1(117mm,53.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (117.7mm,54.7mm)(117.9mm,54.7mm) on Top Overlay And Pad R5-1(117mm,53.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (116.1mm,51.3mm)(116.1mm,54.7mm) on Top Overlay And Pad R5-1(117mm,53.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (117.9mm,51.3mm)(117.9mm,54.7mm) on Top Overlay And Pad R5-1(117mm,53.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (116.1mm,53mm)(117.9mm,53mm) on Top Overlay And Pad R5-1(117mm,53.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (89.7mm,50.2mm)(91.7mm,50.2mm) on Top Overlay And Pad R4-1(92.4mm,50.637mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.7mm,50.2mm)(89.7mm,50.4mm) on Top Overlay And Pad R4-2(89.9mm,51.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (89.7mm,52.2mm)(89.7mm,52.4mm) on Top Overlay And Pad R4-2(89.9mm,51.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (89.7mm,52.4mm)(91.7mm,52.4mm) on Top Overlay And Pad R4-3(92.4mm,51.963mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (66.2mm,47.6mm)(66.4mm,47.6mm) on Top Overlay And Pad R2-2(67.1mm,48.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (66.2mm,47.6mm)(66.2mm,51mm) on Top Overlay And Pad R2-2(67.1mm,48.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (67.8mm,47.6mm)(68mm,47.6mm) on Top Overlay And Pad R2-2(67.1mm,48.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (66.2mm,49.3mm)(68mm,49.3mm) on Top Overlay And Pad R2-2(67.1mm,48.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (68mm,47.6mm)(68mm,51mm) on Top Overlay And Pad R2-2(67.1mm,48.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (66.2mm,51mm)(66.4mm,51mm) on Top Overlay And Pad R2-1(67.1mm,50.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (66.2mm,47.6mm)(66.2mm,51mm) on Top Overlay And Pad R2-1(67.1mm,50.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (66.2mm,49.3mm)(68mm,49.3mm) on Top Overlay And Pad R2-1(67.1mm,50.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (67.8mm,51mm)(68mm,51mm) on Top Overlay And Pad R2-1(67.1mm,50.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (68mm,47.6mm)(68mm,51mm) on Top Overlay And Pad R2-1(67.1mm,50.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (37.2mm,38.5mm)(37.2mm,40.5mm) on Top Overlay And Pad R1-1(37.638mm,37.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (37.2mm,40.5mm)(37.4mm,40.5mm) on Top Overlay And Pad R1-2(38.3mm,40.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (39.2mm,40.5mm)(39.4mm,40.5mm) on Top Overlay And Pad R1-2(38.3mm,40.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (39.4mm,38.5mm)(39.4mm,40.5mm) on Top Overlay And Pad R1-3(38.962mm,37.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (77.3mm,29.689mm)(77.3mm,29.889mm) on Top Overlay And Pad D10-1(77.3mm,28.189mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (77.3mm,30.589mm)(77.3mm,30.689mm) on Top Overlay And Pad D10-2(77.3mm,32.189mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (77.3mm,30.589mm)(77.8mm,29.889mm) on Top Overlay And Pad D10-2(77.3mm,32.189mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.9mm,29.889mm)(77.3mm,30.589mm) on Top Overlay And Pad D10-2(77.3mm,32.189mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.8mm,30.589mm)(77.8mm,30.589mm) on Top Overlay And Pad D10-2(77.3mm,32.189mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (77.554mm,33.745mm)(77.554mm,33.939mm) on Top Overlay And Pad D10-2(77.3mm,32.189mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (77.046mm,33.745mm)(77.046mm,33.939mm) on Top Overlay And Pad D10-2(77.3mm,32.189mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (77.554mm,33.745mm)(78.951mm,33.745mm) on Top Overlay And Pad D10-2(77.3mm,32.189mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (75.649mm,33.745mm)(77.046mm,33.745mm) on Top Overlay And Pad D10-2(77.3mm,32.189mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (71.8mm,30.556mm)(71.8mm,30.756mm) on Top Overlay And Pad D9-1(71.8mm,32.256mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (71.546mm,26.506mm)(71.546mm,26.7mm) on Top Overlay And Pad D9-2(71.8mm,28.256mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (71.8mm,29.756mm)(71.8mm,29.856mm) on Top Overlay And Pad D9-2(71.8mm,28.256mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (71.3mm,30.556mm)(71.8mm,29.856mm) on Top Overlay And Pad D9-2(71.8mm,28.256mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (70.149mm,26.7mm)(71.546mm,26.7mm) on Top Overlay And Pad D9-2(71.8mm,28.256mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (72.054mm,26.506mm)(72.054mm,26.7mm) on Top Overlay And Pad D9-2(71.8mm,28.256mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (71.8mm,29.856mm)(72.2mm,30.556mm) on Top Overlay And Pad D9-2(71.8mm,28.256mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (71.3mm,29.856mm)(72.3mm,29.856mm) on Top Overlay And Pad D9-2(71.8mm,28.256mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (72.054mm,26.7mm)(73.451mm,26.7mm) on Top Overlay And Pad D9-2(71.8mm,28.256mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (77.3mm,21mm)(77.3mm,21.2mm) on Top Overlay And Pad D8-1(77.3mm,22.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (77.046mm,16.95mm)(77.046mm,17.144mm) on Top Overlay And Pad D8-2(77.3mm,18.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (77.554mm,16.95mm)(77.554mm,17.144mm) on Top Overlay And Pad D8-2(77.3mm,18.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (77.3mm,20.2mm)(77.3mm,20.3mm) on Top Overlay And Pad D8-2(77.3mm,18.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.8mm,21mm)(77.3mm,20.3mm) on Top Overlay And Pad D8-2(77.3mm,18.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (77.3mm,20.3mm)(77.7mm,21mm) on Top Overlay And Pad D8-2(77.3mm,18.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.8mm,20.3mm)(77.8mm,20.3mm) on Top Overlay And Pad D8-2(77.3mm,18.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (75.649mm,17.144mm)(77.046mm,17.144mm) on Top Overlay And Pad D8-2(77.3mm,18.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (77.554mm,17.144mm)(78.951mm,17.144mm) on Top Overlay And Pad D8-2(77.3mm,18.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (71.8mm,20.133mm)(71.8mm,20.333mm) on Top Overlay And Pad D7-1(71.8mm,18.633mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (71.8mm,21.033mm)(71.8mm,21.133mm) on Top Overlay And Pad D7-2(71.8mm,22.633mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (71.4mm,20.333mm)(71.8mm,21.033mm) on Top Overlay And Pad D7-2(71.8mm,22.633mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (71.546mm,24.189mm)(71.546mm,24.383mm) on Top Overlay And Pad D7-2(71.8mm,22.633mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (71.8mm,21.033mm)(72.3mm,20.333mm) on Top Overlay And Pad D7-2(71.8mm,22.633mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (71.3mm,21.033mm)(72.3mm,21.033mm) on Top Overlay And Pad D7-2(71.8mm,22.633mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (72.054mm,24.189mm)(72.054mm,24.383mm) on Top Overlay And Pad D7-2(71.8mm,22.633mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (70.149mm,24.189mm)(71.546mm,24.189mm) on Top Overlay And Pad D7-2(71.8mm,22.633mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (72.054mm,24.189mm)(73.451mm,24.189mm) on Top Overlay And Pad D7-2(71.8mm,22.633mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (77.3mm,40.111mm)(77.3mm,40.311mm) on Top Overlay And Pad D5-1(77.3mm,41.811mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (77.046mm,36.061mm)(77.046mm,36.255mm) on Top Overlay And Pad D5-2(77.3mm,37.811mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (77.554mm,36.061mm)(77.554mm,36.255mm) on Top Overlay And Pad D5-2(77.3mm,37.811mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (77.3mm,39.311mm)(77.3mm,39.411mm) on Top Overlay And Pad D5-2(77.3mm,37.811mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.8mm,39.411mm)(77.8mm,39.411mm) on Top Overlay And Pad D5-2(77.3mm,37.811mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.8mm,40.111mm)(77.3mm,39.411mm) on Top Overlay And Pad D5-2(77.3mm,37.811mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (77.3mm,39.411mm)(77.7mm,40.111mm) on Top Overlay And Pad D5-2(77.3mm,37.811mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (75.649mm,36.255mm)(77.046mm,36.255mm) on Top Overlay And Pad D5-2(77.3mm,37.811mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (77.554mm,36.255mm)(78.951mm,36.255mm) on Top Overlay And Pad D5-2(77.3mm,37.811mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (71.8mm,39.244mm)(71.8mm,39.444mm) on Top Overlay And Pad D4-1(71.8mm,37.744mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (71.8mm,40.144mm)(71.8mm,40.244mm) on Top Overlay And Pad D4-2(71.8mm,41.744mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (71.546mm,43.3mm)(71.546mm,43.494mm) on Top Overlay And Pad D4-2(71.8mm,41.744mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (71.4mm,39.444mm)(71.8mm,40.144mm) on Top Overlay And Pad D4-2(71.8mm,41.744mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (71.3mm,40.144mm)(72.3mm,40.144mm) on Top Overlay And Pad D4-2(71.8mm,41.744mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (72.054mm,43.3mm)(72.054mm,43.494mm) on Top Overlay And Pad D4-2(71.8mm,41.744mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (70.149mm,43.3mm)(71.546mm,43.3mm) on Top Overlay And Pad D4-2(71.8mm,41.744mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (71.8mm,40.144mm)(72.3mm,39.444mm) on Top Overlay And Pad D4-2(71.8mm,41.744mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (72.054mm,43.3mm)(73.451mm,43.3mm) on Top Overlay And Pad D4-2(71.8mm,41.744mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (77.3mm,48.8mm)(77.3mm,49mm) on Top Overlay And Pad D2-1(77.3mm,47.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (77.554mm,52.856mm)(77.554mm,53.05mm) on Top Overlay And Pad D2-2(77.3mm,51.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (77.046mm,52.856mm)(77.046mm,53.05mm) on Top Overlay And Pad D2-2(77.3mm,51.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (77.3mm,49.7mm)(77.3mm,49.8mm) on Top Overlay And Pad D2-2(77.3mm,51.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (77.3mm,49.7mm)(77.8mm,49mm) on Top Overlay And Pad D2-2(77.3mm,51.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.9mm,49mm)(77.3mm,49.7mm) on Top Overlay And Pad D2-2(77.3mm,51.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.8mm,49.7mm)(77.8mm,49.7mm) on Top Overlay And Pad D2-2(77.3mm,51.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (77.554mm,52.856mm)(78.951mm,52.856mm) on Top Overlay And Pad D2-2(77.3mm,51.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (75.649mm,52.856mm)(77.046mm,52.856mm) on Top Overlay And Pad D2-2(77.3mm,51.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (71.8mm,49.667mm)(71.8mm,49.867mm) on Top Overlay And Pad D1-1(71.8mm,51.367mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (71.8mm,48.867mm)(71.8mm,48.967mm) on Top Overlay And Pad D1-2(71.8mm,47.367mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (71.3mm,49.667mm)(71.8mm,48.967mm) on Top Overlay And Pad D1-2(71.8mm,47.367mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (71.546mm,45.617mm)(71.546mm,45.811mm) on Top Overlay And Pad D1-2(71.8mm,47.367mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (71.8mm,48.967mm)(72.2mm,49.667mm) on Top Overlay And Pad D1-2(71.8mm,47.367mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (71.3mm,48.967mm)(72.3mm,48.967mm) on Top Overlay And Pad D1-2(71.8mm,47.367mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (70.149mm,45.811mm)(71.546mm,45.811mm) on Top Overlay And Pad D1-2(71.8mm,47.367mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (72.054mm,45.617mm)(72.054mm,45.811mm) on Top Overlay And Pad D1-2(71.8mm,47.367mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Track (72.054mm,45.811mm)(73.451mm,45.811mm) on Top Overlay And Pad D1-2(71.8mm,47.367mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (84.5mm,31.786mm)(84.5mm,32.186mm) on Top Overlay And Pad C14-1(83.6mm,32.686mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (84.5mm,33.186mm)(84.5mm,33.586mm) on Top Overlay And Pad C14-1(83.6mm,32.686mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (82.8mm,31.786mm)(82.8mm,33.586mm) on Top Overlay And Pad C14-1(83.6mm,32.686mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (81.1mm,31.786mm)(84.5mm,31.786mm) on Top Overlay And Pad C14-1(83.6mm,32.686mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (81.1mm,33.586mm)(84.5mm,33.586mm) on Top Overlay And Pad C14-1(83.6mm,32.686mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (81.1mm,31.786mm)(81.1mm,32.186mm) on Top Overlay And Pad C14-2(82mm,32.686mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (81.1mm,33.186mm)(81.1mm,33.586mm) on Top Overlay And Pad C14-2(82mm,32.686mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (82.8mm,31.786mm)(82.8mm,33.586mm) on Top Overlay And Pad C14-2(82mm,32.686mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (81.1mm,31.786mm)(84.5mm,31.786mm) on Top Overlay And Pad C14-2(82mm,32.686mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (81.1mm,33.586mm)(84.5mm,33.586mm) on Top Overlay And Pad C14-2(82mm,32.686mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (84.5mm,41.043mm)(84.5mm,41.443mm) on Top Overlay And Pad C5-1(83.6mm,41.943mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (84.5mm,42.443mm)(84.5mm,42.843mm) on Top Overlay And Pad C5-1(83.6mm,41.943mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (82.8mm,41.043mm)(82.8mm,42.843mm) on Top Overlay And Pad C5-1(83.6mm,41.943mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (81.1mm,41.043mm)(84.5mm,41.043mm) on Top Overlay And Pad C5-1(83.6mm,41.943mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (81.1mm,42.843mm)(84.5mm,42.843mm) on Top Overlay And Pad C5-1(83.6mm,41.943mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (81.1mm,41.043mm)(81.1mm,41.443mm) on Top Overlay And Pad C5-2(82mm,41.943mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (81.1mm,42.443mm)(81.1mm,42.843mm) on Top Overlay And Pad C5-2(82mm,41.943mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (82.8mm,41.043mm)(82.8mm,42.843mm) on Top Overlay And Pad C5-2(82mm,41.943mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (81.1mm,41.043mm)(84.5mm,41.043mm) on Top Overlay And Pad C5-2(82mm,41.943mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (81.1mm,42.843mm)(84.5mm,42.843mm) on Top Overlay And Pad C5-2(82mm,41.943mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (29.9mm,42.9mm)(29.9mm,45mm) on Top Overlay And Pad C3-2(30.25mm,46.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (29.9mm,47.4mm)(29.9mm,49.5mm) on Top Overlay And Pad C3-2(30.25mm,46.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (36.5mm,44.1mm)(36.5mm,45mm) on Top Overlay And Pad C3-1(36.15mm,46.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (36.5mm,47.4mm)(36.5mm,48.3mm) on Top Overlay And Pad C3-1(36.15mm,46.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (14.65mm,43.65mm)(14.65mm,45.35mm) on Top Overlay And Pad C2-1(15.05mm,46.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (14.65mm,48.25mm)(14.65mm,49.95mm) on Top Overlay And Pad C2-1(15.05mm,46.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (24.95mm,41.65mm)(24.95mm,45.35mm) on Top Overlay And Pad C2-2(24.55mm,46.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (24.95mm,48.25mm)(24.95mm,51.95mm) on Top Overlay And Pad C2-2(24.55mm,46.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (84.5mm,50.3mm)(84.5mm,50.7mm) on Top Overlay And Pad C1-1(83.6mm,51.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (82.8mm,50.3mm)(82.8mm,52.1mm) on Top Overlay And Pad C1-1(83.6mm,51.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (84.5mm,51.7mm)(84.5mm,52.1mm) on Top Overlay And Pad C1-1(83.6mm,51.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (81.1mm,50.3mm)(84.5mm,50.3mm) on Top Overlay And Pad C1-1(83.6mm,51.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (81.1mm,52.1mm)(84.5mm,52.1mm) on Top Overlay And Pad C1-1(83.6mm,51.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (81.1mm,50.3mm)(81.1mm,50.7mm) on Top Overlay And Pad C1-2(82mm,51.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (81.1mm,51.7mm)(81.1mm,52.1mm) on Top Overlay And Pad C1-2(82mm,51.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (82.8mm,50.3mm)(82.8mm,52.1mm) on Top Overlay And Pad C1-2(82mm,51.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (81.1mm,50.3mm)(84.5mm,50.3mm) on Top Overlay And Pad C1-2(82mm,51.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (81.1mm,52.1mm)(84.5mm,52.1mm) on Top Overlay And Pad C1-2(82mm,51.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Track (49.95mm,30.425mm)(49.95mm,30.7mm) on Top Overlay And Pad D6-2(49.62mm,31.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Track (49.95mm,31.75mm)(49.95mm,31.975mm) on Top Overlay And Pad D6-2(49.62mm,31.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Track (52.65mm,30.425mm)(52.65mm,30.7mm) on Top Overlay And Pad D6-1(52.98mm,31.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Track (52.65mm,31.75mm)(52.65mm,31.975mm) on Top Overlay And Pad D6-1(52.98mm,31.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Text "K" (53.9mm,32.1mm) on Top Overlay And Pad D6-1(52.98mm,31.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Track (53.6mm,34.6mm)(53.6mm,38.4mm) on Top Overlay And Pad U2-1(53.005mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Track (48.6mm,34.6mm)(48.6mm,38.4mm) on Top Overlay And Pad U2-4(49.195mm,39.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Track (53.6mm,34.6mm)(53.6mm,38.4mm) on Top Overlay And Pad U2-8(53.005mm,33.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Track (48.6mm,34.6mm)(48.6mm,38.4mm) on Top Overlay And Pad U2-5(49.195mm,33.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (48.4mm,40.8mm)(48.4mm,41mm) on Top Overlay And Pad R18-2(49.225mm,41.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (48.4mm,42.4mm)(48.4mm,42.6mm) on Top Overlay And Pad R18-2(49.225mm,41.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (50.1mm,40.8mm)(50.1mm,42.6mm) on Top Overlay And Pad R18-2(49.225mm,41.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (48.4mm,40.8mm)(51.8mm,40.8mm) on Top Overlay And Pad R18-2(49.225mm,41.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (48.4mm,42.6mm)(51.8mm,42.6mm) on Top Overlay And Pad R18-2(49.225mm,41.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Track (50.1mm,40.8mm)(50.1mm,42.6mm) on Top Overlay And Pad R18-1(50.975mm,41.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (51.8mm,40.8mm)(51.8mm,41mm) on Top Overlay And Pad R18-1(50.975mm,41.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Track (51.8mm,42.4mm)(51.8mm,42.6mm) on Top Overlay And Pad R18-1(50.975mm,41.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (48.4mm,40.8mm)(51.8mm,40.8mm) on Top Overlay And Pad R18-1(50.975mm,41.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (48.4mm,42.6mm)(51.8mm,42.6mm) on Top Overlay And Pad R18-1(50.975mm,41.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (52.4mm,40.8mm)(52.4mm,41.2mm) on Top Overlay And Pad C9-1(53.3mm,41.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (52.4mm,42.2mm)(52.4mm,42.6mm) on Top Overlay And Pad C9-1(53.3mm,41.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (54.1mm,40.8mm)(54.1mm,42.6mm) on Top Overlay And Pad C9-1(53.3mm,41.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (52.4mm,40.8mm)(55.8mm,40.8mm) on Top Overlay And Pad C9-1(53.3mm,41.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (52.4mm,42.6mm)(55.8mm,42.6mm) on Top Overlay And Pad C9-1(53.3mm,41.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (55.8mm,40.8mm)(55.8mm,41.2mm) on Top Overlay And Pad C9-2(54.9mm,41.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (55.8mm,42.2mm)(55.8mm,42.6mm) on Top Overlay And Pad C9-2(54.9mm,41.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Track (54.1mm,40.8mm)(54.1mm,42.6mm) on Top Overlay And Pad C9-2(54.9mm,41.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (52.4mm,40.8mm)(55.8mm,40.8mm) on Top Overlay And Pad C9-2(54.9mm,41.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (52.4mm,42.6mm)(55.8mm,42.6mm) on Top Overlay And Pad C9-2(54.9mm,41.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (108.77mm,18.353mm)(110.77mm,18.353mm) on Top Overlay And Pad R27-1(111.47mm,18.791mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (108.77mm,18.353mm)(108.77mm,18.553mm) on Top Overlay And Pad R27-2(108.97mm,19.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (108.77mm,20.353mm)(108.77mm,20.553mm) on Top Overlay And Pad R27-2(108.97mm,19.453mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (108.77mm,20.553mm)(110.77mm,20.553mm) on Top Overlay And Pad R27-3(111.47mm,20.116mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (108.77mm,25.6mm)(110.77mm,25.6mm) on Top Overlay And Pad R22-1(111.47mm,26.037mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (108.77mm,25.6mm)(108.77mm,25.8mm) on Top Overlay And Pad R22-2(108.97mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (108.77mm,27.6mm)(108.77mm,27.8mm) on Top Overlay And Pad R22-2(108.97mm,26.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (108.77mm,27.8mm)(110.77mm,27.8mm) on Top Overlay And Pad R22-3(111.47mm,27.363mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (108.77mm,45.987mm)(110.77mm,45.987mm) on Top Overlay And Pad R9-1(111.47mm,46.424mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (108.77mm,45.987mm)(108.77mm,46.187mm) on Top Overlay And Pad R9-2(108.97mm,47.087mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (108.77mm,47.987mm)(108.77mm,48.187mm) on Top Overlay And Pad R9-2(108.97mm,47.087mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (108.77mm,48.187mm)(110.77mm,48.187mm) on Top Overlay And Pad R9-3(111.47mm,47.749mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (108.77mm,53.1mm)(110.77mm,53.1mm) on Top Overlay And Pad R3-1(111.47mm,53.538mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (108.77mm,53.1mm)(108.77mm,53.3mm) on Top Overlay And Pad R3-2(108.97mm,54.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (108.77mm,55.1mm)(108.77mm,55.3mm) on Top Overlay And Pad R3-2(108.97mm,54.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (108.77mm,55.3mm)(110.77mm,55.3mm) on Top Overlay And Pad R3-3(111.47mm,54.862mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
Rule Violations :515

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "Jumper settings:

Open jumper:     Gain 1 = 5
Closed jumper:    Gain 1 adjustment with potentiometer" (106.9mm,3.4mm) on Top Overlay And Track (106.7mm,3.2mm)(130mm,3.2mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "Jumper settings:

Open jumper:     Gain 1 = 5
Closed jumper:    Gain 1 adjustment with potentiometer" (106.9mm,3.4mm) on Top Overlay And Track (130mm,3.4mm)(130mm,7.6mm) on Top Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "Jumper settings:

Open jumper:     Gain 1 = 5
Closed jumper:    Gain 1 adjustment with potentiometer" (106.9mm,3.4mm) on Top Overlay And Track (106.7mm,7.6mm)(130mm,7.6mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "Jumper settings:

Open jumper:     Gain 1 = 5
Closed jumper:    Gain 1 adjustment with potentiometer" (106.9mm,3.4mm) on Top Overlay And Track (106.7mm,3.4mm)(106.7mm,7.6mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "R21" (94.3mm,26mm) on Top Overlay And Track (93.9mm,26.8mm)(94.1mm,26.8mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "R21" (94.3mm,26mm) on Top Overlay And Track (95.5mm,26.8mm)(95.7mm,26.8mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "C12" (90.5mm,26mm) on Top Overlay And Track (91.6mm,26.8mm)(92mm,26.8mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "C12" (90.5mm,26mm) on Top Overlay And Track (90.2mm,26.8mm)(90.6mm,26.8mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "R19" (86.7mm,26mm) on Top Overlay And Track (86.4mm,26.8mm)(86.6mm,26.8mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.176mm < 0.254mm) Between Text "R19" (86.7mm,26mm) on Top Overlay And Track (88mm,26.8mm)(88.2mm,26.8mm) on Top Overlay Silk Text to Silk Clearance [0.176mm]
   Violation between Silk To Silk Clearance Constraint: (0.224mm < 0.254mm) Between Text "C15" (97.838mm,29.475mm) on Top Overlay And Track (98.2mm,30.6mm)(98.2mm,31mm) on Top Overlay Silk Text to Silk Clearance [0.224mm]
   Violation between Silk To Silk Clearance Constraint: (0.224mm < 0.254mm) Between Text "C15" (97.838mm,29.475mm) on Top Overlay And Track (98.2mm,29.2mm)(98.2mm,29.6mm) on Top Overlay Silk Text to Silk Clearance [0.224mm]
   Violation between Silk To Silk Clearance Constraint: (0.224mm < 0.254mm) Between Text "C16" (97.838mm,17.675mm) on Top Overlay And Track (98.2mm,17.4mm)(98.2mm,17.8mm) on Top Overlay Silk Text to Silk Clearance [0.224mm]
   Violation between Silk To Silk Clearance Constraint: (0.224mm < 0.254mm) Between Text "C16" (97.838mm,17.675mm) on Top Overlay And Track (98.2mm,18.8mm)(98.2mm,19.2mm) on Top Overlay Silk Text to Silk Clearance [0.224mm]
   Violation between Silk To Silk Clearance Constraint: (0.066mm < 0.254mm) Between Text "33" (32.4mm,14.9mm) on Top Overlay And Track (31.61mm,14.67mm)(74.79mm,14.67mm) on Top Overlay Silk Text to Silk Clearance [0.066mm]
   Violation between Silk To Silk Clearance Constraint: (0.119mm < 0.254mm) Between Text "34" (32.4mm,8.8mm) on Top Overlay And Track (31.61mm,9.59mm)(74.79mm,9.59mm) on Top Overlay Silk Text to Silk Clearance [0.119mm]
   Violation between Silk To Silk Clearance Constraint: (0.147mm < 0.254mm) Between Text "2" (75.1mm,10.6mm) on Top Overlay And Track (74.79mm,9.59mm)(74.79mm,14.67mm) on Top Overlay Silk Text to Silk Clearance [0.147mm]
   Violation between Silk To Silk Clearance Constraint: (0.147mm < 0.254mm) Between Text "1" (75.1mm,13.2mm) on Top Overlay And Track (74.79mm,9.59mm)(74.79mm,14.67mm) on Top Overlay Silk Text to Silk Clearance [0.147mm]
   Violation between Silk To Silk Clearance Constraint: (0.147mm < 0.254mm) Between Text "2" (70mm,56.3mm) on Top Overlay And Track (69.69mm,55.33mm)(69.69mm,60.41mm) on Top Overlay Silk Text to Silk Clearance [0.147mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "1" (70.1mm,58.9mm) on Top Overlay And Track (69.69mm,55.33mm)(69.69mm,60.41mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "16" (71mm,56.3mm) on Top Overlay And Track (72.13mm,55.33mm)(72.13mm,60.41mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (0.205mm < 0.254mm) Between Text "15" (71mm,58.9mm) on Top Overlay And Track (72.13mm,55.33mm)(72.13mm,60.41mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]
   Violation between Silk To Silk Clearance Constraint: (0.126mm < 0.254mm) Between Text "19" (77.14mm,14.96mm) on Top Overlay And Track (76.23mm,14.67mm)(99.725mm,14.67mm) on Top Overlay Silk Text to Silk Clearance [0.126mm]
   Violation between Silk To Silk Clearance Constraint: (0.159mm < 0.254mm) Between Text "20" (77.04mm,8.76mm) on Top Overlay And Track (76.23mm,9.59mm)(99.725mm,9.59mm) on Top Overlay Silk Text to Silk Clearance [0.159mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Text "2" (102.04mm,10.66mm) on Top Overlay And Track (101.63mm,9.59mm)(101.63mm,14.67mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "R18" (48.1mm,41.1mm) on Top Overlay And Track (48.4mm,42.4mm)(48.4mm,42.6mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "R18" (48.1mm,41.1mm) on Top Overlay And Track (48.4mm,40.8mm)(48.4mm,41mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "C9" (56.6mm,41.3mm) on Top Overlay And Track (55.8mm,42.2mm)(55.8mm,42.6mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "C9" (56.6mm,41.3mm) on Top Overlay And Track (55.8mm,40.8mm)(55.8mm,41.2mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
Rule Violations :29

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 589
Waived Violations : 0
Time Elapsed        : 00:00:03