{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 08:56:01 2015 " "Info: Processing started: Wed Nov 18 08:56:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rng_rf -c rng_rf " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off rng_rf -c rng_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "rng_rf EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"rng_rf\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "52 Top " "Info: Previous placement does not exist for 52 of 52 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 28 " "Warning: No exact pin location assignment(s) for 28 pins of 28 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[23\] " "Info: Pin rgb\[23\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[22\] " "Info: Pin rgb\[22\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[21\] " "Info: Pin rgb\[21\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[20\] " "Info: Pin rgb\[20\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[19\] " "Info: Pin rgb\[19\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[18\] " "Info: Pin rgb\[18\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[17\] " "Info: Pin rgb\[17\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[16\] " "Info: Pin rgb\[16\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[15\] " "Info: Pin rgb\[15\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[14\] " "Info: Pin rgb\[14\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[13\] " "Info: Pin rgb\[13\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[12\] " "Info: Pin rgb\[12\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[11\] " "Info: Pin rgb\[11\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[10\] " "Info: Pin rgb\[10\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[9\] " "Info: Pin rgb\[9\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[8\] " "Info: Pin rgb\[8\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[7\] " "Info: Pin rgb\[7\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[6\] " "Info: Pin rgb\[6\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[5\] " "Info: Pin rgb\[5\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[4\] " "Info: Pin rgb\[4\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[3\] " "Info: Pin rgb\[3\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[2\] " "Info: Pin rgb\[2\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[1\] " "Info: Pin rgb\[1\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rgb\[0\] " "Info: Pin rgb\[0\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1600 504 680 -1584 "rgb\[23..0\]" "" } { -1768 256 312 -1752 "rgb\[7..0\]" "" } { -1616 256 312 -1600 "rgb\[15..8\]" "" } { -1464 256 327 -1448 "rgb\[23..16\]" "" } { -1608 472 530 -1592 "rgb\[23..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name4 " "Info: Pin pin_name4 not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1280 -248 -80 -1264 "pin_name4" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name4 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "color_add\[0\] " "Info: Pin color_add\[0\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1768 -256 -88 -1752 "color_add\[2..0\]" "" } { -1776 -21 52 -1752 "color_add\[2..0\]" "" } { -1624 -23 50 -1600 "color_add\[2..0\]" "" } { -1472 -28 45 -1448 "color_add\[2..0\]" "" } { -1784 -94 -21 -1760 "color_add\[2..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { color_add[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { color_add[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "color_add\[1\] " "Info: Pin color_add\[1\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1768 -256 -88 -1752 "color_add\[2..0\]" "" } { -1776 -21 52 -1752 "color_add\[2..0\]" "" } { -1624 -23 50 -1600 "color_add\[2..0\]" "" } { -1472 -28 45 -1448 "color_add\[2..0\]" "" } { -1784 -94 -21 -1760 "color_add\[2..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { color_add[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { color_add[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "color_add\[2\] " "Info: Pin color_add\[2\] not assigned to an exact location on the device" {  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1768 -256 -88 -1752 "color_add\[2..0\]" "" } { -1776 -21 52 -1752 "color_add\[2..0\]" "" } { -1624 -23 50 -1600 "color_add\[2..0\]" "" } { -1472 -28 45 -1448 "color_add\[2..0\]" "" } { -1784 -94 -21 -1760 "color_add\[2..0\]" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { color_add[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { color_add[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pin_name4 (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node pin_name4 (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "rng_rf.bdf" "" { Schematic "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.bdf" { { -1280 -248 -80 -1264 "pin_name4" "" } } } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name4 } "NODE_NAME" } } { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "27 unused 3.30 3 24 0 " "Info: Number of I/O pins in group: 27 (unused VREF, 3.30 VCCIO, 3 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 1 63 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 2 57 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 56 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 58 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 0 65 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 1 58 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 58 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 56 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.894 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 2.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rf_red:inst3\|altsyncram:altsyncram_component\|altsyncram_7m61:auto_generated\|ram_block1a7~porta_address_reg2 1 MEM M4K_X26_Y35 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y35; Fanout = 1; MEM Node = 'rf_red:inst3\|altsyncram:altsyncram_component\|altsyncram_7m61:auto_generated\|ram_block1a7~porta_address_reg2'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rf_red:inst3|altsyncram:altsyncram_component|altsyncram_7m61:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_7m61.tdf" "" { Text "D:/CPE 200L/FINALPROJECT/Register File/db/altsyncram_7m61.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.894 ns) 2.894 ns rf_red:inst3\|altsyncram:altsyncram_component\|altsyncram_7m61:auto_generated\|q_a\[7\] 2 MEM M4K_X26_Y35 1 " "Info: 2: + IC(0.000 ns) + CELL(2.894 ns) = 2.894 ns; Loc. = M4K_X26_Y35; Fanout = 1; MEM Node = 'rf_red:inst3\|altsyncram:altsyncram_component\|altsyncram_7m61:auto_generated\|q_a\[7\]'" {  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { rf_red:inst3|altsyncram:altsyncram_component|altsyncram_7m61:auto_generated|ram_block1a7~porta_address_reg2 rf_red:inst3|altsyncram:altsyncram_component|altsyncram_7m61:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_7m61.tdf" "" { Text "D:/CPE 200L/FINALPROJECT/Register File/db/altsyncram_7m61.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.894 ns ( 100.00 % ) " "Info: Total cell delay = 2.894 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin64/TimingClosureFloorplan.fld" "" "2.894 ns" { rf_red:inst3|altsyncram:altsyncram_component|altsyncram_7m61:auto_generated|ram_block1a7~porta_address_reg2 rf_red:inst3|altsyncram:altsyncram_component|altsyncram_7m61:auto_generated|q_a[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 0 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 0%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X22_Y24 X32_Y36 " "Info: The peak interconnect region extends from location X22_Y24 to location X32_Y36" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_MAIN_TITLE" "1 " "Info: Fitter merged 1 physical RAM blocks that contain multiple logical RAM slices into a single location" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_TITLE" "" "Info: Following physical RAM blocks contain multiple logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_PHYSICAL_LOCATION" "M4K_X26_Y35 " "Info: Physical RAM block M4K_X26_Y35 contains the following logical RAM slices" { { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a0 " "Info: RAM slice: rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a1 " "Info: RAM slice: rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a2 " "Info: RAM slice: rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a3 " "Info: RAM slice: rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a4 " "Info: RAM slice: rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a5 " "Info: RAM slice: rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a6 " "Info: RAM slice: rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a7 " "Info: RAM slice: rf_blue:inst\|altsyncram:altsyncram_component\|altsyncram_kp61:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_green:inst2\|altsyncram:altsyncram_component\|altsyncram_ts61:auto_generated\|ram_block1a0 " "Info: RAM slice: rf_green:inst2\|altsyncram:altsyncram_component\|altsyncram_ts61:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_green:inst2\|altsyncram:altsyncram_component\|altsyncram_ts61:auto_generated\|ram_block1a1 " "Info: RAM slice: rf_green:inst2\|altsyncram:altsyncram_component\|altsyncram_ts61:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_green:inst2\|altsyncram:altsyncram_component\|altsyncram_ts61:auto_generated\|ram_block1a2 " "Info: RAM slice: rf_green:inst2\|altsyncram:altsyncram_component\|altsyncram_ts61:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_green:inst2\|altsyncram:altsyncram_component\|altsyncram_ts61:auto_generated\|ram_block1a3 " "Info: RAM slice: rf_green:inst2\|altsyncram:altsyncram_component\|altsyncram_ts61:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_green:inst2\|altsyncram:altsyncram_component\|altsyncram_ts61:auto_generated\|ram_block1a4 " "Info: RAM slice: rf_green:inst2\|altsyncram:altsyncram_component\|altsyncram_ts61:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_green:inst2\|altsyncram:altsyncram_component\|altsyncram_ts61:auto_generated\|ram_block1a5 " "Info: RAM slice: rf_green:inst2\|altsyncram:altsyncram_component\|altsyncram_ts61:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_green:inst2\|altsyncram:altsyncram_component\|altsyncram_ts61:auto_generated\|ram_block1a6 " "Info: RAM slice: rf_green:inst2\|altsyncram:altsyncram_component\|altsyncram_ts61:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_green:inst2\|altsyncram:altsyncram_component\|altsyncram_ts61:auto_generated\|ram_block1a7 " "Info: RAM slice: rf_green:inst2\|altsyncram:altsyncram_component\|altsyncram_ts61:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_red:inst3\|altsyncram:altsyncram_component\|altsyncram_7m61:auto_generated\|ram_block1a0 " "Info: RAM slice: rf_red:inst3\|altsyncram:altsyncram_component\|altsyncram_7m61:auto_generated\|ram_block1a0" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_red:inst3\|altsyncram:altsyncram_component\|altsyncram_7m61:auto_generated\|ram_block1a1 " "Info: RAM slice: rf_red:inst3\|altsyncram:altsyncram_component\|altsyncram_7m61:auto_generated\|ram_block1a1" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_red:inst3\|altsyncram:altsyncram_component\|altsyncram_7m61:auto_generated\|ram_block1a2 " "Info: RAM slice: rf_red:inst3\|altsyncram:altsyncram_component\|altsyncram_7m61:auto_generated\|ram_block1a2" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_red:inst3\|altsyncram:altsyncram_component\|altsyncram_7m61:auto_generated\|ram_block1a3 " "Info: RAM slice: rf_red:inst3\|altsyncram:altsyncram_component\|altsyncram_7m61:auto_generated\|ram_block1a3" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_red:inst3\|altsyncram:altsyncram_component\|altsyncram_7m61:auto_generated\|ram_block1a4 " "Info: RAM slice: rf_red:inst3\|altsyncram:altsyncram_component\|altsyncram_7m61:auto_generated\|ram_block1a4" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_red:inst3\|altsyncram:altsyncram_component\|altsyncram_7m61:auto_generated\|ram_block1a5 " "Info: RAM slice: rf_red:inst3\|altsyncram:altsyncram_component\|altsyncram_7m61:auto_generated\|ram_block1a5" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_red:inst3\|altsyncram:altsyncram_component\|altsyncram_7m61:auto_generated\|ram_block1a6 " "Info: RAM slice: rf_red:inst3\|altsyncram:altsyncram_component\|altsyncram_7m61:auto_generated\|ram_block1a6" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0} { "Info" "IFSAC_MULTIPLE_LOGICAL_RAMS_MERGED_SUB_MSG_SLICE_NAME" "rf_red:inst3\|altsyncram:altsyncram_component\|altsyncram_7m61:auto_generated\|ram_block1a7 " "Info: RAM slice: rf_red:inst3\|altsyncram:altsyncram_component\|altsyncram_7m61:auto_generated\|ram_block1a7" {  } {  } 2 0 "RAM slice: %1!s!" 0 0 "" 0}  } {  } 2 0 "Physical RAM block %1!s! contains the following logical RAM slices" 0 0 "" 0}  } {  } 2 0 "Following physical RAM blocks contain multiple logical RAM slices" 0 0 "" 0}  } {  } 2 0 "Fitter merged %1!llu! physical RAM blocks that contain multiple logical RAM slices into a single location" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "24 " "Warning: Found 24 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[23\] 0 " "Info: Pin \"rgb\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[22\] 0 " "Info: Pin \"rgb\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[21\] 0 " "Info: Pin \"rgb\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[20\] 0 " "Info: Pin \"rgb\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[19\] 0 " "Info: Pin \"rgb\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[18\] 0 " "Info: Pin \"rgb\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[17\] 0 " "Info: Pin \"rgb\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[16\] 0 " "Info: Pin \"rgb\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[15\] 0 " "Info: Pin \"rgb\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[14\] 0 " "Info: Pin \"rgb\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[13\] 0 " "Info: Pin \"rgb\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[12\] 0 " "Info: Pin \"rgb\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[11\] 0 " "Info: Pin \"rgb\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[10\] 0 " "Info: Pin \"rgb\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[9\] 0 " "Info: Pin \"rgb\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[8\] 0 " "Info: Pin \"rgb\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[7\] 0 " "Info: Pin \"rgb\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[6\] 0 " "Info: Pin \"rgb\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[5\] 0 " "Info: Pin \"rgb\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[4\] 0 " "Info: Pin \"rgb\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[3\] 0 " "Info: Pin \"rgb\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[2\] 0 " "Info: Pin \"rgb\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[1\] 0 " "Info: Pin \"rgb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rgb\[0\] 0 " "Info: Pin \"rgb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CPE 200L/FINALPROJECT/Register File/rng_rf.fit.smsg " "Info: Generated suppressed messages file D:/CPE 200L/FINALPROJECT/Register File/rng_rf.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Info: Allocated 363 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 18 08:56:16 2015 " "Info: Processing ended: Wed Nov 18 08:56:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
