ISE Auto-Make Log File
-----------------------

Starting: 'exewrap @__filesClean_exewrap.rsp'


Creating TCL Process
Cleaning Up Project
deleting file(s): __filesClean_exewrap.rsp
Finished cleaning up project

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @serial_interface.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd
Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd
Writing serial_interface.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @4000.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.87 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.87 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.87 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd in Library work.
ERROR:HDLParsers:163 - C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd Line 83. Unexpected symbol
 read: DOWNTO.
ERROR:HDLParsers:163 - C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd Line 84. Unexpected symbol
 read: DOWNTO.
ERROR:HDLParsers:163 - C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd Line 86. Unexpected symbol
 read: DOWNTO.
ERROR:HDLParsers:3312 - C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd Line 96. Undefined symbol
 'spl_div'.
ERROR:HDLParsers:3312 - C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd Line 97. Undefined symbol
 'sync_mode'.
ERROR:HDLParsers:3312 - C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd Line 99. Undefined symbol
 'phasedelay'.
ERROR:HDLParsers:1209 - C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd Line 102. sync_mode: Unde
fined symbol (last report in this block)
CPU : 1.27 / 2.14 s | Elapsed : 1.00 / 1.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @5601.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
    Set user-defined property "BUFG =  CLK" for signal <f1485m> in unit <tri_level_sync_generator>.
    Set user-defined property "BUFG =  CLK" for signal <f14835m> in unit <tri_level_sync_generator>.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <system_clk>.
    Found 26-bit register for signal <phasedelay>.
    Found 6-bit up counter for signal <bitptr>.
    Summary:
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd.
WARNING:Xst:647 - Input <f27m> is never used.
WARNING:Xst:647 - Input <f1485m> is never used.
WARNING:Xst:647 - Input <f14835m> is never used.
WARNING:Xst:647 - Input <f4m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <f8g> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:1220 - Output <gpbus7> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus6> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus5> is never used.
WARNING:Xst:647 - Input <gpbus4> is never used.
WARNING:Xst:1220 - Output <gpbus3> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus2> is never used.
WARNING:Xst:1220 - Output <gpbus1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus0> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <sync_in> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<3>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<2>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<1>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<0>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <spl_div<9>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<8>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<7>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<6>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<5>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<4>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<3>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<2>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<1>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<0>> is assigned but never used.
WARNING:Xst:646 - Signal <system_clk> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<25>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<24>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<23>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<22>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<21>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<20>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<19>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<18>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<17>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<16>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<15>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<14>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<13>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<12>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<11>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<10>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<9>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<8>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<7>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<6>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<5>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<4>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<3>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<2>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<1>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<0>> is assigned but never used.
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 39
  1-bit register                   : 39
# Counters                         : 1
  6-bit up counter                 : 1

=========================================================================


Starting low level synthesis...

Optimizing unit <serial_interface> ...

Optimizing unit <tri_level_sync_generator> ...
  implementation constraint: BUFG=CLK	 : f1485m
  implementation constraint: BUFG=CLK	 : f14835m

Merging netlists...

=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# Adders/Subtractors               : 1
  6-bit adder                      : 1

Design Statistics
# Edif Instances                   : 167
# I/Os                             : 27

=========================================================================
CPU : 3.90 / 3.96 s | Elapsed : 4.00 / 4.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @7702.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/tri_level_sync_generator/tri_leve
l_sync_generator.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N110' has no load
WARNING:NgdBuild:454 - logical net 'N100' has no load
WARNING:NgdBuild:454 - logical net 'N99' has no load
WARNING:NgdBuild:454 - logical net 'N98' has no load
WARNING:NgdBuild:454 - logical net 'N97' has no load
WARNING:NgdBuild:454 - logical net 'N96' has no load
WARNING:NgdBuild:454 - logical net 'N95' has no load
WARNING:NgdBuild:454 - logical net 'N94' has no load
WARNING:NgdBuild:454 - logical net 'N93' has no load
WARNING:NgdBuild:454 - logical net 'N92' has no load
WARNING:NgdBuild:454 - logical net 'N91' has no load
WARNING:NgdBuild:454 - logical net 'N109' has no load
WARNING:NgdBuild:454 - logical net 'N90' has no load
WARNING:NgdBuild:454 - logical net 'N89' has no load
WARNING:NgdBuild:454 - logical net 'N88' has no load
WARNING:NgdBuild:454 - logical net 'N87' has no load
WARNING:NgdBuild:454 - logical net 'N86' has no load
WARNING:NgdBuild:454 - logical net 'N85' has no load
WARNING:NgdBuild:454 - logical net 'N108' has no load
WARNING:NgdBuild:454 - logical net 'N107' has no load
WARNING:NgdBuild:454 - logical net 'N106' has no load
WARNING:NgdBuild:454 - logical net 'N105' has no load
WARNING:NgdBuild:454 - logical net 'N104' has no load
WARNING:NgdBuild:454 - logical net 'N103' has no load
WARNING:NgdBuild:454 - logical net 'N102' has no load
WARNING:NgdBuild:454 - logical net 'N101' has no load
WARNING:NgdBuild:454 - logical net 'N84' has no load
WARNING:NgdBuild:454 - logical net 'N83' has no load
WARNING:NgdBuild:454 - logical net 'N82' has no load
WARNING:NgdBuild:454 - logical net 'N81' has no load
WARNING:NgdBuild:454 - logical net 'N80' has no load
WARNING:NgdBuild:454 - logical net 'N79' has no load
WARNING:NgdBuild:454 - logical net 'N78' has no load
WARNING:NgdBuild:454 - logical net 'N77' has no load
WARNING:NgdBuild:454 - logical net 'N76' has no load
WARNING:NgdBuild:454 - logical net 'N75' has no load
WARNING:NgdBuild:454 - logical net 'N74' has no load
WARNING:NgdBuild:454 - logical net 'N259' has no load
WARNING:NgdBuild:454 - logical net 'N262' has no load
WARNING:NgdBuild:454 - logical net 'N265' has no load
WARNING:NgdBuild:454 - logical net 'N268' has no load
WARNING:NgdBuild:454 - logical net 'N271' has no load
WARNING:NgdBuild:454 - logical net 'N274' has no load
WARNING:NgdBuild:454 - logical net 'N277' has no load
WARNING:NgdBuild:454 - logical net 'N280' has no load
WARNING:NgdBuild:454 - logical net 'N283' has no load
WARNING:NgdBuild:454 - logical net 'N286' has no load
WARNING:NgdBuild:454 - logical net 'N289' has no load
WARNING:NgdBuild:454 - logical net 'N292' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  49

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus5'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus4'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus2'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus0'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f8g'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f27m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f1485m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f14835m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 17 equations into 8 function blocks..

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-4-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @8803.rsp'
Original: 'exewrap -mode pipe -tapkeep -command hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Starting: 'hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Configure Device (iMPACT)

Launching: 'impact -f __impact.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @5604.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd in Library work.
ERROR:HDLParsers:163 - C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd Line 104. Unexpected symbo
l read: ';'.
ERROR:HDLParsers:162 - C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd Line 115. Read symbol CASE
, expecting ';'.
CPU : 0.16 / 0.22 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @6805.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
    Set user-defined property "BUFG =  CLK" for signal <f1485m> in unit <tri_level_sync_generator>.
    Set user-defined property "BUFG =  CLK" for signal <f14835m> in unit <tri_level_sync_generator>.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <system_clk>.
    Found 26-bit register for signal <phasedelay>.
    Found 6-bit up counter for signal <bitptr>.
    Summary:
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd.
    Found 1-bit register for signal <sync_tp>.
    Found 1-bit register for signal <sync_t_tp>.
WARNING:Xst:647 - Input <f27m> is never used.
WARNING:Xst:647 - Input <f1485m> is never used.
WARNING:Xst:647 - Input <f14835m> is never used.
WARNING:Xst:647 - Input <f4m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <f8g> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:1220 - Output <gpbus7> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus6> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus5> is never used.
WARNING:Xst:647 - Input <gpbus4> is never used.
WARNING:Xst:1220 - Output <gpbus3> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus2> is never used.
WARNING:Xst:1220 - Output <gpbus1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus0> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <sync_in> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<3>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<2>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<1>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<0>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sync_mode<1>> is assigned but never used.
WARNING:Xst:646 - Signal <sync_mode<0>> is assigned but never used.
WARNING:Xst:646 - Signal <system_clk> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<25>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<24>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<23>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<22>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<21>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<20>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<19>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<18>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<17>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<16>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<15>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<14>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<13>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<12>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<11>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<10>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<9>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<8>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<7>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<6>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<5>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<4>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<3>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<2>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<1>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<0>> is assigned but never used.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 41
  1-bit register                   : 41
# Counters                         : 1
  6-bit up counter                 : 1

=========================================================================


Starting low level synthesis...

Optimizing unit <serial_interface> ...

Optimizing unit <tri_level_sync_generator> ...
  implementation constraint: BUFG=CLK	 : f1485m
  implementation constraint: BUFG=CLK	 : f14835m

Merging netlists...

=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# Adders/Subtractors               : 1
  6-bit adder                      : 1

Design Statistics
# Edif Instances                   : 183
# I/Os                             : 27

=========================================================================
CPU : 2.42 / 2.47 s | Elapsed : 3.00 / 3.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @7106.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/tri_level_sync_generator/tri_leve
l_sync_generator.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N167' has no load
WARNING:NgdBuild:454 - logical net 'N157' has no load
WARNING:NgdBuild:454 - logical net 'N156' has no load
WARNING:NgdBuild:454 - logical net 'N155' has no load
WARNING:NgdBuild:454 - logical net 'N154' has no load
WARNING:NgdBuild:454 - logical net 'N153' has no load
WARNING:NgdBuild:454 - logical net 'N152' has no load
WARNING:NgdBuild:454 - logical net 'N151' has no load
WARNING:NgdBuild:454 - logical net 'N150' has no load
WARNING:NgdBuild:454 - logical net 'N149' has no load
WARNING:NgdBuild:454 - logical net 'N148' has no load
WARNING:NgdBuild:454 - logical net 'N166' has no load
WARNING:NgdBuild:454 - logical net 'N147' has no load
WARNING:NgdBuild:454 - logical net 'N146' has no load
WARNING:NgdBuild:454 - logical net 'N145' has no load
WARNING:NgdBuild:454 - logical net 'N144' has no load
WARNING:NgdBuild:454 - logical net 'N143' has no load
WARNING:NgdBuild:454 - logical net 'N142' has no load
WARNING:NgdBuild:454 - logical net 'N165' has no load
WARNING:NgdBuild:454 - logical net 'N164' has no load
WARNING:NgdBuild:454 - logical net 'N163' has no load
WARNING:NgdBuild:454 - logical net 'N162' has no load
WARNING:NgdBuild:454 - logical net 'N161' has no load
WARNING:NgdBuild:454 - logical net 'N160' has no load
WARNING:NgdBuild:454 - logical net 'N159' has no load
WARNING:NgdBuild:454 - logical net 'N158' has no load
WARNING:NgdBuild:454 - logical net 'N141' has no load
WARNING:NgdBuild:454 - logical net 'N140' has no load
WARNING:NgdBuild:454 - logical net 'N139' has no load
WARNING:NgdBuild:454 - logical net 'N275' has no load
WARNING:NgdBuild:454 - logical net 'N278' has no load
WARNING:NgdBuild:454 - logical net 'N281' has no load
WARNING:NgdBuild:454 - logical net 'N284' has no load
WARNING:NgdBuild:454 - logical net 'N287' has no load
WARNING:NgdBuild:454 - logical net 'N290' has no load
WARNING:NgdBuild:454 - logical net 'N293' has no load
WARNING:NgdBuild:454 - logical net 'N296' has no load
WARNING:NgdBuild:454 - logical net 'N299' has no load
WARNING:NgdBuild:454 - logical net 'N302' has no load
WARNING:NgdBuild:454 - logical net 'N305' has no load
WARNING:NgdBuild:454 - logical net 'N308' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  41

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus5'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus4'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus2'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus0'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f8g'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f27m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f1485m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f14835m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 27 equations into 8 function blocks....

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-4-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap @7507.rsp'
Original: 'exewrap -mode pipe -tapkeep -command hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Starting: 'hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Configure Device (iMPACT)

Launching: 'impact -f __impact.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @8708.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
    Set user-defined property "BUFG =  CLK" for signal <f1485m> in unit <tri_level_sync_generator>.
    Set user-defined property "BUFG =  CLK" for signal <f14835m> in unit <tri_level_sync_generator>.
WARNING:Xst:819 - C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd (Line 104). The following signa
ls are missing in the process sensitivity list:
   spl_div.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <system_clk>.
    Found 26-bit register for signal <phasedelay>.
    Found 6-bit up counter for signal <bitptr>.
    Summary:
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <sync_tp>.
WARNING:Xst:737 - Found 1-bit latch for signal <sync_t_tp>.
WARNING:Xst:647 - Input <f27m> is never used.
WARNING:Xst:647 - Input <f1485m> is never used.
WARNING:Xst:647 - Input <f14835m> is never used.
WARNING:Xst:647 - Input <f4m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <f8g> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:1220 - Output <gpbus7> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus6> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus5> is never used.
WARNING:Xst:647 - Input <gpbus4> is never used.
WARNING:Xst:1220 - Output <gpbus3> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus2> is never used.
WARNING:Xst:1220 - Output <gpbus1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus0> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <sync_in> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<3>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<2>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<1>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<0>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sync_mode<1>> is assigned but never used.
WARNING:Xst:646 - Signal <sync_mode<0>> is assigned but never used.
WARNING:Xst:646 - Signal <system_clk> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<25>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<24>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<23>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<22>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<21>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<20>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<19>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<18>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<17>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<16>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<15>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<14>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<13>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<12>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<11>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<10>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<9>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<8>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<7>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<6>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<5>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<4>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<3>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<2>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<1>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<0>> is assigned but never used.
    Summary:
	inferred   2 Latch(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 39
  1-bit register                   : 39
# Latches                          : 2
  1-bit latch                      : 2
# Counters                         : 1
  6-bit up counter                 : 1

=========================================================================


Starting low level synthesis...

Optimizing unit <serial_interface> ...

Optimizing unit <tri_level_sync_generator> ...
  implementation constraint: BUFG=CLK	 : f1485m
  implementation constraint: BUFG=CLK	 : f14835m

Merging netlists...

=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# Adders/Subtractors               : 1
  6-bit adder                      : 1

Design Statistics
# Edif Instances                   : 183
# I/Os                             : 27

=========================================================================
CPU : 2.25 / 2.36 s | Elapsed : 3.00 / 3.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @9109.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/tri_level_sync_generator/tri_leve
l_sync_generator.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N167' has no load
WARNING:NgdBuild:454 - logical net 'N157' has no load
WARNING:NgdBuild:454 - logical net 'N156' has no load
WARNING:NgdBuild:454 - logical net 'N155' has no load
WARNING:NgdBuild:454 - logical net 'N154' has no load
WARNING:NgdBuild:454 - logical net 'N153' has no load
WARNING:NgdBuild:454 - logical net 'N152' has no load
WARNING:NgdBuild:454 - logical net 'N151' has no load
WARNING:NgdBuild:454 - logical net 'N150' has no load
WARNING:NgdBuild:454 - logical net 'N149' has no load
WARNING:NgdBuild:454 - logical net 'N148' has no load
WARNING:NgdBuild:454 - logical net 'N166' has no load
WARNING:NgdBuild:454 - logical net 'N147' has no load
WARNING:NgdBuild:454 - logical net 'N146' has no load
WARNING:NgdBuild:454 - logical net 'N145' has no load
WARNING:NgdBuild:454 - logical net 'N144' has no load
WARNING:NgdBuild:454 - logical net 'N143' has no load
WARNING:NgdBuild:454 - logical net 'N142' has no load
WARNING:NgdBuild:454 - logical net 'N165' has no load
WARNING:NgdBuild:454 - logical net 'N164' has no load
WARNING:NgdBuild:454 - logical net 'N163' has no load
WARNING:NgdBuild:454 - logical net 'N162' has no load
WARNING:NgdBuild:454 - logical net 'N161' has no load
WARNING:NgdBuild:454 - logical net 'N160' has no load
WARNING:NgdBuild:454 - logical net 'N159' has no load
WARNING:NgdBuild:454 - logical net 'N158' has no load
WARNING:NgdBuild:454 - logical net 'N141' has no load
WARNING:NgdBuild:454 - logical net 'N140' has no load
WARNING:NgdBuild:454 - logical net 'N139' has no load
WARNING:NgdBuild:454 - logical net 'N275' has no load
WARNING:NgdBuild:454 - logical net 'N278' has no load
WARNING:NgdBuild:454 - logical net 'N281' has no load
WARNING:NgdBuild:454 - logical net 'N284' has no load
WARNING:NgdBuild:454 - logical net 'N287' has no load
WARNING:NgdBuild:454 - logical net 'N290' has no load
WARNING:NgdBuild:454 - logical net 'N293' has no load
WARNING:NgdBuild:454 - logical net 'N296' has no load
WARNING:NgdBuild:454 - logical net 'N299' has no load
WARNING:NgdBuild:454 - logical net 'N302' has no load
WARNING:NgdBuild:454 - logical net 'N305' has no load
WARNING:NgdBuild:454 - logical net 'N308' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  41

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus5'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus4'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus2'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus0'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f8g'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f27m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f1485m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f14835m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Multi-level logic optimization...
Timing optimization....
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 31 equations into 8 function blocks........

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-4-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap @9510.rsp'
Original: 'exewrap -mode pipe -tapkeep -command hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Starting: 'hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @5111.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
    Set user-defined property "BUFG =  CLK" for signal <f1485m> in unit <tri_level_sync_generator>.
    Set user-defined property "BUFG =  CLK" for signal <f14835m> in unit <tri_level_sync_generator>.
WARNING:Xst:819 - C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd (Line 104). The following signa
ls are missing in the process sensitivity list:
   spl_div.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <system_clk>.
    Found 26-bit register for signal <phasedelay>.
    Found 6-bit up counter for signal <bitptr>.
    Summary:
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <sync_tp>.
WARNING:Xst:737 - Found 1-bit latch for signal <sync_t_tp>.
WARNING:Xst:647 - Input <f27m> is never used.
WARNING:Xst:647 - Input <f1485m> is never used.
WARNING:Xst:647 - Input <f14835m> is never used.
WARNING:Xst:647 - Input <f4m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <f8g> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:1220 - Output <gpbus7> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus6> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus5> is never used.
WARNING:Xst:647 - Input <gpbus4> is never used.
WARNING:Xst:1220 - Output <gpbus3> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus2> is never used.
WARNING:Xst:1220 - Output <gpbus1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus0> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <sync_in> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<3>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<2>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<1>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<0>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sync_mode<1>> is assigned but never used.
WARNING:Xst:646 - Signal <sync_mode<0>> is assigned but never used.
WARNING:Xst:646 - Signal <system_clk> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<25>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<24>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<23>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<22>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<21>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<20>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<19>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<18>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<17>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<16>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<15>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<14>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<13>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<12>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<11>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<10>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<9>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<8>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<7>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<6>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<5>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<4>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<3>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<2>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<1>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<0>> is assigned but never used.
    Summary:
	inferred   2 Latch(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 39
  1-bit register                   : 39
# Latches                          : 2
  1-bit latch                      : 2
# Counters                         : 1
  6-bit up counter                 : 1

=========================================================================


Starting low level synthesis...

Optimizing unit <serial_interface> ...

Optimizing unit <tri_level_sync_generator> ...
  implementation constraint: BUFG=CLK	 : f1485m
  implementation constraint: BUFG=CLK	 : f14835m

Merging netlists...

=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# Adders/Subtractors               : 1
  6-bit adder                      : 1

Design Statistics
# Edif Instances                   : 184
# I/Os                             : 27

=========================================================================
CPU : 2.42 / 2.47 s | Elapsed : 2.00 / 2.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @5512.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/tri_level_sync_generator/tri_leve
l_sync_generator.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N167' has no load
WARNING:NgdBuild:454 - logical net 'N157' has no load
WARNING:NgdBuild:454 - logical net 'N156' has no load
WARNING:NgdBuild:454 - logical net 'N155' has no load
WARNING:NgdBuild:454 - logical net 'N154' has no load
WARNING:NgdBuild:454 - logical net 'N153' has no load
WARNING:NgdBuild:454 - logical net 'N152' has no load
WARNING:NgdBuild:454 - logical net 'N151' has no load
WARNING:NgdBuild:454 - logical net 'N150' has no load
WARNING:NgdBuild:454 - logical net 'N149' has no load
WARNING:NgdBuild:454 - logical net 'N148' has no load
WARNING:NgdBuild:454 - logical net 'N166' has no load
WARNING:NgdBuild:454 - logical net 'N147' has no load
WARNING:NgdBuild:454 - logical net 'N146' has no load
WARNING:NgdBuild:454 - logical net 'N145' has no load
WARNING:NgdBuild:454 - logical net 'N144' has no load
WARNING:NgdBuild:454 - logical net 'N143' has no load
WARNING:NgdBuild:454 - logical net 'N142' has no load
WARNING:NgdBuild:454 - logical net 'N165' has no load
WARNING:NgdBuild:454 - logical net 'N164' has no load
WARNING:NgdBuild:454 - logical net 'N163' has no load
WARNING:NgdBuild:454 - logical net 'N162' has no load
WARNING:NgdBuild:454 - logical net 'N161' has no load
WARNING:NgdBuild:454 - logical net 'N160' has no load
WARNING:NgdBuild:454 - logical net 'N159' has no load
WARNING:NgdBuild:454 - logical net 'N158' has no load
WARNING:NgdBuild:454 - logical net 'N141' has no load
WARNING:NgdBuild:454 - logical net 'N140' has no load
WARNING:NgdBuild:454 - logical net 'N139' has no load
WARNING:NgdBuild:454 - logical net 'N276' has no load
WARNING:NgdBuild:454 - logical net 'N279' has no load
WARNING:NgdBuild:454 - logical net 'N282' has no load
WARNING:NgdBuild:454 - logical net 'N285' has no load
WARNING:NgdBuild:454 - logical net 'N288' has no load
WARNING:NgdBuild:454 - logical net 'N291' has no load
WARNING:NgdBuild:454 - logical net 'N294' has no load
WARNING:NgdBuild:454 - logical net 'N297' has no load
WARNING:NgdBuild:454 - logical net 'N300' has no load
WARNING:NgdBuild:454 - logical net 'N303' has no load
WARNING:NgdBuild:454 - logical net 'N306' has no load
WARNING:NgdBuild:454 - logical net 'N309' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  41

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus5'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus4'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus2'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus0'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f8g'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f27m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f1485m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f14835m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Multi-level logic optimization...
Timing optimization......
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 31 equations into 8 function blocks.......

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-4-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap @6013.rsp'
Original: 'exewrap -mode pipe -tapkeep -command hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Starting: 'hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @5114.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 1.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
    Set user-defined property "BUFG =  CLK" for signal <f1485m> in unit <tri_level_sync_generator>.
    Set user-defined property "BUFG =  CLK" for signal <f14835m> in unit <tri_level_sync_generator>.
WARNING:Xst:819 - C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd (Line 104). The following signa
ls are missing in the process sensitivity list:
   spl_div.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <system_clk>.
    Found 26-bit register for signal <phasedelay>.
    Found 6-bit up counter for signal <bitptr>.
    Summary:
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <sync_tp>.
WARNING:Xst:737 - Found 1-bit latch for signal <sync_t_tp>.
WARNING:Xst:647 - Input <f27m> is never used.
WARNING:Xst:647 - Input <f1485m> is never used.
WARNING:Xst:647 - Input <f14835m> is never used.
WARNING:Xst:647 - Input <f4m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <f8g> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:1220 - Output <gpbus7> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus6> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus5> is never used.
WARNING:Xst:647 - Input <gpbus4> is never used.
WARNING:Xst:1220 - Output <gpbus3> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus2> is never used.
WARNING:Xst:1220 - Output <gpbus1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus0> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <sync_in> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<3>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<2>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<1>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<0>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sync_mode<1>> is assigned but never used.
WARNING:Xst:646 - Signal <sync_mode<0>> is assigned but never used.
WARNING:Xst:646 - Signal <system_clk> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<25>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<24>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<23>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<22>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<21>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<20>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<19>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<18>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<17>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<16>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<15>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<14>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<13>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<12>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<11>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<10>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<9>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<8>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<7>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<6>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<5>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<4>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<3>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<2>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<1>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<0>> is assigned but never used.
    Summary:
	inferred   2 Latch(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 39
  1-bit register                   : 39
# Latches                          : 2
  1-bit latch                      : 2
# Counters                         : 1
  6-bit up counter                 : 1

=========================================================================


Starting low level synthesis...

Optimizing unit <serial_interface> ...

Optimizing unit <tri_level_sync_generator> ...
  implementation constraint: BUFG=CLK	 : f1485m
  implementation constraint: BUFG=CLK	 : f14835m

Merging netlists...

=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# Adders/Subtractors               : 1
  6-bit adder                      : 1

Design Statistics
# Edif Instances                   : 182
# I/Os                             : 27

=========================================================================
CPU : 2.47 / 2.58 s | Elapsed : 2.00 / 3.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @5515.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/tri_level_sync_generator/tri_leve
l_sync_generator.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N165' has no load
WARNING:NgdBuild:454 - logical net 'N155' has no load
WARNING:NgdBuild:454 - logical net 'N154' has no load
WARNING:NgdBuild:454 - logical net 'N153' has no load
WARNING:NgdBuild:454 - logical net 'N152' has no load
WARNING:NgdBuild:454 - logical net 'N151' has no load
WARNING:NgdBuild:454 - logical net 'N150' has no load
WARNING:NgdBuild:454 - logical net 'N149' has no load
WARNING:NgdBuild:454 - logical net 'N148' has no load
WARNING:NgdBuild:454 - logical net 'N147' has no load
WARNING:NgdBuild:454 - logical net 'N146' has no load
WARNING:NgdBuild:454 - logical net 'N164' has no load
WARNING:NgdBuild:454 - logical net 'N145' has no load
WARNING:NgdBuild:454 - logical net 'N144' has no load
WARNING:NgdBuild:454 - logical net 'N143' has no load
WARNING:NgdBuild:454 - logical net 'N142' has no load
WARNING:NgdBuild:454 - logical net 'N141' has no load
WARNING:NgdBuild:454 - logical net 'N140' has no load
WARNING:NgdBuild:454 - logical net 'N163' has no load
WARNING:NgdBuild:454 - logical net 'N162' has no load
WARNING:NgdBuild:454 - logical net 'N161' has no load
WARNING:NgdBuild:454 - logical net 'N160' has no load
WARNING:NgdBuild:454 - logical net 'N159' has no load
WARNING:NgdBuild:454 - logical net 'N158' has no load
WARNING:NgdBuild:454 - logical net 'N157' has no load
WARNING:NgdBuild:454 - logical net 'N156' has no load
WARNING:NgdBuild:454 - logical net 'N139' has no load
WARNING:NgdBuild:454 - logical net 'N138' has no load
WARNING:NgdBuild:454 - logical net 'N137' has no load
WARNING:NgdBuild:454 - logical net 'N274' has no load
WARNING:NgdBuild:454 - logical net 'N277' has no load
WARNING:NgdBuild:454 - logical net 'N280' has no load
WARNING:NgdBuild:454 - logical net 'N283' has no load
WARNING:NgdBuild:454 - logical net 'N286' has no load
WARNING:NgdBuild:454 - logical net 'N289' has no load
WARNING:NgdBuild:454 - logical net 'N292' has no load
WARNING:NgdBuild:454 - logical net 'N295' has no load
WARNING:NgdBuild:454 - logical net 'N298' has no load
WARNING:NgdBuild:454 - logical net 'N301' has no load
WARNING:NgdBuild:454 - logical net 'N304' has no load
WARNING:NgdBuild:454 - logical net 'N307' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  41

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus5'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus4'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus2'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus0'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f8g'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f27m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f1485m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f14835m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Multi-level logic optimization...
Timing optimization....
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 31 equations into 8 function blocks........

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-4-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap @5916.rsp'
Original: 'exewrap -mode pipe -tapkeep -command hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Starting: 'hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @9417.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
    Set user-defined property "BUFG =  CLK" for signal <f1485m> in unit <tri_level_sync_generator>.
    Set user-defined property "BUFG =  CLK" for signal <f14835m> in unit <tri_level_sync_generator>.
WARNING:Xst:819 - C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd (Line 104). The following signa
ls are missing in the process sensitivity list:
   spl_div.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <system_clk>.
    Found 26-bit register for signal <phasedelay>.
    Found 6-bit up counter for signal <bitptr>.
    Summary:
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <sync_tp>.
WARNING:Xst:737 - Found 1-bit latch for signal <sync_t_tp>.
WARNING:Xst:647 - Input <f27m> is never used.
WARNING:Xst:647 - Input <f1485m> is never used.
WARNING:Xst:647 - Input <f14835m> is never used.
WARNING:Xst:647 - Input <f4m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <f8g> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:1220 - Output <gpbus7> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus6> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus5> is never used.
WARNING:Xst:647 - Input <gpbus4> is never used.
WARNING:Xst:1220 - Output <gpbus3> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus2> is never used.
WARNING:Xst:1220 - Output <gpbus1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus0> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <sync_in> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<3>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<2>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<1>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<0>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sync_mode<1>> is assigned but never used.
WARNING:Xst:646 - Signal <sync_mode<0>> is assigned but never used.
WARNING:Xst:646 - Signal <system_clk> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<25>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<24>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<23>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<22>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<21>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<20>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<19>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<18>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<17>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<16>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<15>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<14>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<13>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<12>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<11>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<10>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<9>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<8>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<7>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<6>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<5>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<4>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<3>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<2>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<1>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<0>> is assigned but never used.
    Summary:
	inferred   2 Latch(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 39
  1-bit register                   : 39
# Latches                          : 2
  1-bit latch                      : 2
# Counters                         : 1
  6-bit up counter                 : 1

=========================================================================


Starting low level synthesis...

Optimizing unit <serial_interface> ...

Optimizing unit <tri_level_sync_generator> ...
  implementation constraint: BUFG=CLK	 : f1485m
  implementation constraint: BUFG=CLK	 : f14835m

Merging netlists...

=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# Adders/Subtractors               : 1
  6-bit adder                      : 1

Design Statistics
# Edif Instances                   : 186
# I/Os                             : 27

=========================================================================
CPU : 2.47 / 2.53 s | Elapsed : 3.00 / 3.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @9718.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/tri_level_sync_generator/tri_leve
l_sync_generator.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N173' has no load
WARNING:NgdBuild:454 - logical net 'N163' has no load
WARNING:NgdBuild:454 - logical net 'N162' has no load
WARNING:NgdBuild:454 - logical net 'N161' has no load
WARNING:NgdBuild:454 - logical net 'N160' has no load
WARNING:NgdBuild:454 - logical net 'N159' has no load
WARNING:NgdBuild:454 - logical net 'N158' has no load
WARNING:NgdBuild:454 - logical net 'N157' has no load
WARNING:NgdBuild:454 - logical net 'N156' has no load
WARNING:NgdBuild:454 - logical net 'N155' has no load
WARNING:NgdBuild:454 - logical net 'N154' has no load
WARNING:NgdBuild:454 - logical net 'N172' has no load
WARNING:NgdBuild:454 - logical net 'N153' has no load
WARNING:NgdBuild:454 - logical net 'N152' has no load
WARNING:NgdBuild:454 - logical net 'N151' has no load
WARNING:NgdBuild:454 - logical net 'N150' has no load
WARNING:NgdBuild:454 - logical net 'N149' has no load
WARNING:NgdBuild:454 - logical net 'N148' has no load
WARNING:NgdBuild:454 - logical net 'N171' has no load
WARNING:NgdBuild:454 - logical net 'N170' has no load
WARNING:NgdBuild:454 - logical net 'N169' has no load
WARNING:NgdBuild:454 - logical net 'N168' has no load
WARNING:NgdBuild:454 - logical net 'N167' has no load
WARNING:NgdBuild:454 - logical net 'N166' has no load
WARNING:NgdBuild:454 - logical net 'N165' has no load
WARNING:NgdBuild:454 - logical net 'N164' has no load
WARNING:NgdBuild:454 - logical net 'N147' has no load
WARNING:NgdBuild:454 - logical net 'N146' has no load
WARNING:NgdBuild:454 - logical net 'N145' has no load
WARNING:NgdBuild:454 - logical net 'N278' has no load
WARNING:NgdBuild:454 - logical net 'N281' has no load
WARNING:NgdBuild:454 - logical net 'N284' has no load
WARNING:NgdBuild:454 - logical net 'N287' has no load
WARNING:NgdBuild:454 - logical net 'N290' has no load
WARNING:NgdBuild:454 - logical net 'N293' has no load
WARNING:NgdBuild:454 - logical net 'N296' has no load
WARNING:NgdBuild:454 - logical net 'N299' has no load
WARNING:NgdBuild:454 - logical net 'N302' has no load
WARNING:NgdBuild:454 - logical net 'N305' has no load
WARNING:NgdBuild:454 - logical net 'N308' has no load
WARNING:NgdBuild:454 - logical net 'N311' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  41

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus5'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus4'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus2'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus0'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f8g'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f27m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f1485m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f14835m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Multi-level logic optimization...
Timing optimization....
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 31 equations into 8 function blocks........

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-4-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap @0119.rsp'
Original: 'exewrap -mode pipe -tapkeep -command hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Starting: 'hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @8120.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
    Set user-defined property "BUFG =  CLK" for signal <f1485m> in unit <tri_level_sync_generator>.
    Set user-defined property "BUFG =  CLK" for signal <f14835m> in unit <tri_level_sync_generator>.
WARNING:Xst:819 - C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd (Line 104). The following signa
ls are missing in the process sensitivity list:
   spl_div.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <system_clk>.
    Found 26-bit register for signal <phasedelay>.
    Found 6-bit up counter for signal <bitptr>.
    Summary:
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <sync_tp>.
WARNING:Xst:737 - Found 1-bit latch for signal <sync_t_tp>.
WARNING:Xst:647 - Input <f27m> is never used.
WARNING:Xst:647 - Input <f1485m> is never used.
WARNING:Xst:647 - Input <f14835m> is never used.
WARNING:Xst:647 - Input <f4m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <f8g> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:1220 - Output <gpbus7> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus6> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus5> is never used.
WARNING:Xst:647 - Input <gpbus4> is never used.
WARNING:Xst:1220 - Output <gpbus3> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus2> is never used.
WARNING:Xst:1220 - Output <gpbus1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus0> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <sync_in> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<3>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<2>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<1>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<0>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sync_mode<1>> is assigned but never used.
WARNING:Xst:646 - Signal <sync_mode<0>> is assigned but never used.
WARNING:Xst:646 - Signal <system_clk> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<25>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<24>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<23>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<22>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<21>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<20>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<19>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<18>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<17>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<16>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<15>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<14>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<13>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<12>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<11>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<10>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<9>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<8>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<7>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<6>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<5>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<4>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<3>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<2>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<1>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<0>> is assigned but never used.
    Summary:
	inferred   2 Latch(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 39
  1-bit register                   : 39
# Latches                          : 2
  1-bit latch                      : 2
# Counters                         : 1
  6-bit up counter                 : 1

=========================================================================


Starting low level synthesis...

Optimizing unit <serial_interface> ...

Optimizing unit <tri_level_sync_generator> ...
  implementation constraint: BUFG=CLK	 : f1485m
  implementation constraint: BUFG=CLK	 : f14835m

Merging netlists...

=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# Adders/Subtractors               : 1
  6-bit adder                      : 1

Design Statistics
# Edif Instances                   : 187
# I/Os                             : 27

=========================================================================
CPU : 2.30 / 2.36 s | Elapsed : 3.00 / 3.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @8521.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/tri_level_sync_generator/tri_leve
l_sync_generator.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N179' has no load
WARNING:NgdBuild:454 - logical net 'N169' has no load
WARNING:NgdBuild:454 - logical net 'N168' has no load
WARNING:NgdBuild:454 - logical net 'N167' has no load
WARNING:NgdBuild:454 - logical net 'N166' has no load
WARNING:NgdBuild:454 - logical net 'N165' has no load
WARNING:NgdBuild:454 - logical net 'N164' has no load
WARNING:NgdBuild:454 - logical net 'N163' has no load
WARNING:NgdBuild:454 - logical net 'N162' has no load
WARNING:NgdBuild:454 - logical net 'N161' has no load
WARNING:NgdBuild:454 - logical net 'N160' has no load
WARNING:NgdBuild:454 - logical net 'N178' has no load
WARNING:NgdBuild:454 - logical net 'N159' has no load
WARNING:NgdBuild:454 - logical net 'N158' has no load
WARNING:NgdBuild:454 - logical net 'N157' has no load
WARNING:NgdBuild:454 - logical net 'N156' has no load
WARNING:NgdBuild:454 - logical net 'N155' has no load
WARNING:NgdBuild:454 - logical net 'N154' has no load
WARNING:NgdBuild:454 - logical net 'N177' has no load
WARNING:NgdBuild:454 - logical net 'N176' has no load
WARNING:NgdBuild:454 - logical net 'N175' has no load
WARNING:NgdBuild:454 - logical net 'N174' has no load
WARNING:NgdBuild:454 - logical net 'N173' has no load
WARNING:NgdBuild:454 - logical net 'N172' has no load
WARNING:NgdBuild:454 - logical net 'N171' has no load
WARNING:NgdBuild:454 - logical net 'N170' has no load
WARNING:NgdBuild:454 - logical net 'N153' has no load
WARNING:NgdBuild:454 - logical net 'N152' has no load
WARNING:NgdBuild:454 - logical net 'N151' has no load
WARNING:NgdBuild:454 - logical net 'N279' has no load
WARNING:NgdBuild:454 - logical net 'N282' has no load
WARNING:NgdBuild:454 - logical net 'N285' has no load
WARNING:NgdBuild:454 - logical net 'N288' has no load
WARNING:NgdBuild:454 - logical net 'N291' has no load
WARNING:NgdBuild:454 - logical net 'N294' has no load
WARNING:NgdBuild:454 - logical net 'N297' has no load
WARNING:NgdBuild:454 - logical net 'N300' has no load
WARNING:NgdBuild:454 - logical net 'N303' has no load
WARNING:NgdBuild:454 - logical net 'N306' has no load
WARNING:NgdBuild:454 - logical net 'N309' has no load
WARNING:NgdBuild:454 - logical net 'N312' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  41

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus5'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus4'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus2'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus0'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f8g'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f27m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f1485m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f14835m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Multi-level logic optimization...
Timing optimization....
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 31 equations into 8 function blocks.......

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-4-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap @8922.rsp'
Original: 'exewrap -mode pipe -tapkeep -command hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Starting: 'hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @2823.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.06 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
    Set user-defined property "BUFG =  CLK" for signal <f1485m> in unit <tri_level_sync_generator>.
    Set user-defined property "BUFG =  CLK" for signal <f14835m> in unit <tri_level_sync_generator>.
WARNING:Xst:819 - C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd (Line 104). The following signa
ls are missing in the process sensitivity list:
   spl_div.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <system_clk>.
    Found 26-bit register for signal <phasedelay>.
    Found 6-bit up counter for signal <bitptr>.
    Summary:
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <sync_tp>.
WARNING:Xst:737 - Found 1-bit latch for signal <sync_t_tp>.
WARNING:Xst:647 - Input <f27m> is never used.
WARNING:Xst:647 - Input <f1485m> is never used.
WARNING:Xst:647 - Input <f14835m> is never used.
WARNING:Xst:647 - Input <f4m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <f8g> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:1220 - Output <gpbus7> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus6> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus5> is never used.
WARNING:Xst:647 - Input <gpbus4> is never used.
WARNING:Xst:1220 - Output <gpbus3> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus2> is never used.
WARNING:Xst:1220 - Output <gpbus1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus0> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <sync_in> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<3>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<2>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<1>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<0>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sync_mode<1>> is assigned but never used.
WARNING:Xst:646 - Signal <sync_mode<0>> is assigned but never used.
WARNING:Xst:646 - Signal <system_clk> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<25>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<24>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<23>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<22>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<21>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<20>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<19>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<18>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<17>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<16>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<15>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<14>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<13>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<12>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<11>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<10>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<9>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<8>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<7>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<6>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<5>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<4>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<3>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<2>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<1>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<0>> is assigned but never used.
    Summary:
	inferred   2 Latch(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 39
  1-bit register                   : 39
# Latches                          : 2
  1-bit latch                      : 2
# Counters                         : 1
  6-bit up counter                 : 1

=========================================================================


Starting low level synthesis...

Optimizing unit <serial_interface> ...

Optimizing unit <tri_level_sync_generator> ...
  implementation constraint: BUFG=CLK	 : f1485m
  implementation constraint: BUFG=CLK	 : f14835m

Merging netlists...

=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# Adders/Subtractors               : 1
  6-bit adder                      : 1

Design Statistics
# Edif Instances                   : 183
# I/Os                             : 27

=========================================================================
CPU : 2.47 / 2.53 s | Elapsed : 2.00 / 2.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @3224.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/tri_level_sync_generator/tri_leve
l_sync_generator.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N166' has no load
WARNING:NgdBuild:454 - logical net 'N156' has no load
WARNING:NgdBuild:454 - logical net 'N155' has no load
WARNING:NgdBuild:454 - logical net 'N154' has no load
WARNING:NgdBuild:454 - logical net 'N153' has no load
WARNING:NgdBuild:454 - logical net 'N152' has no load
WARNING:NgdBuild:454 - logical net 'N151' has no load
WARNING:NgdBuild:454 - logical net 'N150' has no load
WARNING:NgdBuild:454 - logical net 'N149' has no load
WARNING:NgdBuild:454 - logical net 'N148' has no load
WARNING:NgdBuild:454 - logical net 'N147' has no load
WARNING:NgdBuild:454 - logical net 'N165' has no load
WARNING:NgdBuild:454 - logical net 'N146' has no load
WARNING:NgdBuild:454 - logical net 'N145' has no load
WARNING:NgdBuild:454 - logical net 'N144' has no load
WARNING:NgdBuild:454 - logical net 'N143' has no load
WARNING:NgdBuild:454 - logical net 'N142' has no load
WARNING:NgdBuild:454 - logical net 'N141' has no load
WARNING:NgdBuild:454 - logical net 'N164' has no load
WARNING:NgdBuild:454 - logical net 'N163' has no load
WARNING:NgdBuild:454 - logical net 'N162' has no load
WARNING:NgdBuild:454 - logical net 'N161' has no load
WARNING:NgdBuild:454 - logical net 'N160' has no load
WARNING:NgdBuild:454 - logical net 'N159' has no load
WARNING:NgdBuild:454 - logical net 'N158' has no load
WARNING:NgdBuild:454 - logical net 'N157' has no load
WARNING:NgdBuild:454 - logical net 'N140' has no load
WARNING:NgdBuild:454 - logical net 'N139' has no load
WARNING:NgdBuild:454 - logical net 'N138' has no load
WARNING:NgdBuild:454 - logical net 'N275' has no load
WARNING:NgdBuild:454 - logical net 'N278' has no load
WARNING:NgdBuild:454 - logical net 'N281' has no load
WARNING:NgdBuild:454 - logical net 'N284' has no load
WARNING:NgdBuild:454 - logical net 'N287' has no load
WARNING:NgdBuild:454 - logical net 'N290' has no load
WARNING:NgdBuild:454 - logical net 'N293' has no load
WARNING:NgdBuild:454 - logical net 'N296' has no load
WARNING:NgdBuild:454 - logical net 'N299' has no load
WARNING:NgdBuild:454 - logical net 'N302' has no load
WARNING:NgdBuild:454 - logical net 'N305' has no load
WARNING:NgdBuild:454 - logical net 'N308' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  41

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus5'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus4'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus2'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus0'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f8g'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f27m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f1485m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f14835m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Multi-level logic optimization...
Timing optimization....
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 31 equations into 8 function blocks........

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-4-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap @3625.rsp'
Original: 'exewrap -mode pipe -tapkeep -command hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Starting: 'hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @6926.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
    Set user-defined property "BUFG =  CLK" for signal <f1485m> in unit <tri_level_sync_generator>.
    Set user-defined property "BUFG =  CLK" for signal <f14835m> in unit <tri_level_sync_generator>.
WARNING:Xst:819 - C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd (Line 104). The following signa
ls are missing in the process sensitivity list:
   spl_div.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <system_clk>.
    Found 26-bit register for signal <phasedelay>.
    Found 6-bit up counter for signal <bitptr>.
    Summary:
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <sync_tp>.
WARNING:Xst:737 - Found 1-bit latch for signal <sync_t_tp>.
WARNING:Xst:647 - Input <f27m> is never used.
WARNING:Xst:647 - Input <f1485m> is never used.
WARNING:Xst:647 - Input <f14835m> is never used.
WARNING:Xst:647 - Input <f4m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <f8g> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:1220 - Output <gpbus7> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus6> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus5> is never used.
WARNING:Xst:647 - Input <gpbus4> is never used.
WARNING:Xst:1220 - Output <gpbus3> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus2> is never used.
WARNING:Xst:1220 - Output <gpbus1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus0> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <sync_in> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<3>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<2>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<1>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<0>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <sync_mode<1>> is assigned but never used.
WARNING:Xst:646 - Signal <sync_mode<0>> is assigned but never used.
WARNING:Xst:646 - Signal <system_clk> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<25>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<24>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<23>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<22>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<21>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<20>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<19>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<18>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<17>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<16>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<15>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<14>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<13>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<12>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<11>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<10>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<9>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<8>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<7>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<6>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<5>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<4>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<3>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<2>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<1>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<0>> is assigned but never used.
    Summary:
	inferred   2 Latch(s).
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 39
  1-bit register                   : 39
# Latches                          : 2
  1-bit latch                      : 2
# Counters                         : 1
  6-bit up counter                 : 1

=========================================================================


Starting low level synthesis...

Optimizing unit <serial_interface> ...

Optimizing unit <tri_level_sync_generator> ...
  implementation constraint: BUFG=CLK	 : f1485m
  implementation constraint: BUFG=CLK	 : f14835m

Merging netlists...

=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# Adders/Subtractors               : 1
  6-bit adder                      : 1

Design Statistics
# Edif Instances                   : 184
# I/Os                             : 27

=========================================================================
CPU : 2.91 / 2.96 s | Elapsed : 3.00 / 3.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @7327.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/tri_level_sync_generator/tri_leve
l_sync_generator.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N167' has no load
WARNING:NgdBuild:454 - logical net 'N157' has no load
WARNING:NgdBuild:454 - logical net 'N156' has no load
WARNING:NgdBuild:454 - logical net 'N155' has no load
WARNING:NgdBuild:454 - logical net 'N154' has no load
WARNING:NgdBuild:454 - logical net 'N153' has no load
WARNING:NgdBuild:454 - logical net 'N152' has no load
WARNING:NgdBuild:454 - logical net 'N151' has no load
WARNING:NgdBuild:454 - logical net 'N150' has no load
WARNING:NgdBuild:454 - logical net 'N149' has no load
WARNING:NgdBuild:454 - logical net 'N148' has no load
WARNING:NgdBuild:454 - logical net 'N166' has no load
WARNING:NgdBuild:454 - logical net 'N147' has no load
WARNING:NgdBuild:454 - logical net 'N146' has no load
WARNING:NgdBuild:454 - logical net 'N145' has no load
WARNING:NgdBuild:454 - logical net 'N144' has no load
WARNING:NgdBuild:454 - logical net 'N143' has no load
WARNING:NgdBuild:454 - logical net 'N142' has no load
WARNING:NgdBuild:454 - logical net 'N165' has no load
WARNING:NgdBuild:454 - logical net 'N164' has no load
WARNING:NgdBuild:454 - logical net 'N163' has no load
WARNING:NgdBuild:454 - logical net 'N162' has no load
WARNING:NgdBuild:454 - logical net 'N161' has no load
WARNING:NgdBuild:454 - logical net 'N160' has no load
WARNING:NgdBuild:454 - logical net 'N159' has no load
WARNING:NgdBuild:454 - logical net 'N158' has no load
WARNING:NgdBuild:454 - logical net 'N141' has no load
WARNING:NgdBuild:454 - logical net 'N140' has no load
WARNING:NgdBuild:454 - logical net 'N139' has no load
WARNING:NgdBuild:454 - logical net 'N276' has no load
WARNING:NgdBuild:454 - logical net 'N279' has no load
WARNING:NgdBuild:454 - logical net 'N282' has no load
WARNING:NgdBuild:454 - logical net 'N285' has no load
WARNING:NgdBuild:454 - logical net 'N288' has no load
WARNING:NgdBuild:454 - logical net 'N291' has no load
WARNING:NgdBuild:454 - logical net 'N294' has no load
WARNING:NgdBuild:454 - logical net 'N297' has no load
WARNING:NgdBuild:454 - logical net 'N300' has no load
WARNING:NgdBuild:454 - logical net 'N303' has no load
WARNING:NgdBuild:454 - logical net 'N306' has no load
WARNING:NgdBuild:454 - logical net 'N309' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  41

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus5'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus4'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus2'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus0'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f8g'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f27m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f1485m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f14835m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Multi-level logic optimization...
Timing optimization......
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 31 equations into 8 function blocks.......

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-4-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap @7828.rsp'
Original: 'exewrap -mode pipe -tapkeep -command hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Starting: 'hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @4629.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd in Library work.
ERROR:HDLParsers:162 - C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd Line 141. Read symbol END,
 expecting WHEN.
CPU : 0.11 / 0.22 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @6430.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
    Set user-defined property "BUFG =  CLK" for signal <f1485m> in unit <tri_level_sync_generator>.
    Set user-defined property "BUFG =  CLK" for signal <f14835m> in unit <tri_level_sync_generator>.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <system_clk>.
    Found 26-bit register for signal <phasedelay>.
    Found 6-bit up counter for signal <bitptr>.
    Summary:
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd.
WARNING:Xst:647 - Input <f27m> is never used.
WARNING:Xst:647 - Input <f1485m> is never used.
WARNING:Xst:647 - Input <f14835m> is never used.
WARNING:Xst:647 - Input <f4m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <f8g> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:1220 - Output <gpbus7> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus6> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus5> is never used.
WARNING:Xst:647 - Input <gpbus4> is never used.
WARNING:Xst:1220 - Output <gpbus3> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus2> is never used.
WARNING:Xst:1220 - Output <gpbus1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus0> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <sync_in> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<3>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<2>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<1>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<0>> is never assigned. Tied to value 0.
WARNING:Xst:649 - Inout <sync_t_tp> is never used.
WARNING:Xst:646 - Signal <spl_div<9>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<8>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<7>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<6>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<5>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<4>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<3>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<2>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<1>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<0>> is assigned but never used.
WARNING:Xst:646 - Signal <sync_mode<1>> is assigned but never used.
WARNING:Xst:646 - Signal <sync_mode<0>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<25>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<24>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<23>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<22>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<21>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<20>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<19>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<18>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<17>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<16>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<15>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<14>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<13>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<12>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<11>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<10>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<9>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<8>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<7>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<6>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<5>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<4>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<3>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<2>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<1>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<0>> is assigned but never used.
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 39
  1-bit register                   : 39
# Counters                         : 1
  6-bit up counter                 : 1

=========================================================================


Starting low level synthesis...

Optimizing unit <serial_interface> ...

Optimizing unit <tri_level_sync_generator> ...
  implementation constraint: BUFG=CLK	 : f1485m
  implementation constraint: BUFG=CLK	 : f14835m

Merging netlists...

=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# Adders/Subtractors               : 1
  6-bit adder                      : 1

Design Statistics
# Edif Instances                   : 167
# I/Os                             : 27

=========================================================================
CPU : 2.47 / 2.58 s | Elapsed : 2.00 / 2.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @6831.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/tri_level_sync_generator/tri_leve
l_sync_generator.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N110' has no load
WARNING:NgdBuild:454 - logical net 'N100' has no load
WARNING:NgdBuild:454 - logical net 'N99' has no load
WARNING:NgdBuild:454 - logical net 'N98' has no load
WARNING:NgdBuild:454 - logical net 'N97' has no load
WARNING:NgdBuild:454 - logical net 'N96' has no load
WARNING:NgdBuild:454 - logical net 'N95' has no load
WARNING:NgdBuild:454 - logical net 'N94' has no load
WARNING:NgdBuild:454 - logical net 'N93' has no load
WARNING:NgdBuild:454 - logical net 'N92' has no load
WARNING:NgdBuild:454 - logical net 'N91' has no load
WARNING:NgdBuild:454 - logical net 'N109' has no load
WARNING:NgdBuild:454 - logical net 'N90' has no load
WARNING:NgdBuild:454 - logical net 'N89' has no load
WARNING:NgdBuild:454 - logical net 'N88' has no load
WARNING:NgdBuild:454 - logical net 'N87' has no load
WARNING:NgdBuild:454 - logical net 'N86' has no load
WARNING:NgdBuild:454 - logical net 'N85' has no load
WARNING:NgdBuild:454 - logical net 'N108' has no load
WARNING:NgdBuild:454 - logical net 'N107' has no load
WARNING:NgdBuild:454 - logical net 'N106' has no load
WARNING:NgdBuild:454 - logical net 'N105' has no load
WARNING:NgdBuild:454 - logical net 'N104' has no load
WARNING:NgdBuild:454 - logical net 'N103' has no load
WARNING:NgdBuild:454 - logical net 'N102' has no load
WARNING:NgdBuild:454 - logical net 'N101' has no load
WARNING:NgdBuild:454 - logical net 'N82' has no load
WARNING:NgdBuild:454 - logical net 'N81' has no load
WARNING:NgdBuild:454 - logical net 'N80' has no load
WARNING:NgdBuild:454 - logical net 'N79' has no load
WARNING:NgdBuild:454 - logical net 'N78' has no load
WARNING:NgdBuild:454 - logical net 'N77' has no load
WARNING:NgdBuild:454 - logical net 'N76' has no load
WARNING:NgdBuild:454 - logical net 'N75' has no load
WARNING:NgdBuild:454 - logical net 'N74' has no load
WARNING:NgdBuild:454 - logical net 'N73' has no load
WARNING:NgdBuild:454 - logical net 'N84' has no load
WARNING:NgdBuild:454 - logical net 'N83' has no load
WARNING:NgdBuild:454 - logical net 'N259' has no load
WARNING:NgdBuild:454 - logical net 'N262' has no load
WARNING:NgdBuild:454 - logical net 'N265' has no load
WARNING:NgdBuild:454 - logical net 'N268' has no load
WARNING:NgdBuild:454 - logical net 'N271' has no load
WARNING:NgdBuild:454 - logical net 'N274' has no load
WARNING:NgdBuild:454 - logical net 'N277' has no load
WARNING:NgdBuild:454 - logical net 'N280' has no load
WARNING:NgdBuild:454 - logical net 'N283' has no load
WARNING:NgdBuild:454 - logical net 'N286' has no load
WARNING:NgdBuild:454 - logical net 'N289' has no load
WARNING:NgdBuild:454 - logical net 'N292' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  50

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus5'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus4'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus2'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus0'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f8g'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f27m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f1485m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f14835m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 17 equations into 8 function blocks..

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-4-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap @7232.rsp'
Original: 'exewrap -mode pipe -tapkeep -command hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Starting: 'hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @8738.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
    Set user-defined property "BUFG =  CLK" for signal <f1485m> in unit <tri_level_sync_generator>.
    Set user-defined property "BUFG =  CLK" for signal <f14835m> in unit <tri_level_sync_generator>.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <system_clk>.
    Found 26-bit register for signal <phasedelay>.
    Found 6-bit up counter for signal <bitptr>.
    Summary:
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd.
WARNING:Xst:647 - Input <f27m> is never used.
WARNING:Xst:647 - Input <f1485m> is never used.
WARNING:Xst:647 - Input <f14835m> is never used.
WARNING:Xst:647 - Input <f4m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <f8g> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:1220 - Output <gpbus7> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus6> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus5> is never used.
WARNING:Xst:647 - Input <gpbus4> is never used.
WARNING:Xst:1220 - Output <gpbus3> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus2> is never used.
WARNING:Xst:1220 - Output <gpbus1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus0> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <sync_in> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<3>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<2>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<1>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<0>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <spl_div<9>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<8>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<7>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<6>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<5>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<4>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<3>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<2>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<1>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<0>> is assigned but never used.
WARNING:Xst:646 - Signal <sync_mode<1>> is assigned but never used.
WARNING:Xst:646 - Signal <sync_mode<0>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<25>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<24>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<23>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<22>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<21>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<20>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<19>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<18>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<17>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<16>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<15>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<14>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<13>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<12>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<11>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<10>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<9>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<8>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<7>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<6>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<5>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<4>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<3>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<2>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<1>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<0>> is assigned but never used.
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 39
  1-bit register                   : 39
# Counters                         : 1
  6-bit up counter                 : 1

=========================================================================


Starting low level synthesis...

Optimizing unit <serial_interface> ...

Optimizing unit <tri_level_sync_generator> ...
  implementation constraint: BUFG=CLK	 : f1485m
  implementation constraint: BUFG=CLK	 : f14835m

Merging netlists...

=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# Adders/Subtractors               : 1
  6-bit adder                      : 1

Design Statistics
# Edif Instances                   : 167
# I/Os                             : 27

=========================================================================
CPU : 5.22 / 5.27 s | Elapsed : 6.00 / 6.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @9439.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/tri_level_sync_generator/tri_leve
l_sync_generator.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N110' has no load
WARNING:NgdBuild:454 - logical net 'N100' has no load
WARNING:NgdBuild:454 - logical net 'N99' has no load
WARNING:NgdBuild:454 - logical net 'N98' has no load
WARNING:NgdBuild:454 - logical net 'N97' has no load
WARNING:NgdBuild:454 - logical net 'N96' has no load
WARNING:NgdBuild:454 - logical net 'N95' has no load
WARNING:NgdBuild:454 - logical net 'N94' has no load
WARNING:NgdBuild:454 - logical net 'N93' has no load
WARNING:NgdBuild:454 - logical net 'N92' has no load
WARNING:NgdBuild:454 - logical net 'N91' has no load
WARNING:NgdBuild:454 - logical net 'N109' has no load
WARNING:NgdBuild:454 - logical net 'N90' has no load
WARNING:NgdBuild:454 - logical net 'N89' has no load
WARNING:NgdBuild:454 - logical net 'N88' has no load
WARNING:NgdBuild:454 - logical net 'N87' has no load
WARNING:NgdBuild:454 - logical net 'N86' has no load
WARNING:NgdBuild:454 - logical net 'N85' has no load
WARNING:NgdBuild:454 - logical net 'N108' has no load
WARNING:NgdBuild:454 - logical net 'N107' has no load
WARNING:NgdBuild:454 - logical net 'N106' has no load
WARNING:NgdBuild:454 - logical net 'N105' has no load
WARNING:NgdBuild:454 - logical net 'N104' has no load
WARNING:NgdBuild:454 - logical net 'N103' has no load
WARNING:NgdBuild:454 - logical net 'N102' has no load
WARNING:NgdBuild:454 - logical net 'N101' has no load
WARNING:NgdBuild:454 - logical net 'N82' has no load
WARNING:NgdBuild:454 - logical net 'N81' has no load
WARNING:NgdBuild:454 - logical net 'N80' has no load
WARNING:NgdBuild:454 - logical net 'N79' has no load
WARNING:NgdBuild:454 - logical net 'N78' has no load
WARNING:NgdBuild:454 - logical net 'N77' has no load
WARNING:NgdBuild:454 - logical net 'N76' has no load
WARNING:NgdBuild:454 - logical net 'N75' has no load
WARNING:NgdBuild:454 - logical net 'N74' has no load
WARNING:NgdBuild:454 - logical net 'N73' has no load
WARNING:NgdBuild:454 - logical net 'N84' has no load
WARNING:NgdBuild:454 - logical net 'N83' has no load
WARNING:NgdBuild:454 - logical net 'N259' has no load
WARNING:NgdBuild:454 - logical net 'N262' has no load
WARNING:NgdBuild:454 - logical net 'N265' has no load
WARNING:NgdBuild:454 - logical net 'N268' has no load
WARNING:NgdBuild:454 - logical net 'N271' has no load
WARNING:NgdBuild:454 - logical net 'N274' has no load
WARNING:NgdBuild:454 - logical net 'N277' has no load
WARNING:NgdBuild:454 - logical net 'N280' has no load
WARNING:NgdBuild:454 - logical net 'N283' has no load
WARNING:NgdBuild:454 - logical net 'N286' has no load
WARNING:NgdBuild:454 - logical net 'N289' has no load
WARNING:NgdBuild:454 - logical net 'N292' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  50

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus5'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus4'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus2'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus0'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f8g'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f27m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f1485m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f14835m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 17 equations into 8 function blocks..

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-4-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap @9940.rsp'
Original: 'exewrap -mode pipe -tapkeep -command hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Starting: 'hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @Tri_level_Sync_Generator.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd
Writing Tri_level_Sync_Generator.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__tri_level_sync_generator_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap @5941.rsp'
Original: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn tri_level_sync_generator.xst -ofn tri_level_sync_generator.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 1.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : tri_level_sync_generator.prj

---- Target Parameters
Target Device                      : XC9500XV
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Target Technology                  : 9500xv

---- Source Options
Entity Name                        : tri_level_sync_generator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Macro Generator                    : Macro+
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd in Library work.
Entity <serial_interface> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd in Library work.
Entity <tri_level_sync_generator> (Architecture <behavioral>) compiled.

Analyzing Entity <tri_level_sync_generator> (Architecture <behavioral>).
    Set user-defined property "BUFG =  CLK" for signal <f1485m> in unit <tri_level_sync_generator>.
    Set user-defined property "BUFG =  CLK" for signal <f14835m> in unit <tri_level_sync_generator>.
Entity <tri_level_sync_generator> analyzed. Unit <tri_level_sync_generator> generated.

Analyzing Entity <serial_interface> (Architecture <behavioral>).
Entity <serial_interface> analyzed. Unit <serial_interface> generated.


Synthesizing Unit <serial_interface>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/serial_interface.vhd.
    Found 10-bit register for signal <spl_div>.
    Found 2-bit register for signal <sync_mode>.
    Found 1-bit register for signal <system_clk>.
    Found 26-bit register for signal <phasedelay>.
    Found 6-bit up counter for signal <bitptr>.
    Summary:
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
Unit <serial_interface> synthesized.


Synthesizing Unit <tri_level_sync_generator>.
    Related source file is C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/Tri_level_Sync_Generator.vhd.
WARNING:Xst:647 - Input <f27m> is never used.
WARNING:Xst:647 - Input <f1485m> is never used.
WARNING:Xst:647 - Input <f14835m> is never used.
WARNING:Xst:647 - Input <f4m> is never used.
WARNING:Xst:647 - Input <fhm> is never used.
WARNING:Xst:647 - Input <f8g> is never used.
WARNING:Xst:647 - Input <fhg> is never used.
WARNING:Xst:1220 - Output <gpbus7> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <gpbus6> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus5> is never used.
WARNING:Xst:647 - Input <gpbus4> is never used.
WARNING:Xst:1220 - Output <gpbus3> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus2> is never used.
WARNING:Xst:1220 - Output <gpbus1> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gpbus0> is never used.
WARNING:Xst:647 - Input <miso> is never used.
WARNING:Xst:1220 - Output <sync_in> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<3>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<2>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<1>> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <bcb_l<0>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <spl_div<9>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<8>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<7>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<6>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<5>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<4>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<3>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<2>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<1>> is assigned but never used.
WARNING:Xst:646 - Signal <spl_div<0>> is assigned but never used.
WARNING:Xst:646 - Signal <sync_mode<1>> is assigned but never used.
WARNING:Xst:646 - Signal <sync_mode<0>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<25>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<24>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<23>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<22>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<21>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<20>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<19>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<18>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<17>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<16>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<15>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<14>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<13>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<12>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<11>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<10>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<9>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<8>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<7>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<6>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<5>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<4>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<3>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<2>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<1>> is assigned but never used.
WARNING:Xst:646 - Signal <phasedelay<0>> is assigned but never used.
Unit <tri_level_sync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 39
  1-bit register                   : 39
# Counters                         : 1
  6-bit up counter                 : 1

=========================================================================


Starting low level synthesis...

Optimizing unit <serial_interface> ...

Optimizing unit <tri_level_sync_generator> ...
  implementation constraint: BUFG=CLK	 : f1485m
  implementation constraint: BUFG=CLK	 : f14835m

Merging netlists...

=========================================================================
Final Results
Output File Name                   : tri_level_sync_generator
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : 9500xv
Keep Hierarchy                     : YES
Macro Preserve                     : YES
Macro Generation                   : Macro+
XOR Preserve                       : YES

Macro Statistics
# Adders/Subtractors               : 1
  6-bit adder                      : 1

Design Statistics
# Edif Instances                   : 167
# I/Os                             : 27

=========================================================================
CPU : 2.31 / 2.42 s | Elapsed : 2.00 / 3.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @6342.rsp'
Original: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl _ngdbld.rsp tri_level_sync_generator ngdbuild.rsp'


Creating TCL Process
Starting: 'ngdbuild -f ngdbuild.rsp'


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc tri_level_sync_generator.ucf -p XC9500XV
tri_level_sync_generator.ngc tri_level_sync_generator.ngd 

Reading NGO file
"C:/PT-Trilevel/xilinx/IC14-18-22/hw-debug/sif/tri_level_sync_generator/tri_leve
l_sync_generator.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "tri_level_sync_generator.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'N110' has no load
WARNING:NgdBuild:454 - logical net 'N100' has no load
WARNING:NgdBuild:454 - logical net 'N99' has no load
WARNING:NgdBuild:454 - logical net 'N98' has no load
WARNING:NgdBuild:454 - logical net 'N97' has no load
WARNING:NgdBuild:454 - logical net 'N96' has no load
WARNING:NgdBuild:454 - logical net 'N95' has no load
WARNING:NgdBuild:454 - logical net 'N94' has no load
WARNING:NgdBuild:454 - logical net 'N93' has no load
WARNING:NgdBuild:454 - logical net 'N92' has no load
WARNING:NgdBuild:454 - logical net 'N91' has no load
WARNING:NgdBuild:454 - logical net 'N109' has no load
WARNING:NgdBuild:454 - logical net 'N90' has no load
WARNING:NgdBuild:454 - logical net 'N89' has no load
WARNING:NgdBuild:454 - logical net 'N88' has no load
WARNING:NgdBuild:454 - logical net 'N87' has no load
WARNING:NgdBuild:454 - logical net 'N86' has no load
WARNING:NgdBuild:454 - logical net 'N85' has no load
WARNING:NgdBuild:454 - logical net 'N108' has no load
WARNING:NgdBuild:454 - logical net 'N107' has no load
WARNING:NgdBuild:454 - logical net 'N106' has no load
WARNING:NgdBuild:454 - logical net 'N105' has no load
WARNING:NgdBuild:454 - logical net 'N104' has no load
WARNING:NgdBuild:454 - logical net 'N103' has no load
WARNING:NgdBuild:454 - logical net 'N102' has no load
WARNING:NgdBuild:454 - logical net 'N101' has no load
WARNING:NgdBuild:454 - logical net 'N82' has no load
WARNING:NgdBuild:454 - logical net 'N81' has no load
WARNING:NgdBuild:454 - logical net 'N80' has no load
WARNING:NgdBuild:454 - logical net 'N79' has no load
WARNING:NgdBuild:454 - logical net 'N78' has no load
WARNING:NgdBuild:454 - logical net 'N77' has no load
WARNING:NgdBuild:454 - logical net 'N76' has no load
WARNING:NgdBuild:454 - logical net 'N75' has no load
WARNING:NgdBuild:454 - logical net 'N74' has no load
WARNING:NgdBuild:454 - logical net 'N73' has no load
WARNING:NgdBuild:454 - logical net 'N84' has no load
WARNING:NgdBuild:454 - logical net 'N83' has no load
WARNING:NgdBuild:454 - logical net 'N259' has no load
WARNING:NgdBuild:454 - logical net 'N262' has no load
WARNING:NgdBuild:454 - logical net 'N265' has no load
WARNING:NgdBuild:454 - logical net 'N268' has no load
WARNING:NgdBuild:454 - logical net 'N271' has no load
WARNING:NgdBuild:454 - logical net 'N274' has no load
WARNING:NgdBuild:454 - logical net 'N277' has no load
WARNING:NgdBuild:454 - logical net 'N280' has no load
WARNING:NgdBuild:454 - logical net 'N283' has no load
WARNING:NgdBuild:454 - logical net 'N286' has no load
WARNING:NgdBuild:454 - logical net 'N289' has no load
WARNING:NgdBuild:454 - logical net 'N292' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  50

Writing NGD file "tri_level_sync_generator.ngd" ...

Writing NGDBUILD log file "tri_level_sync_generator.bld"...

NGDBUILD done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_edfTOngd.tcl detected that program 'ngdbuild -f ngdbuild.rsp' completed successfully.




Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -tcl -command _cpldfit.tcl'


Creating TCL Process
Starting: 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd'


Release 4.2WP3.x - CPLD Optimizer/Partitioner E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
WARNING:Cpld:1218 - Removing unused input(s) 'miso'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus5'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus4'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus2'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'gpbus0'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhm'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'fhg'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f8g'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f4m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f27m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f1485m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
WARNING:Cpld:1218 - Removing unused input(s) 'f14835m'.  The input(s) are unused
   after optimization. Please verify functionality via simulation.
Considering device XC95144XV-TQ100.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 17 equations into 8 function blocks..

Design tri_level_sync_generator has been optimized and fit into device
XC95144XV-4-TQ100.
Tcl _cpldfit.tcl detected that program 'cpldfit -f _cpldfit.rsp tri_level_sync_generator.ngd' completed successfully.


Done: completed successfully.

Starting: 'exewrap @6843.rsp'
Original: 'exewrap -mode pipe -tapkeep -command hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Starting: 'hprep6 -i tri_level_sync_generator -r int -a -l tri_level_sync_generator.log -n tri_level_sync_generator '


Release 4.2WP3.x - Programming File Generator E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
EXEWRAP detected that program 'hprep6' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @serial_interface.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/v4/serial_interface.vhd
Scanning    C:/PT-Trilevel/xilinx/IC14-18-22/v4/serial_interface.vhd
Writing serial_interface.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

