#Elementary Logic Gates  
  
WaveForm  
![waveform](https://github.com/AbhijitBaral/VerilogDigitalDesigns/blob/main/Elementary%20Logic%20Gates/Schematic/pics/Waveform.png)

    
AND  
![AND](https://github.com/AbhijitBaral/VerilogDigitalDesigns/blob/main/Elementary%20Logic%20Gates/Schematic/pics/and.png)  


NAND  
  
  
![OR](https://github.com/AbhijitBaral/VerilogDigitalDesigns/blob/main/Elementary%20Logic%20Gates/Schematic/pics/nand.png)

  
OR  
![OR](https://github.com/AbhijitBaral/VerilogDigitalDesigns/blob/main/Elementary%20Logic%20Gates/Schematic/pics/or.png)  


NOR  
![NOR](https://github.com/AbhijitBaral/VerilogDigitalDesigns/blob/main/Elementary%20Logic%20Gates/Schematic/pics/nor.png)  

 
EXOR  
![ExOR](https://github.com/AbhijitBaral/VerilogDigitalDesigns/blob/main/Elementary%20Logic%20Gates/Schematic/pics/exor.png)  


WAVEFORM  

![waveform](https://github.com/AbhijitBaral/VerilogDigitalDesigns/blob/main/Elementary%20Logic%20Gates/Schematic/pics/waveform.png)    


      


