/*
 *----------------------------------------------------------------------
 *    Device Driver for μT-Kernel 3.0
 *
 *    Copyright (C) 2022 by Ken Sakamura.
 *    This software is distributed under the T-License 2.2.
 *----------------------------------------------------------------------
 *
 *    Released by TRON Forum(http://www.tron.org) at 2022/02.
 *
 *----------------------------------------------------------------------
 */

#include <sys/machine.h>
#ifdef CPU_STM32H7

#include <tk/tkernel.h>
#include "../../ser.h"
#include "../../../include/dev_def.h"
#if DEV_SER_ENABLE
/*
 *	ser_stm32h7.c
 *	Serial communication device driver
 *	System dependent processing for STM32H7
 */

/*----------------------------------------------------------------------
 * Device register base address
 */
const LOCAL UW ba[DEV_SER_UNITNM] = {
	USART1_BASE, USART2_BASE, USART3_BASE, UART4_BASE, UART5_BASE, 
	USART6_BASE,UART7_BASE, UART8_BASE, UART9_BASE, USART10_BASE
};

#define	USART_CR1(x)	(ba[x] + USARTx_CR1)	/* Control register 1 */
#define	USART_CR2(x)	(ba[x] + USARTx_CR2)	/* Control register 2 */
#define	USART_CR3(x)	(ba[x] + USARTx_CR3)	/* Control register 3 */
#define	USART_BRR(x)	(ba[x] + USARTx_BRR)	/* baud rate register */
#define	USART_GTPR(x)	(ba[x] + USARTx_GTPR)	/* Guard time and Priscaler register */
#define	USART_RTOR(x)	(ba[x] + USARTx_RTOR)	/* Receiver timeout register */
#define	USART_RQR(x)	(ba[x] + USARTx_RQR)	/* Request register */
#define	USART_ISR(x)	(ba[x] + USARTx_ISR)	/* Interrupts and status register */
#define	USART_ICR(x)	(ba[x] + USARTx_ICR)	/* Interrupt flag clear register */
#define	USART_RDR(x)	(ba[x] + USARTx_RDR)	/* Received data register */
#define	USART_TDR(x)	(ba[x] + USARTx_TDR)	/* Transmission data register */

/*----------------------------------------------------------------------
 * Device data
*/
const LOCAL struct {
	UINT	intno;		// Interrupt number
	PRI	intpri;		// Interrupt priority
} ll_devdat[DEV_SER_UNITNM] = {
	{	/* USART1 */
		.intno		= INTNO_USART1,
		.intpri		= DEVCNF_USART1_INTPRI,
	},
	{	/* USART2 */
		.intno		= INTNO_USART2,
		.intpri		= DEVCNF_USART2_INTPRI,
	},
	{	/* USART3 */
		.intno		= INTNO_USART3,
		.intpri		= DEVCNF_USART3_INTPRI,
	},
	{	/* UART4 */
		.intno		= INTNO_UART4,
		.intpri		= DEVCNF_UART4_INTPRI,
	},
	{	/* UART5 */
		.intno		= INTNO_UART5,
		.intpri		= DEVCNF_UART5_INTPRI,
	},
	{	/* USART6 */
		.intno		= INTNO_USART6,
		.intpri		= DEVCNF_USART6_INTPRI,
	},
	{	/* UART7 */
		.intno		= INTNO_UART7,
		.intpri		= DEVCNF_UART7_INTPRI,
	},
	{	/* UART8 */
		.intno		= INTNO_UART8,
		.intpri		= DEVCNF_UART8_INTPRI,
	},
	{	/* UART9 */
		.intno		= INTNO_UART9,
		.intpri		= DEVCNF_UART9_INTPRI,
	},
	{	/* USART10 */
		.intno		= INTNO_USART10,
		.intpri		= DEVCNF_USART10_INTPRI,
	},
};

/*----------------------------------------------------------------------
 * Device low-level control data
*/
typedef struct {
	UW	mode;		// Serial mode
	UW	speed;		// Speed (bit rate)
} T_DEV_SER_LLDEVCB;

LOCAL T_DEV_SER_LLDEVCB		ll_devcb[DEV_SER_UNITNM];

/*----------------------------------------------------------------------
 * Interrupt handler
 */
void usart_inthdr( UINT intno)
{
	UW	data, err;
	UW	isr;
	W	unit;

	for( unit = 0; unit < DEV_SER_UNITNM; unit++ ) {
		if( ll_devdat[unit].intno == intno) break;
	}
	if( unit >= DEV_SER_UNITNM) return;
	
	isr = in_w(USART_ISR(unit));			// Get interrupt factor
	out_w(USART_ICR(unit), USART_ICR_ALL);		// Clear Interrupt
	ClearInt(intno);

	/* Reception process */
	if( isr & USART_ISR_RXNE) {
		data = in_w(USART_RDR(unit));
		dev_ser_notify_rcv(unit, data);	/* Notify the main process of data reception. */
	}

	/* Transmission process */
	if( isr & USART_ISR_TXE ) {
		if( dev_ser_get_snddat(unit, &data)) {
			out_w(USART_TDR(unit), data);
		} else {
			*(_UW*)( USART_CR1(unit)) &= ~USART_CR1_TXFNFIE;	// Disable TXE interrupt
		}
	}

	/* Error handling */
	err = isr & USART_ISR_ERR;
	if(err) {
		dev_ser_notify_err(unit, err);	/* Notify the main process of this error. */
	}
}

/*----------------------------------------------------------------------
 * Set mode & Start communication
 */
#define	MASK_MODE_CR1	(USART_CR1_M1| USART_CR1_M0|USART_CR1_PS|USART_CR1_PCE)

LOCAL void start_com(UW unit, UW mode, UW speed)
{
	out_w(USART_CR2(unit), mode & USART_CR2_STOP);		// Set stop-bit
	out_w(USART_CR3(unit), mode & (USART_CR3_RTSE | USART_CR3_CTSE)); // Set RTS/CTS
	out_w(USART_BRR(unit), speed);				// Set communication Speed

	/* Set mode & Start communication */
	out_w(USART_CR1(unit),
		USART_CR1_RXFNEIE | USART_CR1_PEIE		// Unmask Receive & Parity error interrupt
		| (mode & MASK_MODE_CR1 )			// Set word length & parity
		| USART_CR1_UE | USART_CR1_RE | USART_CR1_TE	// USART enable
	);
}

/*----------------------------------------------------------------------
 * Stop communication
 */
LOCAL void stop_com(UW unit)
{
	if(unit != DEVCNF_SER_DBGUN) {
		out_w(USART_CR1(unit), 0);
	} else {	/* Used by T-Monitor */
		out_w(USART_CR1(unit), USART_CR1_DEBUG);
	}
}

/*----------------------------------------------------------------------
 * Low level device control
 */
EXPORT ER dev_ser_llctl( UW unit, INT cmd, UW parm)
{
	ER	err	= E_OK;

	switch(cmd) {
	case LLD_SER_MODE:	/* Set Communication mode */
		ll_devcb[unit].mode = parm;
		break;
	
	case LLD_SER_SPEED:	/* Set Communication Speed */
		ll_devcb[unit].speed = ((PCLK1*1000*1000) + parm/2)/parm;
		break;
	
	case LLD_SER_START:	/* Start communication */
		out_w(USART_CR1(unit), 0);
		out_w(USART_ICR(unit), USART_ICR_ALL);			// Clear interrupt
		ClearInt(ll_devdat[unit].intno);
		EnableInt(ll_devdat[unit].intno, ll_devdat[unit].intpri);	// Enable Interrupt
		start_com( unit, ll_devcb[unit].mode, ll_devcb[unit].speed);
		break;
	
	case LLD_SER_STOP:
		DisableInt(ll_devdat[unit].intno);
		stop_com(unit);
		break;

	case LLD_SER_SEND:
		if(in_w(USART_ISR(unit)) & USART_ISR_TXE) {
			out_w(USART_TDR(unit), parm);			// Set Transmission data
			*(_UW*)( USART_CR1(unit)) |= USART_CR1_TXFNFIE;	// Enable TXE interrupt
			err = E_OK;
		} else {
			err = E_BUSY;
		}
		break;

	case LLD_SER_BREAK:	/* Send Break */
		if(parm) {
			out_w(USART_RQR(unit), USART_RQR_SBKRQ);
		}
		break;
	}

	return err;
}

/*----------------------------------------------------------------------
 * Device initialization
 */
EXPORT ER dev_ser_llinit( T_SER_DCB *p_dcb)
{
	const T_DINT	dint = {
		.intatr	= TA_HLNG,
		.inthdr	= usart_inthdr,
	};
	UW	unit;
	ER	err;

	unit = p_dcb->unit;

#if DEVCONF_SER_INIT_MCLK
	/* Select clock source */
	out_w(RCC_D2CCIP2R, (in_w(RCC_D2CCIP2R) & ~RCC_D2CCIP2R_USARTxSEL) | DEVCNF_USARTxSEL_INIT );

	/* Enable module clock */
	switch(unit) {
	case 0:	// USART1
		*(_UW*)RCC_APB2ENR |= RCC_APB2ENR_USART1EN;
		break;
	case 1:	// USART2
		*(_UW*)RCC_APB1LENR |= RCC_APB1LENR_USART2EN;
		break;
	case 2:	// USART3
		*(_UW*)RCC_APB1LENR |= RCC_APB1LENR_USART3EN;
		break;
	case 3:	// UART4
		*(_UW*)RCC_APB1LENR |= RCC_APB1LENR_UART4EN;
		break;
	case 4:	// UART5
		*(_UW*)RCC_APB1LENR |= RCC_APB1LENR_UART5EN;
		break;
	case 5:	// USART6
		*(_UW*)RCC_APB2ENR |= RCC_APB2ENR_USART6EN;
		break;
	case 6:	// UART7
		*(_UW*)RCC_APB1LENR |= RCC_APB1LENR_UART7EN;
		break;
	case 7:	// UART8
		*(_UW*)RCC_APB1LENR |= RCC_APB1LENR_UART8EN;
		break;
	case 8:	// UART9
		*(_UW*)RCC_APB2ENR |= RCC_APB2ENR_UART9EN;
		break;
	case 9:	// USART10
		break;
		*(_UW*)RCC_APB2ENR |= RCC_APB2ENR_USART10EN;
	}
#endif

	/* USART device initialize (Disable USART & Disable all interrupt) */
	stop_com(unit);

	/* Initizlize Device Control block */
	p_dcb->intno_rcv = p_dcb->intno_snd = INTNO_USART1 + unit;
	p_dcb->int_pri = ll_devdat[unit].intpri;

	/* Interrupt handler definition */
	err = tk_def_int(ll_devdat[unit].intno, &dint);

	return err;
}

#endif		/* DEV_SER_ENABLE */
#endif		/* CPU_STM32H7 */