
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.080943                       # Number of seconds simulated
sim_ticks                                 80942581000                       # Number of ticks simulated
final_tick                                80942581000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  41254                       # Simulator instruction rate (inst/s)
host_op_rate                                    47829                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               16837107                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677616                       # Number of bytes of host memory used
host_seconds                                  4807.40                       # Real time elapsed on the host
sim_insts                                   198322271                       # Number of instructions simulated
sim_ops                                     229933664                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  80942581000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         1220800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2533760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher      3664384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7418944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1220800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1220800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2963072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2963072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            19075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            39590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        57256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              115921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         46298                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46298                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           15082296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           31303178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      45271400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              91656875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      15082296                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15082296                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        36607086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             36607086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        36607086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          15082296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          31303178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     45271400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            128263960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      115921                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46298                       # Number of write requests accepted
system.mem_ctrls.readBursts                    115921                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46298                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7300096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  118848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2960576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7418944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2963072                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1857                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3120                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   80942510000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                115921                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46298                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   62708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    228.762070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.296965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.999179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19543     43.58%     43.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12397     27.65%     71.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4611     10.28%     81.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2363      5.27%     86.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1436      3.20%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          910      2.03%     92.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          591      1.32%     93.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          440      0.98%     94.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2550      5.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44841                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.243423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    107.114283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2698     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2699                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.139311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.079989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.477985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1480     54.84%     54.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               44      1.63%     56.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              811     30.05%     86.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              202      7.48%     94.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               84      3.11%     97.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               41      1.52%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               15      0.56%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.48%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.19%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2699                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4789175066                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6927875066                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  570320000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     41986.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60736.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        90.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     91.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    84816                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30651                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.21                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     498970.59                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                164341380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 87319155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               432255600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              132003360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5148839280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2673651690                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            262901280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     12515556690                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7345911360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       7598079960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            36363370785                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            449.248966                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          74389155432                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    488814761                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2188244000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  27812679000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  19129912325                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3876327557                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  27446603357                       # Time in different power states
system.mem_ctrls_1.actEnergy                155930460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 82852440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               382161360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              109468620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4944778800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2732689440                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            253026240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     11688933570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7082884800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       8158277520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            35592896460                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            439.730189                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          74286616313                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    468995007                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2101768000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  30208031000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  18445039250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4085007930                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  25633739813                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  80942581000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                44261180                       # Number of BP lookups
system.cpu.branchPred.condPredicted          25201992                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1990880                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             24885855                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                19865922                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.828167                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6945676                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             239104                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2249564                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2173628                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            75936                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        96648                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80942581000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  80942581000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80942581000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  80942581000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     80942581000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        161885163                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            6248692                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      253874082                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    44261180                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           28985226                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     151146506                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4003820                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 8816                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1559                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        23802                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  86304729                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 94533                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          159431285                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.843888                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.088853                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 18514195     11.61%     11.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 53355667     33.47%     45.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 22066500     13.84%     58.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 65494923     41.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            159431285                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.273411                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.568236                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 12877394                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              21553164                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 116371242                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               6659200                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1970285                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             18821943                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 32737                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              274159501                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               7852210                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1970285                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 21871319                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11741502                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         320624                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 113752256                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               9775299                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              266298961                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               3786111                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2574519                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2435712                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 192637                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2175726                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           355299390                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1257756946                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        352437541                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305760562                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 49538827                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9460                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6481                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  13770163                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             30568325                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24143549                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1192710                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5910720                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  262458876                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12116                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 245158366                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2344658                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        32537327                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     99467032                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            601                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     159431285                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.537706                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.041761                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            34841279     21.85%     21.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            34352960     21.55%     43.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            61429737     38.53%     81.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27283765     17.11%     99.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1523083      0.96%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 461      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       159431285                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                38114887     74.73%     74.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1154      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     74.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                8318520     16.31%     91.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4565618      8.95%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               151      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             190517266     77.71%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1799000      0.73%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30021799     12.25%     90.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            22817178      9.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              245158366                       # Type of FU issued
system.cpu.iq.rate                           1.514397                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    51000193                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.208030                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          703092822                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         295020192                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    240323971                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              296158378                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           713412                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4957125                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         9892                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12057                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2342267                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1074587                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         65347                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1970285                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3440883                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                265833                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           262471028                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              30568325                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             24143549                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6363                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  19072                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                231265                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12057                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1254622                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       805440                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2060062                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             242360791                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              29007760                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2797575                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            36                       # number of nop insts executed
system.cpu.iew.exec_refs                     51438290                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 36024025                       # Number of branches executed
system.cpu.iew.exec_stores                   22430530                       # Number of stores executed
system.cpu.iew.exec_rate                     1.497116                       # Inst execution rate
system.cpu.iew.wb_sent                      240488536                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     240323987                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 155969742                       # num instructions producing a value
system.cpu.iew.wb_consumers                 361459398                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.484534                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.431500                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        28749604                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1959389                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    154861504                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.484770                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.805833                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     51976180     33.56%     33.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     50422670     32.56%     66.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     24824995     16.03%     82.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9631467      6.22%     88.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6434156      4.15%     92.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3573733      2.31%     94.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2598284      1.68%     96.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1428542      0.92%     97.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3971477      2.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    154861504                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322271                       # Number of instructions committed
system.cpu.commit.committedOps              229933664                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412482                       # Number of memory references committed
system.cpu.commit.loads                      25611200                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34643063                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035272                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279493                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897224     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621002      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611200     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801266      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933664                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3971477                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    409572333                       # The number of ROB reads
system.cpu.rob.rob_writes                   521944626                       # The number of ROB writes
system.cpu.timesIdled                           30475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2453878                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322271                       # Number of Instructions Simulated
system.cpu.committedOps                     229933664                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.816273                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.816273                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.225080                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.225080                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                300091141                       # number of integer regfile reads
system.cpu.int_regfile_writes               171831218                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 827595243                       # number of cc regfile reads
system.cpu.cc_regfile_writes                142818548                       # number of cc regfile writes
system.cpu.misc_regfile_reads                48880388                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  22757                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80942581000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            689090                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.279534                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46622160                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            690114                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.557186                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.279534                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999296                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999296                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          654                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96715932                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96715932                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  80942581000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     25902361                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25902361                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20708034                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20708034                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5952                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5952                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5673                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5673                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      46610395                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46610395                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     46610395                       # number of overall hits
system.cpu.dcache.overall_hits::total        46610395                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       686481                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        686481                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       704273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       704273                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          119                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          119                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data           16                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data      1390754                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1390754                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1390754                       # number of overall misses
system.cpu.dcache.overall_misses::total       1390754                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10145130000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10145130000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   7907909530                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7907909530                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1193500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1193500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data       153500                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       153500                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  18053039530                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18053039530                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  18053039530                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18053039530                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26588842                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26588842                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6071                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6071                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     48001149                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48001149                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     48001149                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48001149                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.025818                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025818                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032891                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032891                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.019601                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.019601                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.002812                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.002812                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.028973                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028973                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.028973                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028973                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14778.457088                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14778.457088                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 11228.471814                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11228.471814                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 10029.411765                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 10029.411765                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data  9593.750000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total  9593.750000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12980.756863                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12980.756863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12980.756863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12980.756863                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5777                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       616171                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               343                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           55825                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.842566                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    11.037546                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       689090                       # number of writebacks
system.cpu.dcache.writebacks::total            689090                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       182946                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       182946                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       517674                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       517674                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          119                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          119                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       700620                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       700620                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       700620                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       700620                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       503535                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       503535                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       186599                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       186599                       # number of WriteReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data           16                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       690134                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       690134                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       690134                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       690134                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6934658500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6934658500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2586247698                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2586247698                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data       137500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       137500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   9520906198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9520906198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   9520906198                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9520906198                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018938                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018938                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008715                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008715                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.002812                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.002812                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014377                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014377                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014377                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014377                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13771.949318                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13771.949318                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13859.922604                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13859.922604                       # average WriteReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data  8593.750000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total  8593.750000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13795.735608                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13795.735608                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13795.735608                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13795.735608                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  80942581000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  80942581000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  80942581000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            310761                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.949014                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85976794                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            311017                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            276.437603                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.949014                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999801                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999801                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         172920275                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        172920275                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  80942581000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     85976799                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85976799                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      85976799                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85976799                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     85976799                       # number of overall hits
system.cpu.icache.overall_hits::total        85976799                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       327812                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        327812                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       327812                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         327812                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       327812                       # number of overall misses
system.cpu.icache.overall_misses::total        327812                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4709283610                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4709283610                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4709283610                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4709283610                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4709283610                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4709283610                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     86304611                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     86304611                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     86304611                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     86304611                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     86304611                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     86304611                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003798                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003798                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003798                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003798                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003798                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003798                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14365.806041                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14365.806041                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14365.806041                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14365.806041                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14365.806041                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14365.806041                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       484107                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         6053                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             20200                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              24                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.965693                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   252.208333                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       310761                       # number of writebacks
system.cpu.icache.writebacks::total            310761                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        16758                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        16758                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        16758                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        16758                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        16758                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        16758                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       311054                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       311054                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       311054                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       311054                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       311054                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       311054                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4173669142                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4173669142                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4173669142                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4173669142                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4173669142                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4173669142                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003604                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003604                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003604                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003604                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003604                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003604                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13417.828229                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13417.828229                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13417.828229                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13417.828229                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13417.828229                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13417.828229                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  80942581000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  80942581000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  80942581000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1426797                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1429075                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 2007                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                173101                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  80942581000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    105291                       # number of replacements
system.l2.tags.tagsinuse                  3946.457878                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    109326                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2397000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3663.456149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   283.001729                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.894398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.069092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963491                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           164                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3871                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          679                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2851                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.040039                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.945068                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17017084                       # Number of tag accesses
system.l2.tags.data_accesses                 17017084                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  80942581000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       535318                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           535318                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       459166                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           459166                       # number of WritebackClean hits
system.l2.SCUpgradeReq_hits::cpu.data              16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 16                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             172665                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                172665                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          291950                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             291950                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         475145                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            475145                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                291950                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                647810                       # number of demand (read+write) hits
system.l2.demand_hits::total                   939760                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               291950                       # number of overall hits
system.l2.overall_hits::cpu.data               647810                       # number of overall hits
system.l2.overall_hits::total                  939760                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 20                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            13923                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13923                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         19084                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            19084                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        28381                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           28381                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               19084                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               42304                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61388                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              19084                       # number of overall misses
system.l2.overall_misses::cpu.data              42304                       # number of overall misses
system.l2.overall_misses::total                 61388                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1157230000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1157230000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1941840000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1941840000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   3069681500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3069681500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1941840000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    4226911500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6168751500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1941840000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   4226911500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6168751500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       535318                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       535318                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       459166                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       459166                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               20                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         186588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            186588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       311034                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         311034                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       503526                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        503526                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            311034                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            690114                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1001148                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           311034                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           690114                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1001148                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.074619                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.074619                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.061357                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.061357                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.056365                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056365                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.061357                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.061300                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061318                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.061357                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.061300                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061318                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83116.426058                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83116.426058                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 101752.253196                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101752.253196                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 108159.737148                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108159.737148                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 101752.253196                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 99917.537349                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100487.904802                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 101752.253196                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 99917.537349                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100487.904802                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     11504                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                46299                       # number of writebacks
system.l2.writebacks::total                     46299                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          2203                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2203                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             8                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data          512                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          512                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             2715                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2723                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            2715                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2723                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       242361                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         242361                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            20                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        11720                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11720                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        19076                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        19076                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        27869                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        27869                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          19076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          39589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             58665                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         19076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         39589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       242361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           301026                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   5204426377                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   5204426377                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       308000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       308000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1004219500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1004219500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1826568500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1826568500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   2873219000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2873219000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1826568500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   3877438500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5704007000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1826568500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   3877438500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   5204426377                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10908433377                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.062812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.062812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.061331                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.061331                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.055348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.055348                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.061331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.057366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058598                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.061331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.057366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.300681                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 21473.860799                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 21473.860799                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        15400                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        15400                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 85684.257679                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85684.257679                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 95752.175508                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95752.175508                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 103097.312426                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103097.312426                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 95752.175508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 97942.319836                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97230.154266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 95752.175508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 97942.319836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 21473.860799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 36237.512298                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        221231                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       110642                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  80942581000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             104201                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46298                       # Transaction distribution
system.membus.trans_dist::CleanEvict            58992                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               20                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11720                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11720                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         104201                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       337152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 337152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10382016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10382016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            115941                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  115941    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              115941                       # Request fanout histogram
system.membus.reqLayer0.occupancy           454606491                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          609989402                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      2001055                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       999885                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6172                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         185141                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       185141                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  80942581000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            814579                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       581617                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       464533                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           58992                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           264481                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              20                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             36                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           186588                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          186588                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        311054                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       503526                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       932848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2069390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3002238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     39794816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88269056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              128063872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          369792                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2964416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1370976                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.139559                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.346529                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1179644     86.04%     86.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 191332     13.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1370976                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2000378500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         466692773                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1035239898                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
