{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726496530434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726496530435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 16:22:10 2024 " "Processing started: Mon Sep 16 16:22:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726496530435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726496530435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_SPAD_readout -c single_SPAD_readout " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_SPAD_readout -c single_SPAD_readout" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726496530435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726496530560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726496530560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_MASTER-RTL " "Found design unit 1: SPI_MASTER-RTL" {  } { { "spi_master.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/spi_master.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726496536907 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_MASTER " "Found entity 1: SPI_MASTER" {  } { { "spi_master.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/spi_master.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726496536907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726496536907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behaviour " "Found design unit 1: controller-behaviour" {  } { { "controller.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/controller.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726496536908 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726496536908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726496536908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI_buffer_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SPI_buffer_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_buffer_sender-RTL " "Found design unit 1: SPI_buffer_sender-RTL" {  } { { "SPI_buffer_sender.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/SPI_buffer_sender.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726496536909 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_buffer_sender " "Found entity 1: SPI_buffer_sender" {  } { { "SPI_buffer_sender.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/SPI_buffer_sender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726496536909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726496536909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behaviour " "Found design unit 1: counter-behaviour" {  } { { "counter.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726496536909 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726496536909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726496536909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_SPAD_readout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_SPAD_readout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_SPAD_readout-behaviour " "Found design unit 1: single_SPAD_readout-behaviour" {  } { { "single_SPAD_readout.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/single_SPAD_readout.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726496536909 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_SPAD_readout " "Found entity 1: single_SPAD_readout" {  } { { "single_SPAD_readout.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/single_SPAD_readout.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726496536909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726496536909 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_SPAD_readout " "Elaborating entity \"single_SPAD_readout\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726496536942 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RST single_SPAD_readout.vhd(29) " "VHDL Signal Declaration warning at single_SPAD_readout.vhd(29): used explicit default value for signal \"RST\" because signal was never assigned a value" {  } { { "single_SPAD_readout.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/single_SPAD_readout.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1726496536944 "|single_SPAD_readout"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RST_counters single_SPAD_readout.vhd(30) " "Verilog HDL or VHDL warning at single_SPAD_readout.vhd(30): object \"RST_counters\" assigned a value but never read" {  } { { "single_SPAD_readout.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/single_SPAD_readout.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726496536944 "|single_SPAD_readout"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DOUT single_SPAD_readout.vhd(35) " "Verilog HDL or VHDL warning at single_SPAD_readout.vhd(35): object \"DOUT\" assigned a value but never read" {  } { { "single_SPAD_readout.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/single_SPAD_readout.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726496536944 "|single_SPAD_readout"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DOUT_VLD single_SPAD_readout.vhd(36) " "Verilog HDL or VHDL warning at single_SPAD_readout.vhd(36): object \"DOUT_VLD\" assigned a value but never read" {  } { { "single_SPAD_readout.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/single_SPAD_readout.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726496536944 "|single_SPAD_readout"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "32 512 single_SPAD_readout.vhd(143) " "VHDL expression error at single_SPAD_readout.vhd(143): expression has 32 elements, but must have 512 elements" {  } { { "single_SPAD_readout.vhd" "" { Text "/home/dl-lab-pc3/Dylan/FPGA/single_SPAD_readout/single_SPAD_readout.vhd" 143 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1726496536945 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726496536945 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "396 " "Peak virtual memory: 396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726496537014 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 16 16:22:17 2024 " "Processing ended: Mon Sep 16 16:22:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726496537014 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726496537014 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726496537014 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726496537014 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726496537685 ""}
