
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 8.39

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.24 source latency shift_reg[1]$_DFFE_PN0P_/CLK ^
  -0.24 target latency pattern_detected$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: pattern_reg[0]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input7/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     4    0.09    0.19    0.17    0.37 ^ input7/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net8 (net)
                  0.19    0.01    0.38 ^ pattern_reg[0]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.38   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.09    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.05    0.05    0.12    0.24 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.24 ^ pattern_reg[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.24   clock reconvergence pessimism
                          0.08    0.31   library removal time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)


Startpoint: load_pattern (input port clocked by core_clock)
Endpoint: input_count[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ load_pattern (in)
                                         load_pattern (net)
                  0.00    0.00    0.20 ^ input6/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     7    0.11    0.21    0.20    0.40 ^ input6/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net7 (net)
                  0.21    0.00    0.41 ^ _081_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.07    0.05    0.46 v _081_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _002_ (net)
                  0.07    0.00    0.46 v input_count[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.46   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.09    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.05    0.05    0.12    0.24 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00    0.24 ^ input_count[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.24   clock reconvergence pessimism
                          0.04    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_count[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input7/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     4    0.09    0.19    0.17    0.37 ^ input7/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net8 (net)
                  0.19    0.01    0.38 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     9    0.11    0.22    0.21    0.59 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1 (net)
                  0.22    0.00    0.59 ^ input_count[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.59   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.06    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.09    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.05    0.05    0.12   10.24 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.24 ^ input_count[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.24   clock reconvergence pessimism
                          0.10   10.34   library recovery time
                                 10.34   data required time
-----------------------------------------------------------------------------
                                 10.34   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  9.74   slack (MET)


Startpoint: input_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pattern_detected$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.09    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     7    0.05    0.05    0.12    0.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ input_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.05    0.21    0.52    0.76 ^ input_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         input_count[0] (net)
                  0.21    0.00    0.76 ^ _099_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.15    0.25    1.01 ^ _099_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _048_ (net)
                  0.15    0.00    1.01 ^ _071_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.10    0.08    1.08 v _071_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _031_ (net)
                  0.10    0.00    1.08 v _072_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.22    1.30 v _072_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _032_ (net)
                  0.08    0.00    1.30 v _073_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.10    0.27    1.58 v _073_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _033_ (net)
                  0.10    0.00    1.58 v _074_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.15    0.13    1.70 ^ _074_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _000_ (net)
                  0.15    0.00    1.70 ^ pattern_detected$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.70   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.06    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.09    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.05    0.05    0.12   10.24 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.24 ^ pattern_detected$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.24   clock reconvergence pessimism
                         -0.15   10.09   library setup time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  8.39   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_count[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input7/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     4    0.09    0.19    0.17    0.37 ^ input7/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net8 (net)
                  0.19    0.01    0.38 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     9    0.11    0.22    0.21    0.59 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1 (net)
                  0.22    0.00    0.59 ^ input_count[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.59   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.06    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.09    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.05    0.05    0.12   10.24 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.24 ^ input_count[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.24   clock reconvergence pessimism
                          0.10   10.34   library recovery time
                                 10.34   data required time
-----------------------------------------------------------------------------
                                 10.34   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  9.74   slack (MET)


Startpoint: input_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pattern_detected$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.09    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     7    0.05    0.05    0.12    0.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.24 ^ input_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.05    0.21    0.52    0.76 ^ input_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         input_count[0] (net)
                  0.21    0.00    0.76 ^ _099_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.15    0.25    1.01 ^ _099_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _048_ (net)
                  0.15    0.00    1.01 ^ _071_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.10    0.08    1.08 v _071_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _031_ (net)
                  0.10    0.00    1.08 v _072_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.08    0.22    1.30 v _072_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _032_ (net)
                  0.08    0.00    1.30 v _073_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.10    0.27    1.58 v _073_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _033_ (net)
                  0.10    0.00    1.58 v _074_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.15    0.13    1.70 ^ _074_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _000_ (net)
                  0.15    0.00    1.70 ^ pattern_detected$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.70   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.06    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.09    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     6    0.05    0.05    0.12   10.24 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.24 ^ pattern_detected$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.24   clock reconvergence pessimism
                         -0.15   10.09   library setup time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  8.39   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.4787850379943848

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8853

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.2165144979953766

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9705

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: input_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pattern_detected$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.12    0.24 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.24 ^ input_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.52    0.76 ^ input_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.25    1.01 ^ _099_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.08    1.08 v _071_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.22    1.30 v _072_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.27    1.58 v _073_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.13    1.70 ^ _074_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.00    1.70 ^ pattern_detected$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.70   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.12   10.24 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00   10.24 ^ pattern_detected$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.24   clock reconvergence pessimism
  -0.15   10.09   library setup time
          10.09   data required time
---------------------------------------------------------
          10.09   data required time
          -1.70   data arrival time
---------------------------------------------------------
           8.39   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: pattern_reg[3]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: pattern_reg[3]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.12    0.24 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.24 ^ pattern_reg[3]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.43    0.66 ^ pattern_reg[3]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.16    0.82 ^ _091_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.82 ^ pattern_reg[3]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
           0.82   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.12    0.24 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.24 ^ pattern_reg[3]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.00    0.24   clock reconvergence pessimism
  -0.02    0.22   library hold time
           0.22   data required time
---------------------------------------------------------
           0.22   data required time
          -0.82   data arrival time
---------------------------------------------------------
           0.61   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2362

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2360

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.7035

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
8.3873

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
492.356912

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.24e-03   1.08e-04   7.06e-09   1.35e-03  30.7%
Combinational          4.60e-04   2.07e-04   1.26e-08   6.67e-04  15.2%
Clock                  1.81e-03   5.70e-04   3.11e-07   2.38e-03  54.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.51e-03   8.85e-04   3.31e-07   4.40e-03 100.0%
                          79.9%      20.1%       0.0%
