

================================================================
== Vitis HLS Report for 'makePatch_alignedToLine'
================================================================
* Date:           Tue Jul 30 23:06:39 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.682 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_makeSuperPoint_alignedToLine7_fu_376  |makeSuperPoint_alignedToLine7  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |grp_wedgePatch_init_fu_393                |wedgePatch_init                |      219|      220|  2.190 us|  2.200 us|  219|  220|     none|
        |grp_add_patch5_fu_402                     |add_patch5                     |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                                                     Loop Name                                                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter             |      160|      160|         1|          1|          1|   160|       yes|
        |- makePatch_alignedToLine_makeSuperpoint_loop                                                                                                      |        ?|        ?|         ?|          -|          -|     5|        no|
        |- makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter                 |      160|      160|         1|          1|          1|   160|       yes|
        |- makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength  |      120|      120|         1|          1|          1|   120|       yes|
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      466|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        1|     0|     1875|     5586|    -|
|Memory               |        2|     -|       32|       65|    -|
|Multiplexer          |        -|     -|        -|      458|    -|
|Register             |        -|     -|       93|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        3|     0|     2000|     6575|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |grp_add_patch5_fu_402                     |add_patch5                     |        0|   0|  249|  1341|    0|
    |grp_makeSuperPoint_alignedToLine7_fu_376  |makeSuperPoint_alignedToLine7  |        1|   0|  847|  1923|    0|
    |grp_wedgePatch_init_fu_393                |wedgePatch_init                |        0|   0|  779|  2322|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |Total                                     |                               |        1|   0| 1875|  5586|    0|
    +------------------------------------------+-------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory          |                      Module                     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |NPpatches_parameters_V_U   |makePatch_alignedToLine_NPpatches_parameters_V   |        0|  32|  65|    0|   120|   32|     1|         3840|
    |NPpatches_superpoints_V_U  |makePatch_alignedToLine_NPpatches_superpoints_V  |        1|   0|   0|    0|   160|   32|     1|         5120|
    |init_patch_V_U             |makePatch_alignedToLine_init_patch_V             |        1|   0|   0|    0|   160|   32|     1|         5120|
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                      |                                                 |        2|  32|  65|    0|   440|   96|     3|        14080|
    +---------------------------+-------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1414_1_fu_415_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln1414_fu_427_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1420_1_fu_550_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln1420_fu_485_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln1426_fu_544_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1431_1_fu_533_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln1431_fu_517_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln1440_fu_564_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1457_1_fu_576_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln1457_fu_588_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1463_1_fu_711_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln1463_fu_646_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln1469_fu_705_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1474_1_fu_694_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln1474_fu_678_p2       |         +|   0|  0|  15|           8|           8|
    |add_ln1487_1_fu_725_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln1487_fu_737_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1493_1_fu_880_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln1493_fu_795_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1499_fu_874_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln1504_1_fu_863_p2     |         +|   0|  0|  16|           7|           7|
    |add_ln1504_fu_827_p2       |         +|   0|  0|  13|           6|           6|
    |sub_ln1504_fu_853_p2       |         -|   0|  0|  16|           7|           7|
    |and_ln1414_fu_479_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln1457_fu_640_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln1487_fu_789_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1414_fu_421_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1420_fu_433_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln1426_fu_473_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1440_fu_570_p2      |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln1457_fu_582_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1463_fu_594_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln1469_fu_634_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1487_fu_731_p2      |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln1493_fu_743_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln1499_fu_783_p2      |      icmp|   0|  0|   8|           3|           3|
    |or_ln1420_fu_491_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln1463_fu_652_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln1493_fu_801_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln1414_1_fu_447_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1414_fu_439_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln1420_1_fu_505_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln1420_2_fu_556_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln1420_fu_497_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln1457_1_fu_608_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1457_fu_600_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln1463_1_fu_666_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln1463_2_fu_717_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln1463_fu_658_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln1487_1_fu_757_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1487_fu_749_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln1493_1_fu_815_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln1493_2_fu_886_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln1493_fu_807_p3    |    select|   0|  0|   3|           1|           1|
    |xor_ln1414_fu_467_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln1457_fu_628_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln1487_fu_777_p2       |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 466|         204|         161|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |NPpatches_parameters_V_address0   |  20|          4|    7|         28|
    |NPpatches_parameters_V_ce0        |  20|          4|    1|          4|
    |NPpatches_parameters_V_ce1        |   9|          2|    1|          2|
    |NPpatches_parameters_V_d0         |  14|          3|   32|         96|
    |NPpatches_parameters_V_we0        |  14|          3|    1|          3|
    |NPpatches_parameters_V_we1        |   9|          2|    1|          2|
    |NPpatches_superpoints_V_address0  |  20|          4|    8|         32|
    |NPpatches_superpoints_V_ce0       |  20|          4|    1|          4|
    |NPpatches_superpoints_V_ce1       |   9|          2|    1|          2|
    |NPpatches_superpoints_V_d0        |  14|          3|   32|         96|
    |NPpatches_superpoints_V_we0       |  14|          3|    1|          3|
    |a_reg_210                         |   9|          2|    3|          6|
    |ap_NS_fsm                         |  65|         13|    1|         13|
    |b_1_reg_277                       |   9|          2|    3|          6|
    |b_2_reg_332                       |   9|          2|    3|          6|
    |b_reg_232                         |   9|          2|    5|         10|
    |c_1_reg_299                       |   9|          2|    5|         10|
    |c_2_reg_354                       |   9|          2|    3|          6|
    |c_reg_243                         |   9|          2|    2|          4|
    |d_1_reg_365                       |   9|          2|    3|          6|
    |d_reg_310                         |   9|          2|    2|          4|
    |i_reg_254                         |   9|          2|    3|          6|
    |indvar_flatten13_reg_199          |   9|          2|    8|         16|
    |indvar_flatten21_reg_288          |   9|          2|    7|         14|
    |indvar_flatten35_reg_266          |   9|          2|    8|         16|
    |indvar_flatten43_reg_343          |   9|          2|    6|         12|
    |indvar_flatten57_reg_321          |   9|          2|    7|         14|
    |indvar_flatten_reg_221            |   9|          2|    7|         14|
    |init_patch_V_address0             |  20|          4|    8|         32|
    |init_patch_V_ce0                  |  20|          4|    1|          4|
    |init_patch_V_d0                   |  14|          3|   32|         96|
    |init_patch_V_we0                  |  14|          3|    1|          3|
    |n_patches_o                       |   9|          2|    8|         16|
    |n_patches_o_ap_vld                |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 458|         97|  213|        588|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |a_reg_210                                              |   3|   0|    3|          0|
    |add_ln1440_reg_932                                     |   3|   0|    3|          0|
    |ap_CS_fsm                                              |  12|   0|   12|          0|
    |b_1_reg_277                                            |   3|   0|    3|          0|
    |b_2_reg_332                                            |   3|   0|    3|          0|
    |b_reg_232                                              |   5|   0|    5|          0|
    |c_1_reg_299                                            |   5|   0|    5|          0|
    |c_2_reg_354                                            |   3|   0|    3|          0|
    |c_reg_243                                              |   2|   0|    2|          0|
    |d_1_reg_365                                            |   3|   0|    3|          0|
    |d_reg_310                                              |   2|   0|    2|          0|
    |grp_add_patch5_fu_402_ap_start_reg                     |   1|   0|    1|          0|
    |grp_makeSuperPoint_alignedToLine7_fu_376_ap_start_reg  |   1|   0|    1|          0|
    |grp_wedgePatch_init_fu_393_ap_start_reg                |   1|   0|    1|          0|
    |i_reg_254                                              |   3|   0|    3|          0|
    |indvar_flatten13_reg_199                               |   8|   0|    8|          0|
    |indvar_flatten21_reg_288                               |   7|   0|    7|          0|
    |indvar_flatten35_reg_266                               |   8|   0|    8|          0|
    |indvar_flatten43_reg_343                               |   6|   0|    6|          0|
    |indvar_flatten57_reg_321                               |   7|   0|    7|          0|
    |indvar_flatten_reg_221                                 |   7|   0|    7|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |  93|   0|   93|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  makePatch_alignedToLine|  return value|
|n_patches_i                   |   in|    8|     ap_ovld|                n_patches|       pointer|
|n_patches_o                   |  out|    8|     ap_ovld|                n_patches|       pointer|
|n_patches_o_ap_vld            |  out|    1|     ap_ovld|                n_patches|       pointer|
|GDn_points_address0           |  out|    3|   ap_memory|               GDn_points|         array|
|GDn_points_ce0                |  out|    1|   ap_memory|               GDn_points|         array|
|GDn_points_q0                 |   in|   32|   ap_memory|               GDn_points|         array|
|z_top                         |   in|   32|     ap_none|                    z_top|        scalar|
|p_read                        |   in|   32|     ap_none|                   p_read|        scalar|
|GDarrayDecoded_address0       |  out|   12|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_ce0            |  out|    1|   ap_memory|           GDarrayDecoded|         array|
|GDarrayDecoded_q0             |   in|   32|   ap_memory|           GDarrayDecoded|         array|
|patches_superpoints_address0  |  out|   12|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_ce0       |  out|    1|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_we0       |  out|    1|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_d0        |  out|   32|   ap_memory|      patches_superpoints|         array|
|patches_superpoints_q0        |   in|   32|   ap_memory|      patches_superpoints|         array|
|patches_parameters_address0   |  out|   12|   ap_memory|       patches_parameters|         array|
|patches_parameters_ce0        |  out|    1|   ap_memory|       patches_parameters|         array|
|patches_parameters_we0        |  out|    1|   ap_memory|       patches_parameters|         array|
|patches_parameters_d0         |  out|   32|   ap_memory|       patches_parameters|         array|
|patches_parameters_q0         |   in|   32|   ap_memory|       patches_parameters|         array|
+------------------------------+-----+-----+------------+-------------------------+--------------+

