{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618082933598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618082933603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 21:28:53 2021 " "Processing started: Sat Apr 10 21:28:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618082933603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618082933603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_P1 -c LCD_P1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_P1 -c LCD_P1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618082933603 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618082933900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618082933900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador_lcd4bits_revc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file procesador_lcd4bits_revc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROCESADOR_LCD4BITS_REVC-Behavioral " "Found design unit 1: PROCESADOR_LCD4BITS_REVC-Behavioral" {  } { { "PROCESADOR_LCD4BITS_REVC.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_CYCLONE_IV/Pruebas_LCD/PROCESADOR_LCD4BITS_REVC.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618082942345 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROCESADOR_LCD4BITS_REVC " "Found entity 1: PROCESADOR_LCD4BITS_REVC" {  } { { "PROCESADOR_LCD4BITS_REVC.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_CYCLONE_IV/Pruebas_LCD/PROCESADOR_LCD4BITS_REVC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618082942345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618082942345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib_lcd_4bits_revc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lib_lcd_4bits_revc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIB_LCD_4BITS_REVC-Behavioral " "Found design unit 1: LIB_LCD_4BITS_REVC-Behavioral" {  } { { "LIB_LCD_4BITS_REVC.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_CYCLONE_IV/Pruebas_LCD/LIB_LCD_4BITS_REVC.vhd" 211 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618082942346 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIB_LCD_4BITS_REVC " "Found entity 1: LIB_LCD_4BITS_REVC" {  } { { "LIB_LCD_4BITS_REVC.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_CYCLONE_IV/Pruebas_LCD/LIB_LCD_4BITS_REVC.vhd" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618082942346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618082942346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comandos_lcd4bits_revc.vhd 2 0 " "Found 2 design units, including 0 entities, in source file comandos_lcd4bits_revc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMANDOS_LCD4BITS_REVC " "Found design unit 1: COMANDOS_LCD4BITS_REVC" {  } { { "COMANDOS_LCD4BITS_REVC.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_CYCLONE_IV/Pruebas_LCD/COMANDOS_LCD4BITS_REVC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618082942347 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 COMANDOS_LCD4BITS_REVC-body " "Found design unit 2: COMANDOS_LCD4BITS_REVC-body" {  } { { "COMANDOS_LCD4BITS_REVC.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_CYCLONE_IV/Pruebas_LCD/COMANDOS_LCD4BITS_REVC.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618082942347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618082942347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caracteres_especiales4bits_revc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caracteres_especiales4bits_revc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CARACTERES_ESPECIALES4BITS_REVC-Behavioral " "Found design unit 1: CARACTERES_ESPECIALES4BITS_REVC-Behavioral" {  } { { "CARACTERES_ESPECIALES4BITS_REVC.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_CYCLONE_IV/Pruebas_LCD/CARACTERES_ESPECIALES4BITS_REVC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618082942349 ""} { "Info" "ISGN_ENTITY_NAME" "1 CARACTERES_ESPECIALES4BITS_REVC " "Found entity 1: CARACTERES_ESPECIALES4BITS_REVC" {  } { { "CARACTERES_ESPECIALES4BITS_REVC.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_CYCLONE_IV/Pruebas_LCD/CARACTERES_ESPECIALES4BITS_REVC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618082942349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618082942349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LIB_LCD_4BITS_REVC " "Elaborating entity \"LIB_LCD_4BITS_REVC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618082942383 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blcd LIB_LCD_4BITS_REVC.vhd(261) " "Verilog HDL or VHDL warning at LIB_LCD_4BITS_REVC.vhd(261): object \"blcd\" assigned a value but never read" {  } { { "LIB_LCD_4BITS_REVC.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_CYCLONE_IV/Pruebas_LCD/LIB_LCD_4BITS_REVC.vhd" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618082942385 "|LIB_LCD_4BITS_REVC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESADOR_LCD4BITS_REVC PROCESADOR_LCD4BITS_REVC:u1 " "Elaborating entity \"PROCESADOR_LCD4BITS_REVC\" for hierarchy \"PROCESADOR_LCD4BITS_REVC:u1\"" {  } { { "LIB_LCD_4BITS_REVC.vhd" "u1" { Text "D:/Programas/intelFPGA_lite/Projects_CYCLONE_IV/Pruebas_LCD/LIB_LCD_4BITS_REVC.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618082942400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CARACTERES_ESPECIALES4BITS_REVC CARACTERES_ESPECIALES4BITS_REVC:U2 " "Elaborating entity \"CARACTERES_ESPECIALES4BITS_REVC\" for hierarchy \"CARACTERES_ESPECIALES4BITS_REVC:U2\"" {  } { { "LIB_LCD_4BITS_REVC.vhd" "U2" { Text "D:/Programas/intelFPGA_lite/Projects_CYCLONE_IV/Pruebas_LCD/LIB_LCD_4BITS_REVC.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618082942653 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "LIB_LCD_4BITS_REVC.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_CYCLONE_IV/Pruebas_LCD/LIB_LCD_4BITS_REVC.vhd" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618082944250 "|LIB_LCD_4BITS_REVC|RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618082944250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618082944317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618082946033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618082946033 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "475 " "Implemented 475 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618082946068 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618082946068 ""} { "Info" "ICUT_CUT_TM_LCELLS" "454 " "Implemented 454 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618082946068 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618082946068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618082946079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 21:29:06 2021 " "Processing ended: Sat Apr 10 21:29:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618082946079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618082946079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618082946079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618082946079 ""}
