{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1465662557868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1465662557869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 11 13:29:17 2016 " "Processing started: Sat Jun 11 13:29:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1465662557869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1465662557869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio6 -c Laboratorio6 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio6 -c Laboratorio6 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1465662557869 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Design Software" 0 -1 1465662558374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lab6_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab6_Pack " "Found design unit 1: Lab6_Pack" {  } { { "Lab6_Package.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/Lab6_Package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465662575209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465662575209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_12_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_12_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_12_TB-test " "Found design unit 1: LFSR_12_TB-test" {  } { { "LFSR_12_TB.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/LFSR_12_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465662575214 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_12_TB " "Found entity 1: LFSR_12_TB" {  } { { "LFSR_12_TB.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/LFSR_12_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465662575214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465662575214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_12-shift " "Found design unit 1: LFSR_12-shift" {  } { { "LFSR_12.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/LFSR_12.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465662575216 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_12 " "Found entity 1: LFSR_12" {  } { { "LFSR_12.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/LFSR_12.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465662575216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1465662575216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LFSR_12 " "Elaborating entity \"LFSR_12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1465662575257 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ff_d_rising.vhd 2 1 " "Using design file ff_d_rising.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FF_D_RISING-flow " "Found design unit 1: FF_D_RISING-flow" {  } { { "ff_d_rising.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/ff_d_rising.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465662575286 ""} { "Info" "ISGN_ENTITY_NAME" "1 FF_D_RISING " "Found entity 1: FF_D_RISING" {  } { { "ff_d_rising.vhd" "" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/ff_d_rising.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465662575286 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1465662575286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D_RISING FF_D_RISING:\\LFSR:11:i32:bit32 " "Elaborating entity \"FF_D_RISING\" for hierarchy \"FF_D_RISING:\\LFSR:11:i32:bit32\"" {  } { { "LFSR_12.vhd" "\\LFSR:11:i32:bit32" { Text "C:/Users/Daniela/Dropbox/Laura/Gabriel/Semestre 9/FPGA/Laboratorio6/LFSR_12.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1465662575286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "803 " "Peak virtual memory: 803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1465662575436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 11 13:29:35 2016 " "Processing ended: Sat Jun 11 13:29:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1465662575436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1465662575436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1465662575436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1465662575436 ""}
