// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pqcrystals_dilithium_18_HH_
#define _pqcrystals_dilithium_18_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pqcrystals_dilithg8j.h"

namespace ap_rtl {

struct pqcrystals_dilithium_18 : public sc_module {
    // Port declarations 15
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > a_address0;
    sc_out< sc_logic > a_ce0;
    sc_out< sc_logic > a_we0;
    sc_out< sc_lv<32> > a_d0;
    sc_in< sc_lv<32> > a_q0;
    sc_out< sc_lv<10> > a_address1;
    sc_out< sc_logic > a_ce1;
    sc_in< sc_lv<32> > a_q1;
    sc_in< sc_lv<3> > a_offset;


    // Module declarations
    pqcrystals_dilithium_18(sc_module_name name);
    SC_HAS_PROCESS(pqcrystals_dilithium_18);

    ~pqcrystals_dilithium_18();

    sc_trace_file* mVcdFile;

    pqcrystals_dilithg8j* zetas_U;
    sc_signal< sc_lv<18> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > zetas_address0;
    sc_signal< sc_logic > zetas_ce0;
    sc_signal< sc_lv<23> > zetas_q0;
    sc_signal< sc_lv<32> > reg_158;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<12> > zext_ln77_fu_171_p1;
    sc_signal< sc_lv<12> > zext_ln77_reg_490;
    sc_signal< sc_lv<10> > zext_ln83_1_fu_180_p1;
    sc_signal< sc_lv<10> > zext_ln83_1_reg_497;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > zext_ln84_fu_192_p1;
    sc_signal< sc_lv<32> > zext_ln84_reg_506;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<32> > k_fu_215_p2;
    sc_signal< sc_lv<32> > k_reg_514;
    sc_signal< sc_lv<1> > icmp_ln84_fu_206_p2;
    sc_signal< sc_lv<9> > len_fu_226_p2;
    sc_signal< sc_lv<32> > zext_ln86_fu_243_p1;
    sc_signal< sc_lv<32> > zext_ln86_reg_529;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<10> > zext_ln84_1_fu_271_p1;
    sc_signal< sc_lv<10> > zext_ln84_1_reg_534;
    sc_signal< sc_lv<54> > sext_ln86_fu_275_p1;
    sc_signal< sc_lv<54> > sext_ln86_reg_539;
    sc_signal< sc_lv<10> > a_addr_reg_547;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln86_fu_279_p2;
    sc_signal< sc_lv<10> > a_addr_2_reg_552;
    sc_signal< sc_lv<32> > j_3_fu_322_p2;
    sc_signal< sc_lv<32> > j_3_reg_558;
    sc_signal< sc_lv<10> > add_ln84_fu_328_p2;
    sc_signal< sc_lv<32> > sub_ln89_fu_343_p2;
    sc_signal< sc_lv<32> > sub_ln89_reg_568;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<54> > mul_ln90_fu_352_p2;
    sc_signal< sc_lv<54> > mul_ln90_reg_573;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<32> > trunc_ln18_2_fu_357_p1;
    sc_signal< sc_lv<32> > trunc_ln18_2_reg_578;
    sc_signal< sc_lv<32> > t_13_fu_361_p2;
    sc_signal< sc_lv<32> > t_13_reg_583;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<55> > mul_ln19_2_fu_369_p2;
    sc_signal< sc_lv<55> > mul_ln19_2_reg_588;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<9> > j_2_fu_408_p2;
    sc_signal< sc_lv<9> > j_2_reg_596;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<10> > a_addr_1_reg_601;
    sc_signal< sc_lv<1> > icmp_ln95_fu_402_p2;
    sc_signal< sc_lv<49> > mul_ln96_fu_432_p2;
    sc_signal< sc_lv<49> > mul_ln96_reg_607;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<32> > trunc_ln18_fu_438_p1;
    sc_signal< sc_lv<32> > trunc_ln18_reg_612;
    sc_signal< sc_lv<32> > t_11_fu_442_p2;
    sc_signal< sc_lv<32> > t_11_reg_617;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<55> > mul_ln19_fu_450_p2;
    sc_signal< sc_lv<55> > mul_ln19_reg_622;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<9> > len_0_reg_114;
    sc_signal< sc_lv<10> > j_reg_126;
    sc_signal< sc_lv<1> > tmp_21_fu_184_p3;
    sc_signal< sc_lv<32> > j_0_reg_138;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<9> > j_1_reg_147;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<64> > zext_ln85_fu_221_p1;
    sc_signal< sc_lv<64> > zext_ln87_fu_293_p1;
    sc_signal< sc_lv<64> > zext_ln88_6_fu_317_p1;
    sc_signal< sc_lv<64> > zext_ln96_1_fu_423_p1;
    sc_signal< sc_lv<32> > k_1_fu_58;
    sc_signal< sc_lv<32> > add_ln88_1_fu_336_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > t_14_fu_397_p1;
    sc_signal< sc_lv<32> > t_12_fu_478_p1;
    sc_signal< sc_lv<11> > tmp_fu_163_p3;
    sc_signal< sc_lv<2> > tmp_22_fu_196_p4;
    sc_signal< sc_lv<10> > add_ln86_fu_238_p2;
    sc_signal< sc_lv<9> > trunc_ln84_fu_253_p1;
    sc_signal< sc_lv<1> > empty_84_fu_247_p2;
    sc_signal< sc_lv<9> > add_ln84_1_fu_257_p2;
    sc_signal< sc_lv<9> > start_fu_263_p3;
    sc_signal< sc_lv<23> > zeta_fu_232_p2;
    sc_signal< sc_lv<12> > trunc_ln87_fu_284_p1;
    sc_signal< sc_lv<12> > add_ln87_fu_288_p2;
    sc_signal< sc_lv<12> > zext_ln88_fu_302_p1;
    sc_signal< sc_lv<12> > trunc_ln88_fu_298_p1;
    sc_signal< sc_lv<12> > add_ln88_fu_306_p2;
    sc_signal< sc_lv<12> > add_ln88_2_fu_312_p2;
    sc_signal< sc_lv<23> > mul_ln90_fu_352_p0;
    sc_signal< sc_lv<32> > mul_ln90_fu_352_p1;
    sc_signal< sc_lv<32> > mul_ln19_2_fu_369_p1;
    sc_signal< sc_lv<56> > sext_ln90_1_fu_375_p1;
    sc_signal< sc_lv<56> > sext_ln19_8_fu_378_p1;
    sc_signal< sc_lv<56> > add_ln19_2_fu_381_p2;
    sc_signal< sc_lv<24> > trunc_ln19_1_fu_387_p4;
    sc_signal< sc_lv<12> > zext_ln96_fu_414_p1;
    sc_signal< sc_lv<12> > add_ln96_fu_418_p2;
    sc_signal< sc_lv<32> > sext_ln96_fu_428_p0;
    sc_signal< sc_lv<32> > mul_ln96_fu_432_p1;
    sc_signal< sc_lv<32> > mul_ln19_fu_450_p1;
    sc_signal< sc_lv<56> > sext_ln19_5_fu_459_p1;
    sc_signal< sc_lv<56> > sext_ln96_1_fu_456_p1;
    sc_signal< sc_lv<56> > add_ln19_fu_462_p2;
    sc_signal< sc_lv<24> > trunc_ln_fu_468_p4;
    sc_signal< sc_lv<18> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<18> ap_ST_fsm_state1;
    static const sc_lv<18> ap_ST_fsm_state2;
    static const sc_lv<18> ap_ST_fsm_state3;
    static const sc_lv<18> ap_ST_fsm_state4;
    static const sc_lv<18> ap_ST_fsm_state5;
    static const sc_lv<18> ap_ST_fsm_state6;
    static const sc_lv<18> ap_ST_fsm_state7;
    static const sc_lv<18> ap_ST_fsm_state8;
    static const sc_lv<18> ap_ST_fsm_state9;
    static const sc_lv<18> ap_ST_fsm_state10;
    static const sc_lv<18> ap_ST_fsm_state11;
    static const sc_lv<18> ap_ST_fsm_state12;
    static const sc_lv<18> ap_ST_fsm_state13;
    static const sc_lv<18> ap_ST_fsm_state14;
    static const sc_lv<18> ap_ST_fsm_state15;
    static const sc_lv<18> ap_ST_fsm_state16;
    static const sc_lv<18> ap_ST_fsm_state17;
    static const sc_lv<18> ap_ST_fsm_state18;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_3802001;
    static const sc_lv<55> ap_const_lv55_7FFFFFFF801FFF;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<49> ap_const_lv49_A3FA;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_a_address0();
    void thread_a_address1();
    void thread_a_ce0();
    void thread_a_ce1();
    void thread_a_d0();
    void thread_a_we0();
    void thread_add_ln19_2_fu_381_p2();
    void thread_add_ln19_fu_462_p2();
    void thread_add_ln84_1_fu_257_p2();
    void thread_add_ln84_fu_328_p2();
    void thread_add_ln86_fu_238_p2();
    void thread_add_ln87_fu_288_p2();
    void thread_add_ln88_1_fu_336_p2();
    void thread_add_ln88_2_fu_312_p2();
    void thread_add_ln88_fu_306_p2();
    void thread_add_ln96_fu_418_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_empty_84_fu_247_p2();
    void thread_icmp_ln84_fu_206_p2();
    void thread_icmp_ln86_fu_279_p2();
    void thread_icmp_ln95_fu_402_p2();
    void thread_j_2_fu_408_p2();
    void thread_j_3_fu_322_p2();
    void thread_k_fu_215_p2();
    void thread_len_fu_226_p2();
    void thread_mul_ln19_2_fu_369_p1();
    void thread_mul_ln19_2_fu_369_p2();
    void thread_mul_ln19_fu_450_p1();
    void thread_mul_ln19_fu_450_p2();
    void thread_mul_ln90_fu_352_p0();
    void thread_mul_ln90_fu_352_p1();
    void thread_mul_ln90_fu_352_p2();
    void thread_mul_ln96_fu_432_p1();
    void thread_mul_ln96_fu_432_p2();
    void thread_sext_ln19_5_fu_459_p1();
    void thread_sext_ln19_8_fu_378_p1();
    void thread_sext_ln86_fu_275_p1();
    void thread_sext_ln90_1_fu_375_p1();
    void thread_sext_ln96_1_fu_456_p1();
    void thread_sext_ln96_fu_428_p0();
    void thread_start_fu_263_p3();
    void thread_sub_ln89_fu_343_p2();
    void thread_t_11_fu_442_p2();
    void thread_t_12_fu_478_p1();
    void thread_t_13_fu_361_p2();
    void thread_t_14_fu_397_p1();
    void thread_tmp_21_fu_184_p3();
    void thread_tmp_22_fu_196_p4();
    void thread_tmp_fu_163_p3();
    void thread_trunc_ln18_2_fu_357_p1();
    void thread_trunc_ln18_fu_438_p1();
    void thread_trunc_ln19_1_fu_387_p4();
    void thread_trunc_ln84_fu_253_p1();
    void thread_trunc_ln87_fu_284_p1();
    void thread_trunc_ln88_fu_298_p1();
    void thread_trunc_ln_fu_468_p4();
    void thread_zeta_fu_232_p2();
    void thread_zetas_address0();
    void thread_zetas_ce0();
    void thread_zext_ln77_fu_171_p1();
    void thread_zext_ln83_1_fu_180_p1();
    void thread_zext_ln84_1_fu_271_p1();
    void thread_zext_ln84_fu_192_p1();
    void thread_zext_ln85_fu_221_p1();
    void thread_zext_ln86_fu_243_p1();
    void thread_zext_ln87_fu_293_p1();
    void thread_zext_ln88_6_fu_317_p1();
    void thread_zext_ln88_fu_302_p1();
    void thread_zext_ln96_1_fu_423_p1();
    void thread_zext_ln96_fu_414_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
