Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Thu Aug 15 20:17:51 2024
| Host              : hakam-MS-7D46 running 64-bit Ubuntu 24.04 LTS
| Command           : report_timing_summary -file timing_synth.rpt
| Design            : SOC
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.320        0.000                      0                  208        0.022        0.000                      0                  208        1.927        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               3.320        0.000                      0                  208        0.022        0.000                      0                  208        1.927        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        3.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.320ns  (required time - arrival time)
  Source:                 ChaosCore_tile/data_cache/MSHRs_1_front_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ChaosCore_tile/data_cache/MSHRs_0_allocate_way_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clock rise@5.000ns - clock rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.551ns (35.275%)  route 1.011ns (64.725%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 5.026 - 5.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=101, unset)          0.037     0.037    ChaosCore_tile/data_cache/clock
                         FDRE                                         r  ChaosCore_tile/data_cache/MSHRs_1_front_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.130 r  ChaosCore_tile/data_cache/MSHRs_1_front_pointer_reg[0]/Q
                         net (fo=2, unplaced)         0.177     0.307    ChaosCore_tile/data_cache/MSHRs_1_front_pointer_reg_n_0_[0]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.486 r  ChaosCore_tile/data_cache/MSHRs_0_front_pointer[2]_i_4/O
                         net (fo=3, unplaced)         0.165     0.651    ChaosCore_tile/data_cache/sel0[0]
                         LUT3 (Prop_LUT3_I0_O)        0.139     0.790 r  ChaosCore_tile/data_cache/MSHRs_0_front_pointer[2]_i_3/O
                         net (fo=5, unplaced)         0.177     0.967    ChaosCore_tile/data_cache/_MSHRs_front_pointer_T[2]
                         LUT6 (Prop_LUT6_I1_O)        0.100     1.067 r  ChaosCore_tile/data_cache/MSHR_front_pointer[1]_i_1/O
                         net (fo=11, unplaced)        0.249     1.316    ChaosCore_tile/data_cache/p_640_in
                         LUT3 (Prop_LUT3_I0_O)        0.040     1.356 r  ChaosCore_tile/data_cache/MSHRs_0_front_pointer[2]_i_1/O
                         net (fo=8, unplaced)         0.243     1.599    ChaosCore_tile/data_cache/MSHRs_0_front_pointer[2]_i_1_n_0
                         FDRE                                         r  ChaosCore_tile/data_cache/MSHRs_0_allocate_way_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.000     5.000 r  
                                                      0.000     5.000 r  clock (IN)
                         net (fo=101, unset)          0.026     5.026    ChaosCore_tile/data_cache/clock
                         FDRE                                         r  ChaosCore_tile/data_cache/MSHRs_0_allocate_way_reg[0]/C
                         clock pessimism              0.000     5.026    
                         clock uncertainty           -0.035     4.991    
                         FDRE (Setup_FDRE_C_R)       -0.072     4.919    ChaosCore_tile/data_cache/MSHRs_0_allocate_way_reg[0]
  -------------------------------------------------------------------
                         required time                          4.919    
                         arrival time                          -1.599    
  -------------------------------------------------------------------
                         slack                                  3.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 ChaosCore_tile/data_cache/AXI_request_Q/enq_ptr_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ChaosCore_tile/data_cache/AXI_request_Q/ram_ext/Memory_reg_0_3_322_335/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.038ns (35.514%)  route 0.069ns (64.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=101, unset)          0.013     0.013    ChaosCore_tile/data_cache/AXI_request_Q/clock
                         FDRE                                         r  ChaosCore_tile/data_cache/AXI_request_Q/enq_ptr_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.051 r  ChaosCore_tile/data_cache/AXI_request_Q/enq_ptr_value_reg[0]/Q
                         net (fo=13, unplaced)        0.069     0.120    ChaosCore_tile/data_cache/AXI_request_Q/ram_ext/Memory_reg_0_3_322_335/ADDRD0
                         RAMS32                                       r  ChaosCore_tile/data_cache/AXI_request_Q/ram_ext/Memory_reg_0_3_322_335/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=101, unset)          0.039     0.039    ChaosCore_tile/data_cache/AXI_request_Q/ram_ext/Memory_reg_0_3_322_335/WCLK
                         RAMS32                                       r  ChaosCore_tile/data_cache/AXI_request_Q/ram_ext/Memory_reg_0_3_322_335/RAMD/CLK
                         clock pessimism              0.000     0.039    
                         RAMS32 (Hold_RAMS32_CLK_ADR0)
                                                      0.059     0.098    ChaosCore_tile/data_cache/AXI_request_Q/ram_ext/Memory_reg_0_3_322_335/RAMD
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMD32/CLK  n/a            1.146         5.000       3.854                ChaosCore_tile/data_cache/AXI_request_Q/ram_ext/Memory_reg_0_3_322_335/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         2.500       1.927                ChaosCore_tile/data_cache/AXI_request_Q/ram_ext/Memory_reg_0_3_322_335/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         2.500       1.927                ChaosCore_tile/data_cache/AXI_request_Q/ram_ext/Memory_reg_0_3_322_335/RAMA/CLK



