vendor_name = ModelSim
source_file = 1, /home/rubeng/Documents/UAlinux/LSD/aula1/parte2/AND2Gate.vwf
source_file = 1, /home/rubeng/Documents/UAlinux/LSD/aula1/parte2/GateDemo.vhd
source_file = 1, /home/rubeng/Documents/UAlinux/LSD/aula1/parte2/AND2Gate.vhd
source_file = 1, /home/rubeng/Documents/UAlinux/LSD/aula1/parte2/NOTGate.vhd
source_file = 1, /home/rubeng/Documents/UAlinux/LSD/aula1/parte2/NAND2Gate.vhd
source_file = 1, /home/rubeng/Documents/UAlinux/LSD/aula1/parte2/NOTGate.vwf
source_file = 1, /home/rubeng/Documents/UAlinux/LSD/aula1/parte2/NAND2Gate.vwf
source_file = 1, /home/rubeng/intelFPGA/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/rubeng/intelFPGA/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/rubeng/intelFPGA/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/rubeng/intelFPGA/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/rubeng/Documents/UAlinux/LSD/aula1/parte2/db/GateDemo.cbx.xml
design_name = hard_block
design_name = GateDemo
instance = comp, \LEDR[0]~output\, LEDR[0]~output, GateDemo, 1
instance = comp, \SW[1]~input\, SW[1]~input, GateDemo, 1
instance = comp, \SW[0]~input\, SW[0]~input, GateDemo, 1
instance = comp, \system_core|and_gate|outPort\, system_core|and_gate|outPort, GateDemo, 1
