{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/192-US8,169,201(active).pdf"}, "page_content": "tors, CA and CB, are connected to the error amplifier pro\n\nage signal at a passive component at an output of the Voltage\n\nvided by pins 15 and 16 to form a Type-II feedback network.\n\nregulator, means for generating a compensating signal based\n\nThe values of the components are designed, for example, by\n\nfollowing the method described in \u201cDoug Mattingly,\n\non a difference signal, said difference signal comprising a\n\n\u201cDesigning Stable Compensation Networks for Single Phase\n\ndifference between a level of a reference voltage signal for the\n\n30\n\nVoltage regulator and the sensed output Voltage signal; and\n\nVoltage Mode Buck Regulators.\u201d Intersil Technical Brief TB\n\nmeans for applying said compensating signal to said passive\n\n417.1, December 2003, incorporated herein by reference.\n\nThe output Voltage Vo of the regulator is connected to pin\n\noutput component to reduce said difference between the level\n\n1\u2014the non-inverting input of the error amplifier (1). The\n\nof the reference Voltage signal and the sensed output Voltage\n\nsignal.\n\nerror amplifier compares Vo with the voltage reference Vref\n\n35\n\nand generates the error signal output at pin 3. After Subse\n\nFurthermore, FIGS. 11 to 14 provide at least a method of\n\nforming a Voltage regulator having a power conversion stage\n\nquent operation of pulsewidth modulation inside the control\n\nand a controller circuit having means for sensing an output\n\nler, the controller will give the gate signal to pins 8 and 11, i.e.,\n\nVoltage signal of the Voltage regulator and comparing it to a\n\nC1 and C2, for driving the transistor T, so that Vo will be\n\nreference Voltage signal of the Voltage regulator to generate a\n\nregulated to Vref.\n\n40\n\ncontrol signal for controlling the power conversion stage so as\n\nFIG. 11d depicts how the voltage regulator is modified and\n\nto regulate the output Voltage signal of the Voltage regulator to\n\nconnected to the compensator circuit in FIG. 11e. First, Vo is", "type": "Document"}}