--- verilog_synth
+++ uhdm_synth
@@ -1,20 +1,20 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-16.10" *)
+(* top =  1  *)
 module mul_sync_reset_test(clk, rst, a, b, p);
-(* src = "dut.sv:2.16-2.19" *)
+(* src = "dut.sv:1.29-1.32" *)
 input clk;
 wire clk;
-(* src = "dut.sv:2.21-2.24" *)
+(* src = "dut.sv:1.34-1.37" *)
 input rst;
 wire rst;
-(* src = "dut.sv:3.22-3.23" *)
+(* src = "dut.sv:1.39-1.40" *)
 input [5:0] a;
 wire [5:0] a;
-(* src = "dut.sv:4.22-4.23" *)
+(* src = "dut.sv:1.42-1.43" *)
 input [2:0] b;
 wire [2:0] b;
-(* src = "dut.sv:5.22-5.23" *)
+(* src = "dut.sv:1.45-1.46" *)
 output [8:0] p;
 wire [8:0] p;
 wire _000_;
@@ -505,69 +505,78 @@
 .B(_037_),
 .Y(_075_[6])
 );
+(* \always_ff  = 32'd1 *)
+(* src = "dut.sv:7.5-15.8" *)
+\$_SDFF_PP0_  \p_reg[2]  /* _156_ */ (
+.C(clk),
+.D(_074_[2]),
+.Q(p[2]),
+.R(rst)
+);
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:7.5-15.8" *)
-\$_SDFF_PP0_  \p_reg[3]  /* _156_ */ (
+\$_SDFF_PP0_  \p_reg[3]  /* _157_ */ (
 .C(clk),
 .D(_075_[3]),
 .Q(p[3]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:7.5-15.8" *)
-\$_SDFF_PP0_  \p_reg[4]  /* _157_ */ (
+\$_SDFF_PP0_  \p_reg[4]  /* _158_ */ (
 .C(clk),
 .D(_075_[4]),
 .Q(p[4]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:7.5-15.8" *)
-\$_SDFF_PP0_  \p_reg[5]  /* _158_ */ (
+\$_SDFF_PP0_  \p_reg[5]  /* _159_ */ (
 .C(clk),
 .D(_075_[5]),
 .Q(p[5]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:7.5-15.8" *)
-\$_SDFF_PP0_  \p_reg[6]  /* _159_ */ (
+\$_SDFF_PP0_  \p_reg[6]  /* _160_ */ (
 .C(clk),
 .D(_075_[6]),
 .Q(p[6]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:7.5-15.8" *)
-\$_SDFF_PP0_  \p_reg[7]  /* _160_ */ (
+\$_SDFF_PP0_  \p_reg[7]  /* _161_ */ (
 .C(clk),
 .D(_075_[7]),
 .Q(p[7]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:7.5-15.8" *)
-\$_SDFF_PP0_  \p_reg[8]  /* _161_ */ (
+\$_SDFF_PP0_  \p_reg[8]  /* _162_ */ (
 .C(clk),
 .D(_073_[7]),
 .Q(p[8]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:7.5-15.8" *)
-\$_SDFF_PP0_  \p_reg[0]  /* _162_ */ (
+\$_SDFF_PP0_  \p_reg[0]  /* _163_ */ (
 .C(clk),
 .D(_071_[0]),
 .Q(p[0]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:7.5-15.8" *)
-\$_SDFF_PP0_  \p_reg[1]  /* _163_ */ (
+\$_SDFF_PP0_  \p_reg[1]  /* _164_ */ (
 .C(clk),
 .D(_072_[1]),
 .Q(p[1]),
 .R(rst)
 );
-(* src = "dut.sv:7.5-15.8" *)
-\$_SDFF_PP0_  \p_reg[2]  /* _164_ */ (
-.C(clk),
-.D(_074_[2]),
-.Q(p[2]),
-.R(rst)
-);
 assign _071_[8:6] = 3'h0;
 assign { _072_[8], _072_[0] } = { 1'h0, _071_[0] };
 assign { _075_[8], _075_[2:0] } = { _073_[7], _074_[2], _072_[1], _071_[0] };
