[["Software Scheduling in the Co-Synthesis of Reactive Real-Time Systems.", ["Pai H. Chou", "Gaetano Borriello"], "https://doi.org/10.1145/196244.196247", 4], ["Synthesis of Instruction Sets for Pipelined Microprocessors.", ["Ing-Jer Huang", "Alvin M. Despain"], "https://doi.org/10.1145/196244.196250", 7], ["A Methodology for Efficient Estimation of Switching Activity in Sequential Logic Circuits.", ["Jose C. Monteiro", "Srinivas Devadas", "Bill Lin"], "https://doi.org/10.1145/196244.196252", 6], ["Exact and Approximate Methods for Calculating Signal and Transition Probabilities in FSMs.", ["Chi-Ying Tsui", "Massoud Pedram", "Alvin M. Despain"], "https://doi.org/10.1145/196244.196255", 6], ["ASTRX/OBLX: Tools for Rapid Synthesis of High-Performance Analog Circuits.", ["Emil S. Ochotta", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/196244.196258", 7], ["Simultaneous Placement and Module Optimization of Analog IC's.", ["Edoardo Charbon", "Enrico Malavasi", "Davide Pandini", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196261", 5], ["Stochastic Optimization Approach to Transistor Sizing for CMOS VLSI Circuits.", ["Sharad Mehrotra", "Paul D. Franzon", "Wentai Liu"], "https://doi.org/10.1145/196244.196265", 5], ["Management Issues in Eda.", ["Ajit M. Prabhu"], "https://doi.org/10.1145/196244.196267", 7], ["Executive Perspective and Vision of the Future of EDA (Panel).", ["Joseph B. Costello", "Walden C. Rhines", "Aart J. de Geus", "Alain Hanover", "Doug Fairbairn", "Rick Carlson", "Ronald Collett"], "https://doi.org/10.1145/196244.196269", 0], ["A Communicating Petri Net Model for the Design of Concurrent Asynchronous Modules.", ["Gjalt G. de Jong", "Bill Lin"], "https://doi.org/10.1145/196244.196272", 7], ["Basic Gate Implementation of Speed-Independent Circuits.", ["Alex Kondratyev", "Michael Kishinevsky", "Bill Lin", "Peter Vanbekbergen", "Alexandre Yakovlev"], "https://doi.org/10.1145/196244.196275", 7], ["A Modular Partitioning Approach for Asynchronous Circuit Synthesis.", ["Ruchir Puri", "Jun Gu"], "https://doi.org/10.1145/196244.196278", 7], ["Performance Analysis Based on Timing Simulation.", ["Christian D. Nielsen", "Michael Kishinevsky"], "https://doi.org/10.1145/196244.196281", 7], ["Implicit Computation of Minimum-Cost Feedback-Vertex Sets for Partial Scan and Other Applications.", ["Pranav Ashar", "Sharad Malik"], "https://doi.org/10.1145/196244.196283", 4], ["An Exact Algorithm for Selecting Partial Scan Flip-Flops.", ["Srimat T. Chakradhar", "Arun Balakrishnan", "Vishwani D. Agrawal"], "https://doi.org/10.1145/196244.196285", 6], ["Resynthesis and Retiming for Optimum Partial Scan.", ["Srimat T. Chakradhar", "Sujit Dey"], "https://doi.org/10.1145/196244.196288", 7], ["Clock Grouping: A Low Cost DFT Methodology for Delay Testing.", ["Wen-Chang Fang", "Sandeep K. Gupta"], "https://doi.org/10.1145/196244.196291", 6], ["Exact Minimum Cycle Times for Finite State Machines.", ["William K. C. Lam", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196294", 6], ["Interface Timing Verification with Application to Synthesis.", ["Elizabeth A. Walkup", "Gaetano Borriello"], "https://doi.org/10.1145/196244.196297", 7], ["Automated Multi-Cycle Symbolic Timing Verification of Microprocessor-Based Designs.", ["Anurag P. Gupta", "Daniel P. Siewiorek"], "https://doi.org/10.1145/196244.196299", 7], ["The Minimization and Decomposition of Interface State Machines.", ["Ajay J. Daga", "William P. Birmingham"], "https://doi.org/10.1145/196244.196301", 6], ["Statistical Delay Modeling in Logic Design and Synthesis.", ["Horng-Fei Jyu", "Sharad Malik"], "https://doi.org/10.1145/196244.196304", 5], ["Partnering with EDA Vendors: Tips, Techniques, and the Role of Standards.", ["Sean Murphy"], "https://doi.org/10.1145/196244.196308", 4], ["Cost of Silicon Viewed from VLSI Design Perspective.", ["Wojciech Maly"], "https://doi.org/10.1145/196244.196311", 8], ["Memory Estimation for High Level Synthesis.", ["Ingrid Verbauwhede", "Chris J. Scheers", "Jan M. Rabaey"], "https://doi.org/10.1145/196244.196313", 6], ["Minimization of Memory Traffic in High-Level Synthesis.", ["David J. Kolson", "Alexandru Nicolau", "Nikil D. Dutt"], "https://doi.org/10.1145/196244.196316", 6], ["Sequencer-Based Data Path Synthesis of Regular Iterative Algorithms.", ["Mohammed Aloqeely", "C. Y. Roger Chen"], "https://doi.org/10.1145/196244.196317", 6], ["Intellectual Property Protection in the EDA Industry.", ["Dennis S. Fernandez"], "https://doi.org/10.1145/196244.196320", 3], ["Software Patents and Their Potential Impact on the EDA Community (Panel).", ["William M. van Cleemput", "Ewald Detjens", "Herman Beke", "George C. Chen", "Joseph Hustein", "William Lattin", "Dennis S. Fernandez"], "https://doi.org/10.1145/196244.196321", 0], ["Switch Bound Allocation for Maximizing Routability in Timing-Driven Routing of FPGAs.", ["Kai Zhu", "D. F. Wong"], "https://doi.org/10.1145/196244.196324", 6], ["Routing in a New 2-Dimensional FPGA/FPIC Routing Architecture.", ["Yachyang Sun", "C. L. Liu"], "https://doi.org/10.1145/196244.196327", 6], ["A Global Router Optimizing Timing and Area for High-Speed Bipolar LSI's.", ["Ikuo Harada", "Hitoshi Kitazawa"], "https://doi.org/10.1145/196244.196329", 5], ["A Unified Approach to Multilayer Over-the-Cell Routing.", ["Sreekrishna Madhwapathy", "Naveed A. Sherwani", "Siddharth Bhingarde", "Anand Panyam"], "https://doi.org/10.1145/196244.196332", 6], ["PESDA and Design Abstraction: How High is Up? (Panel).", ["Geoffrey Bunza", "Steve Schulz", "Tommy Jansson", "Alex Silbey", "Steve Ma", "Edward H. Frank"], "https://doi.org/10.1145/196244.196335", 0], ["Efficient Substitution of Multiple Constant Multiplications by Shifts and Additions Using Iterative Pairwise Matching.", ["Miodrag Potkonjak", "Mani B. Srivastava", "Anantha Chandrakasan"], "https://doi.org/10.1145/196244.196343", 6], ["Clock Period Optimization During Resource Sharing and Assignment.", ["Subhrajit Bhattacharya", "Sujit Dey", "Franc Brglez"], "https://doi.org/10.1145/196244.196346", 6], ["Optimizing Resource Utilization and Testability Using Hot Potato Techniques.", ["Miodrag Potkonjak", "Sujit Dey"], "https://doi.org/10.1145/196244.196350", 5], ["Microarchitectural Synthesis of VLSI Designs with High Test Concurrency.", ["Ian G. Harris", "Alex Orailoglu"], "https://doi.org/10.1145/196244.196353", 6], ["Rectification of Multiple Logic Design Errors in Multiple Output Circuits.", ["Masahiro Tomita", "Tamotsu Yamamoto", "Fuminori Sumikawa", "Kotaro Hirano"], "https://doi.org/10.1145/196244.196356", 6], ["Error Diagnosis for Transistor-Level Verification.", ["Andreas Kuehlmann", "David Ihsin Cheng", "Arvind Srinivasan", "David P. LaPotin"], "https://doi.org/10.1145/196244.196358", 7], ["Heuristic Minimization of BDDs Using Don't Cares.", ["Thomas R. Shiple", "Ramin Hojati", "Alberto L. Sangiovanni-Vincentelli", "Robert K. Brayton"], "https://doi.org/10.1145/196244.196360", 7], ["Clock Skew Minimization During FPGA Placement.", ["Kai Zhu", "D. F. Wong"], "https://doi.org/10.1145/196244.196362", 6], ["Multi-way Netlist Partitioning into Heterogeneous FPGAs and Minimization of Total Device Cost and Interconnect.", ["Roman Kuznar", "Franc Brglez", "Baldomir Zajc"], "https://doi.org/10.1145/196244.196364", 6], ["Circuit Partitioning for Huge Logic Emulation Systems.", ["Nan-Chi Chou", "Lung-Tien Liu", "Chung-Kuan Cheng", "Wei-Jin Dai", "Rodney Lindelof"], "https://doi.org/10.1145/196244.196365", 6], ["Experience with Image Compression Chip Design using Unified System Construction Tools.", ["Pravil Gupta", "Chih-Tung Chen", "J. C. DeSouza-Batista", "Alice C. Parker"], "https://doi.org/10.1145/196244.196367", 7], ["The Use of CAD Frameworks in a CIM Environment.", ["Wang Tek Kee", "Dennis Sng", "Jacob Gan", "Low Kin Kiong"], "https://doi.org/10.1145/196244.196369", 5], ["Basic Concept of Cooperative Timing-driven Design Automation Technology for High-speed RISC Processor HARP-1.", ["Hidekazu Terai", "Kazutoshi Gemma", "Yohsuke Nagao", "Yasuo Satoh", "Yasuhiro Ohno"], "https://doi.org/10.1145/196244.196371", 8], ["Probabilistic Analysis of Large Finite State Machines.", ["Gary D. Hachtel", "Enrico Macii", "Abelardo Pardo", "Fabio Somenzi"], "https://doi.org/10.1145/196244.196374", 6], ["New Techniques for Efficient Verification with Implicitly Conjoined BDDs.", ["Alan J. Hu", "Gary York", "David L. Dill"], "https://doi.org/10.1145/196244.196377", 7], ["BDD Variable Ordering for Interacting Finite State Machines.", ["Adnan Aziz", "Serdar Tasiran", "Robert K. Brayton"], "https://doi.org/10.1145/196244.196379", 6], ["Auxiliary Variables for Extending Symbolic Traversal Techniques to Data Paths.", ["Gianpiero Cabodi", "Paolo Camurati", "Stefano Quer"], "https://doi.org/10.1145/196244.196380", 5], ["Microprocessor Testing: Which Technique is Best? (Panel).", ["Jacob A. Abraham", "Sandip Kundu", "Janak H. Patel", "Manuel A. dAbreu", "Bulent I. Dervisoglu", "Marc E. Levitt", "Hector R. Sucar", "Ron G. Walther"], "https://doi.org/10.1145/196244.196383", 0], ["Placement and Routing for a Field Programmable Multi-Chip Module.", ["Sanko Lan", "Avi Ziv", "Abbas El Gamal"], "https://doi.org/10.1145/196244.196386", 6], ["Performance-Driven Simultaneous Place and Route for Row-Based FPGAs.", ["Sudip Nag", "Rob A. Rutenbar"], "https://doi.org/10.1145/196244.196387", 7], ["Layout Driven Logic Synthesis for FPGAs.", ["Shih-Chieh Chang", "Kwang-Ting Cheng", "Nam Sung Woo", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/196244.196388", 6], ["Fitting Formal Methods into the Design Cycle.", ["Kenneth L. McMillan"], "https://doi.org/10.1145/196244.196392", 6], ["Panel: Complex System Verification: The Challenge Ahead.", ["Ronald Collett", "Mike Gianfagna", "Michel Courtoy", "Martin Baynes", "Johan Van Ginderdeuren", "Kenneth L. McMillan", "Stephen Ricca", "Alberto L. Sangiovanni-Vincentelli", "Steve Sapiro", "Naeem Zafar"], "https://doi.org/10.1145/196244.196394", 0], ["A Comprehensive Approach to Logic Synthesis and Physical Design for Two-Dimensional Logic Arrays.", ["Andisheh Sarabi", "Ning Song", "Malgorzata Chrzanowska-Jeske", "Marek A. Perkowski"], "https://doi.org/10.1145/196244.196398", 6], ["A Methodology and Algorithms for Post-Placement Delay Optimization.", ["Lalgudi N. Kannan", "Peter Suaris", "Hong-Gee Fang"], "https://doi.org/10.1145/196244.196399", 6], ["Technology Mapping Using Fuzzy Logic.", ["Sasan Iman", "Massoud Pedram", "Kamal Chaudhary"], "https://doi.org/10.1145/196244.196402", 6], ["Boolean Matching Using Generalized Reed-Muller Forms.", ["Chien-Chung Tsai", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/196244.196404", 6], ["Extraction of a High-level structural Representation from Circuit Descriptions with Applications to DFT/BIST.", ["Ishwar Parulkar", "Melvin A. Breuer", "Charles Njinda"], "https://doi.org/10.1145/196244.196417", 12], ["DFBT: A Design-for-Testability Method Based on Balance Testing.", ["Krishnendu Chakrabarty", "John P. Hayes"], "https://doi.org/10.1145/196244.196419", 7], ["Design-for-Testability for Path Delay Faults in Large Combinatorial Circuits Using Test-Points.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/196244.196421", 7], ["Generation of High Quality Non-Robust Tests for Path Delay Faults.", ["Kwang-Ting Cheng", "Hsi-Chuan Chen"], "https://doi.org/10.1145/196244.196423", 5], ["On Testing Wave Pipelined Circuits.", ["Jui-Ching Shyur", "Hung-Pin Chen", "Tai-Ming Parng"], "https://doi.org/10.1145/196244.196425", 5], ["An Efficient Zero-Skew Routing Algorithm.", ["Masato Edahiro"], "https://doi.org/10.1145/196244.196426", 6], ["Rectilinear Steiner Trees with Minimum Elmore Delay.", ["Kenneth D. Boese", "Andrew B. Kahng", "Bernard A. McCoy", "Gabriel Robins"], "https://doi.org/10.1145/196244.196428", 6], ["RC Interconnect Optimization Under the Elmore Delay Model.", ["Sachin S. Sapatnekar"], "https://doi.org/10.1145/196244.196430", 5], ["Minimal Delay Interconnect Design Using Alphabetic Trees.", ["Ashok Vittal", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/196244.196432", 5], ["Algorithmic Aspects of Three Dimensional MCM Routing.", ["Qiong Yu", "Sandeep Badida", "Naveed A. Sherwani"], "https://doi.org/10.1145/196244.196434", 5], ["Routing for Manufacturability.", ["Hua Xue", "Ed P. Huijbregts", "Jochen A. G. Jess"], "https://doi.org/10.1145/196244.196435", 5], ["Technology Summit - A View from the Top (Panel).", ["Andrew J. Graham", "Richard Goldman", "Wen-Tsuen Chen", "Kerry Hanson", "Nikolay G. Malishev", "Shin-ichi Nakayama"], "https://doi.org/10.1145/196244.196437", 0], ["Optimum Functional Decomposition Using Encoding.", ["Rajeev Murgai", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196440", 7], ["Efficient Representation and Manipulation of Switching Functions Based on Ordered Kronecker Functional Decision Diagrams.", ["Rolf Drechsler", "Andisheh Sarabi", "Michael Theobald", "Bernd Becker", "Marek A. Perkowski"], "https://doi.org/10.1145/196244.196444", 5], ["Calculation of Unate Cube Set Algebra Using Zero-Suppressed BDDs.", ["Shin-ichi Minato"], "https://doi.org/10.1145/196244.196446", 5], ["Performance Optimization Using Exact Sensitization.", ["Alexander Saldanha", "Heather Harkness", "Patrick C. McGeer", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196448", 5], ["Random Generation of Test Instances for Logic Optimizers.", ["Kazuo Iwama", "Kensuke Hino"], "https://doi.org/10.1145/196244.196452", 5], ["Hardware-Software Co-Design and ESDA.", ["Kurt Keutzer"], "https://doi.org/10.1145/196244.196454", 2], ["Manifestations of Heterogeneity in Hardware/Software Co-Design.", ["Asawaree Kalavade", "Edward A. Lee"], "https://doi.org/10.1145/196244.196457", 2], ["Hardware/Software Co-Simulation.", ["James A. Rowson"], "https://doi.org/10.1145/196244.196458", 2], ["A System for Incremental Synthesis to Gate-Level and Reoptimization Following RTL Design Changes.", ["S. C. Prasad", "P. Anirudhan", "Patrick W. Bosshart"], "https://doi.org/10.1145/196244.196461", 6], ["Lessons in Language Design: Cost/Benefit analysis of VHDL Features.", ["Oz Levia", "Serge Maginot", "Jacques Rouillard"], "https://doi.org/10.1145/196244.196464", 7], ["HSIS: A BDD-Based Environment for Formal Verification.", ["Adnan Aziz", "Felice Balarin", "Szu-Tsung Cheng", "Ramin Hojati", "Timothy Kam", "Sriram C. Krishnan", "Rajeev K. Ranjan", "Thomas R. Shiple", "Vigyan Singhal", "Serdar Tasiran", "Huey-Yih Wang", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196467", 6], ["Rapid Prototyping of ASIC Based Systems.", ["P. H. Kelly", "Kevin J. Page", "Paul M. Chau"], "https://doi.org/10.1145/196244.196468", 6], ["Structured Design Methodology for High-Level Design.", ["Polen Kission", "Hong Ding", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/196244.196470", 6], ["Design Methodology Management Using Graph Grammars.", ["Reid A. Baldwin", "Moon-Jung Chung"], "https://doi.org/10.1145/196244.196472", 7], ["Incorporating Speculative Execution in Exact Control-Dependent Scheduling.", ["Ivan P. Radivojevic", "Forrest Brewer"], "https://doi.org/10.1145/196244.196473", 6], ["Loop Pipelining for Scheduling Multi-Dimensional Systems via Rotation.", ["Nelson L. Passos", "Edwin Hsing-Mean Sha", "Steven C. Bass"], "https://doi.org/10.1145/196244.196475", 6], ["Performance Analysis and Optimization of Schedules for Conditional and Loop-Intensive Specifications.", ["Subhrajit Bhattacharya", "Sujit Dey", "Franc Brglez"], "https://doi.org/10.1145/196244.196477", 6], ["Chain Closure: A Problem in Molecular CAD.", ["Maria Domenica Di Benedetto", "Pasquale Lucibello", "Alberto L. Sangiovanni-Vincentelli", "K. Yamaguchi"], "https://doi.org/10.1145/196244.196510", 6], ["DA Algorithms in Non-EDA Applications: How Universal Are Our Techniques? (Panel).", ["Patrick C. McGeer", "Steven Trimberger", "Erik Carlson", "Dave Hightower", "Ulrich Lauther", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196513", 0], ["On Improving Fault Diagnosis for Synchronous Sequential Circuits.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/196244.196517", 6], ["VFSIM: Vectorized Fault Simulator Using a Reduction Technique Excluding Temporarily Unobservable Faults.", ["Takaharu Nagumo", "Masahiko Nagai", "Takao Nishida", "Masayuki Miyoshi", "Shunsuke Miyamoto"], "https://doi.org/10.1145/196244.196519", 6], ["An Efficient Path Delay Fault Coverage Estimator.", ["Keerthi Heragu", "Michael L. Bushnell", "Vishwani D. Agrawal"], "https://doi.org/10.1145/196244.196521", 6], ["Path Hashing to Accelerate Delay Fault Simulation.", ["Manfred Henftling", "Hannes C. Wittmann", "Kurt Antreich"], "https://doi.org/10.1145/196244.196523", 5], ["The AT&T 5ESS Hardware Design Environment: A Large System's Hardware design Process.", ["Kenneth A. Radtke"], "https://doi.org/10.1145/196244.196524", 5], ["MIST - A Design Aid for Programmable Pipelined Processors.", ["Albert E. Casavant"], "https://doi.org/10.1145/196244.196526", 5], ["Automatic Synthesis of Pipeline Structures with Variable Data Initiation Intervals.", ["Hong Shin Jun", "Sun Young Hwang"], "https://doi.org/10.1145/196244.196528", 5], ["Global Scheduling for High-Level Synthesis Applications.", ["Yaw Fann", "Minjoong Rim", "Rajiv Jain"], "https://doi.org/10.1145/196244.196529", 5], ["Protocol Generation for Communication Channels.", ["Sanjiv Narayan", "Daniel Gajski"], "https://doi.org/10.1145/196244.196530", 5], ["Area-Efficient Fault Detection During Self-Recovering Microarchitecture Synthesis.", ["Ramesh Karri", "Alex Orailoglu"], "https://doi.org/10.1145/196244.196532", 5], ["The Attributed-Behavior Abstraction and Synthesis Tools.", ["Lawrence F. Arnstein", "Donald E. Thomas"], "https://doi.org/10.1145/196244.196552", 5], ["Design Reuse: Fact or Fiction? (Panel).", ["Nikil D. Dutt", "David Agnew", "Raul Camposano", "Antun Domic", "Manfred Wiesel", "Hiroto Yasuura"], "https://doi.org/10.1145/196244.196555", 0], ["Delay Analysis of VLSI Interconnections Using the Diffusion Equation Model.", ["Andrew B. Kahng", "Sudhakar Muddu"], "https://doi.org/10.1145/196244.196556", 7], ["MONSTR: A Complete Thermal Simulator of Electronic Systems.", ["Vladimir A. Koval", "Igor W. Farmaga", "Andrzej J. Strojwas", "Stephen W. Director"], "https://doi.org/10.1145/196244.196559", 6], ["A Gate-Delay Model for high-Speed CMOS Circuits.", ["Florentin Dartu", "Noel Menezes", "Jessica Qian", "Lawrence T. Pillage"], "https://doi.org/10.1145/196244.196562", 5], ["Transient Sensitivity Computation of MOSFET Circuits Using Iterated Timing Analysis and Selective-Tracing Waveform Eelaxation.", ["Chung-Jung Chen", "Wu-Shiung Feng"], "https://doi.org/10.1145/196244.196565", 5], ["The Design of High-Performance Microprocessors at Digital.", ["Thomas F. Fox"], "https://doi.org/10.1145/196244.196570", 6], ["Hitachi-PA/50, SH Series Microcontroller.", ["Tadahiko Nishimukai"], "https://doi.org/10.1145/196244.196571", 2], ["Low Power CMOS Design Strategies.", ["Matthias Schobinger", "Tobias G. Noll"], "https://doi.org/10.1145/196244.196574", 2], ["Formally Verifying a Microprocessor Using a Simulation Methodology.", ["Derek L. Beatty", "Randal E. Bryant"], "https://doi.org/10.1145/196244.196575", 7], ["Automatic Verification of Pipelined Microprocessors.", ["Vishal Bhagwati", "Srinivas Devadas"], "https://doi.org/10.1145/196244.196577", 6], ["A Time Abstraction Method for Efficient Verification of Communicating Systems.", ["Eric Verlind", "Tilman Kolks", "Gjalt G. de Jong", "Bill Lin", "Hugo De Man"], "https://doi.org/10.1145/196244.196579", 6], ["On the Computation of the Set of Reachable States of Hybrid Models.", ["A. S. Krishnakumar", "Kwang-Ting Cheng"], "https://doi.org/10.1145/196244.196583", 7], ["Efficient Simulation of Lossy and Dispersive Transmission Lines.", ["Tuyen V. Nguyen"], "https://doi.org/10.1145/196244.196594", 6], ["A New Time-Domain Macromodel for Transient Simulation of Uniform/Nonuniform Multiconductor Transmission-Line Interconnections.", ["Monjurul Haque", "Ali El-Zein", "Salim Chowdhury"], "https://doi.org/10.1145/196244.196596", 6], ["An Efficient Approach to Transmission Line Simulation Using Measured or Tabulated S-parameter Data.", ["Luis Miguel Silveira", "Ibrahim M. Elfadel", "Jacob White", "Moni Chilukuri", "Kenneth S. Kundert"], "https://doi.org/10.1145/196244.196598", 6], ["OTTER: Optimal Termination of Transmission Lines Excluding Radiation.", ["Rohini Gupta", "Lawrence T. Pillage"], "https://doi.org/10.1145/196244.196600", 6], ["Partitioning Very Large Circuits Using Analytical Placement Techniques.", ["Bernhard M. Riess", "Konrad Doll", "Frank M. Johannes"], "https://doi.org/10.1145/196244.196602", 6], ["Multi-Way Partitioning Via Spacefilling curves and Dynamic Programming.", ["Charles J. Alpert", "Andrew B. Kahng"], "https://doi.org/10.1145/196244.196603", 6], ["Data Flow Partitioning for Clock Period and Latency Minimization.", ["Lung-Tien Liu", "Minshine Shih", "Chung-Kuan Cheng"], "https://doi.org/10.1145/196244.196605", 6], ["A Fast and Stable Hybrid Genetic Algorithm for the Ratio-Cut Partitioning Problem on Hypergraphs.", ["Thang Nguyen Bui", "Byung Ro Moon"], "https://doi.org/10.1145/196244.196607", 6], ["Acyclic Multi-Way Partitioning of Boolean Networks.", ["Jason Cong", "Zheng Li", "Rajive L. Bagrodia"], "https://doi.org/10.1145/196244.196609", 6], ["Design Automation Tools for FPGA Design (Panel).", ["Kella Knack", "Gordan Hyland", "Jim Jasmin", "John Frediani", "Tom Reiner", "Steven Trimberger", "Gabriele Saucier"], "https://doi.org/10.1145/196244.196611", 0], ["Permissible Observability Relations in FSM Networks.", ["Huey-Yih Wang", "Robert K. Brayton"], "https://doi.org/10.1145/196244.196613", 7], ["A Fully Implicit Algorithm for Exact State Minimization.", ["Timothy Kam", "Tiziano Villa", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196615", 7], ["Boolean Matching of Sequential Elements.", ["Shankar Krishnamoorthy", "Frederic Mailhot"], "https://doi.org/10.1145/196244.196617", 7], ["Sequential Circuit Test Generation in a Genetic Algorithm Framework.", ["Elizabeth M. Rudnick", "Janak H. Patel", "Gary S. Greenstein", "Thomas M. Niermann"], "https://doi.org/10.1145/196244.196619", 7], ["Dynamic Search-Space Pruning Techniques in Path Sensitization.", ["Joao P. Marques Silva", "Karem A. Sakallah"], "https://doi.org/10.1145/196244.196621", 7], ["Functional Test Generation for FSMs by Fault Extraction.", ["Bapiraju Vinnakota", "Jason Andrews"], "https://doi.org/10.1145/196244.196622", 4], ["ProperHITEC: A Portable, Parallel, Object-Oriented Approach to Sequential Test Generation.", ["Steven Parkes", "Prithviraj Banerjee", "Janak H. Patel"], "https://doi.org/10.1145/196244.196624", 5], ["Modeling of Intermediate Node States in switch-Level Networks.", ["Peter Dahlgren", "Peter Liden"], "https://doi.org/10.1145/196244.196626", 6], ["Statistical Estimation of the Switching Activity in Digital Circuits.", ["Michael G. Xakellis", "Farid N. Najm"], "https://doi.org/10.1145/196244.196628", 6], ["Improving the Accuracy of Circuit Activity Measurement.", ["Bhanu Kapoor"], "https://doi.org/10.1145/196244.196629", 6]]