// Seed: 2008181099
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply1 id_3
);
  always @(id_3 or posedge id_3) begin
    id_0 = id_1;
  end
  always disable id_5;
endmodule
module module_1 (
    output tri0 id_0,
    inout supply1 id_1,
    input wire id_2,
    input tri1 id_3,
    output tri id_4
);
  wire id_6;
  logic [7:0] id_7;
  specify
    (posedge id_8 => (id_9 +: id_7[1])) = (id_3, id_8);
  endspecify module_0(
      id_0, id_1, id_1, id_9
  );
endmodule
