
[
{
  "text": "Write Verilog code for a 2-input AND gate.",
  "code": "module and_gate (input wire a, input wire b, output wire y);  \n assign y = a & b; \n endmodule"
},
{
  "text": "Write Verilog code for a 2-input OR gate.",
  "code": "module or_gate (input wire a, input wire b, output wire y); \n assign y = a | b; \n endmodule"
},
{
  "text": "Write Verilog code for a NOT gate.",
  "code": "module not_gate (input wire a, output wire y); \n assign y = ~a; \n endmodule"
}
]