// Seed: 121147258
module module_0 (
    input wor id_0,
    input uwire id_1,
    input uwire id_2,
    input wire id_3,
    input uwire id_4,
    output tri id_5,
    input supply1 id_6,
    output tri id_7,
    input wor id_8,
    output supply0 id_9,
    output tri0 id_10,
    output supply0 id_11
);
  wor id_13;
  assign id_5 = 1;
  final $display;
  wire id_14;
  assign module_1.id_5 = 0;
endmodule
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input tri id_2,
    input logic id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri1 id_6,
    input wand id_7,
    input tri1 id_8,
    output tri0 id_9,
    input wor id_10,
    output wor id_11,
    input supply1 module_1,
    output tri0 id_13,
    output uwire id_14,
    input wire id_15,
    input tri1 id_16,
    input wire id_17,
    input supply1 id_18,
    input tri1 id_19,
    output logic id_20,
    input uwire id_21,
    output supply1 id_22
);
  always @(posedge 1) begin : LABEL_0
    id_20 <= #1 id_3;
  end
  xor primCall (id_20, id_19, id_15, id_6, id_3, id_0, id_18);
  module_0 modCall_1 (
      id_15,
      id_10,
      id_1,
      id_2,
      id_15,
      id_11,
      id_4,
      id_11,
      id_18,
      id_14,
      id_9,
      id_14
  );
endmodule
