<profile>

<section name = "Vivado HLS Report for 'example'" level="0">
<item name = "Date">Mon Jul  3 09:15:05 2017
</item>
<item name = "Version">2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)</item>
<item name = "Project">vectoradd</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintexu</item>
<item name = "Target device">xcku115-flvf1924-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">4.00</item>
<item name = "Clock uncertainty (ns)">0.50</item>
<item name = "Estimated clock period (ns)">3.50</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 271874, 3, 271875, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, 271872, 26 ~ 1062, -, -, 0 ~ 256, no</column>
<column name=" + memcpy.buff_a.addr.a.V">0, 257, 3, 1, 1, 0 ~ 256, yes</column>
<column name=" + memcpy.buff_b.addr.a.V">0, 257, 3, 1, 1, 0 ~ 256, yes</column>
<column name=" + for_loop_N">0, 265, 11, 1, 1, 0 ~ 256, yes</column>
<column name=" + memcpy.a.V.buff.V.addr">0, 257, 3, 1, 1, 0 ~ 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 191</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">16, 16, 3249, 2964</column>
<column name="Memory">24, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 439</column>
<column name="Register">-, -, 1806, 10</column>
<specialColumn name="Available SLR">2160, 2760, 663360, 331680</specialColumn>
<specialColumn name="Utilization SLR (%)">1, ~0, ~0, 1</specialColumn>
<specialColumn name="Available">4320, 5520, 1326720, 663360</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="example_a_V_m_axi_U">example_a_V_m_axi, 16, 0, 881, 1052</column>
<column name="example_fadd_32nsbkb_U1">example_fadd_32nsbkb, 0, 2, 296, 239</column>
<column name="example_fadd_32nsbkb_U2">example_fadd_32nsbkb, 0, 2, 296, 239</column>
<column name="example_fadd_32nsbkb_U3">example_fadd_32nsbkb, 0, 2, 296, 239</column>
<column name="example_fadd_32nsbkb_U4">example_fadd_32nsbkb, 0, 2, 296, 239</column>
<column name="example_fadd_32nsbkb_U5">example_fadd_32nsbkb, 0, 2, 296, 239</column>
<column name="example_fadd_32nsbkb_U6">example_fadd_32nsbkb, 0, 2, 296, 239</column>
<column name="example_fadd_32nsbkb_U7">example_fadd_32nsbkb, 0, 2, 296, 239</column>
<column name="example_fadd_32nsbkb_U8">example_fadd_32nsbkb, 0, 2, 296, 239</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buff_a_U">example_buff_a, 8, 0, 0, 256, 256, 1, 65536</column>
<column name="buff_b_U">example_buff_a, 8, 0, 0, 256, 256, 1, 65536</column>
<column name="buff_V_U">example_buff_a, 8, 0, 0, 256, 256, 1, 65536</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="curr_addr_a_1_fu_786_p2">+, 0, 0, 32, 32, 9</column>
<column name="curr_addr_b_1_fu_792_p2">+, 0, 0, 32, 32, 9</column>
<column name="curr_addr_c_1_fu_798_p2">+, 0, 0, 32, 32, 9</column>
<column name="i_1_fu_490_p2">+, 0, 0, 9, 9, 1</column>
<column name="indvar_next1_fu_474_p2">+, 0, 0, 9, 9, 1</column>
<column name="indvar_next2_fu_775_p2">+, 0, 0, 9, 9, 1</column>
<column name="indvar_next_fu_447_p2">+, 0, 0, 9, 9, 1</column>
<column name="r_V_1_fu_398_p2">+, 0, 0, 9, 2, 9</column>
<column name="s_1_fu_409_p2">+, 0, 0, 9, 9, 1</column>
<column name="segment_V_fu_392_p2">+, 0, 0, 9, 9, 9</column>
<column name="exitcond1_fu_404_p2">icmp, 0, 0, 3, 9, 9</column>
<column name="exitcond2_fu_485_p2">icmp, 0, 0, 3, 9, 9</column>
<column name="exitcond3_fu_442_p2">icmp, 0, 0, 3, 9, 9</column>
<column name="exitcond4_fu_770_p2">icmp, 0, 0, 3, 9, 9</column>
<column name="exitcond_fu_469_p2">icmp, 0, 0, 3, 9, 9</column>
<column name="i_op_assign_fu_377_p2">icmp, 0, 0, 3, 8, 1</column>
<column name="tmp_9_fu_415_p2">icmp, 0, 0, 3, 9, 9</column>
<column name="ap_condition_320">or, 0, 0, 1, 1, 1</column>
<column name="segment_len_V_fu_420_p3">select, 0, 0, 10, 1, 9</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_V_ARADDR">64, 3, 64, 192</column>
<column name="a_V_ARLEN">32, 3, 32, 96</column>
<column name="a_V_blk_n_AR">1, 2, 1, 2</column>
<column name="a_V_blk_n_AW">1, 2, 1, 2</column>
<column name="a_V_blk_n_B">1, 2, 1, 2</column>
<column name="a_V_blk_n_R">1, 2, 1, 2</column>
<column name="a_V_blk_n_W">1, 2, 1, 2</column>
<column name="a_addr_ap_vld_in_sig">1, 2, 1, 2</column>
<column name="a_addr_ap_vld_preg">1, 2, 1, 2</column>
<column name="a_addr_blk_n">1, 2, 1, 2</column>
<column name="a_addr_in_sig">32, 2, 32, 64</column>
<column name="ap_NS_fsm">24, 29, 1, 29</column>
<column name="ap_enable_reg_pp0_iter2">1, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">1, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter10">1, 2, 1, 2</column>
<column name="ap_enable_reg_pp3_iter2">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_a_V_ARREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_a_V_AWREADY">1, 2, 1, 2</column>
<column name="ap_sig_ioackin_a_V_WREADY">1, 2, 1, 2</column>
<column name="b_addr_ap_vld_in_sig">1, 2, 1, 2</column>
<column name="b_addr_ap_vld_preg">1, 2, 1, 2</column>
<column name="b_addr_blk_n">1, 2, 1, 2</column>
<column name="b_addr_in_sig">32, 2, 32, 64</column>
<column name="buff_V_address0">8, 3, 8, 24</column>
<column name="buff_a_address0">8, 3, 8, 24</column>
<column name="buff_b_address0">8, 3, 8, 24</column>
<column name="c_addr_ap_vld_in_sig">1, 2, 1, 2</column>
<column name="c_addr_ap_vld_preg">1, 2, 1, 2</column>
<column name="c_addr_blk_n">1, 2, 1, 2</column>
<column name="c_addr_in_sig">32, 2, 32, 64</column>
<column name="curr_addr_a_reg_249">32, 2, 32, 64</column>
<column name="curr_addr_b_reg_259">32, 2, 32, 64</column>
<column name="curr_addr_c_reg_269">32, 2, 32, 64</column>
<column name="i_reg_303">9, 2, 9, 18</column>
<column name="indvar1_phi_fu_295_p4">9, 2, 9, 18</column>
<column name="indvar1_reg_291">9, 2, 9, 18</column>
<column name="indvar2_reg_314">9, 2, 9, 18</column>
<column name="indvar_phi_fu_283_p4">9, 2, 9, 18</column>
<column name="indvar_reg_279">9, 2, 9, 18</column>
<column name="n_V_ap_vld_in_sig">1, 2, 1, 2</column>
<column name="n_V_ap_vld_preg">1, 2, 1, 2</column>
<column name="n_V_blk_n">1, 2, 1, 2</column>
<column name="n_V_in_sig">16, 2, 16, 32</column>
<column name="s_reg_238">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_addr_ap_vld_preg">1, 0, 1, 0</column>
<column name="a_addr_preg">32, 0, 32, 0</column>
<column name="ap_CS_fsm">28, 0, 28, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter9">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="ap_pipeline_reg_pp0_iter1_exitcond3_reg_877">1, 0, 1, 0</column>
<column name="ap_pipeline_reg_pp0_iter1_indvar_reg_279">9, 0, 9, 0</column>
<column name="ap_pipeline_reg_pp1_iter1_exitcond_reg_892">1, 0, 1, 0</column>
<column name="ap_pipeline_reg_pp1_iter1_indvar1_reg_291">9, 0, 9, 0</column>
<column name="ap_pipeline_reg_pp3_iter1_exitcond4_reg_1130">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_a_V_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_a_V_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_a_V_WREADY">1, 0, 1, 0</column>
<column name="b_addr_ap_vld_preg">1, 0, 1, 0</column>
<column name="b_addr_preg">32, 0, 32, 0</column>
<column name="buff_V_load_reg_1144">256, 0, 256, 0</column>
<column name="c_addr_ap_vld_preg">1, 0, 1, 0</column>
<column name="c_addr_preg">32, 0, 32, 0</column>
<column name="curr_addr_a_1_reg_1149">32, 0, 32, 0</column>
<column name="curr_addr_a_reg_249">32, 0, 32, 0</column>
<column name="curr_addr_b_1_reg_1154">32, 0, 32, 0</column>
<column name="curr_addr_b_reg_259">32, 0, 32, 0</column>
<column name="curr_addr_c_1_reg_1159">32, 0, 32, 0</column>
<column name="curr_addr_c_reg_269">32, 0, 32, 0</column>
<column name="exitcond2_reg_901">1, 0, 1, 0</column>
<column name="exitcond3_reg_877">1, 0, 1, 0</column>
<column name="exitcond4_reg_1130">1, 0, 1, 0</column>
<column name="exitcond_reg_892">1, 0, 1, 0</column>
<column name="i_op_assign_reg_829">1, 0, 1, 0</column>
<column name="i_reg_303">9, 0, 9, 0</column>
<column name="indvar1_reg_291">9, 0, 9, 0</column>
<column name="indvar2_reg_314">9, 0, 9, 0</column>
<column name="indvar_next1_reg_896">9, 0, 9, 0</column>
<column name="indvar_next_reg_881">9, 0, 9, 0</column>
<column name="indvar_reg_279">9, 0, 9, 0</column>
<column name="n_V_ap_vld_preg">1, 0, 1, 0</column>
<column name="n_V_preg">16, 0, 16, 0</column>
<column name="p_Result_1_1_reg_940">32, 0, 32, 0</column>
<column name="p_Result_1_2_reg_950">32, 0, 32, 0</column>
<column name="p_Result_1_3_reg_960">32, 0, 32, 0</column>
<column name="p_Result_1_4_reg_970">32, 0, 32, 0</column>
<column name="p_Result_1_5_reg_980">32, 0, 32, 0</column>
<column name="p_Result_1_6_reg_990">32, 0, 32, 0</column>
<column name="p_Result_1_7_reg_1000">32, 0, 32, 0</column>
<column name="p_Result_2_reg_945">32, 0, 32, 0</column>
<column name="p_Result_3_reg_955">32, 0, 32, 0</column>
<column name="p_Result_4_reg_965">32, 0, 32, 0</column>
<column name="p_Result_5_reg_975">32, 0, 32, 0</column>
<column name="p_Result_6_reg_985">32, 0, 32, 0</column>
<column name="p_Result_7_reg_995">32, 0, 32, 0</column>
<column name="p_Result_s_reg_935">32, 0, 32, 0</column>
<column name="r_V_1_reg_844">9, 0, 9, 0</column>
<column name="r_V_cast_reg_834">8, 0, 9, 1</column>
<column name="r_V_reg_824">8, 0, 8, 0</column>
<column name="reg_357">256, 0, 256, 0</column>
<column name="s_1_reg_852">9, 0, 9, 0</column>
<column name="s_reg_238">9, 0, 9, 0</column>
<column name="segment_V_reg_839">9, 0, 9, 0</column>
<column name="segment_len_V_reg_857">9, 0, 9, 0</column>
<column name="tmp_11_reg_1085">32, 0, 32, 0</column>
<column name="tmp_14_1_reg_1090">32, 0, 32, 0</column>
<column name="tmp_14_2_reg_1095">32, 0, 32, 0</column>
<column name="tmp_14_3_reg_1100">32, 0, 32, 0</column>
<column name="tmp_14_4_reg_1105">32, 0, 32, 0</column>
<column name="tmp_14_5_reg_1110">32, 0, 32, 0</column>
<column name="tmp_14_6_reg_1115">32, 0, 32, 0</column>
<column name="tmp_14_7_reg_1120">32, 0, 32, 0</column>
<column name="tmp_14_reg_930">32, 0, 32, 0</column>
<column name="tmp_3_add_i32_shr_reg_872">9, 0, 32, 23</column>
<column name="tmp_3_reg_925">32, 0, 32, 0</column>
<column name="tmp_6_reg_910">9, 0, 64, 55</column>
<column name="tmp_reg_819">8, 0, 8, 0</column>
<column name="exitcond2_reg_901">0, 1, 1, 0</column>
<column name="tmp_6_reg_910">0, 9, 64, 55</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, example, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, example, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, example, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, example, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, example, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, example, return value</column>
<column name="m_axi_a_V_AWVALID">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWREADY">in, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWADDR">out, 64, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWID">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWLEN">out, 8, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWSIZE">out, 3, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWBURST">out, 2, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWLOCK">out, 2, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWCACHE">out, 4, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWPROT">out, 3, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWQOS">out, 4, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWREGION">out, 4, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_AWUSER">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_WVALID">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_WREADY">in, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_WDATA">out, 256, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_WSTRB">out, 32, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_WLAST">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_WID">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_WUSER">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARVALID">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARREADY">in, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARADDR">out, 64, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARID">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARLEN">out, 8, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARSIZE">out, 3, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARBURST">out, 2, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARLOCK">out, 2, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARCACHE">out, 4, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARPROT">out, 3, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARQOS">out, 4, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARREGION">out, 4, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_ARUSER">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_RVALID">in, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_RREADY">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_RDATA">in, 256, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_RLAST">in, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_RID">in, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_RUSER">in, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_RRESP">in, 2, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_BVALID">in, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_BREADY">out, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_BRESP">in, 2, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_BID">in, 1, m_axi, a_V, pointer</column>
<column name="m_axi_a_V_BUSER">in, 1, m_axi, a_V, pointer</column>
<column name="n_V">in, 16, ap_vld, n_V, scalar</column>
<column name="n_V_ap_vld">in, 1, ap_vld, n_V, scalar</column>
<column name="a_addr">in, 32, ap_vld, a_addr, scalar</column>
<column name="a_addr_ap_vld">in, 1, ap_vld, a_addr, scalar</column>
<column name="b_addr">in, 32, ap_vld, b_addr, scalar</column>
<column name="b_addr_ap_vld">in, 1, ap_vld, b_addr, scalar</column>
<column name="c_addr">in, 32, ap_vld, c_addr, scalar</column>
<column name="c_addr_ap_vld">in, 1, ap_vld, c_addr, scalar</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.50</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_s', src/example.cpp:124">sext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'a_V_addr', src/example.cpp:124">getelementptr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'a_V_addr_rd_req', src/example.cpp:124">readreq, 3.50, 3.50, -, -, -, m_axi, request, &apos;a_V&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
