INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.sim/sim_1/impl/timing/xsim/unit_sim_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDCP_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-311] analyzing module MUX_RF_a3
INFO: [VRFC 10-311] analyzing module MUX_RF_wd
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-311] analyzing module cpuclk__cpuclk_clk_wiz
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-311] analyzing module idecode32
INFO: [VRFC 10-311] analyzing module ifetc32
INFO: [VRFC 10-311] analyzing module minisys
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-311] analyzing module prgrom_bindec
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module prgrom_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-311] analyzing module ram_bindec
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/unit_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unit_sim
ERROR: [VRFC 10-3805] use of undefined macro 'ADD' [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/unit_sim.v:46]
ERROR: [VRFC 10-1412] syntax error near ; [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/unit_sim.v:46]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/unit_sim.v:46]
ERROR: [VRFC 10-1412] syntax error near ; [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/unit_sim.v:49]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/unit_sim.v:49]
ERROR: [VRFC 10-3805] use of undefined macro 'SLL' [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/unit_sim.v:51]
ERROR: [VRFC 10-1412] syntax error near ; [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/unit_sim.v:51]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/unit_sim.v:51]
ERROR: [VRFC 10-1412] syntax error near ; [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/unit_sim.v:53]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/unit_sim.v:53]
ERROR: [VRFC 10-1412] syntax error near ; [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/unit_sim.v:55]
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/unit_sim.v:55]
ERROR: [VRFC 10-2865] module 'unit_sim' ignored due to previous errors [D:/Vivado/Lab5_Mcpu/Lab5_Scpu.srcs/sim_1/new/unit_sim.v:23]
