#ifndef	_ARCH_ESR_H_
#define	_ARCH_ESR_H_

#define	ESR_EC_UNKNOWN		0b000000
#define	ESR_EC_IABORT_EL0	0b100000
#define	ESR_EC_IABORT_EL1	0b100001
#define	ESR_EC_PC_ALIGN		0b100010
#define	ESR_EC_DABORT_EL0	0b100100
#define	ESR_EC_DABORT_EL1	0b100101
#define	ESR_EC_SP_ALIGN		0b100110
#define	ESR_EC_FP32		0b101000
#define	ESR_EC_FP64		0b101100
#define	ESR_EC_SERROR		0b101111
#define	ESR_EC_BRK_DBG_EL0	0b110000
#define	ESR_EC_BRK_DBG_EL1	0b110001
#define	ESR_EC_SS_DBG_EL0	0b110010
#define	ESR_EC_SS_DBG_EL1	0b110011
#define	ESR_EC_WATCHP_EL0	0b110100
#define	ESR_EC_WATCHP_EL1	0b110101
#define	ESR_EC_BRK32		0b111000
#define	ESR_EC_VEC_DBG32	0b111000
#define	ESR_EC_BRK64		0b111100

#endif
