<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>GCC bug, GCC 10.3.0, 2021/05/10</title>
  <meta name="description" content="The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstream FPGA design courses such as how to debug an FPGA design.
">

  <link rel="shortcut icon" type="image/x-icon" href="/img/GT.ico">
  <link rel="stylesheet" href="/css/main.css">
  <link rel="canonical" href="https://zipcpu.com/doc/gccbug-20210510.html">
  <link rel="alternate" type="application/rss+xml" title="The ZipCPU by Gisselquist Technology" href="https://zipcpu.com/feed.xml">
</head>


  <body>

    <script>
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','https://www.google-analytics.com/analytics.js','ga');

  ga('create', 'UA-102570964-1', 'auto');
  ga('send', 'pageview');

</script>

    <header class="site-header">
  <div id="banner">
  <a href="/"><picture>
    <img height=120 id="site-logo" src="/img/fullgqtech.png" alt="Gisselquist Technology, LLC">
  </picture></A>
  </div>

  <div class="site-nav">
<ul>

<li><a HREF="/">Main/Blog</a>


<li><a HREF="/about/">About Us</a>


<li><a HREF="/fpga-hell.html">FPGA Hell</a>


<li><a HREF="/tutorial/">Tutorial</a>
<li><a HREF="/tutorial/formal.html">Formal training</a>


<li><a HREF="/quiz/quizzes.html">Quizzes</a>


<li><a HREF="/projects.html">Projects</a>


<li><a HREF="/topics.html">Site Index</a>

<HR>

<li><a href="https://twitter.com/zipcpu"><span class="icon--twitter"><svg viewBox="0 0 400 400"><path fill="#1da1f2" d="M153.62,301.59c94.34,0,145.94-78.16,145.94-145.94,0-2.22,0-4.43-.15-6.63A104.36,104.36,0,0,0,325,122.47a102.38,102.38,0,0,1-29.46,8.07,51.47,51.47,0,0,0,22.55-28.37,102.79,102.79,0,0,1-32.57,12.45,51.34,51.34,0,0,0-87.41,46.78A145.62,145.62,0,0,1,92.4,107.81a51.33,51.33,0,0,0,15.88,68.47A50.91,50.91,0,0,1,85,169.86c0,.21,0,.43,0,.65a51.31,51.31,0,0,0,41.15,50.28,51.21,51.21,0,0,1-23.16.88,51.35,51.35,0,0,0,47.92,35.62,102.92,102.92,0,0,1-63.7,22A104.41,104.41,0,0,1,75,278.55a145.21,145.21,0,0,0,78.62,23"/></svg>
</span><span class="username">@zipcpu</span></a>

<li><a href="https://www.reddit.com/r/ZipCPU"><span class="username">Reddit</a>
<li><a HREF="https://www.patreon.com/ZipCPU"><IMG SRC="/img/patreon_logomark_color_on_white.png" WIDTH="25"> Support</a>
</ul>
</div>


</header>


    <div class="page-content">
      <div class="wrapper">
        <article class="post">

  <header class="post-header">
    <h1 class="post-title">GCC bug, GCC 10.3.0, 2021/05/10</h1>
  </header>

  <div class="post-content">
    <p>Bottom line: I am looking at what I consider may be a bug in GCC.  I have
narrowed down my search to the following lines withing <code class="language-plaintext highlighter-rouge">simplify_subreg_regno</code>
of <code class="language-plaintext highlighter-rouge">rtlanal.c</code>:</p>

<figure class="highlight"><pre><code class="language-c--" data-lang="c++">  <span class="cm">/* We shouldn't simplify stack-related registers.  */</span>
  <span class="k">if</span> <span class="p">((</span><span class="o">!</span><span class="n">reload_completed</span> <span class="o">||</span> <span class="n">frame_pointer_needed</span><span class="p">)</span>
      <span class="o">&amp;&amp;</span> <span class="n">xregno</span> <span class="o">==</span> <span class="n">FRAME_POINTER_REGNUM</span><span class="p">)</span>
    <span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span></code></pre></figure>

<p>When entering this function, <code class="language-plaintext highlighter-rouge">regno</code> equals the <code class="language-plaintext highlighter-rouge">FRAME_POINTER_REGNUM</code>,
reloads have not been completed so that <code class="language-plaintext highlighter-rouge">!reload_completed</code> is true, and
<code class="language-plaintext highlighter-rouge">frame_pointer_needed</code> is false.</p>

<p>This condition sends GCC into an infinite loop.</p>

<p>If I change this condition to <code class="language-plaintext highlighter-rouge">if (0 &amp;&amp; (!reload_completed || frame_pointer_needed))</code>, then the bug disappears.</p>

<h2 id="background">Background</h2>

<p>I’m building a GCC port for the ZipCPU from GCC 10.3.0.
The ZipCPU has 16 registers GCC can work with:</p>

<ul>
  <li>
    <p>A program counter, R15=PC</p>
  </li>
  <li>
    <p>The condition codes register, R14=CC</p>
  </li>
  <li>
    <p>And 14 general purpose registers.  Of these …</p>

    <ul>
      <li>The stack pointer is R13=SP</li>
      <li>The frame pointer, when needed, is R12=FP</li>
      <li>The frame pointer is rarely needed.  It’s only useful when the frame size is larger than 2^17-1.</li>
      <li>Function return values are left (when possible) in <code class="language-plaintext highlighter-rouge">R1</code></li>
      <li>Function return addresses are in <code class="language-plaintext highlighter-rouge">R0</code></li>
    </ul>
  </li>
  <li>
    <p>The ZipCPU has no hardware floating point support.  All floating point support
must be done in software.  In general, GCC handles this well via the creation
of subregisters of these general registers.</p>
  </li>
</ul>

<p>You can read more about the <a href="/zipcpu/2018/01/01/zipcpu-isa.html">ZipCPU’s ISA
here</a>, and find the
<a href="https://github.com/ZipCPU/zipcpu/blob/master/sw/gcc-zippatch.patch#L8462">previous machine description for the ZipCPU
here</a>.</p>

<h2 id="what-happens">What happens</h2>

<p>The first stage compiler itself builds fine.  When I try to build LIBGCC,
however, the first stage compiler fails with an internal error when trying to
build <code class="language-plaintext highlighter-rouge">_mulsc3</code>.  I have tried to simplify this design to something simpler
that would fail, and have been unable to do so.</p>

<p>In general, the compiler dies when trying to handle reloads for a move
instruction.  The ZipCPU provides for the following move instruction template:</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">(define_expand "mov&lt;mode&gt;"
	[(set (match_operand:ZI 0 "nonimmediate_operand" "")
		(match_operand:ZI 1 "general_operand" ""))]
	""
	{//; Everything except mem=const or mem=mem can be done easily
	//; extern void zip_debug_rtx_pfx(const char *, const_rtx);
	//; fprintf(stderr, "ZIP-GEN-MOVE\n");
	//; zip_debug_rtx_pfx("FROM: ", operands[1]);
	//; zip_debug_rtx_pfx("TO  : ", operands[0]);

	//; Need to load into a register between memory slots
	if ((MEM_P(operands[0]))&amp;&amp;(MEM_P(operands[1]))) {
		//; fprintf(stderr, "GEN-MOVSI: MEM -&gt; MEM\n");
		if (can_create_pseudo_p()) {
			rtx tmp = gen_reg_rtx(GET_MODE(operands[1]));
			if (GET_MODE(operands[1])==QImode)
				emit_insn(gen_movqi(tmp,operands[1]));
			else if (GET_MODE(operands[1])==HImode)
				emit_insn(gen_movhi(tmp,operands[1]));
			else
				emit_insn(gen_movsi(tmp,operands[1]));
			operands[1] = tmp;
		}
	}}
	[(set_attr "ccresult" "unchanged")])
;
(define_insn "mov&lt;mode&gt;_raw"
	[(set (match_operand:ZI 0 "nonimmediate_operand" "=r,Q,r,r")
		(match_operand:ZI 1 "general_operand" "r,r,Q,i"))]
	""
	"@
	MOV\t%1,%0
	S&lt;sz&gt;\t%1,%0
	L&lt;sz&gt;\t%1,%0
	LDI\t%1,%0"
	[(set_attr "ccresult" "unchanged")])</code></pre></figure>

<p>The constraint <code class="language-plaintext highlighter-rouge">r</code> in this template is defined as one might expect to be a
general register, anything from <code class="language-plaintext highlighter-rouge">R0</code>-<code class="language-plaintext highlighter-rouge">R13</code>.  <code class="language-plaintext highlighter-rouge">Q</code> is a memory constraint
(base address register plus limited range immediate) that doesn’t appear to be
a part of the problem.</p>

<p>The instruction at issue is a move instruction, but (other than the
pseudo-register) it’s a legitimate move instruction.</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">(insn 24 23 28 2 (set (subreg:SI (reg:SF 85) 0)
        (reg:SI 1 R1)) "../../../gcc-10.3.0-zip/libgcc/libgcc2.c":1973:6 3 {movsi_raw}
     (expr_list:REG_DEAD (reg:SI 1 R1)
        (nil)))</code></pre></figure>

<p>It follows from a CALL, which left it’s result in <code class="language-plaintext highlighter-rouge">R1</code>.</p>

<p>What happens is that the reload pass first comes through and assigns register
<code class="language-plaintext highlighter-rouge">R85</code> (a pseudo register) to <code class="language-plaintext highlighter-rouge">R12</code> (the frame pointer).  This is not a problem,
since the frame pointer is a valid register and since the frame pointer isn’t
needed.</p>

<p>However, because of the nature of <code class="language-plaintext highlighter-rouge">simplify_subreg_regno</code>, <code class="language-plaintext highlighter-rouge">R12</code> doesn’t
pass the necessary constraints for the reload.  GCC doesn’t assign another
hard register, however, because a hard register has already been assigned:
<code class="language-plaintext highlighter-rouge">R12</code>.  Instead, GCC enters into a loop of assigning one pseudo register
after another–none of which accomplish the task.</p>

<p>The loop is detected, internal to GCC, and GCC then bombs with an assertion.</p>

<h2 id="the-problem">The Problem</h2>

<p>The problem seems to stem from an internal inconsistency within GCC.</p>

<ol>
  <li>
    <p>The frame pointer is a general register.</p>
  </li>
  <li>
    <p>A subregister may be created from any general register.</p>
  </li>
  <li>
    <p>However, if the frame pointer is used as a subregister then it is later
rejected by GCC in the <code class="language-plaintext highlighter-rouge">simplify_subreg_regno</code> pass.</p>
  </li>
  <li>
    <p>This leads GCC into an infinite loop, and hence the assertion error.</p>
  </li>
</ol>

<h2 id="the-fix-that-isnt">The “fix” that isn’t</h2>

<p>For the time being, I can prevent GCC from entering this broken mode by
not allowing the frame pointer to be used for an <code class="language-plaintext highlighter-rouge">SFmode</code> register.</p>

<figure class="highlight"><pre><code class="language-c--" data-lang="c++"><span class="k">static</span>	<span class="kt">bool</span>
<span class="nf">zip_hard_regno_mode_ok</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">regno</span><span class="p">,</span> <span class="n">machine_mode</span> <span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">==</span> <span class="n">SFmode</span><span class="p">)</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">regno</span> <span class="o">&lt;</span> <span class="n">zip_FP</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">regno</span> <span class="o">&lt;</span> <span class="n">zip_CC</span><span class="p">);</span>
<span class="p">}</span></code></pre></figure>

<p>This doesn’t seem to be an appropriate fix, hence this report.</p>

  </div>

</article>

      </div>
    </div>

    <footer class="site-footer">

  <div class="wrapper">

    <h2 class="footer-heading">The ZipCPU by Gisselquist Technology</h2>
    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <!-- <li></li> -->
          <li><a href="mailto:zipcpu@gmail.com">zipcpu@gmail.com</a></li>
        </ul>
      </div>

      <div class="footer-col footer-col-2">
        <ul class="soc-medlist">
          
          <li>
            <a href="https://github.com/ZipCPU"><span class="icon icon--github"><svg viewBox="0 0 16 16"><path fill="#828282" d="M7.999,0.431c-4.285,0-7.76,3.474-7.76,7.761 c0,3.428,2.223,6.337,5.307,7.363c0.388,0.071,0.53-0.168,0.53-0.374c0-0.184-0.007-0.672-0.01-1.32 c-2.159,0.469-2.614-1.04-2.614-1.04c-0.353-0.896-0.862-1.135-0.862-1.135c-0.705-0.481,0.053-0.472,0.053-0.472 c0.779,0.055,1.189,0.8,1.189,0.8c0.692,1.186,1.816,0.843,2.258,0.645c0.071-0.502,0.271-0.843,0.493-1.037 C4.86,11.425,3.049,10.76,3.049,7.786c0-0.847,0.302-1.54,0.799-2.082C3.768,5.507,3.501,4.718,3.924,3.65 c0,0,0.652-0.209,2.134,0.796C6.677,4.273,7.34,4.187,8,4.184c0.659,0.003,1.323,0.089,1.943,0.261 c1.482-1.004,2.132-0.796,2.132-0.796c0.423,1.068,0.157,1.857,0.077,2.054c0.497,0.542,0.798,1.235,0.798,2.082 c0,2.981-1.814,3.637-3.543,3.829c0.279,0.24,0.527,0.713,0.527,1.437c0,1.037-0.01,1.874-0.01,2.129 c0,0.208,0.14,0.449,0.534,0.373c3.081-1.028,5.302-3.935,5.302-7.362C15.76,3.906,12.285,0.431,7.999,0.431z"/></svg>
</span><span class="username">ZipCPU</span></a>

          </li>
          

          
          <li>
            <a href="https://twitter.com/zipcpu"><span class="icon icon--twitter"><svg viewBox="0 0 16 16"><path fill="#828282" d="M15.969,3.058c-0.586,0.26-1.217,0.436-1.878,0.515c0.675-0.405,1.194-1.045,1.438-1.809c-0.632,0.375-1.332,0.647-2.076,0.793c-0.596-0.636-1.446-1.033-2.387-1.033c-1.806,0-3.27,1.464-3.27,3.27 c0,0.256,0.029,0.506,0.085,0.745C5.163,5.404,2.753,4.102,1.14,2.124C0.859,2.607,0.698,3.168,0.698,3.767 c0,1.134,0.577,2.135,1.455,2.722C1.616,6.472,1.112,6.325,0.671,6.08c0,0.014,0,0.027,0,0.041c0,1.584,1.127,2.906,2.623,3.206 C3.02,9.402,2.731,9.442,2.433,9.442c-0.211,0-0.416-0.021-0.615-0.059c0.416,1.299,1.624,2.245,3.055,2.271 c-1.119,0.877-2.529,1.4-4.061,1.4c-0.264,0-0.524-0.015-0.78-0.046c1.447,0.928,3.166,1.469,5.013,1.469 c6.015,0,9.304-4.983,9.304-9.304c0-0.142-0.003-0.283-0.009-0.423C14.976,4.29,15.531,3.714,15.969,3.058z"/></svg>
</span><span class="username">@zipcpu</span></a>

          </li>
          
          
          <li><A href="https://www.patreon.com/ZipCPU"><img src="/img/become_a_patron_button.png"></a></li>
          

        </ul>
      </div>

      <div class="footer-col footer-col-3">
        <p>The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstream FPGA design courses such as how to debug an FPGA design.
</p>
      </div>
    </div>

  </div>

</footer>


  </body>

</html>
