5 18 101 5 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (expand1.vcd) 2 -o (expand1.cdd) 2 -v (expand1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 expand1.v 1 21 1
2 1 1 6 e000e 2 1004 0 0 1 1 b
2 2 0 6 c000c 1 1008 0 0 32 48 5 0
2 3 25 6 b0010 3 1104 1 2 5 18 0 1f 1f 0 0 0
2 4 1 6 70007 0 1410 0 0 5 1 a
2 5 35 6 70010 3 6 3 4
1 a 1 3 6000b 1 0 4 0 5 17 1f 1f 0 0 0 0
1 b 2 4 7000b 1 0 0 0 1 17 0 1 0 0 0 0
4 5 6 7 f 5 5 5
3 1 main.$u0 "main.$u0" 0 expand1.v 0 19 1
