Information: Updating design information... (UID-85)
Warning: Design 'PIM_ALU_SYN_top' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1000
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Fri Jul 10 01:55:37 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss_1p08v_125c   Library: scmetro_cmos10lp_rvt_ss_1p08v_125c_sadhm
Wire Load Model Mode: top

  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11136/Y (CLKNAND2X8MTR)                               0.026      0.348 r
  U16086/Y (NAND3X4MTR)                                  0.049      0.397 f
  U16051/Y (AOI21X4MTR)                                  0.084      0.481 r
  U20260/Y (OAI211X8MTR)                                 0.084      0.565 f
  U11290/Y (NOR2X8MTR)                                   0.059      0.624 r
  U12135/Y (CLKNAND2X8MTR)                               0.053      0.677 f
  U20261/Y (CLKNAND2X16MTR)                              0.066      0.743 r
  U11126/Y (CLKNAND2X16MTR)                              0.052      0.794 f
  U9932/Y (INVX4MTR)                                     0.047      0.841 r
  U23847/Y (NOR2X8MTR)                                   0.034      0.875 f
  U12079/Y (NOR2X8MTR)                                   0.049      0.924 r
  U11479/Y (CLKNAND2X4MTR)                               0.042      0.966 f
  U22213/Y (CLKNAND2X4MTR)                               0.039      1.006 r
  U11630/Y (XOR2X8MTR)                                   0.075      1.081 r
  U11125/Y (OAI22X8MTR)                                  0.072      1.153 f
  U11124/Y (OAI21X8MTR)                                  0.079      1.233 r
  U20400/Y (CLKNAND2X4MTR)                               0.053      1.286 f
  U20301/Y (AOI22X4MTR)                                  0.098      1.384 r
  U20299/Y (AOI2BB1X8MTR)                                0.120      1.504 r
  U23516/Y (OAI21X4MTR)                                  0.057      1.561 f
  U23748/Y (CLKNAND2X4MTR)                               0.039      1.600 r
  U11309/Y (CLKNAND2X4MTR)                               0.035      1.634 f
  U12215/Y (XNOR2X2MTR)                                  0.066      1.700 f
  U22591/Y (NOR2X1MTR)                                   0.054      1.754 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.754 r
  data arrival time                                                 1.754

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.754
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.372


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11136/Y (CLKNAND2X8MTR)                               0.026      0.348 r
  U16086/Y (NAND3X4MTR)                                  0.049      0.397 f
  U16051/Y (AOI21X4MTR)                                  0.084      0.481 r
  U20260/Y (OAI211X8MTR)                                 0.084      0.565 f
  U11290/Y (NOR2X8MTR)                                   0.059      0.624 r
  U12135/Y (CLKNAND2X8MTR)                               0.053      0.677 f
  U20261/Y (CLKNAND2X16MTR)                              0.066      0.743 r
  U11126/Y (CLKNAND2X16MTR)                              0.052      0.794 f
  U9932/Y (INVX4MTR)                                     0.047      0.841 r
  U23847/Y (NOR2X8MTR)                                   0.034      0.875 f
  U12079/Y (NOR2X8MTR)                                   0.049      0.924 r
  U11479/Y (CLKNAND2X4MTR)                               0.042      0.966 f
  U22213/Y (CLKNAND2X4MTR)                               0.039      1.006 r
  U11630/Y (XOR2X8MTR)                                   0.075      1.081 r
  U11125/Y (OAI22X8MTR)                                  0.072      1.153 f
  U11124/Y (OAI21X8MTR)                                  0.079      1.233 r
  U20400/Y (CLKNAND2X4MTR)                               0.053      1.286 f
  U20301/Y (AOI22X4MTR)                                  0.098      1.384 r
  U20299/Y (AOI2BB1X8MTR)                                0.120      1.504 r
  U11159/Y (OAI21X8MTR)                                  0.069      1.572 f
  U20425/Y (AOI21X4MTR)                                  0.081      1.653 r
  U20401/Y (XNOR2X2MTR)                                  0.043      1.697 f
  U18736/Y (NOR2X2MTR)                                   0.055      1.752 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.752 r
  data arrival time                                                 1.752

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.752
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.370


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11136/Y (CLKNAND2X8MTR)                               0.026      0.348 r
  U16086/Y (NAND3X4MTR)                                  0.049      0.397 f
  U16051/Y (AOI21X4MTR)                                  0.084      0.481 r
  U20260/Y (OAI211X8MTR)                                 0.084      0.565 f
  U11290/Y (NOR2X8MTR)                                   0.059      0.624 r
  U12135/Y (CLKNAND2X8MTR)                               0.053      0.677 f
  U20261/Y (CLKNAND2X16MTR)                              0.066      0.743 r
  U11126/Y (CLKNAND2X16MTR)                              0.052      0.794 f
  U9932/Y (INVX4MTR)                                     0.047      0.841 r
  U23847/Y (NOR2X8MTR)                                   0.034      0.875 f
  U12079/Y (NOR2X8MTR)                                   0.049      0.924 r
  U11479/Y (CLKNAND2X4MTR)                               0.042      0.966 f
  U22213/Y (CLKNAND2X4MTR)                               0.039      1.006 r
  U11630/Y (XOR2X8MTR)                                   0.075      1.081 r
  U11125/Y (OAI22X8MTR)                                  0.072      1.153 f
  U11124/Y (OAI21X8MTR)                                  0.079      1.233 r
  U20400/Y (CLKNAND2X4MTR)                               0.053      1.286 f
  U20301/Y (AOI22X4MTR)                                  0.098      1.384 r
  U20299/Y (AOI2BB1X8MTR)                                0.120      1.504 r
  U11159/Y (OAI21X8MTR)                                  0.069      1.572 f
  U20545/Y (AOI21X4MTR)                                  0.081      1.653 r
  U12201/Y (XNOR2X2MTR)                                  0.043      1.696 f
  U12200/Y (NOR2X2MTR)                                   0.055      1.752 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.752 r
  data arrival time                                                 1.752

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.752
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.370


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U20618/Y (MXI2X12MTR)                                  0.089      0.273 r
  U20279/Y (CLKNAND2X16MTR)                              0.071      0.344 f
  U10897/Y (INVX16MTR)                                   0.046      0.390 r
  U11133/Y (CLKNAND2X12MTR)                              0.039      0.430 f
  U18522/Y (INVX4MTR)                                    0.047      0.476 r
  U11340/Y (OAI2BB1X4MTR)                                0.046      0.523 f
  U20333/Y (NAND3X4MTR)                                  0.046      0.568 r
  U12062/Y (INVX4MTR)                                    0.032      0.600 f
  U12202/Y (NAND3X8MTR)                                  0.043      0.643 r
  U11275/Y (CLKNAND2X16MTR)                              0.075      0.718 f
  U10944/Y (CLKNAND2X12MTR)                              0.059      0.777 r
  U9818/Y (AND2X6MTR)                                    0.108      0.885 r
  U23684/Y (XNOR2X8MTR)                                  0.088      0.973 r
  U16673/Y (INVX3MTR)                                    0.038      1.012 f
  U11439/Y (CLKNAND2X4MTR)                               0.033      1.045 r
  U19211/Y (CLKNAND2X4MTR)                               0.053      1.097 f
  U20267/Y (OAI22X8MTR)                                  0.074      1.172 r
  U16527/Y (CLKNAND2X4MTR)                               0.072      1.244 f
  U20711/Y (CLKNAND2X4MTR)                               0.054      1.297 r
  U20649/Y (AOI22X4MTR)                                  0.058      1.356 f
  U20516/Y (AOI2BB1X8MTR)                                0.120      1.476 f
  U11308/Y (OAI21X6MTR)                                  0.077      1.553 r
  U23737/Y (AOI21X2MTR)                                  0.066      1.620 f
  U27029/Y (XNOR2X2MTR)                                  0.076      1.696 f
  U18735/Y (NOR2X2MTR)                                   0.055      1.751 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.751 r
  data arrival time                                                 1.751

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.751
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.370


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U20618/Y (MXI2X12MTR)                                  0.089      0.273 r
  U20279/Y (CLKNAND2X16MTR)                              0.071      0.344 f
  U10897/Y (INVX16MTR)                                   0.046      0.390 r
  U11133/Y (CLKNAND2X12MTR)                              0.039      0.430 f
  U18522/Y (INVX4MTR)                                    0.047      0.476 r
  U11340/Y (OAI2BB1X4MTR)                                0.046      0.523 f
  U20333/Y (NAND3X4MTR)                                  0.046      0.568 r
  U12062/Y (INVX4MTR)                                    0.032      0.600 f
  U12202/Y (NAND3X8MTR)                                  0.043      0.643 r
  U11275/Y (CLKNAND2X16MTR)                              0.075      0.718 f
  U10944/Y (CLKNAND2X12MTR)                              0.059      0.777 r
  U9818/Y (AND2X6MTR)                                    0.108      0.885 r
  U23684/Y (XNOR2X8MTR)                                  0.088      0.973 r
  U16673/Y (INVX3MTR)                                    0.038      1.012 f
  U11439/Y (CLKNAND2X4MTR)                               0.033      1.045 r
  U19211/Y (CLKNAND2X4MTR)                               0.053      1.097 f
  U20267/Y (OAI22X8MTR)                                  0.074      1.172 r
  U16527/Y (CLKNAND2X4MTR)                               0.072      1.244 f
  U20711/Y (CLKNAND2X4MTR)                               0.054      1.297 r
  U20649/Y (AOI22X4MTR)                                  0.058      1.356 f
  U20516/Y (AOI2BB1X8MTR)                                0.120      1.476 f
  U11308/Y (OAI21X6MTR)                                  0.077      1.553 r
  U23738/Y (AOI21X2MTR)                                  0.066      1.620 f
  U23743/Y (XNOR2X2MTR)                                  0.080      1.699 f
  U10898/Y (NOR2X3MTR)                                   0.051      1.751 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.751 r
  data arrival time                                                 1.751

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.751
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.368


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U20618/Y (MXI2X12MTR)                                  0.089      0.273 r
  U20279/Y (CLKNAND2X16MTR)                              0.071      0.344 f
  U10897/Y (INVX16MTR)                                   0.046      0.390 r
  U11133/Y (CLKNAND2X12MTR)                              0.039      0.430 f
  U18522/Y (INVX4MTR)                                    0.047      0.476 r
  U11340/Y (OAI2BB1X4MTR)                                0.046      0.523 f
  U20333/Y (NAND3X4MTR)                                  0.046      0.568 r
  U12062/Y (INVX4MTR)                                    0.032      0.600 f
  U12202/Y (NAND3X8MTR)                                  0.043      0.643 r
  U11275/Y (CLKNAND2X16MTR)                              0.075      0.718 f
  U11225/Y (NAND2X6MTR)                                  0.067      0.785 r
  U9961/Y (NAND2X2MTR)                                   0.079      0.864 f
  U14954/Y (INVX2MTR)                                    0.050      0.914 r
  U15675/Y (OAI21X2MTR)                                  0.057      0.972 f
  U19264/Y (OAI2B1X4MTR)                                 0.064      1.035 r
  U11458/Y (XNOR2X8MTR)                                  0.106      1.141 r
  U20316/Y (XNOR2X8MTR)                                  0.104      1.246 r
  U20358/Y (OAI2B1X4MTR)                                 0.066      1.312 f
  U11381/Y (OAI2BB1X4MTR)                                0.063      1.375 r
  U11438/Y (NOR2X8MTR)                                   0.039      1.413 f
  U15384/Y (NOR2X3MTR)                                   0.070      1.483 r
  U14790/Y (NOR2BX4MTR)                                  0.092      1.575 r
  U20615/Y (CLKNAND2X4MTR)                               0.058      1.633 f
  U11361/Y (CLKNAND2X4MTR)                               0.039      1.672 r
  U11216/Y (CLKNAND2X4MTR)                               0.036      1.709 f
  U11217/Y (NOR2X4MTR)                                   0.044      1.753 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.753 r
  data arrival time                                                 1.753

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.753
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.368


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11509/Y (NOR2X8MTR)                                   0.054      0.206 f
  U11907/Y (INVX2MTR)                                    0.052      0.259 r
  U11909/Y (INVX4MTR)                                    0.053      0.312 f
  U10605/Y (NAND2X2MTR)                                  0.050      0.362 r
  U16063/Y (NAND3X4MTR)                                  0.067      0.429 f
  U10534/Y (OAI21X4MTR)                                  0.076      0.505 r
  U11679/Y (CLKNAND2X4MTR)                               0.058      0.563 f
  U10863/Y (NOR2X8MTR)                                   0.058      0.621 r
  U10881/Y (CLKNAND2X8MTR)                               0.059      0.680 f
  U20375/Y (CLKNAND2X16MTR)                              0.065      0.745 r
  U11418/Y (CLKNAND2X8MTR)                               0.054      0.799 f
  U11419/Y (INVX12MTR)                                   0.050      0.848 r
  U16721/Y (NOR2X8MTR)                                   0.031      0.880 f
  U11782/Y (XOR2X8MTR)                                   0.071      0.951 r
  U11781/Y (XOR2X8MTR)                                   0.098      1.049 r
  U20537/Y (OAI2BB1X4MTR)                                0.061      1.111 f
  U20536/Y (OAI2BB1X4MTR)                                0.058      1.169 r
  U20535/Y (XNOR2X8MTR)                                  0.079      1.248 r
  U20575/Y (XNOR2X8MTR)                                  0.105      1.352 r
  U10867/Y (CLKNAND2X8MTR)                               0.057      1.410 f
  U20573/Y (OAI21X6MTR)                                  0.090      1.500 r
  U20572/Y (CLKNAND2X4MTR)                               0.054      1.554 f
  U24204/Y (AND2X8MTR)                                   0.074      1.628 f
  U23449/Y (CLKNAND2X4MTR)                               0.029      1.657 r
  U24205/Y (XNOR2X2MTR)                                  0.058      1.716 r
  U24210/Y (NOR2X1MTR)                                   0.050      1.766 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.766 f
  data arrival time                                                 1.766

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.766
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.368


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11509/Y (NOR2X8MTR)                                   0.054      0.206 f
  U11907/Y (INVX2MTR)                                    0.052      0.259 r
  U11909/Y (INVX4MTR)                                    0.053      0.312 f
  U10605/Y (NAND2X2MTR)                                  0.050      0.362 r
  U16063/Y (NAND3X4MTR)                                  0.067      0.429 f
  U10534/Y (OAI21X4MTR)                                  0.076      0.505 r
  U11679/Y (CLKNAND2X4MTR)                               0.058      0.563 f
  U10863/Y (NOR2X8MTR)                                   0.058      0.621 r
  U10881/Y (CLKNAND2X8MTR)                               0.059      0.680 f
  U20375/Y (CLKNAND2X16MTR)                              0.065      0.745 r
  U11800/Y (CLKNAND2X8MTR)                               0.070      0.815 f
  U10007/Y (NAND2X2MTR)                                  0.077      0.892 r
  U11801/Y (XOR2X8MTR)                                   0.097      0.989 r
  U9718/Y (XNOR2X4MTR)                                   0.127      1.116 r
  U20492/Y (XNOR2X8MTR)                                  0.113      1.229 r
  U20344/Y (XNOR2X8MTR)                                  0.108      1.337 r
  U11068/Y (NOR2X8MTR)                                   0.045      1.382 f
  U10865/Y (NOR2X8MTR)                                   0.067      1.450 r
  U20411/Y (NOR2X8MTR)                                   0.036      1.485 f
  U20497/Y (OAI21X8MTR)                                  0.068      1.554 r
  U10737/Y (AOI2B1X2MTR)                                 0.065      1.618 f
  U10736/Y (XNOR2X2MTR)                                  0.075      1.694 f
  U23467/Y (NOR2X2MTR)                                   0.055      1.749 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.749 r
  data arrival time                                                 1.749

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.749
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.368


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11136/Y (CLKNAND2X8MTR)                               0.026      0.348 r
  U16086/Y (NAND3X4MTR)                                  0.049      0.397 f
  U16051/Y (AOI21X4MTR)                                  0.084      0.481 r
  U20260/Y (OAI211X8MTR)                                 0.084      0.565 f
  U11290/Y (NOR2X8MTR)                                   0.059      0.624 r
  U12135/Y (CLKNAND2X8MTR)                               0.053      0.677 f
  U20261/Y (CLKNAND2X16MTR)                              0.066      0.743 r
  U10135/Y (CLKNAND2X8MTR)                               0.071      0.814 f
  U9923/Y (NAND2X6MTR)                                   0.063      0.877 r
  U10892/Y (NAND2X6MTR)                                  0.041      0.917 f
  U12406/Y (CLKNAND2X4MTR)                               0.040      0.957 r
  U9711/Y (OAI21X6MTR)                                   0.056      1.013 f
  U9603/Y (OAI21X4MTR)                                   0.097      1.110 r
  U12117/Y (NAND2X6MTR)                                  0.059      1.169 f
  U20567/Y (XNOR2X8MTR)                                  0.086      1.255 f
  U20593/Y (XNOR2X8MTR)                                  0.088      1.343 f
  U15466/Y (CLKNAND2X4MTR)                               0.051      1.393 r
  U11239/Y (INVX4MTR)                                    0.035      1.428 f
  U11593/Y (AOI21X8MTR)                                  0.073      1.501 r
  U20497/Y (OAI21X8MTR)                                  0.056      1.557 f
  U23879/Y (CLKNAND2X4MTR)                               0.041      1.598 r
  U23944/Y (CLKNAND2X4MTR)                               0.036      1.634 f
  U23964/Y (XNOR2X2MTR)                                  0.061      1.695 f
  U23856/Y (NOR2X1MTR)                                   0.054      1.748 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.748 r
  data arrival time                                                 1.748

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.748
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.367


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.122      0.122 r
  U24016/Y (AND2X8MTR)                                   0.090      0.212 r
  U14147/Y (NAND3X4MTR)                                  0.069      0.281 f
  U15273/Y (NOR2X3MTR)                                   0.136      0.417 r
  U23373/Y (AO22X4MTR)                                   0.159      0.577 r
  U18346/Y (CLKOR2X4MTR)                                 0.069      0.645 r
  U10170/Y (NOR2X4MTR)                                   0.038      0.684 f
  U15101/Y (AOI21X6MTR)                                  0.070      0.754 r
  U12218/Y (OAI21X4MTR)                                  0.071      0.824 f
  U12542/Y (INVX2MTR)                                    0.077      0.901 r
  U11621/Y (OAI2BB1X4MTR)                                0.107      1.008 r
  U15599/Y (XNOR2X4MTR)                                  0.111      1.119 r
  U12204/Y (XNOR2X8MTR)                                  0.111      1.231 r
  U17570/Y (OAI21X2MTR)                                  0.065      1.296 f
  U18952/Y (OAI2BB1X2MTR)                                0.066      1.362 r
  U13683/Y (NOR2X3MTR)                                   0.049      1.411 f
  U9289/Y (NOR2X4MTR)                                    0.054      1.466 r
  U9251/Y (AND2X1MTR)                                    0.098      1.564 r
  U20511/Y (CLKNAND2X4MTR)                               0.049      1.613 f
  U20450/Y (MXI2X2MTR)                                   0.082      1.695 f
  U18719/Y (NOR2X3MTR)                                   0.054      1.749 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.749 r
  data arrival time                                                 1.749

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.749
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.367


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U10515/Y (BUFX8MTR)                                    0.086      0.330 r
  U18558/Y (BUFX8MTR)                                    0.075      0.405 r
  U10700/Y (OAI22X2MTR)                                  0.059      0.463 f
  U18384/Y (OAI21X2MTR)                                  0.100      0.564 r
  U19721/Y (CLKNAND2X4MTR)                               0.085      0.649 f
  U23870/Y (NOR2X4MTR)                                   0.089      0.739 r
  U19401/Y (OAI21X6MTR)                                  0.071      0.810 f
  U15722/Y (AOI21X6MTR)                                  0.096      0.906 r
  U10797/Y (OAI21X6MTR)                                  0.076      0.982 f
  U14326/Y (AOI21X2MTR)                                  0.103      1.084 r
  U10745/Y (XNOR2X2MTR)                                  0.083      1.167 r
  U15582/Y (NOR2X2MTR)                                   0.044      1.211 f
  U16529/Y (AOI21X2MTR)                                  0.081      1.292 r
  U13039/Y (OAI2BB1X4MTR)                                0.081      1.373 f
  U9403/Y (NOR2X4MTR)                                    0.062      1.435 r
  U11735/Y (NAND3X4MTR)                                  0.057      1.492 f
  U11736/Y (INVX4MTR)                                    0.043      1.535 r
  U11137/Y (NAND2X6MTR)                                  0.049      1.584 f
  U23817/Y (OAI2BB1X4MTR)                                0.091      1.674 f
  U23987/Y (CLKNAND2X4MTR)                               0.042      1.717 r
  U26861/Y (OAI21X2MTR)                                  0.051      1.768 f
  U0_BANK_TOP/vACC_0_reg_0__16_/D (DFFRHQX4MTR)          0.000      1.768 f
  data arrival time                                                 1.768

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.768
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.366


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11509/Y (NOR2X8MTR)                                   0.054      0.206 f
  U11907/Y (INVX2MTR)                                    0.052      0.259 r
  U11909/Y (INVX4MTR)                                    0.053      0.312 f
  U10605/Y (NAND2X2MTR)                                  0.050      0.362 r
  U16063/Y (NAND3X4MTR)                                  0.067      0.429 f
  U10534/Y (OAI21X4MTR)                                  0.076      0.505 r
  U11679/Y (CLKNAND2X4MTR)                               0.058      0.563 f
  U10863/Y (NOR2X8MTR)                                   0.058      0.621 r
  U10881/Y (CLKNAND2X8MTR)                               0.059      0.680 f
  U20375/Y (CLKNAND2X16MTR)                              0.065      0.745 r
  U11800/Y (CLKNAND2X8MTR)                               0.070      0.815 f
  U10007/Y (NAND2X2MTR)                                  0.077      0.892 r
  U11801/Y (XOR2X8MTR)                                   0.097      0.989 r
  U9718/Y (XNOR2X4MTR)                                   0.127      1.116 r
  U20492/Y (XNOR2X8MTR)                                  0.113      1.229 r
  U20344/Y (XNOR2X8MTR)                                  0.108      1.337 r
  U11068/Y (NOR2X8MTR)                                   0.045      1.382 f
  U10865/Y (NOR2X8MTR)                                   0.067      1.450 r
  U20411/Y (NOR2X8MTR)                                   0.036      1.485 f
  U20497/Y (OAI21X8MTR)                                  0.068      1.554 r
  U20306/Y (AOI21X2MTR)                                  0.064      1.617 f
  U20496/Y (XNOR2X2MTR)                                  0.075      1.692 f
  U22549/Y (NOR2X2MTR)                                   0.055      1.748 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.748 r
  data arrival time                                                 1.748

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.748
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.366


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U11229/Y (INVX6MTR)                                    0.037      0.324 f
  U23786/Y (AOI22X4MTR)                                  0.076      0.400 r
  U20399/Y (OAI2BB1X4MTR)                                0.099      0.499 r
  U23720/Y (CLKNAND2X4MTR)                               0.049      0.548 f
  U11776/Y (NOR2X8MTR)                                   0.074      0.622 r
  U12095/Y (CLKNAND2X12MTR)                              0.061      0.683 f
  U20504/Y (CLKNAND2X16MTR)                              0.059      0.743 r
  U20473/Y (CLKNAND2X16MTR)                              0.050      0.792 f
  U13174/Y (NAND2X6MTR)                                  0.049      0.841 r
  U20563/Y (XNOR2X8MTR)                                  0.093      0.934 r
  U23890/Y (XNOR2X8MTR)                                  0.099      1.034 r
  U19245/Y (INVX3MTR)                                    0.033      1.067 f
  U20709/Y (OAI2BB1X4MTR)                                0.091      1.158 f
  U23719/Y (XNOR2X8MTR)                                  0.086      1.244 f
  U23451/Y (XOR2X8MTR)                                   0.102      1.346 f
  U11139/Y (NAND2X6MTR)                                  0.050      1.395 r
  U9336/Y (INVX4MTR)                                     0.035      1.430 f
  U11599/Y (AOI21X8MTR)                                  0.069      1.499 r
  U20420/Y (OAI21X6MTR)                                  0.057      1.556 f
  U23909/Y (CLKNAND2X4MTR)                               0.041      1.597 r
  U12235/Y (CLKNAND2X4MTR)                               0.036      1.633 f
  U26965/Y (XNOR2X2MTR)                                  0.061      1.694 f
  U23882/Y (NOR2X1MTR)                                   0.054      1.748 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.748 r
  data arrival time                                                 1.748

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.748
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.366


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U10515/Y (BUFX8MTR)                                    0.086      0.330 r
  U18558/Y (BUFX8MTR)                                    0.075      0.405 r
  U10700/Y (OAI22X2MTR)                                  0.059      0.463 f
  U18384/Y (OAI21X2MTR)                                  0.100      0.564 r
  U19721/Y (CLKNAND2X4MTR)                               0.085      0.649 f
  U23870/Y (NOR2X4MTR)                                   0.089      0.739 r
  U19401/Y (OAI21X6MTR)                                  0.071      0.810 f
  U15722/Y (AOI21X6MTR)                                  0.096      0.906 r
  U10797/Y (OAI21X6MTR)                                  0.076      0.982 f
  U14326/Y (AOI21X2MTR)                                  0.103      1.084 r
  U10745/Y (XNOR2X2MTR)                                  0.083      1.167 r
  U15582/Y (NOR2X2MTR)                                   0.044      1.211 f
  U16529/Y (AOI21X2MTR)                                  0.081      1.292 r
  U13039/Y (OAI2BB1X4MTR)                                0.081      1.373 f
  U9403/Y (NOR2X4MTR)                                    0.062      1.435 r
  U11735/Y (NAND3X4MTR)                                  0.057      1.492 f
  U11736/Y (INVX4MTR)                                    0.043      1.535 r
  U11137/Y (NAND2X6MTR)                                  0.049      1.584 f
  U23692/Y (OAI2BB1X4MTR)                                0.091      1.674 f
  U23986/Y (CLKNAND2X4MTR)                               0.042      1.717 r
  U26859/Y (OAI21X2MTR)                                  0.050      1.767 f
  U0_BANK_TOP/vACC_2_reg_0__17_/D (DFFRHQX4MTR)          0.000      1.767 f
  data arrival time                                                 1.767

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.767
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.366


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U10515/Y (BUFX8MTR)                                    0.086      0.330 r
  U18558/Y (BUFX8MTR)                                    0.075      0.405 r
  U10700/Y (OAI22X2MTR)                                  0.059      0.463 f
  U18384/Y (OAI21X2MTR)                                  0.100      0.564 r
  U19721/Y (CLKNAND2X4MTR)                               0.085      0.649 f
  U23870/Y (NOR2X4MTR)                                   0.089      0.739 r
  U19401/Y (OAI21X6MTR)                                  0.071      0.810 f
  U15722/Y (AOI21X6MTR)                                  0.096      0.906 r
  U10797/Y (OAI21X6MTR)                                  0.076      0.982 f
  U14326/Y (AOI21X2MTR)                                  0.103      1.084 r
  U10745/Y (XNOR2X2MTR)                                  0.083      1.167 r
  U15582/Y (NOR2X2MTR)                                   0.044      1.211 f
  U16529/Y (AOI21X2MTR)                                  0.081      1.292 r
  U13039/Y (OAI2BB1X4MTR)                                0.081      1.373 f
  U9403/Y (NOR2X4MTR)                                    0.062      1.435 r
  U11735/Y (NAND3X4MTR)                                  0.057      1.492 f
  U11736/Y (INVX4MTR)                                    0.043      1.535 r
  U11137/Y (NAND2X6MTR)                                  0.049      1.584 f
  U23817/Y (OAI2BB1X4MTR)                                0.091      1.674 f
  U23987/Y (CLKNAND2X4MTR)                               0.042      1.717 r
  U26860/Y (OAI21X2MTR)                                  0.051      1.768 f
  U0_BANK_TOP/vACC_2_reg_0__16_/D (DFFRHQX4MTR)          0.000      1.768 f
  data arrival time                                                 1.768

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.768
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.366


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U20618/Y (MXI2X12MTR)                                  0.089      0.273 r
  U20279/Y (CLKNAND2X16MTR)                              0.071      0.344 f
  U10897/Y (INVX16MTR)                                   0.046      0.390 r
  U11133/Y (CLKNAND2X12MTR)                              0.039      0.430 f
  U18522/Y (INVX4MTR)                                    0.047      0.476 r
  U20560/Y (OAI2BB1X4MTR)                                0.102      0.579 r
  U19764/Y (NOR2X8MTR)                                   0.039      0.618 f
  U20350/Y (CLKNAND2X16MTR)                              0.047      0.665 r
  U11286/Y (CLKNAND2X16MTR)                              0.051      0.716 f
  U10278/Y (NAND2X6MTR)                                  0.056      0.772 r
  U11344/Y (CLKNAND2X4MTR)                               0.045      0.817 f
  U15727/Y (INVX4MTR)                                    0.050      0.866 r
  U20631/Y (XNOR2X8MTR)                                  0.087      0.953 r
  U20630/Y (XNOR2X8MTR)                                  0.096      1.049 r
  U11276/Y (OAI21X6MTR)                                  0.062      1.111 f
  U11712/Y (CLKNAND2X4MTR)                               0.046      1.157 r
  U20634/Y (XNOR2X8MTR)                                  0.076      1.233 r
  U23735/Y (XNOR2X8MTR)                                  0.104      1.338 r
  U23698/Y (NOR2X4MTR)                                   0.043      1.381 f
  U11236/Y (NAND2BX8MTR)                                 0.084      1.465 f
  U20482/Y (OAI21X8MTR)                                  0.094      1.559 r
  U23760/Y (AOI2B1X4MTR)                                 0.060      1.618 f
  U23699/Y (XNOR2X2MTR)                                  0.073      1.691 f
  U10807/Y (NOR2X2MTR)                                   0.055      1.746 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.746 r
  data arrival time                                                 1.746

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.746
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.365


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U10515/Y (BUFX8MTR)                                    0.086      0.330 r
  U18558/Y (BUFX8MTR)                                    0.075      0.405 r
  U10700/Y (OAI22X2MTR)                                  0.059      0.463 f
  U18384/Y (OAI21X2MTR)                                  0.100      0.564 r
  U19721/Y (CLKNAND2X4MTR)                               0.085      0.649 f
  U23870/Y (NOR2X4MTR)                                   0.089      0.739 r
  U19401/Y (OAI21X6MTR)                                  0.071      0.810 f
  U15722/Y (AOI21X6MTR)                                  0.096      0.906 r
  U10797/Y (OAI21X6MTR)                                  0.076      0.982 f
  U14326/Y (AOI21X2MTR)                                  0.103      1.084 r
  U10745/Y (XNOR2X2MTR)                                  0.083      1.167 r
  U15582/Y (NOR2X2MTR)                                   0.044      1.211 f
  U16529/Y (AOI21X2MTR)                                  0.081      1.292 r
  U13039/Y (OAI2BB1X4MTR)                                0.081      1.373 f
  U9403/Y (NOR2X4MTR)                                    0.062      1.435 r
  U11735/Y (NAND3X4MTR)                                  0.057      1.492 f
  U11736/Y (INVX4MTR)                                    0.043      1.535 r
  U11137/Y (NAND2X6MTR)                                  0.049      1.584 f
  U23817/Y (OAI2BB1X4MTR)                                0.091      1.674 f
  U23987/Y (CLKNAND2X4MTR)                               0.042      1.717 r
  U26862/Y (OAI21X2MTR)                                  0.051      1.768 f
  U0_BANK_TOP/vACC_3_reg_0__16_/D (DFFRHQX4MTR)          0.000      1.768 f
  data arrival time                                                 1.768

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.768
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.365


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U10515/Y (BUFX8MTR)                                    0.086      0.330 r
  U18558/Y (BUFX8MTR)                                    0.075      0.405 r
  U10700/Y (OAI22X2MTR)                                  0.059      0.463 f
  U18384/Y (OAI21X2MTR)                                  0.100      0.564 r
  U19721/Y (CLKNAND2X4MTR)                               0.085      0.649 f
  U23870/Y (NOR2X4MTR)                                   0.089      0.739 r
  U19401/Y (OAI21X6MTR)                                  0.071      0.810 f
  U15722/Y (AOI21X6MTR)                                  0.096      0.906 r
  U10797/Y (OAI21X6MTR)                                  0.076      0.982 f
  U14326/Y (AOI21X2MTR)                                  0.103      1.084 r
  U10745/Y (XNOR2X2MTR)                                  0.083      1.167 r
  U15582/Y (NOR2X2MTR)                                   0.044      1.211 f
  U16529/Y (AOI21X2MTR)                                  0.081      1.292 r
  U13039/Y (OAI2BB1X4MTR)                                0.081      1.373 f
  U9403/Y (NOR2X4MTR)                                    0.062      1.435 r
  U11735/Y (NAND3X4MTR)                                  0.057      1.492 f
  U11736/Y (INVX4MTR)                                    0.043      1.535 r
  U11137/Y (NAND2X6MTR)                                  0.049      1.584 f
  U23692/Y (OAI2BB1X4MTR)                                0.091      1.674 f
  U23986/Y (CLKNAND2X4MTR)                               0.042      1.717 r
  U26855/Y (OAI21X2MTR)                                  0.050      1.767 f
  U0_BANK_TOP/vACC_0_reg_0__17_/D (DFFRHQX4MTR)          0.000      1.767 f
  data arrival time                                                 1.767

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.767
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.365


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U20618/Y (MXI2X12MTR)                                  0.089      0.273 r
  U20279/Y (CLKNAND2X16MTR)                              0.071      0.344 f
  U23755/Y (NOR2X12MTR)                                  0.089      0.432 r
  U23628/Y (INVX4MTR)                                    0.051      0.483 f
  U10503/Y (AOI21X6MTR)                                  0.074      0.557 r
  U10863/Y (NOR2X8MTR)                                   0.042      0.599 f
  U10881/Y (CLKNAND2X8MTR)                               0.043      0.642 r
  U20375/Y (CLKNAND2X16MTR)                              0.071      0.713 f
  U15800/Y (NAND2X6MTR)                                  0.058      0.771 r
  U14393/Y (INVX4MTR)                                    0.040      0.811 f
  U9843/Y (NOR2X6MTR)                                    0.071      0.882 r
  U20592/Y (XNOR2X8MTR)                                  0.098      0.980 r
  U11788/Y (XOR2X8MTR)                                   0.099      1.079 r
  U12368/Y (OAI21X4MTR)                                  0.067      1.146 f
  U11798/Y (NAND2X6MTR)                                  0.053      1.199 r
  U11790/Y (XOR2X8MTR)                                   0.074      1.273 r
  U11789/Y (XOR2X8MTR)                                   0.100      1.373 r
  U15422/Y (NOR2X4MTR)                                   0.049      1.422 f
  U11598/Y (INVX4MTR)                                    0.039      1.461 r
  U12992/Y (INVX2MTR)                                    0.038      1.499 f
  U20598/Y (AOI2BB1X8MTR)                                0.107      1.606 f
  U18740/Y (OAI211X4MTR)                                 0.035      1.641 r
  U16243/Y (NAND2X2MTR)                                  0.052      1.693 f
  U15343/Y (NOR2X2MTR)                                   0.054      1.747 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.747 r
  data arrival time                                                 1.747

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.747
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.365


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U11229/Y (INVX6MTR)                                    0.037      0.324 f
  U23786/Y (AOI22X4MTR)                                  0.076      0.400 r
  U20399/Y (OAI2BB1X4MTR)                                0.099      0.499 r
  U23720/Y (CLKNAND2X4MTR)                               0.049      0.548 f
  U11776/Y (NOR2X8MTR)                                   0.074      0.622 r
  U12095/Y (CLKNAND2X12MTR)                              0.061      0.683 f
  U20504/Y (CLKNAND2X16MTR)                              0.059      0.743 r
  U20509/Y (CLKNAND2X16MTR)                              0.052      0.795 f
  U11740/Y (BUFX4MTR)                                    0.079      0.873 f
  U9731/Y (NAND2X2MTR)                                   0.068      0.942 r
  U24497/Y (INVX2MTR)                                    0.048      0.989 f
  U13086/Y (NOR2X3MTR)                                   0.087      1.077 r
  U20267/Y (OAI22X8MTR)                                  0.071      1.148 f
  U20264/Y (OAI21X6MTR)                                  0.081      1.229 r
  U20263/Y (NAND3BX4MTR)                                 0.070      1.299 f
  U20649/Y (AOI22X4MTR)                                  0.088      1.387 r
  U20516/Y (AOI2BB1X8MTR)                                0.108      1.495 r
  U11308/Y (OAI21X6MTR)                                  0.060      1.555 f
  U23531/Y (CLKNAND2X4MTR)                               0.041      1.596 r
  U24502/Y (CLKNAND2X4MTR)                               0.036      1.631 f
  U24503/Y (XNOR2X2MTR)                                  0.061      1.692 f
  U24504/Y (NOR2X1MTR)                                   0.054      1.746 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.746 r
  data arrival time                                                 1.746

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.746
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.365


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U10515/Y (BUFX8MTR)                                    0.086      0.330 r
  U18558/Y (BUFX8MTR)                                    0.075      0.405 r
  U10700/Y (OAI22X2MTR)                                  0.059      0.463 f
  U18384/Y (OAI21X2MTR)                                  0.100      0.564 r
  U19721/Y (CLKNAND2X4MTR)                               0.085      0.649 f
  U23870/Y (NOR2X4MTR)                                   0.089      0.739 r
  U19401/Y (OAI21X6MTR)                                  0.071      0.810 f
  U15722/Y (AOI21X6MTR)                                  0.096      0.906 r
  U10797/Y (OAI21X6MTR)                                  0.076      0.982 f
  U14326/Y (AOI21X2MTR)                                  0.103      1.084 r
  U10745/Y (XNOR2X2MTR)                                  0.083      1.167 r
  U15582/Y (NOR2X2MTR)                                   0.044      1.211 f
  U16529/Y (AOI21X2MTR)                                  0.081      1.292 r
  U13039/Y (OAI2BB1X4MTR)                                0.081      1.373 f
  U9403/Y (NOR2X4MTR)                                    0.062      1.435 r
  U11735/Y (NAND3X4MTR)                                  0.057      1.492 f
  U11736/Y (INVX4MTR)                                    0.043      1.535 r
  U11137/Y (NAND2X6MTR)                                  0.049      1.584 f
  U23817/Y (OAI2BB1X4MTR)                                0.091      1.674 f
  U23987/Y (CLKNAND2X4MTR)                               0.042      1.717 r
  U26863/Y (OAI21X2MTR)                                  0.051      1.768 f
  U0_BANK_TOP/vACC_1_reg_0__16_/D (DFFRHQX4MTR)          0.000      1.768 f
  data arrival time                                                 1.768

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.768
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.365


  Startpoint: U0_BANK_TOP/vecA_0_reg_52_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/vecA_0_reg_52_/CK (DFFRQX2MTR)             0.000 #    0.000 r
  U0_BANK_TOP/vecA_0_reg_52_/Q (DFFRQX2MTR)              0.244      0.244 f
  U10603/Y (INVX2MTR)                                    0.061      0.306 r
  U11092/Y (NOR2X8MTR)                                   0.033      0.339 f
  U11471/Y (AOI21X2MTR)                                  0.058      0.397 r
  U11365/Y (OAI2BB1X4MTR)                                0.098      0.495 r
  U11364/Y (CLKNAND2X4MTR)                               0.047      0.542 f
  U11474/Y (NOR2X8MTR)                                   0.053      0.595 r
  U12202/Y (NAND3X8MTR)                                  0.068      0.662 f
  U11275/Y (CLKNAND2X16MTR)                              0.073      0.736 r
  U11274/Y (CLKNAND2X8MTR)                               0.069      0.804 f
  U19427/Y (AND2X8MTR)                                   0.087      0.892 f
  U20631/Y (XNOR2X8MTR)                                  0.068      0.960 f
  U20630/Y (XNOR2X8MTR)                                  0.086      1.046 f
  U10934/Y (BUFX6MTR)                                    0.081      1.127 f
  U11631/Y (XOR2X8MTR)                                   0.072      1.199 f
  U9405/Y (OAI21X3MTR)                                   0.043      1.242 r
  U9363/Y (OAI2BB1X2MTR)                                 0.083      1.325 f
  U23709/Y (CLKNAND2X4MTR)                               0.053      1.378 r
  U20604/Y (AOI2B1X8MTR)                                 0.128      1.506 r
  U20482/Y (OAI21X8MTR)                                  0.065      1.571 f
  U23526/Y (AOI21X4MTR)                                  0.077      1.647 r
  U20421/Y (XNOR2X2MTR)                                  0.049      1.696 f
  U20388/Y (NOR2X3MTR)                                   0.051      1.747 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.747 r
  data arrival time                                                 1.747

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.747
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.364


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U20618/Y (MXI2X12MTR)                                  0.089      0.273 r
  U20279/Y (CLKNAND2X16MTR)                              0.071      0.344 f
  U10897/Y (INVX16MTR)                                   0.046      0.390 r
  U11133/Y (CLKNAND2X12MTR)                              0.039      0.430 f
  U18522/Y (INVX4MTR)                                    0.047      0.476 r
  U20560/Y (OAI2BB1X4MTR)                                0.102      0.579 r
  U19764/Y (NOR2X8MTR)                                   0.039      0.618 f
  U20350/Y (CLKNAND2X16MTR)                              0.047      0.665 r
  U11280/Y (CLKNAND2X8MTR)                               0.067      0.732 f
  U12109/Y (CLKNAND2X8MTR)                               0.060      0.792 r
  U10056/Y (CLKNAND2X4MTR)                               0.073      0.865 f
  U11281/Y (CLKNAND2X4MTR)                               0.044      0.910 r
  U14934/Y (INVX2MTR)                                    0.043      0.952 f
  U11279/Y (OAI22X8MTR)                                  0.071      1.023 r
  U11278/Y (XNOR2X8MTR)                                  0.100      1.123 r
  U20304/Y (XNOR2X8MTR)                                  0.102      1.225 r
  U20348/Y (XNOR2X8MTR)                                  0.106      1.331 r
  U18931/Y (NOR2X4MTR)                                   0.045      1.376 f
  U20446/Y (AOI2BB1X8MTR)                                0.122      1.497 f
  U20597/Y (OAI21X8MTR)                                  0.074      1.571 r
  U16289/Y (NAND2X3MTR)                                  0.050      1.621 f
  U23747/Y (OAI2BB1X4MTR)                                0.085      1.706 f
  U11215/Y (NOR2X4MTR)                                   0.043      1.749 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.749 r
  data arrival time                                                 1.749

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.749
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.364


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U10515/Y (BUFX8MTR)                                    0.086      0.330 r
  U18558/Y (BUFX8MTR)                                    0.075      0.405 r
  U10700/Y (OAI22X2MTR)                                  0.059      0.463 f
  U18384/Y (OAI21X2MTR)                                  0.100      0.564 r
  U19721/Y (CLKNAND2X4MTR)                               0.085      0.649 f
  U23870/Y (NOR2X4MTR)                                   0.089      0.739 r
  U19401/Y (OAI21X6MTR)                                  0.071      0.810 f
  U15722/Y (AOI21X6MTR)                                  0.096      0.906 r
  U10797/Y (OAI21X6MTR)                                  0.076      0.982 f
  U14326/Y (AOI21X2MTR)                                  0.103      1.084 r
  U10745/Y (XNOR2X2MTR)                                  0.083      1.167 r
  U15582/Y (NOR2X2MTR)                                   0.044      1.211 f
  U16529/Y (AOI21X2MTR)                                  0.081      1.292 r
  U13039/Y (OAI2BB1X4MTR)                                0.081      1.373 f
  U9403/Y (NOR2X4MTR)                                    0.062      1.435 r
  U11735/Y (NAND3X4MTR)                                  0.057      1.492 f
  U11736/Y (INVX4MTR)                                    0.043      1.535 r
  U11137/Y (NAND2X6MTR)                                  0.049      1.584 f
  U23692/Y (OAI2BB1X4MTR)                                0.091      1.674 f
  U23986/Y (CLKNAND2X4MTR)                               0.042      1.717 r
  U26856/Y (OAI21X2MTR)                                  0.050      1.767 f
  U0_BANK_TOP/vACC_1_reg_0__17_/D (DFFRHQX4MTR)          0.000      1.767 f
  data arrival time                                                 1.767

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.767
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.364


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U10515/Y (BUFX8MTR)                                    0.086      0.330 r
  U18558/Y (BUFX8MTR)                                    0.075      0.405 r
  U10700/Y (OAI22X2MTR)                                  0.059      0.463 f
  U18384/Y (OAI21X2MTR)                                  0.100      0.564 r
  U19721/Y (CLKNAND2X4MTR)                               0.085      0.649 f
  U23870/Y (NOR2X4MTR)                                   0.089      0.739 r
  U19401/Y (OAI21X6MTR)                                  0.071      0.810 f
  U15722/Y (AOI21X6MTR)                                  0.096      0.906 r
  U10797/Y (OAI21X6MTR)                                  0.076      0.982 f
  U14326/Y (AOI21X2MTR)                                  0.103      1.084 r
  U10745/Y (XNOR2X2MTR)                                  0.083      1.167 r
  U15582/Y (NOR2X2MTR)                                   0.044      1.211 f
  U16529/Y (AOI21X2MTR)                                  0.081      1.292 r
  U13039/Y (OAI2BB1X4MTR)                                0.081      1.373 f
  U9403/Y (NOR2X4MTR)                                    0.062      1.435 r
  U11735/Y (NAND3X4MTR)                                  0.057      1.492 f
  U11736/Y (INVX4MTR)                                    0.043      1.535 r
  U11137/Y (NAND2X6MTR)                                  0.049      1.584 f
  U23692/Y (OAI2BB1X4MTR)                                0.091      1.674 f
  U23986/Y (CLKNAND2X4MTR)                               0.042      1.717 r
  U26858/Y (OAI21X2MTR)                                  0.050      1.767 f
  U0_BANK_TOP/vACC_3_reg_0__17_/D (DFFRHQX4MTR)          0.000      1.767 f
  data arrival time                                                 1.767

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.767
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.364


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11313/Y (INVX8MTR)                                    0.031      0.352 r
  U11008/Y (INVX8MTR)                                    0.023      0.375 f
  U20377/Y (AOI22X4MTR)                                  0.049      0.424 r
  U23507/Y (OAI2BB1X4MTR)                                0.099      0.524 r
  U23806/Y (CLKNAND2X4MTR)                               0.044      0.567 f
  U12123/Y (INVX6MTR)                                    0.042      0.609 r
  U20353/Y (NAND3X12MTR)                                 0.076      0.685 f
  U20343/Y (CLKNAND2X16MTR)                              0.068      0.753 r
  U10812/Y (NAND2X6MTR)                                  0.068      0.821 f
  U11273/Y (NAND2X6MTR)                                  0.055      0.876 r
  U20469/Y (XNOR2X8MTR)                                  0.097      0.973 r
  U11646/Y (XOR2X8MTR)                                   0.097      1.070 r
  U20495/Y (XNOR2X8MTR)                                  0.100      1.171 r
  U10627/Y (NAND2X6MTR)                                  0.066      1.236 f
  U20414/Y (OAI211X4MTR)                                 0.046      1.282 r
  U20493/Y (AOI22X4MTR)                                  0.074      1.356 f
  U20507/Y (AOI2BB1X8MTR)                                0.126      1.482 f
  U20505/Y (OAI21X8MTR)                                  0.080      1.562 r
  U11004/Y (AOI21X4MTR)                                  0.063      1.625 f
  U20539/Y (XNOR2X2MTR)                                  0.074      1.699 f
  U11149/Y (NOR2X3MTR)                                   0.056      1.754 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX8MTR)
                                                         0.000      1.754 r
  data arrival time                                                 1.754

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.110      1.390
  data required time                                                1.390
  --------------------------------------------------------------------------
  data required time                                                1.390
  data arrival time                                                -1.754
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.364


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11509/Y (NOR2X8MTR)                                   0.054      0.206 f
  U20387/Y (INVX8MTR)                                    0.042      0.248 r
  U12015/Y (INVX10MTR)                                   0.037      0.285 f
  U11943/Y (INVX16MTR)                                   0.036      0.322 r
  U10576/Y (INVX6MTR)                                    0.033      0.354 f
  U10454/Y (AOI22X2MTR)                                  0.058      0.412 r
  U10404/Y (AOI2B1X2MTR)                                 0.143      0.555 r
  U18260/Y (NAND3X4MTR)                                  0.074      0.630 f
  U15915/Y (NOR2X4MTR)                                   0.066      0.696 r
  U15858/Y (NAND3X4MTR)                                  0.066      0.761 f
  U15026/Y (NAND2X6MTR)                                  0.073      0.834 r
  U10000/Y (CLKNAND2X4MTR)                               0.066      0.900 f
  U21059/Y (NOR4X4MTR)                                   0.126      1.026 r
  U17747/Y (NAND3X4MTR)                                  0.078      1.104 f
  U11609/Y (CLKNAND2X4MTR)                               0.053      1.157 r
  U13711/Y (INVX6MTR)                                    0.040      1.197 f
  U13703/Y (AOI31X2MTR)                                  0.074      1.271 r
  U14265/Y (OAI22X2MTR)                                  0.068      1.339 f
  U16373/Y (AOI21X4MTR)                                  0.102      1.441 r
  U26770/Y (INVX2MTR)                                    0.048      1.489 f
  U23790/Y (OAI21X3MTR)                                  0.088      1.577 r
  U26771/Y (NAND4X4MTR)                                  0.096      1.673 f
  U14761/Y (NOR2X4MTR)                                   0.066      1.739 r
  U29541/Y (NOR2X2MTR)                                   0.033      1.772 f
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.772 f
  data arrival time                                                 1.772

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.092      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.772
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.364


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U10515/Y (BUFX8MTR)                                    0.086      0.330 r
  U18558/Y (BUFX8MTR)                                    0.075      0.405 r
  U10700/Y (OAI22X2MTR)                                  0.059      0.463 f
  U18384/Y (OAI21X2MTR)                                  0.100      0.564 r
  U19721/Y (CLKNAND2X4MTR)                               0.085      0.649 f
  U23870/Y (NOR2X4MTR)                                   0.089      0.739 r
  U19401/Y (OAI21X6MTR)                                  0.071      0.810 f
  U15722/Y (AOI21X6MTR)                                  0.096      0.906 r
  U10797/Y (OAI21X6MTR)                                  0.076      0.982 f
  U14326/Y (AOI21X2MTR)                                  0.103      1.084 r
  U10745/Y (XNOR2X2MTR)                                  0.083      1.167 r
  U15582/Y (NOR2X2MTR)                                   0.044      1.211 f
  U16529/Y (AOI21X2MTR)                                  0.081      1.292 r
  U13039/Y (OAI2BB1X4MTR)                                0.081      1.373 f
  U9403/Y (NOR2X4MTR)                                    0.062      1.435 r
  U11735/Y (NAND3X4MTR)                                  0.057      1.492 f
  U11736/Y (INVX4MTR)                                    0.043      1.535 r
  U11137/Y (NAND2X6MTR)                                  0.049      1.584 f
  U16336/Y (NAND2X2MTR)                                  0.050      1.634 r
  U11134/Y (CLKNAND2X4MTR)                               0.041      1.675 f
  U20743/Y (CLKNAND2X4MTR)                               0.041      1.716 r
  U28706/Y (OAI22X2MTR)                                  0.045      1.762 f
  U0_BANK_TOP/vACC_0_reg_0__20_/D (DFFRHQX4MTR)          0.000      1.762 f
  data arrival time                                                 1.762

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.762
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.363


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U10515/Y (BUFX8MTR)                                    0.086      0.330 r
  U18558/Y (BUFX8MTR)                                    0.075      0.405 r
  U10700/Y (OAI22X2MTR)                                  0.059      0.463 f
  U18384/Y (OAI21X2MTR)                                  0.100      0.564 r
  U19721/Y (CLKNAND2X4MTR)                               0.085      0.649 f
  U23870/Y (NOR2X4MTR)                                   0.089      0.739 r
  U19401/Y (OAI21X6MTR)                                  0.071      0.810 f
  U15722/Y (AOI21X6MTR)                                  0.096      0.906 r
  U10797/Y (OAI21X6MTR)                                  0.076      0.982 f
  U14326/Y (AOI21X2MTR)                                  0.103      1.084 r
  U10745/Y (XNOR2X2MTR)                                  0.083      1.167 r
  U15582/Y (NOR2X2MTR)                                   0.044      1.211 f
  U16529/Y (AOI21X2MTR)                                  0.081      1.292 r
  U13039/Y (OAI2BB1X4MTR)                                0.081      1.373 f
  U9403/Y (NOR2X4MTR)                                    0.062      1.435 r
  U11735/Y (NAND3X4MTR)                                  0.057      1.492 f
  U11736/Y (INVX4MTR)                                    0.043      1.535 r
  U11137/Y (NAND2X6MTR)                                  0.049      1.584 f
  U16336/Y (NAND2X2MTR)                                  0.050      1.634 r
  U11134/Y (CLKNAND2X4MTR)                               0.041      1.675 f
  U20743/Y (CLKNAND2X4MTR)                               0.041      1.716 r
  U28703/Y (OAI22X2MTR)                                  0.045      1.762 f
  U0_BANK_TOP/vACC_2_reg_0__20_/D (DFFRHQX4MTR)          0.000      1.762 f
  data arrival time                                                 1.762

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.762
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.363


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U10515/Y (BUFX8MTR)                                    0.086      0.330 r
  U18558/Y (BUFX8MTR)                                    0.075      0.405 r
  U10700/Y (OAI22X2MTR)                                  0.059      0.463 f
  U18384/Y (OAI21X2MTR)                                  0.100      0.564 r
  U19721/Y (CLKNAND2X4MTR)                               0.085      0.649 f
  U23870/Y (NOR2X4MTR)                                   0.089      0.739 r
  U19401/Y (OAI21X6MTR)                                  0.071      0.810 f
  U15722/Y (AOI21X6MTR)                                  0.096      0.906 r
  U10797/Y (OAI21X6MTR)                                  0.076      0.982 f
  U14326/Y (AOI21X2MTR)                                  0.103      1.084 r
  U10745/Y (XNOR2X2MTR)                                  0.083      1.167 r
  U15582/Y (NOR2X2MTR)                                   0.044      1.211 f
  U16529/Y (AOI21X2MTR)                                  0.081      1.292 r
  U13039/Y (OAI2BB1X4MTR)                                0.081      1.373 f
  U9403/Y (NOR2X4MTR)                                    0.062      1.435 r
  U11735/Y (NAND3X4MTR)                                  0.057      1.492 f
  U11736/Y (INVX4MTR)                                    0.043      1.535 r
  U11137/Y (NAND2X6MTR)                                  0.049      1.584 f
  U16336/Y (NAND2X2MTR)                                  0.050      1.634 r
  U11134/Y (CLKNAND2X4MTR)                               0.041      1.675 f
  U20743/Y (CLKNAND2X4MTR)                               0.041      1.716 r
  U28705/Y (OAI22X2MTR)                                  0.045      1.762 f
  U0_BANK_TOP/vACC_3_reg_0__20_/D (DFFRHQX4MTR)          0.000      1.762 f
  data arrival time                                                 1.762

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.762
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.363


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U10515/Y (BUFX8MTR)                                    0.086      0.330 r
  U18558/Y (BUFX8MTR)                                    0.075      0.405 r
  U10700/Y (OAI22X2MTR)                                  0.059      0.463 f
  U18384/Y (OAI21X2MTR)                                  0.100      0.564 r
  U19721/Y (CLKNAND2X4MTR)                               0.085      0.649 f
  U23870/Y (NOR2X4MTR)                                   0.089      0.739 r
  U19401/Y (OAI21X6MTR)                                  0.071      0.810 f
  U15722/Y (AOI21X6MTR)                                  0.096      0.906 r
  U10797/Y (OAI21X6MTR)                                  0.076      0.982 f
  U14326/Y (AOI21X2MTR)                                  0.103      1.084 r
  U10745/Y (XNOR2X2MTR)                                  0.083      1.167 r
  U15582/Y (NOR2X2MTR)                                   0.044      1.211 f
  U16529/Y (AOI21X2MTR)                                  0.081      1.292 r
  U13039/Y (OAI2BB1X4MTR)                                0.081      1.373 f
  U9403/Y (NOR2X4MTR)                                    0.062      1.435 r
  U11735/Y (NAND3X4MTR)                                  0.057      1.492 f
  U11736/Y (INVX4MTR)                                    0.043      1.535 r
  U11137/Y (NAND2X6MTR)                                  0.049      1.584 f
  U16336/Y (NAND2X2MTR)                                  0.050      1.634 r
  U11134/Y (CLKNAND2X4MTR)                               0.041      1.675 f
  U20743/Y (CLKNAND2X4MTR)                               0.041      1.716 r
  U28704/Y (OAI22X2MTR)                                  0.045      1.762 f
  U0_BANK_TOP/vACC_1_reg_0__20_/D (DFFRHQX4MTR)          0.000      1.762 f
  data arrival time                                                 1.762

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.762
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.363


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.122      0.122 r
  U24016/Y (AND2X8MTR)                                   0.090      0.212 r
  U14147/Y (NAND3X4MTR)                                  0.069      0.281 f
  U15273/Y (NOR2X3MTR)                                   0.136      0.417 r
  U23373/Y (AO22X4MTR)                                   0.159      0.577 r
  U18346/Y (CLKOR2X4MTR)                                 0.069      0.645 r
  U10170/Y (NOR2X4MTR)                                   0.038      0.684 f
  U15101/Y (AOI21X6MTR)                                  0.070      0.754 r
  U12218/Y (OAI21X4MTR)                                  0.071      0.824 f
  U12542/Y (INVX2MTR)                                    0.077      0.901 r
  U11621/Y (OAI2BB1X4MTR)                                0.107      1.008 r
  U15599/Y (XNOR2X4MTR)                                  0.111      1.119 r
  U12204/Y (XNOR2X8MTR)                                  0.111      1.231 r
  U11660/Y (INVX6MTR)                                    0.043      1.274 f
  U20359/Y (XNOR2X8MTR)                                  0.086      1.359 f
  U12137/Y (CLKNAND2X8MTR)                               0.057      1.416 r
  U11659/Y (NAND2X6MTR)                                  0.050      1.466 f
  U20337/Y (OAI21X8MTR)                                  0.091      1.557 r
  U20457/Y (AOI21X4MTR)                                  0.059      1.617 f
  U26985/Y (XNOR2X2MTR)                                  0.072      1.689 f
  U18727/Y (NOR2X2MTR)                                   0.055      1.745 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.745 r
  data arrival time                                                 1.745

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.745
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.363


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U11229/Y (INVX6MTR)                                    0.037      0.324 f
  U23786/Y (AOI22X4MTR)                                  0.076      0.400 r
  U20399/Y (OAI2BB1X4MTR)                                0.099      0.499 r
  U23720/Y (CLKNAND2X4MTR)                               0.049      0.548 f
  U11776/Y (NOR2X8MTR)                                   0.074      0.622 r
  U12095/Y (CLKNAND2X12MTR)                              0.061      0.683 f
  U20504/Y (CLKNAND2X16MTR)                              0.059      0.743 r
  U20473/Y (CLKNAND2X16MTR)                              0.050      0.792 f
  U13174/Y (NAND2X6MTR)                                  0.049      0.841 r
  U20563/Y (XNOR2X8MTR)                                  0.093      0.934 r
  U23890/Y (XNOR2X8MTR)                                  0.099      1.034 r
  U19245/Y (INVX3MTR)                                    0.033      1.067 f
  U20709/Y (OAI2BB1X4MTR)                                0.091      1.158 f
  U23719/Y (XNOR2X8MTR)                                  0.086      1.244 f
  U23451/Y (XOR2X8MTR)                                   0.102      1.346 f
  U11139/Y (NAND2X6MTR)                                  0.050      1.395 r
  U9336/Y (INVX4MTR)                                     0.035      1.430 f
  U11599/Y (AOI21X8MTR)                                  0.069      1.499 r
  U20420/Y (OAI21X6MTR)                                  0.057      1.556 f
  U20419/Y (AOI21X2MTR)                                  0.084      1.640 r
  U23931/Y (XNOR2X2MTR)                                  0.054      1.695 f
  U10929/Y (NOR2X3MTR)                                   0.051      1.746 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX4MTR)
                                                         0.000      1.746 r
  data arrival time                                                 1.746

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.746
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.363


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U11229/Y (INVX6MTR)                                    0.037      0.324 f
  U23786/Y (AOI22X4MTR)                                  0.076      0.400 r
  U20399/Y (OAI2BB1X4MTR)                                0.099      0.499 r
  U23720/Y (CLKNAND2X4MTR)                               0.049      0.548 f
  U11776/Y (NOR2X8MTR)                                   0.074      0.622 r
  U12095/Y (CLKNAND2X12MTR)                              0.061      0.683 f
  U20504/Y (CLKNAND2X16MTR)                              0.059      0.743 r
  U20473/Y (CLKNAND2X16MTR)                              0.050      0.792 f
  U13174/Y (NAND2X6MTR)                                  0.049      0.841 r
  U20563/Y (XNOR2X8MTR)                                  0.093      0.934 r
  U23890/Y (XNOR2X8MTR)                                  0.099      1.034 r
  U19245/Y (INVX3MTR)                                    0.033      1.067 f
  U20709/Y (OAI2BB1X4MTR)                                0.091      1.158 f
  U23719/Y (XNOR2X8MTR)                                  0.086      1.244 f
  U23451/Y (XOR2X8MTR)                                   0.102      1.346 f
  U11139/Y (NAND2X6MTR)                                  0.050      1.395 r
  U9336/Y (INVX4MTR)                                     0.035      1.430 f
  U11599/Y (AOI21X8MTR)                                  0.069      1.499 r
  U20420/Y (OAI21X6MTR)                                  0.057      1.556 f
  U23908/Y (AOI21X2MTR)                                  0.084      1.640 r
  U23671/Y (XNOR2X2MTR)                                  0.054      1.695 f
  U10930/Y (NOR2X3MTR)                                   0.051      1.746 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.746 r
  data arrival time                                                 1.746

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.746
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.363


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11509/Y (NOR2X8MTR)                                   0.054      0.206 f
  U20387/Y (INVX8MTR)                                    0.042      0.248 r
  U12015/Y (INVX10MTR)                                   0.037      0.285 f
  U11943/Y (INVX16MTR)                                   0.036      0.322 r
  U10576/Y (INVX6MTR)                                    0.033      0.354 f
  U10454/Y (AOI22X2MTR)                                  0.058      0.412 r
  U10404/Y (AOI2B1X2MTR)                                 0.143      0.555 r
  U18260/Y (NAND3X4MTR)                                  0.074      0.630 f
  U15915/Y (NOR2X4MTR)                                   0.066      0.696 r
  U15858/Y (NAND3X4MTR)                                  0.066      0.761 f
  U15026/Y (NAND2X6MTR)                                  0.073      0.834 r
  U10956/Y (CLKNAND2X8MTR)                               0.046      0.880 f
  U16696/Y (NOR2X2MTR)                                   0.075      0.955 r
  U10962/Y (AND3X6MTR)                                   0.116      1.071 r
  U11858/Y (CLKNAND2X16MTR)                              0.050      1.121 f
  U12045/Y (CLKNAND2X16MTR)                              0.049      1.169 r
  U11341/Y (NOR2X8MTR)                                   0.039      1.208 f
  U16406/Y (NOR2X8MTR)                                   0.053      1.261 r
  U11440/Y (CLKNAND2X4MTR)                               0.048      1.309 f
  U13008/Y (CLKNAND2X4MTR)                               0.040      1.349 r
  U10947/Y (CLKNAND2X4MTR)                               0.038      1.387 f
  U23983/Y (OAI2BB1X4MTR)                                0.095      1.482 f
  U23982/Y (OAI2BB1X4MTR)                                0.094      1.576 f
  U23841/Y (OAI211X4MTR)                                 0.094      1.669 r
  U10958/Y (INVX3MTR)                                    0.039      1.708 f
  U10959/Y (NOR2X4MTR)                                   0.047      1.755 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.755 r
  data arrival time                                                 1.755

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.108      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.755
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.362


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10838/Y (INVX16MTR)                                   0.038      0.403 f
  U21293/Y (AOI22X1MTR)                                  0.059      0.462 r
  U12048/Y (OAI2BB1X4MTR)                                0.103      0.564 r
  U20422/Y (OAI2BB1X4MTR)                                0.049      0.613 f
  U10405/Y (NOR2X4MTR)                                   0.070      0.683 r
  U10345/Y (NAND2X6MTR)                                  0.060      0.743 f
  U10647/Y (CLKNAND2X8MTR)                               0.045      0.788 r
  U16713/Y (CLKNAND2X4MTR)                               0.049      0.838 f
  U11383/Y (INVX4MTR)                                    0.032      0.870 r
  U15625/Y (NAND2X3MTR)                                  0.042      0.912 f
  U16581/Y (CLKNAND2X4MTR)                               0.048      0.960 r
  U9969/Y (NAND2X6MTR)                                   0.055      1.015 f
  U23918/Y (AOI21X8MTR)                                  0.089      1.104 r
  U9530/Y (OAI21X3MTR)                                   0.061      1.165 f
  U16445/Y (XNOR2X2MTR)                                  0.076      1.242 f
  U15461/Y (NOR2X4MTR)                                   0.078      1.320 r
  U23705/Y (NAND2BX8MTR)                                 0.089      1.409 r
  U11398/Y (NAND2X6MTR)                                  0.055      1.463 f
  U12116/Y (OAI21X3MTR)                                  0.068      1.531 r
  U11402/Y (NAND2X2MTR)                                  0.050      1.581 f
  U20402/Y (INVX2MTR)                                    0.042      1.623 r
  U20403/Y (NAND3X4MTR)                                  0.055      1.678 f
  U11335/Y (NOR2X4MTR)                                   0.060      1.738 r
  U17349/Y (NOR2X2MTR)                                   0.032      1.770 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.770 f
  data arrival time                                                 1.770

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.092      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.770
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.362


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.122      0.122 r
  U24016/Y (AND2X8MTR)                                   0.090      0.212 r
  U14147/Y (NAND3X4MTR)                                  0.069      0.281 f
  U15273/Y (NOR2X3MTR)                                   0.136      0.417 r
  U23373/Y (AO22X4MTR)                                   0.159      0.577 r
  U18346/Y (CLKOR2X4MTR)                                 0.069      0.645 r
  U10170/Y (NOR2X4MTR)                                   0.038      0.684 f
  U15101/Y (AOI21X6MTR)                                  0.070      0.754 r
  U12218/Y (OAI21X4MTR)                                  0.071      0.824 f
  U12542/Y (INVX2MTR)                                    0.077      0.901 r
  U11621/Y (OAI2BB1X4MTR)                                0.107      1.008 r
  U15599/Y (XNOR2X4MTR)                                  0.111      1.119 r
  U12204/Y (XNOR2X8MTR)                                  0.111      1.231 r
  U11660/Y (INVX6MTR)                                    0.043      1.274 f
  U20359/Y (XNOR2X8MTR)                                  0.086      1.359 f
  U12137/Y (CLKNAND2X8MTR)                               0.057      1.416 r
  U11659/Y (NAND2X6MTR)                                  0.050      1.466 f
  U20337/Y (OAI21X8MTR)                                  0.091      1.557 r
  U20512/Y (AOI2B1X4MTR)                                 0.058      1.616 f
  U23866/Y (XNOR2X2MTR)                                  0.072      1.688 f
  U18730/Y (NOR2X2MTR)                                   0.055      1.743 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_/D (DFFRHQX4MTR)
                                                         0.000      1.743 r
  data arrival time                                                 1.743

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_9_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.743
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.362


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11313/Y (INVX8MTR)                                    0.031      0.352 r
  U11008/Y (INVX8MTR)                                    0.023      0.375 f
  U20377/Y (AOI22X4MTR)                                  0.049      0.424 r
  U23507/Y (OAI2BB1X4MTR)                                0.099      0.524 r
  U23806/Y (CLKNAND2X4MTR)                               0.044      0.567 f
  U12123/Y (INVX6MTR)                                    0.042      0.609 r
  U20353/Y (NAND3X12MTR)                                 0.076      0.685 f
  U20343/Y (CLKNAND2X16MTR)                              0.068      0.753 r
  U10812/Y (NAND2X6MTR)                                  0.068      0.821 f
  U11273/Y (NAND2X6MTR)                                  0.055      0.876 r
  U20469/Y (XNOR2X8MTR)                                  0.097      0.973 r
  U11646/Y (XOR2X8MTR)                                   0.097      1.070 r
  U20495/Y (XNOR2X8MTR)                                  0.100      1.171 r
  U10627/Y (NAND2X6MTR)                                  0.066      1.236 f
  U20414/Y (OAI211X4MTR)                                 0.046      1.282 r
  U20493/Y (AOI22X4MTR)                                  0.074      1.356 f
  U20507/Y (AOI2BB1X8MTR)                                0.126      1.482 f
  U20505/Y (OAI21X8MTR)                                  0.080      1.562 r
  U20380/Y (AOI2B1X4MTR)                                 0.058      1.620 f
  U20557/Y (XNOR2X2MTR)                                  0.078      1.698 f
  U11702/Y (NOR2X4MTR)                                   0.054      1.752 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_/D (DFFRHQX8MTR)
                                                         0.000      1.752 r
  data arrival time                                                 1.752

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_8_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.109      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.752
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.361


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U9242/Y (INVX5MTR)                                     0.051      1.605 r
  U17368/Y (NOR3X4MTR)                                   0.034      1.638 f
  U10786/Y (NOR2X6MTR)                                   0.069      1.707 r
  U26935/Y (OAI22X2MTR)                                  0.052      1.759 f
  U0_BANK_TOP/vACC_0_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.759 f
  data arrival time                                                 1.759

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.759
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.361


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U9242/Y (INVX5MTR)                                     0.051      1.605 r
  U17368/Y (NOR3X4MTR)                                   0.034      1.638 f
  U10786/Y (NOR2X6MTR)                                   0.069      1.707 r
  U26951/Y (OAI22X2MTR)                                  0.052      1.759 f
  U0_BANK_TOP/vACC_2_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.759 f
  data arrival time                                                 1.759

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.759
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.361


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U9242/Y (INVX5MTR)                                     0.051      1.605 r
  U17368/Y (NOR3X4MTR)                                   0.034      1.638 f
  U10786/Y (NOR2X6MTR)                                   0.069      1.707 r
  U26947/Y (OAI22X2MTR)                                  0.052      1.759 f
  U0_BANK_TOP/vACC_1_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.759 f
  data arrival time                                                 1.759

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.759
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.361


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10838/Y (INVX16MTR)                                   0.038      0.403 f
  U21293/Y (AOI22X1MTR)                                  0.059      0.462 r
  U12048/Y (OAI2BB1X4MTR)                                0.103      0.564 r
  U20422/Y (OAI2BB1X4MTR)                                0.049      0.613 f
  U10405/Y (NOR2X4MTR)                                   0.070      0.683 r
  U10345/Y (NAND2X6MTR)                                  0.060      0.743 f
  U10647/Y (CLKNAND2X8MTR)                               0.045      0.788 r
  U16713/Y (CLKNAND2X4MTR)                               0.049      0.838 f
  U11383/Y (INVX4MTR)                                    0.032      0.870 r
  U15625/Y (NAND2X3MTR)                                  0.042      0.912 f
  U16581/Y (CLKNAND2X4MTR)                               0.048      0.960 r
  U9969/Y (NAND2X6MTR)                                   0.055      1.015 f
  U23918/Y (AOI21X8MTR)                                  0.089      1.104 r
  U9530/Y (OAI21X3MTR)                                   0.061      1.165 f
  U16445/Y (XNOR2X2MTR)                                  0.076      1.242 f
  U15461/Y (NOR2X4MTR)                                   0.078      1.320 r
  U23705/Y (NAND2BX8MTR)                                 0.089      1.409 r
  U11398/Y (NAND2X6MTR)                                  0.055      1.463 f
  U12116/Y (OAI21X3MTR)                                  0.068      1.531 r
  U11402/Y (NAND2X2MTR)                                  0.050      1.581 f
  U20402/Y (INVX2MTR)                                    0.042      1.623 r
  U20403/Y (NAND3X4MTR)                                  0.055      1.678 f
  U23892/Y (NOR2X1MTR)                                   0.061      1.739 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.739 r
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.361


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U9242/Y (INVX5MTR)                                     0.051      1.605 r
  U17368/Y (NOR3X4MTR)                                   0.034      1.638 f
  U10786/Y (NOR2X6MTR)                                   0.069      1.707 r
  U26938/Y (OAI22X2MTR)                                  0.052      1.759 f
  U0_BANK_TOP/vACC_3_reg_5__2_/D (DFFRHQX4MTR)           0.000      1.759 f
  data arrival time                                                 1.759

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__2_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.759
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.361


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U12184/Y (AOI21X4MTR)                                  0.081      1.105 r
  U12183/Y (XNOR2X2MTR)                                  0.055      1.160 f
  U11708/Y (AOI22X4MTR)                                  0.097      1.257 r
  U11707/Y (OAI2BB1X4MTR)                                0.066      1.323 f
  U18783/Y (NOR2X2MTR)                                   0.059      1.382 r
  U26780/Y (AND2X4MTR)                                   0.108      1.489 r
  U12106/Y (NAND3X8MTR)                                  0.060      1.550 f
  U10776/Y (CLKNAND2X4MTR)                               0.052      1.602 r
  U11637/Y (AOI21X8MTR)                                  0.053      1.654 f
  U15338/Y (NAND2X2MTR)                                  0.039      1.693 r
  U18706/Y (OAI211X2MTR)                                 0.064      1.757 f
  U0_BANK_TOP/vACC_2_reg_6__18_/D (DFFRHQX4MTR)          0.000      1.757 f
  data arrival time                                                 1.757

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.757
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.361


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U13557/Y (NOR2X2MTR)                                   0.054      0.471 r
  U10507/Y (NOR2X2MTR)                                   0.035      0.506 f
  U15976/Y (NAND2X2MTR)                                  0.042      0.548 r
  U13420/Y (NAND2X2MTR)                                  0.048      0.596 f
  U13386/Y (NAND2X3MTR)                                  0.055      0.651 r
  U14470/Y (NAND2X3MTR)                                  0.054      0.704 f
  U9971/Y (OAI21X4MTR)                                   0.113      0.817 r
  U15780/Y (INVX2MTR)                                    0.056      0.873 f
  U19297/Y (XOR2X1MTR)                                   0.076      0.950 f
  U21467/Y (NAND2X1MTR)                                  0.047      0.996 r
  U17691/Y (OAI2B1X2MTR)                                 0.051      1.047 f
  U16541/Y (AOI21X1MTR)                                  0.082      1.129 r
  U19026/Y (NAND2X2MTR)                                  0.053      1.182 f
  U18969/Y (NOR3X1MTR)                                   0.112      1.294 r
  U10796/Y (NAND3X2MTR)                                  0.094      1.388 f
  U11792/Y (NOR2X4MTR)                                   0.065      1.453 r
  U17406/Y (NAND4X4MTR)                                  0.091      1.544 f
  U9222/Y (OAI2BB1X2MTR)                                 0.122      1.666 f
  U20885/Y (CLKNAND2X4MTR)                               0.048      1.713 r
  U29115/Y (OAI21X2MTR)                                  0.050      1.763 f
  U0_BANK_TOP/vACC_0_reg_2__16_/D (DFFRHQX4MTR)          0.000      1.763 f
  data arrival time                                                 1.763

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.763
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.361


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U13557/Y (NOR2X2MTR)                                   0.054      0.471 r
  U10507/Y (NOR2X2MTR)                                   0.035      0.506 f
  U15976/Y (NAND2X2MTR)                                  0.042      0.548 r
  U13420/Y (NAND2X2MTR)                                  0.048      0.596 f
  U13386/Y (NAND2X3MTR)                                  0.055      0.651 r
  U14470/Y (NAND2X3MTR)                                  0.054      0.704 f
  U9971/Y (OAI21X4MTR)                                   0.113      0.817 r
  U15780/Y (INVX2MTR)                                    0.056      0.873 f
  U19297/Y (XOR2X1MTR)                                   0.076      0.950 f
  U21467/Y (NAND2X1MTR)                                  0.047      0.996 r
  U17691/Y (OAI2B1X2MTR)                                 0.051      1.047 f
  U16541/Y (AOI21X1MTR)                                  0.082      1.129 r
  U19026/Y (NAND2X2MTR)                                  0.053      1.182 f
  U18969/Y (NOR3X1MTR)                                   0.112      1.294 r
  U10796/Y (NAND3X2MTR)                                  0.094      1.388 f
  U11792/Y (NOR2X4MTR)                                   0.065      1.453 r
  U17406/Y (NAND4X4MTR)                                  0.091      1.544 f
  U9222/Y (OAI2BB1X2MTR)                                 0.122      1.666 f
  U20885/Y (CLKNAND2X4MTR)                               0.048      1.713 r
  U29140/Y (OAI21X2MTR)                                  0.050      1.763 f
  U0_BANK_TOP/vACC_2_reg_2__16_/D (DFFRHQX4MTR)          0.000      1.763 f
  data arrival time                                                 1.763

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.763
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.361


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U13557/Y (NOR2X2MTR)                                   0.054      0.471 r
  U10507/Y (NOR2X2MTR)                                   0.035      0.506 f
  U15976/Y (NAND2X2MTR)                                  0.042      0.548 r
  U13420/Y (NAND2X2MTR)                                  0.048      0.596 f
  U13386/Y (NAND2X3MTR)                                  0.055      0.651 r
  U14470/Y (NAND2X3MTR)                                  0.054      0.704 f
  U9971/Y (OAI21X4MTR)                                   0.113      0.817 r
  U15780/Y (INVX2MTR)                                    0.056      0.873 f
  U19297/Y (XOR2X1MTR)                                   0.076      0.950 f
  U21467/Y (NAND2X1MTR)                                  0.047      0.996 r
  U17691/Y (OAI2B1X2MTR)                                 0.051      1.047 f
  U16541/Y (AOI21X1MTR)                                  0.082      1.129 r
  U19026/Y (NAND2X2MTR)                                  0.053      1.182 f
  U18969/Y (NOR3X1MTR)                                   0.112      1.294 r
  U10796/Y (NAND3X2MTR)                                  0.094      1.388 f
  U11792/Y (NOR2X4MTR)                                   0.065      1.453 r
  U17406/Y (NAND4X4MTR)                                  0.091      1.544 f
  U9222/Y (OAI2BB1X2MTR)                                 0.122      1.666 f
  U20885/Y (CLKNAND2X4MTR)                               0.048      1.713 r
  U18703/Y (OAI21X2MTR)                                  0.050      1.763 f
  U0_BANK_TOP/vACC_3_reg_2__16_/D (DFFRHQX4MTR)          0.000      1.763 f
  data arrival time                                                 1.763

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.763
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.361


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U12184/Y (AOI21X4MTR)                                  0.081      1.105 r
  U12183/Y (XNOR2X2MTR)                                  0.055      1.160 f
  U11708/Y (AOI22X4MTR)                                  0.097      1.257 r
  U11707/Y (OAI2BB1X4MTR)                                0.066      1.323 f
  U18783/Y (NOR2X2MTR)                                   0.059      1.382 r
  U26780/Y (AND2X4MTR)                                   0.108      1.489 r
  U12106/Y (NAND3X8MTR)                                  0.060      1.550 f
  U10776/Y (CLKNAND2X4MTR)                               0.052      1.602 r
  U11637/Y (AOI21X8MTR)                                  0.053      1.654 f
  U15337/Y (NAND2X2MTR)                                  0.039      1.693 r
  U10712/Y (OAI211X2MTR)                                 0.062      1.755 f
  U0_BANK_TOP/vACC_0_reg_6__18_/D (DFFRHQX4MTR)          0.000      1.755 f
  data arrival time                                                 1.755

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.106      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.755
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.360


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U12184/Y (AOI21X4MTR)                                  0.081      1.105 r
  U12183/Y (XNOR2X2MTR)                                  0.055      1.160 f
  U11708/Y (AOI22X4MTR)                                  0.097      1.257 r
  U11707/Y (OAI2BB1X4MTR)                                0.066      1.323 f
  U18783/Y (NOR2X2MTR)                                   0.059      1.382 r
  U26780/Y (AND2X4MTR)                                   0.108      1.489 r
  U12106/Y (NAND3X8MTR)                                  0.060      1.550 f
  U10776/Y (CLKNAND2X4MTR)                               0.052      1.602 r
  U11637/Y (AOI21X8MTR)                                  0.053      1.654 f
  U20790/Y (NAND2X2MTR)                                  0.039      1.693 r
  U10711/Y (OAI2B11X2MTR)                                0.063      1.756 f
  U0_BANK_TOP/vACC_1_reg_6__18_/D (DFFRHQX4MTR)          0.000      1.756 f
  data arrival time                                                 1.756

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.756
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.360


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11509/Y (NOR2X8MTR)                                   0.054      0.206 f
  U20387/Y (INVX8MTR)                                    0.042      0.248 r
  U12015/Y (INVX10MTR)                                   0.037      0.285 f
  U11943/Y (INVX16MTR)                                   0.036      0.322 r
  U10576/Y (INVX6MTR)                                    0.033      0.354 f
  U10454/Y (AOI22X2MTR)                                  0.058      0.412 r
  U10404/Y (AOI2B1X2MTR)                                 0.143      0.555 r
  U18260/Y (NAND3X4MTR)                                  0.074      0.630 f
  U15915/Y (NOR2X4MTR)                                   0.066      0.696 r
  U15858/Y (NAND3X4MTR)                                  0.066      0.761 f
  U15026/Y (NAND2X6MTR)                                  0.073      0.834 r
  U10000/Y (CLKNAND2X4MTR)                               0.066      0.900 f
  U13140/Y (INVX2MTR)                                    0.058      0.958 r
  U11168/Y (NAND2X6MTR)                                  0.048      1.006 f
  U11448/Y (CLKNAND2X4MTR)                               0.041      1.047 r
  U12206/Y (NAND2X6MTR)                                  0.059      1.106 f
  U21585/Y (NOR2X1MTR)                                   0.065      1.171 r
  U20270/Y (OAI2BB1X4MTR)                                0.100      1.271 r
  U14830/Y (NOR2X4MTR)                                   0.042      1.313 f
  U15448/Y (NAND2BX8MTR)                                 0.087      1.400 f
  U12150/Y (AOI21X4MTR)                                  0.082      1.482 r
  U23775/Y (OAI21X4MTR)                                  0.059      1.540 f
  U23920/Y (OAI211X4MTR)                                 0.101      1.641 r
  U15348/Y (NOR2X2MTR)                                   0.044      1.685 f
  U23707/Y (NOR2X2MTR)                                   0.063      1.748 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.748 r
  data arrival time                                                 1.748

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.112      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.748
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.360


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U13557/Y (NOR2X2MTR)                                   0.054      0.471 r
  U10507/Y (NOR2X2MTR)                                   0.035      0.506 f
  U15976/Y (NAND2X2MTR)                                  0.042      0.548 r
  U13420/Y (NAND2X2MTR)                                  0.048      0.596 f
  U13386/Y (NAND2X3MTR)                                  0.055      0.651 r
  U14470/Y (NAND2X3MTR)                                  0.054      0.704 f
  U9971/Y (OAI21X4MTR)                                   0.113      0.817 r
  U15780/Y (INVX2MTR)                                    0.056      0.873 f
  U19297/Y (XOR2X1MTR)                                   0.076      0.950 f
  U21467/Y (NAND2X1MTR)                                  0.047      0.996 r
  U17691/Y (OAI2B1X2MTR)                                 0.051      1.047 f
  U16541/Y (AOI21X1MTR)                                  0.082      1.129 r
  U19026/Y (NAND2X2MTR)                                  0.053      1.182 f
  U18969/Y (NOR3X1MTR)                                   0.112      1.294 r
  U10796/Y (NAND3X2MTR)                                  0.094      1.388 f
  U11792/Y (NOR2X4MTR)                                   0.065      1.453 r
  U17406/Y (NAND4X4MTR)                                  0.091      1.544 f
  U9222/Y (OAI2BB1X2MTR)                                 0.122      1.666 f
  U20885/Y (CLKNAND2X4MTR)                               0.048      1.713 r
  U29114/Y (OAI21X2MTR)                                  0.050      1.763 f
  U0_BANK_TOP/vACC_1_reg_2__16_/D (DFFRHQX4MTR)          0.000      1.763 f
  data arrival time                                                 1.763

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.763
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.360


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10650/Y (INVX8MTR)                                    0.032      0.397 f
  U24031/Y (AOI22X2MTR)                                  0.056      0.453 r
  U17067/Y (OAI2BB1X2MTR)                                0.109      0.561 r
  U21997/Y (AND4X4MTR)                                   0.121      0.682 r
  U12133/Y (NAND3X8MTR)                                  0.067      0.749 f
  U11896/Y (CLKNAND2X8MTR)                               0.055      0.805 r
  U11897/Y (NAND4X4MTR)                                  0.093      0.897 f
  U9882/Y (AOI21X4MTR)                                   0.119      1.017 r
  U11567/Y (CLKNAND2X8MTR)                               0.074      1.090 f
  U16455/Y (CLKNAND2X4MTR)                               0.044      1.134 r
  U11197/Y (NAND2X6MTR)                                  0.041      1.175 f
  U10832/Y (XNOR2X8MTR)                                  0.077      1.252 f
  U10831/Y (NOR2X12MTR)                                  0.058      1.310 r
  U9354/Y (NAND2BX4MTR)                                  0.080      1.390 r
  U23983/Y (OAI2BB1X4MTR)                                0.102      1.492 r
  U23982/Y (OAI2BB1X4MTR)                                0.102      1.594 r
  U23841/Y (OAI211X4MTR)                                 0.079      1.672 f
  U12054/Y (NOR2X2MTR)                                   0.067      1.739 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX4MTR)
                                                         0.000      1.739 r
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.360


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11509/Y (NOR2X8MTR)                                   0.054      0.206 f
  U20387/Y (INVX8MTR)                                    0.042      0.248 r
  U12015/Y (INVX10MTR)                                   0.037      0.285 f
  U11943/Y (INVX16MTR)                                   0.036      0.322 r
  U10576/Y (INVX6MTR)                                    0.033      0.354 f
  U10454/Y (AOI22X2MTR)                                  0.058      0.412 r
  U10404/Y (AOI2B1X2MTR)                                 0.143      0.555 r
  U18260/Y (NAND3X4MTR)                                  0.074      0.630 f
  U15915/Y (NOR2X4MTR)                                   0.066      0.696 r
  U15858/Y (NAND3X4MTR)                                  0.066      0.761 f
  U15026/Y (NAND2X6MTR)                                  0.073      0.834 r
  U10000/Y (CLKNAND2X4MTR)                               0.066      0.900 f
  U21059/Y (NOR4X4MTR)                                   0.126      1.026 r
  U17747/Y (NAND3X4MTR)                                  0.078      1.104 f
  U11609/Y (CLKNAND2X4MTR)                               0.053      1.157 r
  U13711/Y (INVX6MTR)                                    0.040      1.197 f
  U13703/Y (AOI31X2MTR)                                  0.074      1.271 r
  U14265/Y (OAI22X2MTR)                                  0.068      1.339 f
  U16373/Y (AOI21X4MTR)                                  0.102      1.441 r
  U26770/Y (INVX2MTR)                                    0.048      1.489 f
  U23790/Y (OAI21X3MTR)                                  0.088      1.577 r
  U26771/Y (NAND4X4MTR)                                  0.096      1.673 f
  U14761/Y (NOR2X4MTR)                                   0.066      1.739 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.739 r
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.359


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11136/Y (CLKNAND2X8MTR)                               0.026      0.348 r
  U16086/Y (NAND3X4MTR)                                  0.049      0.397 f
  U16051/Y (AOI21X4MTR)                                  0.084      0.481 r
  U20260/Y (OAI211X8MTR)                                 0.084      0.565 f
  U11290/Y (NOR2X8MTR)                                   0.059      0.624 r
  U12135/Y (CLKNAND2X8MTR)                               0.053      0.677 f
  U20261/Y (CLKNAND2X16MTR)                              0.066      0.743 r
  U11126/Y (CLKNAND2X16MTR)                              0.052      0.794 f
  U9932/Y (INVX4MTR)                                     0.047      0.841 r
  U23847/Y (NOR2X8MTR)                                   0.034      0.875 f
  U12079/Y (NOR2X8MTR)                                   0.049      0.924 r
  U11479/Y (CLKNAND2X4MTR)                               0.042      0.966 f
  U22213/Y (CLKNAND2X4MTR)                               0.039      1.006 r
  U11630/Y (XOR2X8MTR)                                   0.075      1.081 r
  U11125/Y (OAI22X8MTR)                                  0.072      1.153 f
  U11124/Y (OAI21X8MTR)                                  0.079      1.233 r
  U20400/Y (CLKNAND2X4MTR)                               0.053      1.286 f
  U20301/Y (AOI22X4MTR)                                  0.098      1.384 r
  U20299/Y (AOI2BB1X8MTR)                                0.120      1.504 r
  U11159/Y (OAI21X8MTR)                                  0.069      1.572 f
  U20546/Y (XNOR2X1MTR)                                  0.104      1.676 f
  U22820/Y (NOR2X1MTR)                                   0.061      1.737 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.737 r
  data arrival time                                                 1.737

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.737
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.359


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11510/Y (CLKNAND2X12MTR)                              0.069      0.221 f
  U11504/Y (INVX12MTR)                                   0.044      0.266 r
  U11547/Y (INVX24MTR)                                   0.034      0.300 f
  U10596/Y (INVX6MTR)                                    0.039      0.338 r
  U10458/Y (AOI22X1MTR)                                  0.086      0.424 f
  U11299/Y (OAI2BB1X4MTR)                                0.099      0.523 f
  U10348/Y (INVX2MTR)                                    0.053      0.576 r
  U11723/Y (NOR2X8MTR)                                   0.032      0.608 f
  U12135/Y (CLKNAND2X8MTR)                               0.039      0.648 r
  U20261/Y (CLKNAND2X16MTR)                              0.074      0.722 f
  U11367/Y (CLKNAND2X12MTR)                              0.058      0.780 r
  U10067/Y (INVX8MTR)                                    0.035      0.815 f
  U9896/Y (NOR2X2MTR)                                    0.092      0.907 r
  U11456/Y (XNOR2X2MTR)                                  0.129      1.036 r
  U12391/Y (XNOR2X4MTR)                                  0.097      1.132 f
  U20433/Y (OAI21X6MTR)                                  0.107      1.239 r
  U19081/Y (CLKNAND2X4MTR)                               0.061      1.300 f
  U20641/Y (AOI22X4MTR)                                  0.097      1.397 r
  U20446/Y (AOI2BB1X8MTR)                                0.127      1.524 r
  U20597/Y (OAI21X8MTR)                                  0.064      1.588 f
  U20616/Y (XNOR2X2MTR)                                  0.093      1.681 f
  U12221/Y (NOR2X2MTR)                                   0.057      1.737 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.737 r
  data arrival time                                                 1.737

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.737
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.359


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10838/Y (INVX16MTR)                                   0.038      0.403 f
  U21293/Y (AOI22X1MTR)                                  0.059      0.462 r
  U12048/Y (OAI2BB1X4MTR)                                0.103      0.564 r
  U20422/Y (OAI2BB1X4MTR)                                0.049      0.613 f
  U10405/Y (NOR2X4MTR)                                   0.070      0.683 r
  U10345/Y (NAND2X6MTR)                                  0.060      0.743 f
  U10649/Y (CLKNAND2X8MTR)                               0.051      0.794 r
  U10648/Y (NAND2X6MTR)                                  0.041      0.835 f
  U11648/Y (OR2X4MTR)                                    0.091      0.926 f
  U11753/Y (CLKNAND2X8MTR)                               0.042      0.968 r
  U12099/Y (CLKNAND2X12MTR)                              0.044      1.012 f
  U23425/Y (AOI21X8MTR)                                  0.095      1.107 r
  U20660/Y (OAI21X6MTR)                                  0.061      1.168 f
  U23702/Y (XNOR2X8MTR)                                  0.079      1.247 f
  U11728/Y (NOR2X8MTR)                                   0.068      1.315 r
  U23778/Y (NAND2BX4MTR)                                 0.073      1.389 f
  U11507/Y (NAND2X6MTR)                                  0.049      1.438 r
  U20656/Y (XNOR2X8MTR)                                  0.084      1.522 r
  U14765/Y (INVX3MTR)                                    0.038      1.560 f
  U11775/Y (NOR2X4MTR)                                   0.051      1.611 r
  U15339/Y (NAND3X4MTR)                                  0.059      1.670 f
  U12087/Y (NOR2X4MTR)                                   0.063      1.733 r
  U16219/Y (NOR2X2MTR)                                   0.034      1.767 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.767 f
  data arrival time                                                 1.767

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.092      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.767
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.359


  Startpoint: U0_BANK_TOP/vecA_0_reg_52_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/vecA_0_reg_52_/CK (DFFRQX2MTR)             0.000 #    0.000 r
  U0_BANK_TOP/vecA_0_reg_52_/Q (DFFRQX2MTR)              0.244      0.244 f
  U10603/Y (INVX2MTR)                                    0.061      0.306 r
  U11092/Y (NOR2X8MTR)                                   0.033      0.339 f
  U11471/Y (AOI21X2MTR)                                  0.058      0.397 r
  U11365/Y (OAI2BB1X4MTR)                                0.098      0.495 r
  U11364/Y (CLKNAND2X4MTR)                               0.047      0.542 f
  U11474/Y (NOR2X8MTR)                                   0.053      0.595 r
  U12202/Y (NAND3X8MTR)                                  0.068      0.662 f
  U11275/Y (CLKNAND2X16MTR)                              0.073      0.736 r
  U11274/Y (CLKNAND2X8MTR)                               0.069      0.804 f
  U19427/Y (AND2X8MTR)                                   0.087      0.892 f
  U20631/Y (XNOR2X8MTR)                                  0.068      0.960 f
  U20630/Y (XNOR2X8MTR)                                  0.086      1.046 f
  U10934/Y (BUFX6MTR)                                    0.081      1.127 f
  U11631/Y (XOR2X8MTR)                                   0.072      1.199 f
  U9405/Y (OAI21X3MTR)                                   0.043      1.242 r
  U9363/Y (OAI2BB1X2MTR)                                 0.083      1.325 f
  U23709/Y (CLKNAND2X4MTR)                               0.053      1.378 r
  U20604/Y (AOI2B1X8MTR)                                 0.128      1.506 r
  U20482/Y (OAI21X8MTR)                                  0.065      1.571 f
  U23509/Y (XNOR2X1MTR)                                  0.107      1.678 f
  U22538/Y (NOR2X1MTR)                                   0.061      1.739 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX4MTR)
                                                         0.000      1.739 r
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.359


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U12184/Y (AOI21X4MTR)                                  0.081      1.105 r
  U12183/Y (XNOR2X2MTR)                                  0.055      1.160 f
  U11708/Y (AOI22X4MTR)                                  0.097      1.257 r
  U11707/Y (OAI2BB1X4MTR)                                0.066      1.323 f
  U18783/Y (NOR2X2MTR)                                   0.059      1.382 r
  U26780/Y (AND2X4MTR)                                   0.108      1.489 r
  U12106/Y (NAND3X8MTR)                                  0.060      1.550 f
  U10776/Y (CLKNAND2X4MTR)                               0.052      1.602 r
  U11637/Y (AOI21X8MTR)                                  0.053      1.654 f
  U20778/Y (NAND2X2MTR)                                  0.045      1.700 r
  U11768/Y (OAI211X4MTR)                                 0.058      1.758 f
  U0_BANK_TOP/vACC_3_reg_6__18_/D (DFFRHQX4MTR)          0.000      1.758 f
  data arrival time                                                 1.758

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.758
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.359


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U17372/Y (INVX4MTR)                                    0.035      1.640 f
  U11079/Y (AOI21X8MTR)                                  0.064      1.705 r
  U26944/Y (OAI22X2MTR)                                  0.052      1.757 f
  U0_BANK_TOP/vACC_0_reg_5__1_/D (DFFRHQX4MTR)           0.000      1.757 f
  data arrival time                                                 1.757

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__1_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.757
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.358


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U17372/Y (INVX4MTR)                                    0.035      1.640 f
  U11079/Y (AOI21X8MTR)                                  0.064      1.705 r
  U26941/Y (OAI22X2MTR)                                  0.052      1.757 f
  U0_BANK_TOP/vACC_3_reg_5__1_/D (DFFRHQX4MTR)           0.000      1.757 f
  data arrival time                                                 1.757

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__1_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.757
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.358


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U17372/Y (INVX4MTR)                                    0.035      1.640 f
  U11079/Y (AOI21X8MTR)                                  0.064      1.705 r
  U26949/Y (OAI22X2MTR)                                  0.052      1.757 f
  U0_BANK_TOP/vACC_1_reg_5__1_/D (DFFRHQX4MTR)           0.000      1.757 f
  data arrival time                                                 1.757

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__1_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.757
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.358


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U11229/Y (INVX6MTR)                                    0.037      0.324 f
  U23786/Y (AOI22X4MTR)                                  0.076      0.400 r
  U20399/Y (OAI2BB1X4MTR)                                0.099      0.499 r
  U23720/Y (CLKNAND2X4MTR)                               0.049      0.548 f
  U11776/Y (NOR2X8MTR)                                   0.074      0.622 r
  U12095/Y (CLKNAND2X12MTR)                              0.061      0.683 f
  U20464/Y (CLKNAND2X16MTR)                              0.056      0.739 r
  U10158/Y (CLKNAND2X12MTR)                              0.055      0.794 f
  U23528/Y (CLKNAND2X4MTR)                               0.052      0.846 r
  U12185/Y (XNOR2X8MTR)                                  0.088      0.934 r
  U23751/Y (XNOR2X8MTR)                                  0.101      1.035 r
  U9608/Y (OAI21X2MTR)                                   0.078      1.113 f
  U10857/Y (OAI2BB1X4MTR)                                0.073      1.185 r
  U20431/Y (XNOR2X8MTR)                                  0.083      1.268 r
  U20430/Y (XNOR2X8MTR)                                  0.102      1.370 r
  U10859/Y (NAND2X6MTR)                                  0.057      1.426 f
  U21553/Y (OAI21X6MTR)                                  0.079      1.505 r
  U18778/Y (CLKNAND2X4MTR)                               0.054      1.559 f
  U10862/Y (CLKNAND2X4MTR)                               0.039      1.598 r
  U10940/Y (INVX4MTR)                                    0.027      1.625 f
  U23686/Y (NAND3X4MTR)                                  0.033      1.658 r
  U10637/Y (OAI21X4MTR)                                  0.042      1.700 f
  U10638/Y (NOR2X4MTR)                                   0.043      1.743 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/D (DFFRHQX4MTR)
                                                         0.000      1.743 r
  data arrival time                                                 1.743

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_10_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.743
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.358


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10838/Y (INVX16MTR)                                   0.038      0.403 f
  U21293/Y (AOI22X1MTR)                                  0.059      0.462 r
  U12048/Y (OAI2BB1X4MTR)                                0.103      0.564 r
  U20422/Y (OAI2BB1X4MTR)                                0.049      0.613 f
  U10405/Y (NOR2X4MTR)                                   0.070      0.683 r
  U10345/Y (NAND2X6MTR)                                  0.060      0.743 f
  U10647/Y (CLKNAND2X8MTR)                               0.045      0.788 r
  U16713/Y (CLKNAND2X4MTR)                               0.049      0.838 f
  U11383/Y (INVX4MTR)                                    0.032      0.870 r
  U15625/Y (NAND2X3MTR)                                  0.042      0.912 f
  U16581/Y (CLKNAND2X4MTR)                               0.048      0.960 r
  U9969/Y (NAND2X6MTR)                                   0.055      1.015 f
  U23918/Y (AOI21X8MTR)                                  0.089      1.104 r
  U9530/Y (OAI21X3MTR)                                   0.061      1.165 f
  U16445/Y (XNOR2X2MTR)                                  0.076      1.242 f
  U15461/Y (NOR2X4MTR)                                   0.078      1.320 r
  U23705/Y (NAND2BX8MTR)                                 0.089      1.409 r
  U11398/Y (NAND2X6MTR)                                  0.055      1.463 f
  U12116/Y (OAI21X3MTR)                                  0.068      1.531 r
  U11402/Y (NAND2X2MTR)                                  0.050      1.581 f
  U20402/Y (INVX2MTR)                                    0.042      1.623 r
  U20403/Y (NAND3X4MTR)                                  0.055      1.678 f
  U11335/Y (NOR2X4MTR)                                   0.060      1.738 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.738 r
  data arrival time                                                 1.738

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.738
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.358


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10650/Y (INVX8MTR)                                    0.032      0.397 f
  U24031/Y (AOI22X2MTR)                                  0.056      0.453 r
  U17067/Y (OAI2BB1X2MTR)                                0.109      0.561 r
  U21997/Y (AND4X4MTR)                                   0.121      0.682 r
  U12133/Y (NAND3X8MTR)                                  0.067      0.749 f
  U11896/Y (CLKNAND2X8MTR)                               0.055      0.805 r
  U11897/Y (NAND4X4MTR)                                  0.093      0.897 f
  U9882/Y (AOI21X4MTR)                                   0.119      1.017 r
  U11567/Y (CLKNAND2X8MTR)                               0.074      1.090 f
  U17576/Y (INVX4MTR)                                    0.042      1.133 r
  U23493/Y (OAI21X6MTR)                                  0.047      1.179 f
  U23952/Y (XNOR2X8MTR)                                  0.082      1.261 f
  U12179/Y (NOR2X12MTR)                                  0.070      1.330 r
  U11338/Y (INVX8MTR)                                    0.030      1.361 f
  U11396/Y (CLKNAND2X8MTR)                               0.032      1.393 r
  U11617/Y (NAND2X6MTR)                                  0.045      1.439 f
  U11616/Y (INVX4MTR)                                    0.035      1.474 r
  U11330/Y (CLKNAND2X4MTR)                               0.031      1.505 f
  U14165/Y (AOI21X2MTR)                                  0.076      1.581 r
  U24610/Y (NAND4X4MTR)                                  0.083      1.664 f
  U11333/Y (NOR2X4MTR)                                   0.068      1.732 r
  U28709/Y (NOR2X2MTR)                                   0.033      1.765 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.765 f
  data arrival time                                                 1.765

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.092      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.765
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.357


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11509/Y (NOR2X8MTR)                                   0.054      0.206 f
  U20387/Y (INVX8MTR)                                    0.042      0.248 r
  U12015/Y (INVX10MTR)                                   0.037      0.285 f
  U11943/Y (INVX16MTR)                                   0.036      0.322 r
  U10576/Y (INVX6MTR)                                    0.033      0.354 f
  U10454/Y (AOI22X2MTR)                                  0.058      0.412 r
  U10404/Y (AOI2B1X2MTR)                                 0.143      0.555 r
  U18260/Y (NAND3X4MTR)                                  0.074      0.630 f
  U15915/Y (NOR2X4MTR)                                   0.066      0.696 r
  U15858/Y (NAND3X4MTR)                                  0.066      0.761 f
  U15026/Y (NAND2X6MTR)                                  0.073      0.834 r
  U10000/Y (CLKNAND2X4MTR)                               0.066      0.900 f
  U21059/Y (NOR4X4MTR)                                   0.126      1.026 r
  U17747/Y (NAND3X4MTR)                                  0.078      1.104 f
  U11610/Y (NAND2X2MTR)                                  0.077      1.182 r
  U14838/Y (NOR2X8MTR)                                   0.043      1.224 f
  U15464/Y (NOR2X8MTR)                                   0.057      1.282 r
  U9506/Y (CLKNAND2X4MTR)                                0.049      1.331 f
  U12066/Y (CLKNAND2X4MTR)                               0.040      1.371 r
  U14198/Y (CLKNAND2X4MTR)                               0.043      1.414 f
  U10758/Y (CLKNAND2X4MTR)                               0.046      1.460 r
  U14778/Y (CLKNAND2X4MTR)                               0.050      1.511 f
  U15349/Y (XNOR2X2MTR)                                  0.089      1.599 f
  U10948/Y (NOR2X4MTR)                                   0.069      1.669 r
  U23708/Y (NOR2BX4MTR)                                  0.080      1.748 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.748 r
  data arrival time                                                 1.748

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.109      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.748
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.357


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10838/Y (INVX16MTR)                                   0.038      0.403 f
  U21293/Y (AOI22X1MTR)                                  0.059      0.462 r
  U12048/Y (OAI2BB1X4MTR)                                0.103      0.564 r
  U20422/Y (OAI2BB1X4MTR)                                0.049      0.613 f
  U10405/Y (NOR2X4MTR)                                   0.070      0.683 r
  U10345/Y (NAND2X6MTR)                                  0.060      0.743 f
  U10647/Y (CLKNAND2X8MTR)                               0.045      0.788 r
  U16713/Y (CLKNAND2X4MTR)                               0.049      0.838 f
  U11383/Y (INVX4MTR)                                    0.032      0.870 r
  U15625/Y (NAND2X3MTR)                                  0.042      0.912 f
  U16581/Y (CLKNAND2X4MTR)                               0.048      0.960 r
  U9969/Y (NAND2X6MTR)                                   0.055      1.015 f
  U23918/Y (AOI21X8MTR)                                  0.089      1.104 r
  U23917/Y (OAI21X6MTR)                                  0.061      1.166 f
  U23916/Y (XNOR2X8MTR)                                  0.079      1.245 f
  U16397/Y (NOR2X8MTR)                                   0.067      1.312 r
  U11334/Y (INVX4MTR)                                    0.031      1.343 f
  U10750/Y (CLKNAND2X4MTR)                               0.039      1.382 r
  U11385/Y (CLKNAND2X4MTR)                               0.058      1.440 f
  U12142/Y (XNOR2X8MTR)                                  0.084      1.524 f
  U24604/Y (NOR2X2MTR)                                   0.075      1.599 r
  U23712/Y (OAI2B11X4MTR)                                0.073      1.672 f
  U23660/Y (NOR2BX4MTR)                                  0.086      1.758 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.758 f
  data arrival time                                                 1.758

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.758
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.357


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U13557/Y (NOR2X2MTR)                                   0.054      0.471 r
  U10507/Y (NOR2X2MTR)                                   0.035      0.506 f
  U15976/Y (NAND2X2MTR)                                  0.042      0.548 r
  U13420/Y (NAND2X2MTR)                                  0.048      0.596 f
  U13386/Y (NAND2X3MTR)                                  0.055      0.651 r
  U14470/Y (NAND2X3MTR)                                  0.054      0.704 f
  U9971/Y (OAI21X4MTR)                                   0.113      0.817 r
  U15780/Y (INVX2MTR)                                    0.056      0.873 f
  U19297/Y (XOR2X1MTR)                                   0.076      0.950 f
  U21467/Y (NAND2X1MTR)                                  0.047      0.996 r
  U17691/Y (OAI2B1X2MTR)                                 0.051      1.047 f
  U16541/Y (AOI21X1MTR)                                  0.082      1.129 r
  U19026/Y (NAND2X2MTR)                                  0.053      1.182 f
  U18969/Y (NOR3X1MTR)                                   0.112      1.294 r
  U10796/Y (NAND3X2MTR)                                  0.094      1.388 f
  U11792/Y (NOR2X4MTR)                                   0.065      1.453 r
  U17406/Y (NAND4X4MTR)                                  0.091      1.544 f
  U16279/Y (CLKNAND2X4MTR)                               0.064      1.608 r
  U14767/Y (CLKNAND2X4MTR)                               0.045      1.653 f
  U20734/Y (OAI2B1X4MTR)                                 0.043      1.696 r
  U29132/Y (OAI22X2MTR)                                  0.059      1.755 f
  U0_BANK_TOP/vACC_1_reg_2__20_/D (DFFRHQX4MTR)          0.000      1.755 f
  data arrival time                                                 1.755

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.755
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.357


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U17372/Y (INVX4MTR)                                    0.035      1.640 f
  U11079/Y (AOI21X8MTR)                                  0.064      1.705 r
  U26932/Y (OAI22X2MTR)                                  0.052      1.757 f
  U0_BANK_TOP/vACC_2_reg_5__1_/D (DFFRHQX4MTR)           0.000      1.757 f
  data arrival time                                                 1.757

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__1_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.757
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.357


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U13557/Y (NOR2X2MTR)                                   0.054      0.471 r
  U10507/Y (NOR2X2MTR)                                   0.035      0.506 f
  U15976/Y (NAND2X2MTR)                                  0.042      0.548 r
  U13420/Y (NAND2X2MTR)                                  0.048      0.596 f
  U13386/Y (NAND2X3MTR)                                  0.055      0.651 r
  U14470/Y (NAND2X3MTR)                                  0.054      0.704 f
  U9971/Y (OAI21X4MTR)                                   0.113      0.817 r
  U15780/Y (INVX2MTR)                                    0.056      0.873 f
  U19297/Y (XOR2X1MTR)                                   0.076      0.950 f
  U21467/Y (NAND2X1MTR)                                  0.047      0.996 r
  U17691/Y (OAI2B1X2MTR)                                 0.051      1.047 f
  U16541/Y (AOI21X1MTR)                                  0.082      1.129 r
  U19026/Y (NAND2X2MTR)                                  0.053      1.182 f
  U18969/Y (NOR3X1MTR)                                   0.112      1.294 r
  U10796/Y (NAND3X2MTR)                                  0.094      1.388 f
  U11792/Y (NOR2X4MTR)                                   0.065      1.453 r
  U17406/Y (NAND4X4MTR)                                  0.091      1.544 f
  U16279/Y (CLKNAND2X4MTR)                               0.064      1.608 r
  U14767/Y (CLKNAND2X4MTR)                               0.045      1.653 f
  U20734/Y (OAI2B1X4MTR)                                 0.043      1.696 r
  U29133/Y (OAI22X2MTR)                                  0.059      1.755 f
  U0_BANK_TOP/vACC_2_reg_2__20_/D (DFFRHQX4MTR)          0.000      1.755 f
  data arrival time                                                 1.755

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.755
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.357


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U13557/Y (NOR2X2MTR)                                   0.054      0.471 r
  U10507/Y (NOR2X2MTR)                                   0.035      0.506 f
  U15976/Y (NAND2X2MTR)                                  0.042      0.548 r
  U13420/Y (NAND2X2MTR)                                  0.048      0.596 f
  U13386/Y (NAND2X3MTR)                                  0.055      0.651 r
  U14470/Y (NAND2X3MTR)                                  0.054      0.704 f
  U9971/Y (OAI21X4MTR)                                   0.113      0.817 r
  U15780/Y (INVX2MTR)                                    0.056      0.873 f
  U19297/Y (XOR2X1MTR)                                   0.076      0.950 f
  U21467/Y (NAND2X1MTR)                                  0.047      0.996 r
  U17691/Y (OAI2B1X2MTR)                                 0.051      1.047 f
  U16541/Y (AOI21X1MTR)                                  0.082      1.129 r
  U19026/Y (NAND2X2MTR)                                  0.053      1.182 f
  U18969/Y (NOR3X1MTR)                                   0.112      1.294 r
  U10796/Y (NAND3X2MTR)                                  0.094      1.388 f
  U11792/Y (NOR2X4MTR)                                   0.065      1.453 r
  U17406/Y (NAND4X4MTR)                                  0.091      1.544 f
  U16279/Y (CLKNAND2X4MTR)                               0.064      1.608 r
  U14767/Y (CLKNAND2X4MTR)                               0.045      1.653 f
  U20734/Y (OAI2B1X4MTR)                                 0.043      1.696 r
  U29131/Y (OAI22X2MTR)                                  0.059      1.755 f
  U0_BANK_TOP/vACC_0_reg_2__20_/D (DFFRHQX4MTR)          0.000      1.755 f
  data arrival time                                                 1.755

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.755
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.357


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10838/Y (INVX16MTR)                                   0.038      0.403 f
  U21293/Y (AOI22X1MTR)                                  0.059      0.462 r
  U12048/Y (OAI2BB1X4MTR)                                0.103      0.564 r
  U20422/Y (OAI2BB1X4MTR)                                0.049      0.613 f
  U10405/Y (NOR2X4MTR)                                   0.070      0.683 r
  U10345/Y (NAND2X6MTR)                                  0.060      0.743 f
  U10647/Y (CLKNAND2X8MTR)                               0.045      0.788 r
  U16713/Y (CLKNAND2X4MTR)                               0.049      0.838 f
  U11383/Y (INVX4MTR)                                    0.032      0.870 r
  U15625/Y (NAND2X3MTR)                                  0.042      0.912 f
  U16581/Y (CLKNAND2X4MTR)                               0.048      0.960 r
  U9969/Y (NAND2X6MTR)                                   0.055      1.015 f
  U23918/Y (AOI21X8MTR)                                  0.089      1.104 r
  U23917/Y (OAI21X6MTR)                                  0.061      1.166 f
  U23916/Y (XNOR2X8MTR)                                  0.079      1.245 f
  U16397/Y (NOR2X8MTR)                                   0.067      1.312 r
  U11334/Y (INVX4MTR)                                    0.031      1.343 f
  U10750/Y (CLKNAND2X4MTR)                               0.039      1.382 r
  U11385/Y (CLKNAND2X4MTR)                               0.058      1.440 f
  U12142/Y (XNOR2X8MTR)                                  0.084      1.524 f
  U24604/Y (NOR2X2MTR)                                   0.075      1.599 r
  U23712/Y (OAI2B11X4MTR)                                0.073      1.672 f
  U23928/Y (NOR2X1MTR)                                   0.071      1.743 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.743 r
  data arrival time                                                 1.743

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.743
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.357


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U13557/Y (NOR2X2MTR)                                   0.054      0.471 r
  U10507/Y (NOR2X2MTR)                                   0.035      0.506 f
  U15976/Y (NAND2X2MTR)                                  0.042      0.548 r
  U13420/Y (NAND2X2MTR)                                  0.048      0.596 f
  U13386/Y (NAND2X3MTR)                                  0.055      0.651 r
  U14470/Y (NAND2X3MTR)                                  0.054      0.704 f
  U9971/Y (OAI21X4MTR)                                   0.113      0.817 r
  U15780/Y (INVX2MTR)                                    0.056      0.873 f
  U19297/Y (XOR2X1MTR)                                   0.076      0.950 f
  U21467/Y (NAND2X1MTR)                                  0.047      0.996 r
  U17691/Y (OAI2B1X2MTR)                                 0.051      1.047 f
  U16541/Y (AOI21X1MTR)                                  0.082      1.129 r
  U19026/Y (NAND2X2MTR)                                  0.053      1.182 f
  U18969/Y (NOR3X1MTR)                                   0.112      1.294 r
  U10796/Y (NAND3X2MTR)                                  0.094      1.388 f
  U11792/Y (NOR2X4MTR)                                   0.065      1.453 r
  U17406/Y (NAND4X4MTR)                                  0.091      1.544 f
  U16279/Y (CLKNAND2X4MTR)                               0.064      1.608 r
  U14767/Y (CLKNAND2X4MTR)                               0.045      1.653 f
  U20734/Y (OAI2B1X4MTR)                                 0.043      1.696 r
  U29130/Y (OAI22X2MTR)                                  0.059      1.755 f
  U0_BANK_TOP/vACC_3_reg_2__20_/D (DFFRHQX4MTR)          0.000      1.755 f
  data arrival time                                                 1.755

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.755
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.357


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U16163/Y (INVX8MTR)                                    0.069      0.316 r
  U11920/Y (BUFX8MTR)                                    0.077      0.392 r
  U16133/Y (NAND2X2MTR)                                  0.039      0.431 f
  U18528/Y (OAI2BB1X2MTR)                                0.038      0.469 r
  U20809/Y (NAND3BX4MTR)                                 0.072      0.541 r
  U20851/Y (OAI2BB1X4MTR)                                0.099      0.640 r
  U14581/Y (NAND2X2MTR)                                  0.087      0.727 f
  U13250/Y (OAI21X3MTR)                                  0.126      0.853 r
  U13823/Y (INVX1MTR)                                    0.052      0.905 f
  U21361/Y (OAI21X1MTR)                                  0.068      0.974 r
  U14324/Y (AOI21X1MTR)                                  0.052      1.026 f
  U17713/Y (XOR2X1MTR)                                   0.081      1.107 r
  U19087/Y (OAI211X2MTR)                                 0.105      1.212 f
  U16458/Y (NOR2X1MTR)                                   0.089      1.301 r
  U12125/Y (NAND4X4MTR)                                  0.088      1.390 f
  U12152/Y (NOR2X4MTR)                                   0.064      1.453 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.547 f
  U23868/Y (CLKNAND2X4MTR)                               0.055      1.602 r
  U9221/Y (NOR2X2MTR)                                    0.047      1.649 f
  U17376/Y (NAND2X2MTR)                                  0.039      1.688 r
  U23658/Y (OAI211X2MTR)                                 0.065      1.753 f
  U0_BANK_TOP/vACC_1_reg_4__19_/D (DFFRHQX4MTR)          0.000      1.753 f
  data arrival time                                                 1.753

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.753
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.356


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U16163/Y (INVX8MTR)                                    0.069      0.316 r
  U11920/Y (BUFX8MTR)                                    0.077      0.392 r
  U16133/Y (NAND2X2MTR)                                  0.039      0.431 f
  U18528/Y (OAI2BB1X2MTR)                                0.038      0.469 r
  U20809/Y (NAND3BX4MTR)                                 0.072      0.541 r
  U20851/Y (OAI2BB1X4MTR)                                0.099      0.640 r
  U14581/Y (NAND2X2MTR)                                  0.087      0.727 f
  U13250/Y (OAI21X3MTR)                                  0.126      0.853 r
  U13823/Y (INVX1MTR)                                    0.052      0.905 f
  U21361/Y (OAI21X1MTR)                                  0.068      0.974 r
  U14324/Y (AOI21X1MTR)                                  0.052      1.026 f
  U17713/Y (XOR2X1MTR)                                   0.081      1.107 r
  U19087/Y (OAI211X2MTR)                                 0.105      1.212 f
  U16458/Y (NOR2X1MTR)                                   0.089      1.301 r
  U12125/Y (NAND4X4MTR)                                  0.088      1.390 f
  U12152/Y (NOR2X4MTR)                                   0.064      1.453 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.547 f
  U23868/Y (CLKNAND2X4MTR)                               0.055      1.602 r
  U9221/Y (NOR2X2MTR)                                    0.047      1.649 f
  U17380/Y (NAND2X2MTR)                                  0.039      1.688 r
  U18715/Y (OAI211X2MTR)                                 0.064      1.753 f
  U0_BANK_TOP/vACC_3_reg_4__19_/D (DFFRHQX4MTR)          0.000      1.753 f
  data arrival time                                                 1.753

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.753
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.356


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U9193/Y (AOI2BB1X4MTR)                                 0.098      1.703 r
  U20898/Y (OAI22X2MTR)                                  0.051      1.754 f
  U0_BANK_TOP/vACC_1_reg_5__0_/D (DFFRHQX4MTR)           0.000      1.754 f
  data arrival time                                                 1.754

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.754
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.356


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U11559/Y (NOR2X4MTR)                                   0.077      1.320 r
  U23459/Y (NAND4X4MTR)                                  0.079      1.399 f
  U13017/Y (NOR2X4MTR)                                   0.063      1.462 r
  U16351/Y (NAND4X4MTR)                                  0.093      1.555 f
  U15397/Y (NAND2X2MTR)                                  0.066      1.621 r
  U11098/Y (CLKNAND2X4MTR)                               0.044      1.665 f
  U23985/Y (CLKNAND2X4MTR)                               0.043      1.709 r
  U29697/Y (OAI21X2MTR)                                  0.050      1.758 f
  U0_BANK_TOP/vACC_0_reg_7__16_/D (DFFRHQX4MTR)          0.000      1.758 f
  data arrival time                                                 1.758

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.758
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.356


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U11559/Y (NOR2X4MTR)                                   0.077      1.320 r
  U23459/Y (NAND4X4MTR)                                  0.079      1.399 f
  U13017/Y (NOR2X4MTR)                                   0.063      1.462 r
  U16351/Y (NAND4X4MTR)                                  0.093      1.555 f
  U15397/Y (NAND2X2MTR)                                  0.066      1.621 r
  U11098/Y (CLKNAND2X4MTR)                               0.044      1.665 f
  U23985/Y (CLKNAND2X4MTR)                               0.043      1.709 r
  U29764/Y (OAI21X2MTR)                                  0.050      1.758 f
  U0_BANK_TOP/vACC_2_reg_7__16_/D (DFFRHQX4MTR)          0.000      1.758 f
  data arrival time                                                 1.758

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.758
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.356


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U9193/Y (AOI2BB1X4MTR)                                 0.098      1.703 r
  U20897/Y (OAI22X2MTR)                                  0.051      1.754 f
  U0_BANK_TOP/vACC_0_reg_5__0_/D (DFFRHQX4MTR)           0.000      1.754 f
  data arrival time                                                 1.754

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.754
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.356


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U11559/Y (NOR2X4MTR)                                   0.077      1.320 r
  U23459/Y (NAND4X4MTR)                                  0.079      1.399 f
  U13017/Y (NOR2X4MTR)                                   0.063      1.462 r
  U16351/Y (NAND4X4MTR)                                  0.093      1.555 f
  U15397/Y (NAND2X2MTR)                                  0.066      1.621 r
  U11098/Y (CLKNAND2X4MTR)                               0.044      1.665 f
  U23985/Y (CLKNAND2X4MTR)                               0.043      1.709 r
  U29696/Y (OAI21X2MTR)                                  0.050      1.758 f
  U0_BANK_TOP/vACC_3_reg_7__16_/D (DFFRHQX4MTR)          0.000      1.758 f
  data arrival time                                                 1.758

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.758
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.356


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U9193/Y (AOI2BB1X4MTR)                                 0.098      1.703 r
  U20899/Y (OAI22X2MTR)                                  0.051      1.754 f
  U0_BANK_TOP/vACC_2_reg_5__0_/D (DFFRHQX4MTR)           0.000      1.754 f
  data arrival time                                                 1.754

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.754
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.356


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U20618/Y (MXI2X12MTR)                                  0.089      0.273 r
  U11075/Y (CLKNAND2X16MTR)                              0.071      0.344 f
  U11074/Y (INVX16MTR)                                   0.044      0.388 r
  U10606/Y (CLKNAND2X8MTR)                               0.046      0.434 f
  U15239/Y (INVX12MTR)                                   0.046      0.480 r
  U10532/Y (BUFX10MTR)                                   0.074      0.554 r
  U23785/Y (OAI2BB1X4MTR)                                0.045      0.598 f
  U23766/Y (CLKNAND2X4MTR)                               0.046      0.644 r
  U11132/Y (NOR2X8MTR)                                   0.029      0.673 f
  U20285/Y (AOI21X8MTR)                                  0.094      0.767 r
  U10304/Y (INVX10MTR)                                   0.055      0.822 f
  U10207/Y (NAND2X6MTR)                                  0.044      0.866 r
  U10010/Y (NAND2X2MTR)                                  0.091      0.957 f
  U12099/Y (CLKNAND2X12MTR)                              0.066      1.023 r
  U23424/Y (AOI21X8MTR)                                  0.049      1.072 f
  U23827/Y (XNOR2X8MTR)                                  0.075      1.147 f
  U10651/Y (NOR2X8MTR)                                   0.077      1.225 r
  U12068/Y (NOR2X12MTR)                                  0.037      1.261 f
  U10886/Y (INVX4MTR)                                    0.037      1.299 r
  U16354/Y (CLKNAND2X4MTR)                               0.045      1.344 f
  U10887/Y (CLKNAND2X4MTR)                               0.036      1.380 r
  U13659/Y (XNOR2X2MTR)                                  0.074      1.453 r
  U24347/Y (NAND2X2MTR)                                  0.070      1.523 f
  U15351/Y (NOR2X3MTR)                                   0.077      1.600 r
  U20397/Y (OAI211X4MTR)                                 0.070      1.670 f
  U20329/Y (NOR2BX4MTR)                                  0.086      1.756 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.756 f
  data arrival time                                                 1.756

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.756
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.356


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11724/Y (AOI21X2MTR)                                  0.132      1.686 r
  U26933/Y (OAI22X2MTR)                                  0.067      1.753 f
  U0_BANK_TOP/vACC_2_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.753 f
  data arrival time                                                 1.753

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.103      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.753
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.356


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11724/Y (AOI21X2MTR)                                  0.132      1.686 r
  U26930/Y (OAI22X2MTR)                                  0.067      1.753 f
  U0_BANK_TOP/vACC_1_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.753 f
  data arrival time                                                 1.753

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.103      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.753
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.356


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11724/Y (AOI21X2MTR)                                  0.132      1.686 r
  U26936/Y (OAI22X2MTR)                                  0.067      1.753 f
  U0_BANK_TOP/vACC_0_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.753 f
  data arrival time                                                 1.753

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.103      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.753
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.356


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11724/Y (AOI21X2MTR)                                  0.132      1.686 r
  U26940/Y (OAI22X2MTR)                                  0.067      1.753 f
  U0_BANK_TOP/vACC_3_reg_5__6_/D (DFFRHQX4MTR)           0.000      1.753 f
  data arrival time                                                 1.753

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__6_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.103      1.397
  data required time                                                1.397
  --------------------------------------------------------------------------
  data required time                                                1.397
  data arrival time                                                -1.753
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.356


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11510/Y (CLKNAND2X12MTR)                              0.069      0.221 f
  U11504/Y (INVX12MTR)                                   0.044      0.266 r
  U11547/Y (INVX24MTR)                                   0.034      0.300 f
  U10596/Y (INVX6MTR)                                    0.039      0.338 r
  U10458/Y (AOI22X1MTR)                                  0.086      0.424 f
  U11299/Y (OAI2BB1X4MTR)                                0.099      0.523 f
  U10348/Y (INVX2MTR)                                    0.053      0.576 r
  U11723/Y (NOR2X8MTR)                                   0.032      0.608 f
  U12135/Y (CLKNAND2X8MTR)                               0.039      0.648 r
  U20261/Y (CLKNAND2X16MTR)                              0.074      0.722 f
  U11367/Y (CLKNAND2X12MTR)                              0.058      0.780 r
  U10067/Y (INVX8MTR)                                    0.035      0.815 f
  U9896/Y (NOR2X2MTR)                                    0.092      0.907 r
  U11456/Y (XNOR2X2MTR)                                  0.129      1.036 r
  U12391/Y (XNOR2X4MTR)                                  0.097      1.132 f
  U20433/Y (OAI21X6MTR)                                  0.107      1.239 r
  U19081/Y (CLKNAND2X4MTR)                               0.061      1.300 f
  U20641/Y (AOI22X4MTR)                                  0.097      1.397 r
  U20446/Y (AOI2BB1X8MTR)                                0.127      1.524 r
  U23884/Y (OAI21X2MTR)                                  0.076      1.600 f
  U18777/Y (XNOR2X1MTR)                                  0.073      1.674 f
  U22837/Y (NOR2X1MTR)                                   0.060      1.733 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.733 r
  data arrival time                                                 1.733

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.733
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.356


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U11559/Y (NOR2X4MTR)                                   0.077      1.320 r
  U23459/Y (NAND4X4MTR)                                  0.079      1.399 f
  U13017/Y (NOR2X4MTR)                                   0.063      1.462 r
  U16351/Y (NAND4X4MTR)                                  0.093      1.555 f
  U16322/Y (CLKNAND2X4MTR)                               0.063      1.618 r
  U16306/Y (NAND2X3MTR)                                  0.046      1.665 f
  U17416/Y (CLKNAND2X4MTR)                               0.044      1.708 r
  U20820/Y (OAI22X2MTR)                                  0.045      1.754 f
  U0_BANK_TOP/vACC_0_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.754 f
  data arrival time                                                 1.754

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.754
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.356


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U21575/Y (MXI2X6MTR)                                   0.058      1.664 f
  U16227/Y (NAND2X2MTR)                                  0.047      1.710 r
  U18704/Y (NAND2X2MTR)                                  0.037      1.748 f
  U0_BANK_TOP/vACC_2_reg_5__16_/D (DFFRQX4MTR)           0.000      1.748 f
  data arrival time                                                 1.748

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__16_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.107      1.393
  data required time                                                1.393
  --------------------------------------------------------------------------
  data required time                                                1.393
  data arrival time                                                -1.748
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.355


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U11559/Y (NOR2X4MTR)                                   0.077      1.320 r
  U23459/Y (NAND4X4MTR)                                  0.079      1.399 f
  U13017/Y (NOR2X4MTR)                                   0.063      1.462 r
  U16351/Y (NAND4X4MTR)                                  0.093      1.555 f
  U16322/Y (CLKNAND2X4MTR)                               0.063      1.618 r
  U16306/Y (NAND2X3MTR)                                  0.046      1.665 f
  U17416/Y (CLKNAND2X4MTR)                               0.044      1.708 r
  U18741/Y (OAI22X2MTR)                                  0.045      1.754 f
  U0_BANK_TOP/vACC_2_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.754 f
  data arrival time                                                 1.754

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.754
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.355


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U11559/Y (NOR2X4MTR)                                   0.077      1.320 r
  U23459/Y (NAND4X4MTR)                                  0.079      1.399 f
  U13017/Y (NOR2X4MTR)                                   0.063      1.462 r
  U16351/Y (NAND4X4MTR)                                  0.093      1.555 f
  U16322/Y (CLKNAND2X4MTR)                               0.063      1.618 r
  U16306/Y (NAND2X3MTR)                                  0.046      1.665 f
  U17416/Y (CLKNAND2X4MTR)                               0.044      1.708 r
  U20822/Y (OAI22X2MTR)                                  0.045      1.754 f
  U0_BANK_TOP/vACC_3_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.754 f
  data arrival time                                                 1.754

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.754
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.355


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U21575/Y (MXI2X6MTR)                                   0.058      1.664 f
  U17355/Y (NAND2X2MTR)                                  0.047      1.710 r
  U29536/Y (NAND2X2MTR)                                  0.037      1.748 f
  U0_BANK_TOP/vACC_3_reg_5__16_/D (DFFRQX4MTR)           0.000      1.748 f
  data arrival time                                                 1.748

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__16_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.108      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.748
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.355


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U11559/Y (NOR2X4MTR)                                   0.077      1.320 r
  U23459/Y (NAND4X4MTR)                                  0.079      1.399 f
  U13017/Y (NOR2X4MTR)                                   0.063      1.462 r
  U16351/Y (NAND4X4MTR)                                  0.093      1.555 f
  U15397/Y (NAND2X2MTR)                                  0.066      1.621 r
  U11098/Y (CLKNAND2X4MTR)                               0.044      1.665 f
  U23985/Y (CLKNAND2X4MTR)                               0.043      1.709 r
  U29694/Y (OAI21X2MTR)                                  0.050      1.758 f
  U0_BANK_TOP/vACC_1_reg_7__16_/D (DFFRHQX4MTR)          0.000      1.758 f
  data arrival time                                                 1.758

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.758
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.355


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U11559/Y (NOR2X4MTR)                                   0.077      1.320 r
  U23459/Y (NAND4X4MTR)                                  0.079      1.399 f
  U13017/Y (NOR2X4MTR)                                   0.063      1.462 r
  U16351/Y (NAND4X4MTR)                                  0.093      1.555 f
  U16322/Y (CLKNAND2X4MTR)                               0.063      1.618 r
  U16306/Y (NAND2X3MTR)                                  0.046      1.665 f
  U17416/Y (CLKNAND2X4MTR)                               0.044      1.708 r
  U20821/Y (OAI22X2MTR)                                  0.045      1.754 f
  U0_BANK_TOP/vACC_1_reg_7__20_/D (DFFRHQX4MTR)          0.000      1.754 f
  data arrival time                                                 1.754

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.754
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.355


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11725/Y (NAND2X6MTR)                                  0.050      1.604 r
  U13651/Y (INVX8MTR)                                    0.033      1.637 f
  U14762/Y (CLKNAND2X4MTR)                               0.048      1.685 r
  U29505/Y (OAI21X2MTR)                                  0.055      1.740 f
  U0_BANK_TOP/vACC_0_reg_5__11_/D (DFFRHQX2MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.355


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U13557/Y (NOR2X2MTR)                                   0.054      0.471 r
  U10507/Y (NOR2X2MTR)                                   0.035      0.506 f
  U15976/Y (NAND2X2MTR)                                  0.042      0.548 r
  U13420/Y (NAND2X2MTR)                                  0.048      0.596 f
  U13386/Y (NAND2X3MTR)                                  0.055      0.651 r
  U14470/Y (NAND2X3MTR)                                  0.054      0.704 f
  U9971/Y (OAI21X4MTR)                                   0.113      0.817 r
  U15780/Y (INVX2MTR)                                    0.056      0.873 f
  U19297/Y (XOR2X1MTR)                                   0.076      0.950 f
  U21467/Y (NAND2X1MTR)                                  0.047      0.996 r
  U17691/Y (OAI2B1X2MTR)                                 0.051      1.047 f
  U16541/Y (AOI21X1MTR)                                  0.082      1.129 r
  U19026/Y (NAND2X2MTR)                                  0.053      1.182 f
  U18969/Y (NOR3X1MTR)                                   0.112      1.294 r
  U10796/Y (NAND3X2MTR)                                  0.094      1.388 f
  U11792/Y (NOR2X4MTR)                                   0.065      1.453 r
  U17406/Y (NAND4X4MTR)                                  0.091      1.544 f
  U16279/Y (CLKNAND2X4MTR)                               0.064      1.608 r
  U16262/Y (NOR2X4MTR)                                   0.039      1.647 f
  U16255/Y (NAND2X2MTR)                                  0.039      1.685 r
  U29124/Y (OAI211X2MTR)                                 0.064      1.750 f
  U0_BANK_TOP/vACC_3_reg_2__19_/D (DFFRHQX4MTR)          0.000      1.750 f
  data arrival time                                                 1.750

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.750
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.355


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U21575/Y (MXI2X6MTR)                                   0.058      1.664 f
  U17361/Y (NAND2X2MTR)                                  0.047      1.710 r
  U29538/Y (NAND2X2MTR)                                  0.036      1.747 f
  U0_BANK_TOP/vACC_0_reg_5__16_/D (DFFRQX4MTR)           0.000      1.747 f
  data arrival time                                                 1.747

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__16_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.108      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.747
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.354


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10838/Y (INVX16MTR)                                   0.038      0.403 f
  U21293/Y (AOI22X1MTR)                                  0.059      0.462 r
  U12048/Y (OAI2BB1X4MTR)                                0.103      0.564 r
  U20422/Y (OAI2BB1X4MTR)                                0.049      0.613 f
  U10405/Y (NOR2X4MTR)                                   0.070      0.683 r
  U10345/Y (NAND2X6MTR)                                  0.060      0.743 f
  U10647/Y (CLKNAND2X8MTR)                               0.045      0.788 r
  U10240/Y (CLKNAND2X4MTR)                               0.049      0.837 f
  U11388/Y (INVX4MTR)                                    0.033      0.871 r
  U16619/Y (CLKNAND2X4MTR)                               0.039      0.910 f
  U15605/Y (CLKNAND2X4MTR)                               0.050      0.960 r
  U11387/Y (CLKNAND2X8MTR)                               0.054      1.014 f
  U12047/Y (AOI21X8MTR)                                  0.073      1.087 r
  U20284/Y (XNOR2X8MTR)                                  0.081      1.167 r
  U19020/Y (NOR2X8MTR)                                   0.042      1.210 f
  U11651/Y (INVX8MTR)                                    0.039      1.249 r
  U15434/Y (CLKNAND2X4MTR)                               0.052      1.301 f
  U23885/Y (CLKNAND2X4MTR)                               0.042      1.343 r
  U16314/Y (CLKNAND2X4MTR)                               0.044      1.387 f
  U12982/Y (INVX3MTR)                                    0.049      1.436 r
  U23887/Y (XNOR2X8MTR)                                  0.062      1.498 f
  U10761/Y (NOR3X4MTR)                                   0.086      1.584 r
  U23788/Y (OAI2B11X4MTR)                                0.086      1.670 f
  U22550/Y (NOR2X1MTR)                                   0.064      1.734 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX4MTR)
                                                         0.000      1.734 r
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.354


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11509/Y (NOR2X8MTR)                                   0.054      0.206 f
  U20387/Y (INVX8MTR)                                    0.042      0.248 r
  U12015/Y (INVX10MTR)                                   0.037      0.285 f
  U11943/Y (INVX16MTR)                                   0.036      0.322 r
  U10576/Y (INVX6MTR)                                    0.033      0.354 f
  U10454/Y (AOI22X2MTR)                                  0.058      0.412 r
  U10404/Y (AOI2B1X2MTR)                                 0.143      0.555 r
  U18260/Y (NAND3X4MTR)                                  0.074      0.630 f
  U15915/Y (NOR2X4MTR)                                   0.066      0.696 r
  U15074/Y (NAND2X2MTR)                                  0.059      0.755 f
  U10961/Y (INVX4MTR)                                    0.049      0.804 r
  U17936/Y (OAI21X6MTR)                                  0.050      0.854 f
  U15718/Y (INVX2MTR)                                    0.046      0.900 r
  U13097/Y (CLKNAND2X4MTR)                               0.052      0.952 f
  U23473/Y (AOI21X4MTR)                                  0.103      1.055 r
  U9535/Y (INVX2MTR)                                     0.050      1.104 f
  U12138/Y (AOI21X4MTR)                                  0.073      1.178 r
  U11450/Y (OAI21X4MTR)                                  0.058      1.235 f
  U24507/Y (XNOR2X2MTR)                                  0.080      1.315 f
  U23683/Y (NOR2X4MTR)                                   0.080      1.395 r
  U17497/Y (INVX2MTR)                                    0.038      1.433 f
  U16347/Y (NAND2X2MTR)                                  0.052      1.484 r
  U23888/Y (AND4X4MTR)                                   0.124      1.609 r
  U23886/Y (NAND3X4MTR)                                  0.055      1.664 f
  U16221/Y (NOR2X3MTR)                                   0.064      1.728 r
  U29137/Y (NOR2X2MTR)                                   0.033      1.762 f
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.762 f
  data arrival time                                                 1.762

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.092      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.762
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.354


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U13557/Y (NOR2X2MTR)                                   0.054      0.471 r
  U10507/Y (NOR2X2MTR)                                   0.035      0.506 f
  U15976/Y (NAND2X2MTR)                                  0.042      0.548 r
  U13420/Y (NAND2X2MTR)                                  0.048      0.596 f
  U13386/Y (NAND2X3MTR)                                  0.055      0.651 r
  U14470/Y (NAND2X3MTR)                                  0.054      0.704 f
  U9971/Y (OAI21X4MTR)                                   0.113      0.817 r
  U15780/Y (INVX2MTR)                                    0.056      0.873 f
  U19297/Y (XOR2X1MTR)                                   0.076      0.950 f
  U21467/Y (NAND2X1MTR)                                  0.047      0.996 r
  U17691/Y (OAI2B1X2MTR)                                 0.051      1.047 f
  U16541/Y (AOI21X1MTR)                                  0.082      1.129 r
  U19026/Y (NAND2X2MTR)                                  0.053      1.182 f
  U18969/Y (NOR3X1MTR)                                   0.112      1.294 r
  U10796/Y (NAND3X2MTR)                                  0.094      1.388 f
  U11792/Y (NOR2X4MTR)                                   0.065      1.453 r
  U17406/Y (NAND4X4MTR)                                  0.091      1.544 f
  U16279/Y (CLKNAND2X4MTR)                               0.064      1.608 r
  U16262/Y (NOR2X4MTR)                                   0.039      1.647 f
  U20733/Y (NAND2X2MTR)                                  0.039      1.685 r
  U29125/Y (OAI211X2MTR)                                 0.065      1.750 f
  U0_BANK_TOP/vACC_1_reg_2__19_/D (DFFRHQX4MTR)          0.000      1.750 f
  data arrival time                                                 1.750

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.750
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.354


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U11559/Y (NOR2X4MTR)                                   0.077      1.320 r
  U23459/Y (NAND4X4MTR)                                  0.079      1.399 f
  U13017/Y (NOR2X4MTR)                                   0.063      1.462 r
  U16351/Y (NAND4X4MTR)                                  0.093      1.555 f
  U16322/Y (CLKNAND2X4MTR)                               0.063      1.618 r
  U16290/Y (NOR2X4MTR)                                   0.043      1.662 f
  U11103/Y (CLKNAND2X4MTR)                               0.038      1.699 r
  U11104/Y (OAI2B11X4MTR)                                0.054      1.754 f
  U0_BANK_TOP/vACC_3_reg_7__19_/D (DFFRHQX4MTR)          0.000      1.754 f
  data arrival time                                                 1.754

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.754
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.354


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U20618/Y (MXI2X12MTR)                                  0.089      0.273 r
  U11075/Y (CLKNAND2X16MTR)                              0.071      0.344 f
  U11074/Y (INVX16MTR)                                   0.044      0.388 r
  U10606/Y (CLKNAND2X8MTR)                               0.046      0.434 f
  U15239/Y (INVX12MTR)                                   0.046      0.480 r
  U10532/Y (BUFX10MTR)                                   0.074      0.554 r
  U23785/Y (OAI2BB1X4MTR)                                0.045      0.598 f
  U23766/Y (CLKNAND2X4MTR)                               0.046      0.644 r
  U11132/Y (NOR2X8MTR)                                   0.029      0.673 f
  U20285/Y (AOI21X8MTR)                                  0.094      0.767 r
  U10304/Y (INVX10MTR)                                   0.055      0.822 f
  U10207/Y (NAND2X6MTR)                                  0.044      0.866 r
  U10010/Y (NAND2X2MTR)                                  0.091      0.957 f
  U12099/Y (CLKNAND2X12MTR)                              0.066      1.023 r
  U23424/Y (AOI21X8MTR)                                  0.049      1.072 f
  U23827/Y (XNOR2X8MTR)                                  0.075      1.147 f
  U10651/Y (NOR2X8MTR)                                   0.077      1.225 r
  U12068/Y (NOR2X12MTR)                                  0.037      1.261 f
  U10886/Y (INVX4MTR)                                    0.037      1.299 r
  U16354/Y (CLKNAND2X4MTR)                               0.045      1.344 f
  U10887/Y (CLKNAND2X4MTR)                               0.036      1.380 r
  U13659/Y (XNOR2X2MTR)                                  0.074      1.453 r
  U24347/Y (NAND2X2MTR)                                  0.070      1.523 f
  U15351/Y (NOR2X3MTR)                                   0.077      1.600 r
  U20397/Y (OAI211X4MTR)                                 0.070      1.670 f
  U16220/Y (NOR2X2MTR)                                   0.070      1.740 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.740 r
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.113      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.353


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11509/Y (NOR2X8MTR)                                   0.054      0.206 f
  U20387/Y (INVX8MTR)                                    0.042      0.248 r
  U12015/Y (INVX10MTR)                                   0.037      0.285 f
  U11943/Y (INVX16MTR)                                   0.036      0.322 r
  U10576/Y (INVX6MTR)                                    0.033      0.354 f
  U10454/Y (AOI22X2MTR)                                  0.058      0.412 r
  U10404/Y (AOI2B1X2MTR)                                 0.143      0.555 r
  U18260/Y (NAND3X4MTR)                                  0.074      0.630 f
  U15915/Y (NOR2X4MTR)                                   0.066      0.696 r
  U15074/Y (NAND2X2MTR)                                  0.059      0.755 f
  U10961/Y (INVX4MTR)                                    0.049      0.804 r
  U15779/Y (OAI21X3MTR)                                  0.056      0.860 f
  U9985/Y (NOR2X2MTR)                                    0.094      0.955 r
  U22393/Y (AOI2BB1X4MTR)                                0.113      1.068 r
  U16611/Y (INVX2MTR)                                    0.040      1.108 f
  U12376/Y (CLKNAND2X4MTR)                               0.037      1.145 r
  U14877/Y (NAND2X2MTR)                                  0.042      1.187 f
  U15541/Y (NAND2X2MTR)                                  0.036      1.223 r
  U14841/Y (OAI2B1X2MTR)                                 0.043      1.266 f
  U15459/Y (INVX2MTR)                                    0.048      1.314 r
  U11058/Y (NAND2X6MTR)                                  0.050      1.364 f
  U16321/Y (INVX4MTR)                                    0.039      1.403 r
  U17423/Y (NAND2X6MTR)                                  0.045      1.448 f
  U11331/Y (CLKNAND2X8MTR)                               0.041      1.489 r
  U12178/Y (MXI2X4MTR)                                   0.073      1.562 r
  U23666/Y (NAND4X4MTR)                                  0.100      1.661 f
  U23633/Y (NOR2X4MTR)                                   0.067      1.728 r
  U29763/Y (NOR2X2MTR)                                   0.033      1.761 f
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.761 f
  data arrival time                                                 1.761

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.092      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.761
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.353


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 r
  U17332/Y (INVX8MTR)                                    0.027      0.143 f
  U20045/Y (CLKNAND2X12MTR)                              0.034      0.177 r
  U17265/Y (CLKNAND2X12MTR)                              0.052      0.228 f
  U12888/Y (INVX3MTR)                                    0.055      0.283 r
  U15273/Y (NOR2X3MTR)                                   0.053      0.336 f
  U23373/Y (AO22X4MTR)                                   0.146      0.482 f
  U18346/Y (CLKOR2X4MTR)                                 0.086      0.568 f
  U10170/Y (NOR2X4MTR)                                   0.099      0.667 r
  U12639/Y (INVX3MTR)                                    0.042      0.710 f
  U12218/Y (OAI21X4MTR)                                  0.105      0.814 r
  U20305/Y (XNOR2X8MTR)                                  0.105      0.919 r
  U20697/Y (XNOR2X8MTR)                                  0.102      1.022 r
  U15652/Y (INVX3MTR)                                    0.040      1.062 f
  U11285/Y (CLKNAND2X4MTR)                               0.034      1.096 r
  U15561/Y (NAND2X3MTR)                                  0.037      1.133 f
  U11284/Y (CLKNAND2X4MTR)                               0.045      1.178 r
  U20360/Y (XNOR2X8MTR)                                  0.076      1.254 r
  U20359/Y (XNOR2X8MTR)                                  0.100      1.355 r
  U12137/Y (CLKNAND2X8MTR)                               0.075      1.430 f
  U23975/Y (AOI21X8MTR)                                  0.075      1.505 r
  U20337/Y (OAI21X8MTR)                                  0.062      1.567 f
  U20513/Y (XNOR2X1MTR)                                  0.106      1.673 f
  U22540/Y (NOR2X1MTR)                                   0.061      1.733 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX4MTR)
                                                         0.000      1.733 r
  data arrival time                                                 1.733

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.733
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.353


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10838/Y (INVX16MTR)                                   0.038      0.403 f
  U21787/Y (AOI22X1MTR)                                  0.055      0.457 r
  U24043/Y (OAI2BB1X2MTR)                                0.104      0.561 r
  U10325/Y (NAND4X2MTR)                                  0.100      0.661 f
  U20283/Y (AOI2BB1X8MTR)                                0.132      0.794 f
  U13223/Y (INVX14MTR)                                   0.043      0.837 r
  U13806/Y (NAND3X4MTR)                                  0.057      0.894 f
  U22149/Y (NOR2X2MTR)                                   0.094      0.988 r
  U10803/Y (NAND3X4MTR)                                  0.074      1.062 f
  U9538/Y (AND2X6MTR)                                    0.091      1.153 f
  U9407/Y (INVX2MTR)                                     0.086      1.239 r
  U14277/Y (NOR2X6MTR)                                   0.063      1.302 f
  U10837/Y (NOR2X8MTR)                                   0.067      1.369 r
  U12287/Y (OAI21X3MTR)                                  0.064      1.433 f
  U10840/Y (AOI21X6MTR)                                  0.079      1.512 r
  U16319/Y (OAI21X2MTR)                                  0.070      1.582 f
  U10708/Y (NAND2BX2MTR)                                 0.100      1.681 f
  U17390/Y (NOR2X2MTR)                                   0.054      1.735 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX4MTR)
                                                         0.000      1.735 r
  data arrival time                                                 1.735

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.735
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.353


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10650/Y (INVX8MTR)                                    0.032      0.397 f
  U24031/Y (AOI22X2MTR)                                  0.056      0.453 r
  U17067/Y (OAI2BB1X2MTR)                                0.109      0.561 r
  U21997/Y (AND4X4MTR)                                   0.121      0.682 r
  U12133/Y (NAND3X8MTR)                                  0.067      0.749 f
  U11896/Y (CLKNAND2X8MTR)                               0.055      0.805 r
  U11897/Y (NAND4X4MTR)                                  0.093      0.897 f
  U9882/Y (AOI21X4MTR)                                   0.119      1.017 r
  U11567/Y (CLKNAND2X8MTR)                               0.074      1.090 f
  U17576/Y (INVX4MTR)                                    0.042      1.133 r
  U23493/Y (OAI21X6MTR)                                  0.047      1.179 f
  U23952/Y (XNOR2X8MTR)                                  0.082      1.261 f
  U12179/Y (NOR2X12MTR)                                  0.070      1.330 r
  U11338/Y (INVX8MTR)                                    0.030      1.361 f
  U11396/Y (CLKNAND2X8MTR)                               0.032      1.393 r
  U11617/Y (NAND2X6MTR)                                  0.045      1.439 f
  U11616/Y (INVX4MTR)                                    0.035      1.474 r
  U11330/Y (CLKNAND2X4MTR)                               0.031      1.505 f
  U14165/Y (AOI21X2MTR)                                  0.076      1.581 r
  U24610/Y (NAND4X4MTR)                                  0.083      1.664 f
  U11333/Y (NOR2X4MTR)                                   0.068      1.732 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.732 r
  data arrival time                                                 1.732

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.732
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.353


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11509/Y (NOR2X8MTR)                                   0.054      0.206 f
  U20387/Y (INVX8MTR)                                    0.042      0.248 r
  U12015/Y (INVX10MTR)                                   0.037      0.285 f
  U11943/Y (INVX16MTR)                                   0.036      0.322 r
  U10576/Y (INVX6MTR)                                    0.033      0.354 f
  U10454/Y (AOI22X2MTR)                                  0.058      0.412 r
  U10404/Y (AOI2B1X2MTR)                                 0.143      0.555 r
  U18260/Y (NAND3X4MTR)                                  0.074      0.630 f
  U15915/Y (NOR2X4MTR)                                   0.066      0.696 r
  U15074/Y (NAND2X2MTR)                                  0.059      0.755 f
  U10961/Y (INVX4MTR)                                    0.049      0.804 r
  U15779/Y (OAI21X3MTR)                                  0.056      0.860 f
  U17777/Y (NAND2BX4MTR)                                 0.095      0.955 f
  U10957/Y (NOR2X4MTR)                                   0.050      1.005 r
  U16545/Y (NAND4X4MTR)                                  0.084      1.089 f
  U15556/Y (CLKNAND2X8MTR)                               0.079      1.168 r
  U15505/Y (NOR2X8MTR)                                   0.051      1.219 f
  U16398/Y (NAND2BX8MTR)                                 0.087      1.306 f
  U15453/Y (CLKNAND2X4MTR)                               0.043      1.348 r
  U10731/Y (NAND2X6MTR)                                  0.040      1.388 f
  U14784/Y (CLKNAND2X4MTR)                               0.043      1.431 r
  U11476/Y (CLKNAND2X8MTR)                               0.052      1.483 f
  U11391/Y (CLKNAND2X4MTR)                               0.038      1.521 r
  U16247/Y (CLKNAND2X4MTR)                               0.041      1.562 f
  U23930/Y (OAI2B11X4MTR)                                0.087      1.649 r
  U24599/Y (NOR2BX4MTR)                                  0.096      1.745 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.745 r
  data arrival time                                                 1.745

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.108      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.745
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.353


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U11559/Y (NOR2X4MTR)                                   0.077      1.320 r
  U23459/Y (NAND4X4MTR)                                  0.079      1.399 f
  U13017/Y (NOR2X4MTR)                                   0.063      1.462 r
  U16351/Y (NAND4X4MTR)                                  0.093      1.555 f
  U16322/Y (CLKNAND2X4MTR)                               0.063      1.618 r
  U16290/Y (NOR2X4MTR)                                   0.043      1.662 f
  U11077/Y (AOI21X4MTR)                                  0.070      1.732 r
  U17396/Y (INVX2MTR)                                    0.030      1.762 f
  U0_BANK_TOP/vACC_2_reg_7__19_/D (DFFRHQX4MTR)          0.000      1.762 f
  data arrival time                                                 1.762

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.091      1.409
  data required time                                                1.409
  --------------------------------------------------------------------------
  data required time                                                1.409
  data arrival time                                                -1.762
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.353


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U13557/Y (NOR2X2MTR)                                   0.054      0.471 r
  U10507/Y (NOR2X2MTR)                                   0.035      0.506 f
  U15976/Y (NAND2X2MTR)                                  0.042      0.548 r
  U13420/Y (NAND2X2MTR)                                  0.048      0.596 f
  U13386/Y (NAND2X3MTR)                                  0.055      0.651 r
  U14470/Y (NAND2X3MTR)                                  0.054      0.704 f
  U9971/Y (OAI21X4MTR)                                   0.113      0.817 r
  U15780/Y (INVX2MTR)                                    0.056      0.873 f
  U19297/Y (XOR2X1MTR)                                   0.076      0.950 f
  U21467/Y (NAND2X1MTR)                                  0.047      0.996 r
  U17691/Y (OAI2B1X2MTR)                                 0.051      1.047 f
  U16541/Y (AOI21X1MTR)                                  0.082      1.129 r
  U19026/Y (NAND2X2MTR)                                  0.053      1.182 f
  U18969/Y (NOR3X1MTR)                                   0.112      1.294 r
  U10796/Y (NAND3X2MTR)                                  0.094      1.388 f
  U11792/Y (NOR2X4MTR)                                   0.065      1.453 r
  U17406/Y (NAND4X4MTR)                                  0.091      1.544 f
  U16279/Y (CLKNAND2X4MTR)                               0.064      1.608 r
  U16262/Y (NOR2X4MTR)                                   0.039      1.647 f
  U16246/Y (NAND2X2MTR)                                  0.039      1.685 r
  U29126/Y (OAI211X2MTR)                                 0.064      1.749 f
  U0_BANK_TOP/vACC_2_reg_2__19_/D (DFFRHQX4MTR)          0.000      1.749 f
  data arrival time                                                 1.749

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.749
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.353


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U16163/Y (INVX8MTR)                                    0.069      0.316 r
  U11920/Y (BUFX8MTR)                                    0.077      0.392 r
  U16133/Y (NAND2X2MTR)                                  0.039      0.431 f
  U18528/Y (OAI2BB1X2MTR)                                0.038      0.469 r
  U20809/Y (NAND3BX4MTR)                                 0.072      0.541 r
  U20851/Y (OAI2BB1X4MTR)                                0.099      0.640 r
  U14581/Y (NAND2X2MTR)                                  0.087      0.727 f
  U13250/Y (OAI21X3MTR)                                  0.126      0.853 r
  U13823/Y (INVX1MTR)                                    0.052      0.905 f
  U21361/Y (OAI21X1MTR)                                  0.068      0.974 r
  U14324/Y (AOI21X1MTR)                                  0.052      1.026 f
  U17713/Y (XOR2X1MTR)                                   0.081      1.107 r
  U19087/Y (OAI211X2MTR)                                 0.105      1.212 f
  U16458/Y (NOR2X1MTR)                                   0.089      1.301 r
  U12125/Y (NAND4X4MTR)                                  0.088      1.390 f
  U12152/Y (NOR2X4MTR)                                   0.064      1.453 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.547 f
  U26797/Y (NAND2X2MTR)                                  0.058      1.605 r
  U18765/Y (NAND2X2MTR)                                  0.053      1.658 f
  U11796/Y (CLKNAND2X4MTR)                               0.047      1.705 r
  U26799/Y (OAI21X2MTR)                                  0.050      1.755 f
  U0_BANK_TOP/vACC_1_reg_4__16_/D (DFFRHQX4MTR)          0.000      1.755 f
  data arrival time                                                 1.755

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.755
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.353


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U16163/Y (INVX8MTR)                                    0.069      0.316 r
  U11920/Y (BUFX8MTR)                                    0.077      0.392 r
  U16133/Y (NAND2X2MTR)                                  0.039      0.431 f
  U18528/Y (OAI2BB1X2MTR)                                0.038      0.469 r
  U20809/Y (NAND3BX4MTR)                                 0.072      0.541 r
  U20851/Y (OAI2BB1X4MTR)                                0.099      0.640 r
  U14581/Y (NAND2X2MTR)                                  0.087      0.727 f
  U13250/Y (OAI21X3MTR)                                  0.126      0.853 r
  U13823/Y (INVX1MTR)                                    0.052      0.905 f
  U21361/Y (OAI21X1MTR)                                  0.068      0.974 r
  U14324/Y (AOI21X1MTR)                                  0.052      1.026 f
  U17713/Y (XOR2X1MTR)                                   0.081      1.107 r
  U19087/Y (OAI211X2MTR)                                 0.105      1.212 f
  U16458/Y (NOR2X1MTR)                                   0.089      1.301 r
  U12125/Y (NAND4X4MTR)                                  0.088      1.390 f
  U12152/Y (NOR2X4MTR)                                   0.064      1.453 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.547 f
  U26797/Y (NAND2X2MTR)                                  0.058      1.605 r
  U18765/Y (NAND2X2MTR)                                  0.053      1.658 f
  U11796/Y (CLKNAND2X4MTR)                               0.047      1.705 r
  U15345/Y (OAI21X2MTR)                                  0.050      1.755 f
  U0_BANK_TOP/vACC_0_reg_4__16_/D (DFFRHQX4MTR)          0.000      1.755 f
  data arrival time                                                 1.755

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.755
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.353


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U16163/Y (INVX8MTR)                                    0.069      0.316 r
  U11920/Y (BUFX8MTR)                                    0.077      0.392 r
  U16133/Y (NAND2X2MTR)                                  0.039      0.431 f
  U18528/Y (OAI2BB1X2MTR)                                0.038      0.469 r
  U20809/Y (NAND3BX4MTR)                                 0.072      0.541 r
  U20851/Y (OAI2BB1X4MTR)                                0.099      0.640 r
  U14581/Y (NAND2X2MTR)                                  0.087      0.727 f
  U13250/Y (OAI21X3MTR)                                  0.126      0.853 r
  U13823/Y (INVX1MTR)                                    0.052      0.905 f
  U21361/Y (OAI21X1MTR)                                  0.068      0.974 r
  U14324/Y (AOI21X1MTR)                                  0.052      1.026 f
  U17713/Y (XOR2X1MTR)                                   0.081      1.107 r
  U19087/Y (OAI211X2MTR)                                 0.105      1.212 f
  U16458/Y (NOR2X1MTR)                                   0.089      1.301 r
  U12125/Y (NAND4X4MTR)                                  0.088      1.390 f
  U12152/Y (NOR2X4MTR)                                   0.064      1.453 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.547 f
  U26797/Y (NAND2X2MTR)                                  0.058      1.605 r
  U18765/Y (NAND2X2MTR)                                  0.053      1.658 f
  U11796/Y (CLKNAND2X4MTR)                               0.047      1.705 r
  U26798/Y (OAI21X2MTR)                                  0.050      1.755 f
  U0_BANK_TOP/vACC_2_reg_4__16_/D (DFFRHQX4MTR)          0.000      1.755 f
  data arrival time                                                 1.755

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.755
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.352


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10650/Y (INVX8MTR)                                    0.032      0.397 f
  U24031/Y (AOI22X2MTR)                                  0.056      0.453 r
  U17067/Y (OAI2BB1X2MTR)                                0.109      0.561 r
  U21997/Y (AND4X4MTR)                                   0.121      0.682 r
  U12133/Y (NAND3X8MTR)                                  0.067      0.749 f
  U11896/Y (CLKNAND2X8MTR)                               0.055      0.805 r
  U11897/Y (NAND4X4MTR)                                  0.093      0.897 f
  U9882/Y (AOI21X4MTR)                                   0.119      1.017 r
  U11567/Y (CLKNAND2X8MTR)                               0.074      1.090 f
  U17576/Y (INVX4MTR)                                    0.042      1.133 r
  U23493/Y (OAI21X6MTR)                                  0.047      1.179 f
  U23952/Y (XNOR2X8MTR)                                  0.082      1.261 f
  U12179/Y (NOR2X12MTR)                                  0.070      1.330 r
  U11338/Y (INVX8MTR)                                    0.030      1.361 f
  U11396/Y (CLKNAND2X8MTR)                               0.032      1.393 r
  U11617/Y (NAND2X6MTR)                                  0.045      1.439 f
  U11616/Y (INVX4MTR)                                    0.035      1.474 r
  U11330/Y (CLKNAND2X4MTR)                               0.031      1.505 f
  U14165/Y (AOI21X2MTR)                                  0.076      1.581 r
  U24610/Y (NAND4X4MTR)                                  0.083      1.664 f
  U22767/Y (NOR2X1MTR)                                   0.067      1.731 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX4MTR)
                                                         0.000      1.731 r
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.352


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U16163/Y (INVX8MTR)                                    0.069      0.316 r
  U11920/Y (BUFX8MTR)                                    0.077      0.392 r
  U16133/Y (NAND2X2MTR)                                  0.039      0.431 f
  U18528/Y (OAI2BB1X2MTR)                                0.038      0.469 r
  U20809/Y (NAND3BX4MTR)                                 0.072      0.541 r
  U20851/Y (OAI2BB1X4MTR)                                0.099      0.640 r
  U14581/Y (NAND2X2MTR)                                  0.087      0.727 f
  U13250/Y (OAI21X3MTR)                                  0.126      0.853 r
  U13823/Y (INVX1MTR)                                    0.052      0.905 f
  U21361/Y (OAI21X1MTR)                                  0.068      0.974 r
  U14324/Y (AOI21X1MTR)                                  0.052      1.026 f
  U17713/Y (XOR2X1MTR)                                   0.081      1.107 r
  U19087/Y (OAI211X2MTR)                                 0.105      1.212 f
  U16458/Y (NOR2X1MTR)                                   0.089      1.301 r
  U12125/Y (NAND4X4MTR)                                  0.088      1.390 f
  U12152/Y (NOR2X4MTR)                                   0.064      1.453 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.547 f
  U26797/Y (NAND2X2MTR)                                  0.058      1.605 r
  U18765/Y (NAND2X2MTR)                                  0.053      1.658 f
  U11796/Y (CLKNAND2X4MTR)                               0.047      1.705 r
  U15344/Y (OAI21X2MTR)                                  0.050      1.755 f
  U0_BANK_TOP/vACC_3_reg_4__16_/D (DFFRHQX4MTR)          0.000      1.755 f
  data arrival time                                                 1.755

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.755
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.352


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10838/Y (INVX16MTR)                                   0.038      0.403 f
  U21293/Y (AOI22X1MTR)                                  0.059      0.462 r
  U12048/Y (OAI2BB1X4MTR)                                0.103      0.564 r
  U20422/Y (OAI2BB1X4MTR)                                0.049      0.613 f
  U10405/Y (NOR2X4MTR)                                   0.070      0.683 r
  U10345/Y (NAND2X6MTR)                                  0.060      0.743 f
  U10649/Y (CLKNAND2X8MTR)                               0.051      0.794 r
  U10648/Y (NAND2X6MTR)                                  0.041      0.835 f
  U11648/Y (OR2X4MTR)                                    0.091      0.926 f
  U11753/Y (CLKNAND2X8MTR)                               0.042      0.968 r
  U12099/Y (CLKNAND2X12MTR)                              0.044      1.012 f
  U23425/Y (AOI21X8MTR)                                  0.095      1.107 r
  U20660/Y (OAI21X6MTR)                                  0.061      1.168 f
  U23702/Y (XNOR2X8MTR)                                  0.079      1.247 f
  U11728/Y (NOR2X8MTR)                                   0.068      1.315 r
  U23778/Y (NAND2BX4MTR)                                 0.073      1.389 f
  U11507/Y (NAND2X6MTR)                                  0.049      1.438 r
  U20656/Y (XNOR2X8MTR)                                  0.084      1.522 r
  U14765/Y (INVX3MTR)                                    0.038      1.560 f
  U11775/Y (NOR2X4MTR)                                   0.051      1.611 r
  U15339/Y (NAND3X4MTR)                                  0.059      1.670 f
  U14760/Y (NOR2X1MTR)                                   0.060      1.730 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.730 r
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.352


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11509/Y (NOR2X8MTR)                                   0.054      0.206 f
  U20387/Y (INVX8MTR)                                    0.042      0.248 r
  U12015/Y (INVX10MTR)                                   0.037      0.285 f
  U11943/Y (INVX16MTR)                                   0.036      0.322 r
  U10576/Y (INVX6MTR)                                    0.033      0.354 f
  U10454/Y (AOI22X2MTR)                                  0.058      0.412 r
  U10404/Y (AOI2B1X2MTR)                                 0.143      0.555 r
  U18260/Y (NAND3X4MTR)                                  0.074      0.630 f
  U15915/Y (NOR2X4MTR)                                   0.066      0.696 r
  U15074/Y (NAND2X2MTR)                                  0.059      0.755 f
  U10961/Y (INVX4MTR)                                    0.049      0.804 r
  U15779/Y (OAI21X3MTR)                                  0.056      0.860 f
  U9985/Y (NOR2X2MTR)                                    0.094      0.955 r
  U22393/Y (AOI2BB1X4MTR)                                0.113      1.068 r
  U16611/Y (INVX2MTR)                                    0.040      1.108 f
  U12376/Y (CLKNAND2X4MTR)                               0.037      1.145 r
  U14877/Y (NAND2X2MTR)                                  0.042      1.187 f
  U15541/Y (NAND2X2MTR)                                  0.036      1.223 r
  U14841/Y (OAI2B1X2MTR)                                 0.043      1.266 f
  U15459/Y (INVX2MTR)                                    0.048      1.314 r
  U11058/Y (NAND2X6MTR)                                  0.050      1.364 f
  U16321/Y (INVX4MTR)                                    0.039      1.403 r
  U17423/Y (NAND2X6MTR)                                  0.045      1.448 f
  U11331/Y (CLKNAND2X8MTR)                               0.041      1.489 r
  U12178/Y (MXI2X4MTR)                                   0.073      1.562 r
  U23666/Y (NAND4X4MTR)                                  0.100      1.661 f
  U22766/Y (NOR2X1MTR)                                   0.067      1.729 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.729 r
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.352


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11831/Y (INVX6MTR)                                    0.047      0.291 f
  U10474/Y (INVX4MTR)                                    0.057      0.347 r
  U14710/Y (NAND2BX4MTR)                                 0.077      0.424 r
  U14588/Y (NAND4X4MTR)                                  0.075      0.500 f
  U13395/Y (NAND2X2MTR)                                  0.065      0.565 r
  U15893/Y (NAND2X6MTR)                                  0.057      0.621 f
  U13913/Y (NOR2X6MTR)                                   0.082      0.703 r
  U14451/Y (NOR2X3MTR)                                   0.043      0.746 f
  U9964/Y (NOR2X6MTR)                                    0.079      0.825 r
  U20738/Y (OAI2B1X8MTR)                                 0.049      0.874 f
  U11585/Y (CLKNAND2X4MTR)                               0.048      0.922 r
  U11859/Y (NAND2X6MTR)                                  0.053      0.975 f
  U11861/Y (AOI21X2MTR)                                  0.087      1.063 r
  U11087/Y (XNOR2X2MTR)                                  0.082      1.145 r
  U18934/Y (AOI22X2MTR)                                  0.081      1.226 f
  U17507/Y (OAI21X2MTR)                                  0.062      1.288 r
  U17461/Y (INVX2MTR)                                    0.051      1.339 f
  U17434/Y (NAND3X4MTR)                                  0.054      1.393 r
  U10979/Y (NOR2X8MTR)                                   0.035      1.427 f
  U18746/Y (CLKNAND2X12MTR)                              0.040      1.467 r
  U11725/Y (NAND2X6MTR)                                  0.049      1.516 f
  U13651/Y (INVX8MTR)                                    0.041      1.557 r
  U16226/Y (NAND2X6MTR)                                  0.048      1.605 f
  U17351/Y (OAI21X2MTR)                                  0.071      1.676 r
  U0_BANK_TOP/vACC_3_reg_5__9_/D (DFFRQX4MTR)            0.000      1.676 r
  data arrival time                                                 1.676

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__9_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.676
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.352


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11831/Y (INVX6MTR)                                    0.047      0.291 f
  U10474/Y (INVX4MTR)                                    0.057      0.347 r
  U14710/Y (NAND2BX4MTR)                                 0.077      0.424 r
  U14588/Y (NAND4X4MTR)                                  0.075      0.500 f
  U13395/Y (NAND2X2MTR)                                  0.065      0.565 r
  U15893/Y (NAND2X6MTR)                                  0.057      0.621 f
  U13913/Y (NOR2X6MTR)                                   0.082      0.703 r
  U14451/Y (NOR2X3MTR)                                   0.043      0.746 f
  U9964/Y (NOR2X6MTR)                                    0.079      0.825 r
  U20738/Y (OAI2B1X8MTR)                                 0.049      0.874 f
  U11585/Y (CLKNAND2X4MTR)                               0.048      0.922 r
  U11859/Y (NAND2X6MTR)                                  0.053      0.975 f
  U11861/Y (AOI21X2MTR)                                  0.087      1.063 r
  U11087/Y (XNOR2X2MTR)                                  0.082      1.145 r
  U18934/Y (AOI22X2MTR)                                  0.081      1.226 f
  U17507/Y (OAI21X2MTR)                                  0.062      1.288 r
  U17461/Y (INVX2MTR)                                    0.051      1.339 f
  U17434/Y (NAND3X4MTR)                                  0.054      1.393 r
  U10979/Y (NOR2X8MTR)                                   0.035      1.427 f
  U18746/Y (CLKNAND2X12MTR)                              0.040      1.467 r
  U11725/Y (NAND2X6MTR)                                  0.049      1.516 f
  U13651/Y (INVX8MTR)                                    0.041      1.557 r
  U16226/Y (NAND2X6MTR)                                  0.048      1.605 f
  U20911/Y (OAI21X2MTR)                                  0.071      1.676 r
  U0_BANK_TOP/vACC_3_reg_5__13_/D (DFFRQX4MTR)           0.000      1.676 r
  data arrival time                                                 1.676

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__13_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.676
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.352


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11831/Y (INVX6MTR)                                    0.047      0.291 f
  U10474/Y (INVX4MTR)                                    0.057      0.347 r
  U14710/Y (NAND2BX4MTR)                                 0.077      0.424 r
  U14588/Y (NAND4X4MTR)                                  0.075      0.500 f
  U13395/Y (NAND2X2MTR)                                  0.065      0.565 r
  U15893/Y (NAND2X6MTR)                                  0.057      0.621 f
  U13913/Y (NOR2X6MTR)                                   0.082      0.703 r
  U14451/Y (NOR2X3MTR)                                   0.043      0.746 f
  U9964/Y (NOR2X6MTR)                                    0.079      0.825 r
  U20738/Y (OAI2B1X8MTR)                                 0.049      0.874 f
  U11585/Y (CLKNAND2X4MTR)                               0.048      0.922 r
  U11859/Y (NAND2X6MTR)                                  0.053      0.975 f
  U11861/Y (AOI21X2MTR)                                  0.087      1.063 r
  U11087/Y (XNOR2X2MTR)                                  0.082      1.145 r
  U18934/Y (AOI22X2MTR)                                  0.081      1.226 f
  U17507/Y (OAI21X2MTR)                                  0.062      1.288 r
  U17461/Y (INVX2MTR)                                    0.051      1.339 f
  U17434/Y (NAND3X4MTR)                                  0.054      1.393 r
  U10979/Y (NOR2X8MTR)                                   0.035      1.427 f
  U18746/Y (CLKNAND2X12MTR)                              0.040      1.467 r
  U11725/Y (NAND2X6MTR)                                  0.049      1.516 f
  U13651/Y (INVX8MTR)                                    0.041      1.557 r
  U16226/Y (NAND2X6MTR)                                  0.048      1.605 f
  U17350/Y (OAI21X2MTR)                                  0.071      1.676 r
  U0_BANK_TOP/vACC_3_reg_5__10_/D (DFFRQX4MTR)           0.000      1.676 r
  data arrival time                                                 1.676

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__10_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.676
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.352


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U16163/Y (INVX8MTR)                                    0.069      0.316 r
  U11920/Y (BUFX8MTR)                                    0.077      0.392 r
  U16133/Y (NAND2X2MTR)                                  0.039      0.431 f
  U18528/Y (OAI2BB1X2MTR)                                0.038      0.469 r
  U20809/Y (NAND3BX4MTR)                                 0.072      0.541 r
  U20851/Y (OAI2BB1X4MTR)                                0.099      0.640 r
  U14581/Y (NAND2X2MTR)                                  0.087      0.727 f
  U13250/Y (OAI21X3MTR)                                  0.126      0.853 r
  U13823/Y (INVX1MTR)                                    0.052      0.905 f
  U21361/Y (OAI21X1MTR)                                  0.068      0.974 r
  U14324/Y (AOI21X1MTR)                                  0.052      1.026 f
  U17713/Y (XOR2X1MTR)                                   0.081      1.107 r
  U19087/Y (OAI211X2MTR)                                 0.105      1.212 f
  U16458/Y (NOR2X1MTR)                                   0.089      1.301 r
  U12125/Y (NAND4X4MTR)                                  0.088      1.390 f
  U12152/Y (NOR2X4MTR)                                   0.064      1.453 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.547 f
  U23868/Y (CLKNAND2X4MTR)                               0.055      1.602 r
  U29447/Y (OAI2BB1X4MTR)                                0.102      1.703 r
  U29448/Y (OAI22X2MTR)                                  0.046      1.749 f
  U0_BANK_TOP/vACC_1_reg_4__20_/D (DFFRHQX4MTR)          0.000      1.749 f
  data arrival time                                                 1.749

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.749
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.351


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10838/Y (INVX16MTR)                                   0.038      0.403 f
  U21293/Y (AOI22X1MTR)                                  0.059      0.462 r
  U12048/Y (OAI2BB1X4MTR)                                0.103      0.564 r
  U20422/Y (OAI2BB1X4MTR)                                0.049      0.613 f
  U10405/Y (NOR2X4MTR)                                   0.070      0.683 r
  U10345/Y (NAND2X6MTR)                                  0.060      0.743 f
  U10647/Y (CLKNAND2X8MTR)                               0.045      0.788 r
  U10240/Y (CLKNAND2X4MTR)                               0.049      0.837 f
  U11388/Y (INVX4MTR)                                    0.033      0.871 r
  U16619/Y (CLKNAND2X4MTR)                               0.039      0.910 f
  U15605/Y (CLKNAND2X4MTR)                               0.050      0.960 r
  U11387/Y (CLKNAND2X8MTR)                               0.054      1.014 f
  U12047/Y (AOI21X8MTR)                                  0.073      1.087 r
  U20284/Y (XNOR2X8MTR)                                  0.081      1.167 r
  U19020/Y (NOR2X8MTR)                                   0.042      1.210 f
  U11651/Y (INVX8MTR)                                    0.039      1.249 r
  U15434/Y (CLKNAND2X4MTR)                               0.052      1.301 f
  U23885/Y (CLKNAND2X4MTR)                               0.042      1.343 r
  U16314/Y (CLKNAND2X4MTR)                               0.044      1.387 f
  U23541/Y (CLKNAND2X4MTR)                               0.039      1.427 r
  U21063/Y (NAND2X6MTR)                                  0.043      1.470 f
  U12964/Y (NAND2X2MTR)                                  0.044      1.514 r
  U11713/Y (CLKNAND2X4MTR)                               0.045      1.559 f
  U23788/Y (OAI2B11X4MTR)                                0.085      1.644 r
  U23787/Y (NOR2BX4MTR)                                  0.092      1.736 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX4MTR)
                                                         0.000      1.736 r
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.351


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U16163/Y (INVX8MTR)                                    0.069      0.316 r
  U11920/Y (BUFX8MTR)                                    0.077      0.392 r
  U16133/Y (NAND2X2MTR)                                  0.039      0.431 f
  U18528/Y (OAI2BB1X2MTR)                                0.038      0.469 r
  U20809/Y (NAND3BX4MTR)                                 0.072      0.541 r
  U20851/Y (OAI2BB1X4MTR)                                0.099      0.640 r
  U14581/Y (NAND2X2MTR)                                  0.087      0.727 f
  U13250/Y (OAI21X3MTR)                                  0.126      0.853 r
  U13823/Y (INVX1MTR)                                    0.052      0.905 f
  U21361/Y (OAI21X1MTR)                                  0.068      0.974 r
  U14324/Y (AOI21X1MTR)                                  0.052      1.026 f
  U17713/Y (XOR2X1MTR)                                   0.081      1.107 r
  U19087/Y (OAI211X2MTR)                                 0.105      1.212 f
  U16458/Y (NOR2X1MTR)                                   0.089      1.301 r
  U12125/Y (NAND4X4MTR)                                  0.088      1.390 f
  U12152/Y (NOR2X4MTR)                                   0.064      1.453 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.547 f
  U23868/Y (CLKNAND2X4MTR)                               0.055      1.602 r
  U29447/Y (OAI2BB1X4MTR)                                0.102      1.703 r
  U29449/Y (OAI22X2MTR)                                  0.046      1.749 f
  U0_BANK_TOP/vACC_0_reg_4__20_/D (DFFRHQX4MTR)          0.000      1.749 f
  data arrival time                                                 1.749

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.749
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.351


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U16163/Y (INVX8MTR)                                    0.069      0.316 r
  U11920/Y (BUFX8MTR)                                    0.077      0.392 r
  U16133/Y (NAND2X2MTR)                                  0.039      0.431 f
  U18528/Y (OAI2BB1X2MTR)                                0.038      0.469 r
  U20809/Y (NAND3BX4MTR)                                 0.072      0.541 r
  U20851/Y (OAI2BB1X4MTR)                                0.099      0.640 r
  U14581/Y (NAND2X2MTR)                                  0.087      0.727 f
  U13250/Y (OAI21X3MTR)                                  0.126      0.853 r
  U13823/Y (INVX1MTR)                                    0.052      0.905 f
  U21361/Y (OAI21X1MTR)                                  0.068      0.974 r
  U14324/Y (AOI21X1MTR)                                  0.052      1.026 f
  U17713/Y (XOR2X1MTR)                                   0.081      1.107 r
  U19087/Y (OAI211X2MTR)                                 0.105      1.212 f
  U16458/Y (NOR2X1MTR)                                   0.089      1.301 r
  U12125/Y (NAND4X4MTR)                                  0.088      1.390 f
  U12152/Y (NOR2X4MTR)                                   0.064      1.453 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.547 f
  U23868/Y (CLKNAND2X4MTR)                               0.055      1.602 r
  U29447/Y (OAI2BB1X4MTR)                                0.102      1.703 r
  U29451/Y (OAI22X2MTR)                                  0.046      1.749 f
  U0_BANK_TOP/vACC_2_reg_4__20_/D (DFFRHQX4MTR)          0.000      1.749 f
  data arrival time                                                 1.749

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.749
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.351


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10838/Y (INVX16MTR)                                   0.038      0.403 f
  U21232/Y (AOI22X1MTR)                                  0.059      0.462 r
  U23696/Y (OAI2BB1X4MTR)                                0.103      0.564 r
  U11355/Y (CLKNAND2X4MTR)                               0.045      0.609 f
  U21036/Y (NOR2X4MTR)                                   0.068      0.677 r
  U11213/Y (AOI21X6MTR)                                  0.068      0.744 f
  U20288/Y (INVX12MTR)                                   0.056      0.800 r
  U9949/Y (CLKNAND2X4MTR)                                0.052      0.852 f
  U9869/Y (NOR2X2MTR)                                    0.093      0.945 r
  U14325/Y (INVX2MTR)                                    0.052      0.997 f
  U15618/Y (NAND2X2MTR)                                  0.043      1.040 r
  U15590/Y (NAND2X2MTR)                                  0.044      1.083 f
  U16506/Y (XNOR2X2MTR)                                  0.069      1.152 f
  U12336/Y (NAND2X2MTR)                                  0.057      1.210 r
  U9441/Y (CLKNAND2X4MTR)                                0.063      1.272 f
  U13022/Y (AOI21X8MTR)                                  0.076      1.348 r
  U10819/Y (NOR2X8MTR)                                   0.038      1.387 f
  U14221/Y (XNOR2X2MTR)                                  0.098      1.484 f
  U15389/Y (INVX2MTR)                                    0.043      1.527 r
  U16301/Y (NAND2X2MTR)                                  0.050      1.577 f
  U12975/Y (NOR2X4MTR)                                   0.062      1.639 r
  U10889/Y (CLKNAND2X4MTR)                               0.043      1.682 f
  U22539/Y (NOR2X1MTR)                                   0.051      1.733 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX4MTR)
                                                         0.000      1.733 r
  data arrival time                                                 1.733

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.733
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.351


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20788/Y (INVX8MTR)                                    0.045      1.435 r
  U26782/Y (CLKNAND2X4MTR)                               0.049      1.484 f
  U23374/Y (INVX4MTR)                                    0.040      1.525 r
  U11999/Y (INVX2MTR)                                    0.059      1.583 f
  U29641/Y (OAI222X2MTR)                                 0.073      1.656 r
  U0_BANK_TOP/vACC_0_reg_6__13_/D (DFFRQX2MTR)           0.000      1.656 r
  data arrival time                                                 1.656

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__13_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.195      1.305
  data required time                                                1.305
  --------------------------------------------------------------------------
  data required time                                                1.305
  data arrival time                                                -1.656
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.351


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U16163/Y (INVX8MTR)                                    0.069      0.316 r
  U11920/Y (BUFX8MTR)                                    0.077      0.392 r
  U16133/Y (NAND2X2MTR)                                  0.039      0.431 f
  U18528/Y (OAI2BB1X2MTR)                                0.038      0.469 r
  U20809/Y (NAND3BX4MTR)                                 0.072      0.541 r
  U20851/Y (OAI2BB1X4MTR)                                0.099      0.640 r
  U14581/Y (NAND2X2MTR)                                  0.087      0.727 f
  U13250/Y (OAI21X3MTR)                                  0.126      0.853 r
  U13823/Y (INVX1MTR)                                    0.052      0.905 f
  U21361/Y (OAI21X1MTR)                                  0.068      0.974 r
  U14324/Y (AOI21X1MTR)                                  0.052      1.026 f
  U17713/Y (XOR2X1MTR)                                   0.081      1.107 r
  U19087/Y (OAI211X2MTR)                                 0.105      1.212 f
  U16458/Y (NOR2X1MTR)                                   0.089      1.301 r
  U12125/Y (NAND4X4MTR)                                  0.088      1.390 f
  U12152/Y (NOR2X4MTR)                                   0.064      1.453 r
  U23837/Y (NAND4X4MTR)                                  0.093      1.547 f
  U23868/Y (CLKNAND2X4MTR)                               0.055      1.602 r
  U29447/Y (OAI2BB1X4MTR)                                0.102      1.703 r
  U29450/Y (OAI22X2MTR)                                  0.046      1.749 f
  U0_BANK_TOP/vACC_3_reg_4__20_/D (DFFRHQX4MTR)          0.000      1.749 f
  data arrival time                                                 1.749

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.749
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.351


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10838/Y (INVX16MTR)                                   0.038      0.403 f
  U21232/Y (AOI22X1MTR)                                  0.059      0.462 r
  U23696/Y (OAI2BB1X4MTR)                                0.103      0.564 r
  U11355/Y (CLKNAND2X4MTR)                               0.045      0.609 f
  U21036/Y (NOR2X4MTR)                                   0.068      0.677 r
  U11213/Y (AOI21X6MTR)                                  0.068      0.744 f
  U20288/Y (INVX12MTR)                                   0.056      0.800 r
  U10655/Y (NAND2X6MTR)                                  0.048      0.849 f
  U10705/Y (NOR2X4MTR)                                   0.066      0.914 r
  U16644/Y (NAND2BX4MTR)                                 0.054      0.968 f
  U17743/Y (NOR4X4MTR)                                   0.079      1.047 r
  U11256/Y (AOI21X8MTR)                                  0.070      1.117 f
  U16510/Y (INVX4MTR)                                    0.056      1.173 r
  U9418/Y (BUFX5MTR)                                     0.094      1.268 r
  U16396/Y (NOR2X8MTR)                                   0.039      1.307 f
  U18892/Y (NAND2BX8MTR)                                 0.082      1.388 f
  U15418/Y (CLKNAND2X4MTR)                               0.045      1.433 r
  U16320/Y (NAND2X2MTR)                                  0.044      1.477 f
  U17426/Y (AOI21X2MTR)                                  0.085      1.563 r
  U24608/Y (NAND4X4MTR)                                  0.094      1.657 f
  U11584/Y (NOR2X4MTR)                                   0.068      1.725 r
  U29445/Y (NOR2X2MTR)                                   0.033      1.759 f
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.759 f
  data arrival time                                                 1.759

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.092      1.408
  data required time                                                1.408
  --------------------------------------------------------------------------
  data required time                                                1.408
  data arrival time                                                -1.759
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.351


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10838/Y (INVX16MTR)                                   0.038      0.403 f
  U21232/Y (AOI22X1MTR)                                  0.059      0.462 r
  U23696/Y (OAI2BB1X4MTR)                                0.103      0.564 r
  U11355/Y (CLKNAND2X4MTR)                               0.045      0.609 f
  U21036/Y (NOR2X4MTR)                                   0.068      0.677 r
  U11213/Y (AOI21X6MTR)                                  0.068      0.744 f
  U20288/Y (INVX12MTR)                                   0.056      0.800 r
  U9949/Y (CLKNAND2X4MTR)                                0.052      0.852 f
  U9869/Y (NOR2X2MTR)                                    0.093      0.945 r
  U14325/Y (INVX2MTR)                                    0.052      0.997 f
  U15618/Y (NAND2X2MTR)                                  0.043      1.040 r
  U15590/Y (NAND2X2MTR)                                  0.044      1.083 f
  U16506/Y (XNOR2X2MTR)                                  0.069      1.152 f
  U12336/Y (NAND2X2MTR)                                  0.057      1.210 r
  U9441/Y (CLKNAND2X4MTR)                                0.063      1.272 f
  U13022/Y (AOI21X8MTR)                                  0.076      1.348 r
  U10819/Y (NOR2X8MTR)                                   0.038      1.387 f
  U14221/Y (XNOR2X2MTR)                                  0.098      1.484 f
  U15389/Y (INVX2MTR)                                    0.043      1.527 r
  U16301/Y (NAND2X2MTR)                                  0.050      1.577 f
  U12975/Y (NOR2X4MTR)                                   0.062      1.639 r
  U10889/Y (CLKNAND2X4MTR)                               0.043      1.682 f
  U22508/Y (NOR2X1MTR)                                   0.051      1.733 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.733 r
  data arrival time                                                 1.733

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.733
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.350


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11313/Y (INVX8MTR)                                    0.031      0.352 r
  U11008/Y (INVX8MTR)                                    0.023      0.375 f
  U20377/Y (AOI22X4MTR)                                  0.049      0.424 r
  U23507/Y (OAI2BB1X4MTR)                                0.099      0.524 r
  U23806/Y (CLKNAND2X4MTR)                               0.044      0.567 f
  U12123/Y (INVX6MTR)                                    0.042      0.609 r
  U20353/Y (NAND3X12MTR)                                 0.076      0.685 f
  U20343/Y (CLKNAND2X16MTR)                              0.068      0.753 r
  U10812/Y (NAND2X6MTR)                                  0.068      0.821 f
  U11273/Y (NAND2X6MTR)                                  0.055      0.876 r
  U20469/Y (XNOR2X8MTR)                                  0.097      0.973 r
  U11646/Y (XOR2X8MTR)                                   0.097      1.070 r
  U20495/Y (XNOR2X8MTR)                                  0.100      1.171 r
  U10627/Y (NAND2X6MTR)                                  0.066      1.236 f
  U20414/Y (OAI211X4MTR)                                 0.046      1.282 r
  U20493/Y (AOI22X4MTR)                                  0.074      1.356 f
  U20507/Y (AOI2BB1X8MTR)                                0.126      1.482 f
  U20505/Y (OAI21X8MTR)                                  0.080      1.562 r
  U23444/Y (XNOR2X1MTR)                                  0.121      1.683 r
  U22856/Y (NOR2X1MTR)                                   0.053      1.736 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.350


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10838/Y (INVX16MTR)                                   0.038      0.403 f
  U11195/Y (AOI22X4MTR)                                  0.055      0.458 r
  U11666/Y (OAI2BB1X4MTR)                                0.103      0.561 r
  U10646/Y (NAND3X6MTR)                                  0.058      0.618 f
  U12166/Y (NOR2X8MTR)                                   0.060      0.678 r
  U20285/Y (AOI21X8MTR)                                  0.063      0.741 f
  U10304/Y (INVX10MTR)                                   0.055      0.796 r
  U10208/Y (NAND2X6MTR)                                  0.043      0.839 f
  U15671/Y (INVX3MTR)                                    0.034      0.873 r
  U11390/Y (CLKNAND2X4MTR)                               0.038      0.911 f
  U16603/Y (CLKNAND2X4MTR)                               0.045      0.956 r
  U12065/Y (CLKNAND2X8MTR)                               0.055      1.011 f
  U20273/Y (AOI21X8MTR)                                  0.099      1.110 r
  U20705/Y (OAI21X6MTR)                                  0.061      1.171 f
  U23940/Y (XNOR2X8MTR)                                  0.076      1.248 f
  U15460/Y (NOR2X8MTR)                                   0.067      1.315 r
  U11447/Y (INVX4MTR)                                    0.031      1.346 f
  U16355/Y (CLKNAND2X4MTR)                               0.035      1.382 r
  U9274/Y (NAND2X2MTR)                                   0.065      1.446 f
  U10740/Y (XNOR2X8MTR)                                  0.088      1.534 f
  U14766/Y (NOR2X3MTR)                                   0.064      1.598 r
  U23930/Y (OAI2B11X4MTR)                                0.069      1.668 f
  U29703/Y (NOR2X2MTR)                                   0.069      1.736 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.736 r
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.113      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.350


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20788/Y (INVX8MTR)                                    0.045      1.435 r
  U16265/Y (CLKNAND2X4MTR)                               0.049      1.484 f
  U16240/Y (BUFX4MTR)                                    0.097      1.581 f
  U29638/Y (OAI222X2MTR)                                 0.067      1.648 r
  U0_BANK_TOP/vACC_1_reg_6__13_/D (DFFRQX4MTR)           0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__13_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.201      1.299
  data required time                                                1.299
  --------------------------------------------------------------------------
  data required time                                                1.299
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.349


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10838/Y (INVX16MTR)                                   0.038      0.403 f
  U21232/Y (AOI22X1MTR)                                  0.059      0.462 r
  U23696/Y (OAI2BB1X4MTR)                                0.103      0.564 r
  U11355/Y (CLKNAND2X4MTR)                               0.045      0.609 f
  U21036/Y (NOR2X4MTR)                                   0.068      0.677 r
  U11213/Y (AOI21X6MTR)                                  0.068      0.744 f
  U20288/Y (INVX12MTR)                                   0.056      0.800 r
  U10655/Y (NAND2X6MTR)                                  0.048      0.849 f
  U10705/Y (NOR2X4MTR)                                   0.066      0.914 r
  U16644/Y (NAND2BX4MTR)                                 0.054      0.968 f
  U17743/Y (NOR4X4MTR)                                   0.079      1.047 r
  U11256/Y (AOI21X8MTR)                                  0.070      1.117 f
  U16510/Y (INVX4MTR)                                    0.056      1.173 r
  U9418/Y (BUFX5MTR)                                     0.094      1.268 r
  U16396/Y (NOR2X8MTR)                                   0.039      1.307 f
  U18892/Y (NAND2BX8MTR)                                 0.082      1.388 f
  U15418/Y (CLKNAND2X4MTR)                               0.045      1.433 r
  U16320/Y (NAND2X2MTR)                                  0.044      1.477 f
  U17426/Y (AOI21X2MTR)                                  0.085      1.563 r
  U24608/Y (NAND4X4MTR)                                  0.094      1.657 f
  U21613/Y (NOR2X1MTR)                                   0.069      1.726 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.726 r
  data arrival time                                                 1.726

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.726
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.349


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11509/Y (NOR2X8MTR)                                   0.054      0.206 f
  U20387/Y (INVX8MTR)                                    0.042      0.248 r
  U12015/Y (INVX10MTR)                                   0.037      0.285 f
  U11943/Y (INVX16MTR)                                   0.036      0.322 r
  U10576/Y (INVX6MTR)                                    0.033      0.354 f
  U10454/Y (AOI22X2MTR)                                  0.058      0.412 r
  U10404/Y (AOI2B1X2MTR)                                 0.143      0.555 r
  U18260/Y (NAND3X4MTR)                                  0.074      0.630 f
  U15915/Y (NOR2X4MTR)                                   0.066      0.696 r
  U15074/Y (NAND2X2MTR)                                  0.059      0.755 f
  U10961/Y (INVX4MTR)                                    0.049      0.804 r
  U17936/Y (OAI21X6MTR)                                  0.050      0.854 f
  U15718/Y (INVX2MTR)                                    0.046      0.900 r
  U13097/Y (CLKNAND2X4MTR)                               0.052      0.952 f
  U23473/Y (AOI21X4MTR)                                  0.103      1.055 r
  U9535/Y (INVX2MTR)                                     0.050      1.104 f
  U12138/Y (AOI21X4MTR)                                  0.073      1.178 r
  U11450/Y (OAI21X4MTR)                                  0.058      1.235 f
  U24507/Y (XNOR2X2MTR)                                  0.080      1.315 f
  U23683/Y (NOR2X4MTR)                                   0.080      1.395 r
  U17497/Y (INVX2MTR)                                    0.038      1.433 f
  U16347/Y (NAND2X2MTR)                                  0.052      1.484 r
  U23888/Y (AND4X4MTR)                                   0.124      1.609 r
  U23886/Y (NAND3X4MTR)                                  0.055      1.664 f
  U16221/Y (NOR2X3MTR)                                   0.064      1.728 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.728 r
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.349


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11725/Y (NAND2X6MTR)                                  0.050      1.604 r
  U13651/Y (INVX8MTR)                                    0.033      1.637 f
  U16237/Y (NAND2X6MTR)                                  0.040      1.677 r
  U18705/Y (OAI22X2MTR)                                  0.045      1.722 f
  U0_BANK_TOP/vACC_2_reg_5__15_/D (DFFRQX2MTR)           0.000      1.722 f
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__15_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.349


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11509/Y (NOR2X8MTR)                                   0.054      0.206 f
  U20387/Y (INVX8MTR)                                    0.042      0.248 r
  U12015/Y (INVX10MTR)                                   0.037      0.285 f
  U11943/Y (INVX16MTR)                                   0.036      0.322 r
  U10576/Y (INVX6MTR)                                    0.033      0.354 f
  U10454/Y (AOI22X2MTR)                                  0.058      0.412 r
  U10404/Y (AOI2B1X2MTR)                                 0.143      0.555 r
  U18260/Y (NAND3X4MTR)                                  0.074      0.630 f
  U15915/Y (NOR2X4MTR)                                   0.066      0.696 r
  U15074/Y (NAND2X2MTR)                                  0.059      0.755 f
  U10961/Y (INVX4MTR)                                    0.049      0.804 r
  U15779/Y (OAI21X3MTR)                                  0.056      0.860 f
  U9985/Y (NOR2X2MTR)                                    0.094      0.955 r
  U22393/Y (AOI2BB1X4MTR)                                0.113      1.068 r
  U16611/Y (INVX2MTR)                                    0.040      1.108 f
  U12376/Y (CLKNAND2X4MTR)                               0.037      1.145 r
  U14877/Y (NAND2X2MTR)                                  0.042      1.187 f
  U15541/Y (NAND2X2MTR)                                  0.036      1.223 r
  U14841/Y (OAI2B1X2MTR)                                 0.043      1.266 f
  U15459/Y (INVX2MTR)                                    0.048      1.314 r
  U11058/Y (NAND2X6MTR)                                  0.050      1.364 f
  U16321/Y (INVX4MTR)                                    0.039      1.403 r
  U17423/Y (NAND2X6MTR)                                  0.045      1.448 f
  U11331/Y (CLKNAND2X8MTR)                               0.041      1.489 r
  U12178/Y (MXI2X4MTR)                                   0.073      1.562 r
  U23666/Y (NAND4X4MTR)                                  0.100      1.661 f
  U23633/Y (NOR2X4MTR)                                   0.067      1.728 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.728 r
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.349


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11831/Y (INVX6MTR)                                    0.047      0.291 f
  U10474/Y (INVX4MTR)                                    0.057      0.347 r
  U14710/Y (NAND2BX4MTR)                                 0.077      0.424 r
  U14588/Y (NAND4X4MTR)                                  0.075      0.500 f
  U13395/Y (NAND2X2MTR)                                  0.065      0.565 r
  U15893/Y (NAND2X6MTR)                                  0.057      0.621 f
  U13913/Y (NOR2X6MTR)                                   0.082      0.703 r
  U14451/Y (NOR2X3MTR)                                   0.043      0.746 f
  U9964/Y (NOR2X6MTR)                                    0.079      0.825 r
  U20738/Y (OAI2B1X8MTR)                                 0.049      0.874 f
  U11585/Y (CLKNAND2X4MTR)                               0.048      0.922 r
  U11859/Y (NAND2X6MTR)                                  0.053      0.975 f
  U11861/Y (AOI21X2MTR)                                  0.087      1.063 r
  U11087/Y (XNOR2X2MTR)                                  0.082      1.145 r
  U18934/Y (AOI22X2MTR)                                  0.081      1.226 f
  U17507/Y (OAI21X2MTR)                                  0.062      1.288 r
  U17461/Y (INVX2MTR)                                    0.051      1.339 f
  U17434/Y (NAND3X4MTR)                                  0.054      1.393 r
  U10979/Y (NOR2X8MTR)                                   0.035      1.427 f
  U18746/Y (CLKNAND2X12MTR)                              0.040      1.467 r
  U11725/Y (NAND2X6MTR)                                  0.049      1.516 f
  U13651/Y (INVX8MTR)                                    0.041      1.557 r
  U16237/Y (NAND2X6MTR)                                  0.048      1.604 f
  U17353/Y (OAI21X2MTR)                                  0.068      1.673 r
  U0_BANK_TOP/vACC_2_reg_5__12_/D (DFFRQX4MTR)           0.000      1.673 r
  data arrival time                                                 1.673

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__12_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.673
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11725/Y (NAND2X6MTR)                                  0.050      1.604 r
  U14763/Y (OAI22X4MTR)                                  0.058      1.662 f
  U17357/Y (NAND2X2MTR)                                  0.052      1.714 r
  U29528/Y (NAND2X2MTR)                                  0.040      1.754 f
  U0_BANK_TOP/vACC_1_reg_5__18_/D (DFFRHQX4MTR)          0.000      1.754 f
  data arrival time                                                 1.754

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.094      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.754
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U10515/Y (BUFX8MTR)                                    0.086      0.330 r
  U18558/Y (BUFX8MTR)                                    0.075      0.405 r
  U10700/Y (OAI22X2MTR)                                  0.059      0.463 f
  U18384/Y (OAI21X2MTR)                                  0.100      0.564 r
  U19721/Y (CLKNAND2X4MTR)                               0.085      0.649 f
  U23870/Y (NOR2X4MTR)                                   0.089      0.739 r
  U19401/Y (OAI21X6MTR)                                  0.071      0.810 f
  U15722/Y (AOI21X6MTR)                                  0.096      0.906 r
  U10797/Y (OAI21X6MTR)                                  0.076      0.982 f
  U14326/Y (AOI21X2MTR)                                  0.103      1.084 r
  U10745/Y (XNOR2X2MTR)                                  0.083      1.167 r
  U15582/Y (NOR2X2MTR)                                   0.044      1.211 f
  U16529/Y (AOI21X2MTR)                                  0.081      1.292 r
  U13039/Y (OAI2BB1X4MTR)                                0.081      1.373 f
  U9403/Y (NOR2X4MTR)                                    0.062      1.435 r
  U11735/Y (NAND3X4MTR)                                  0.057      1.492 f
  U11736/Y (INVX4MTR)                                    0.043      1.535 r
  U11137/Y (NAND2X6MTR)                                  0.049      1.584 f
  U20938/Y (NAND2X2MTR)                                  0.053      1.636 r
  U10698/Y (NOR2X4MTR)                                   0.033      1.669 f
  U23816/Y (OAI2BB1X2MTR)                                0.084      1.753 f
  U0_BANK_TOP/vACC_1_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.753 f
  data arrival time                                                 1.753

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.753
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U10515/Y (BUFX8MTR)                                    0.086      0.330 r
  U18558/Y (BUFX8MTR)                                    0.075      0.405 r
  U10700/Y (OAI22X2MTR)                                  0.059      0.463 f
  U18384/Y (OAI21X2MTR)                                  0.100      0.564 r
  U19721/Y (CLKNAND2X4MTR)                               0.085      0.649 f
  U23870/Y (NOR2X4MTR)                                   0.089      0.739 r
  U19401/Y (OAI21X6MTR)                                  0.071      0.810 f
  U15722/Y (AOI21X6MTR)                                  0.096      0.906 r
  U10797/Y (OAI21X6MTR)                                  0.076      0.982 f
  U14326/Y (AOI21X2MTR)                                  0.103      1.084 r
  U10745/Y (XNOR2X2MTR)                                  0.083      1.167 r
  U15582/Y (NOR2X2MTR)                                   0.044      1.211 f
  U16529/Y (AOI21X2MTR)                                  0.081      1.292 r
  U13039/Y (OAI2BB1X4MTR)                                0.081      1.373 f
  U9403/Y (NOR2X4MTR)                                    0.062      1.435 r
  U11735/Y (NAND3X4MTR)                                  0.057      1.492 f
  U11736/Y (INVX4MTR)                                    0.043      1.535 r
  U11137/Y (NAND2X6MTR)                                  0.049      1.584 f
  U20938/Y (NAND2X2MTR)                                  0.053      1.636 r
  U10698/Y (NOR2X4MTR)                                   0.033      1.669 f
  U23769/Y (OAI2BB1X2MTR)                                0.084      1.753 f
  U0_BANK_TOP/vACC_3_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.753 f
  data arrival time                                                 1.753

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.753
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U10339/Y (BUFX4MTR)                                    0.076      0.493 f
  U12719/Y (OAI21X3MTR)                                  0.063      0.556 r
  U12672/Y (NAND2BX2MTR)                                 0.077      0.632 f
  U15892/Y (CLKNAND2X4MTR)                               0.057      0.689 r
  U16892/Y (NAND2X3MTR)                                  0.051      0.740 f
  U13251/Y (OAI21X2MTR)                                  0.099      0.839 r
  U13190/Y (AOI21X2MTR)                                  0.085      0.924 f
  U15746/Y (OAI21X6MTR)                                  0.064      0.988 r
  U14936/Y (AOI2B1X2MTR)                                 0.072      1.060 f
  U17804/Y (XNOR2X1MTR)                                  0.082      1.142 f
  U19222/Y (AOI22X2MTR)                                  0.075      1.216 r
  U16540/Y (OAI2BB1X2MTR)                                0.079      1.295 f
  U15545/Y (INVX2MTR)                                    0.043      1.338 r
  U17615/Y (NAND3X2MTR)                                  0.066      1.405 f
  U11664/Y (NOR2X4MTR)                                   0.073      1.478 r
  U20801/Y (NAND4X4MTR)                                  0.080      1.557 f
  U20764/Y (OAI2BB1X4MTR)                                0.102      1.659 f
  U28786/Y (CLKNAND2X4MTR)                               0.043      1.702 r
  U28790/Y (OAI21X2MTR)                                  0.048      1.750 f
  U0_BANK_TOP/vACC_3_reg_1__16_/D (DFFRHQX4MTR)          0.000      1.750 f
  data arrival time                                                 1.750

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.750
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U10339/Y (BUFX4MTR)                                    0.076      0.493 f
  U12719/Y (OAI21X3MTR)                                  0.063      0.556 r
  U12672/Y (NAND2BX2MTR)                                 0.077      0.632 f
  U15892/Y (CLKNAND2X4MTR)                               0.057      0.689 r
  U16892/Y (NAND2X3MTR)                                  0.051      0.740 f
  U13251/Y (OAI21X2MTR)                                  0.099      0.839 r
  U13190/Y (AOI21X2MTR)                                  0.085      0.924 f
  U15746/Y (OAI21X6MTR)                                  0.064      0.988 r
  U14936/Y (AOI2B1X2MTR)                                 0.072      1.060 f
  U17804/Y (XNOR2X1MTR)                                  0.082      1.142 f
  U19222/Y (AOI22X2MTR)                                  0.075      1.216 r
  U16540/Y (OAI2BB1X2MTR)                                0.079      1.295 f
  U15545/Y (INVX2MTR)                                    0.043      1.338 r
  U17615/Y (NAND3X2MTR)                                  0.066      1.405 f
  U11664/Y (NOR2X4MTR)                                   0.073      1.478 r
  U20801/Y (NAND4X4MTR)                                  0.080      1.557 f
  U20764/Y (OAI2BB1X4MTR)                                0.102      1.659 f
  U28786/Y (CLKNAND2X4MTR)                               0.043      1.702 r
  U28788/Y (OAI21X2MTR)                                  0.048      1.750 f
  U0_BANK_TOP/vACC_2_reg_1__16_/D (DFFRHQX4MTR)          0.000      1.750 f
  data arrival time                                                 1.750

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.750
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U10339/Y (BUFX4MTR)                                    0.076      0.493 f
  U12719/Y (OAI21X3MTR)                                  0.063      0.556 r
  U12672/Y (NAND2BX2MTR)                                 0.077      0.632 f
  U15892/Y (CLKNAND2X4MTR)                               0.057      0.689 r
  U16892/Y (NAND2X3MTR)                                  0.051      0.740 f
  U13251/Y (OAI21X2MTR)                                  0.099      0.839 r
  U13190/Y (AOI21X2MTR)                                  0.085      0.924 f
  U15746/Y (OAI21X6MTR)                                  0.064      0.988 r
  U14936/Y (AOI2B1X2MTR)                                 0.072      1.060 f
  U17804/Y (XNOR2X1MTR)                                  0.082      1.142 f
  U19222/Y (AOI22X2MTR)                                  0.075      1.216 r
  U16540/Y (OAI2BB1X2MTR)                                0.079      1.295 f
  U15545/Y (INVX2MTR)                                    0.043      1.338 r
  U17615/Y (NAND3X2MTR)                                  0.066      1.405 f
  U11664/Y (NOR2X4MTR)                                   0.073      1.478 r
  U20801/Y (NAND4X4MTR)                                  0.080      1.557 f
  U20764/Y (OAI2BB1X4MTR)                                0.102      1.659 f
  U28786/Y (CLKNAND2X4MTR)                               0.043      1.702 r
  U28982/Y (OAI21X2MTR)                                  0.048      1.750 f
  U0_BANK_TOP/vACC_1_reg_1__16_/D (DFFRHQX4MTR)          0.000      1.750 f
  data arrival time                                                 1.750

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.750
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11725/Y (NAND2X6MTR)                                  0.050      1.604 r
  U14763/Y (OAI22X4MTR)                                  0.058      1.662 f
  U17356/Y (NAND2X2MTR)                                  0.052      1.714 r
  U29530/Y (NAND2X2MTR)                                  0.039      1.754 f
  U0_BANK_TOP/vACC_3_reg_5__18_/D (DFFRHQX4MTR)          0.000      1.754 f
  data arrival time                                                 1.754

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.094      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.754
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11725/Y (NAND2X6MTR)                                  0.050      1.604 r
  U14763/Y (OAI22X4MTR)                                  0.058      1.662 f
  U17360/Y (NAND2X2MTR)                                  0.052      1.714 r
  U29532/Y (NAND2X2MTR)                                  0.039      1.754 f
  U0_BANK_TOP/vACC_0_reg_5__18_/D (DFFRHQX4MTR)          0.000      1.754 f
  data arrival time                                                 1.754

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.094      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.754
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U10339/Y (BUFX4MTR)                                    0.076      0.493 f
  U12719/Y (OAI21X3MTR)                                  0.063      0.556 r
  U12672/Y (NAND2BX2MTR)                                 0.077      0.632 f
  U15892/Y (CLKNAND2X4MTR)                               0.057      0.689 r
  U16892/Y (NAND2X3MTR)                                  0.051      0.740 f
  U13251/Y (OAI21X2MTR)                                  0.099      0.839 r
  U13190/Y (AOI21X2MTR)                                  0.085      0.924 f
  U15746/Y (OAI21X6MTR)                                  0.064      0.988 r
  U14936/Y (AOI2B1X2MTR)                                 0.072      1.060 f
  U17804/Y (XNOR2X1MTR)                                  0.082      1.142 f
  U19222/Y (AOI22X2MTR)                                  0.075      1.216 r
  U16540/Y (OAI2BB1X2MTR)                                0.079      1.295 f
  U15545/Y (INVX2MTR)                                    0.043      1.338 r
  U17615/Y (NAND3X2MTR)                                  0.066      1.405 f
  U11664/Y (NOR2X4MTR)                                   0.073      1.478 r
  U20801/Y (NAND4X4MTR)                                  0.080      1.557 f
  U20764/Y (OAI2BB1X4MTR)                                0.102      1.659 f
  U28786/Y (CLKNAND2X4MTR)                               0.043      1.702 r
  U28789/Y (OAI21X2MTR)                                  0.048      1.750 f
  U0_BANK_TOP/vACC_0_reg_1__16_/D (DFFRHQX4MTR)          0.000      1.750 f
  data arrival time                                                 1.750

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.750
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11725/Y (NAND2X6MTR)                                  0.050      1.604 r
  U14763/Y (OAI22X4MTR)                                  0.058      1.662 f
  U18708/Y (NAND2X2MTR)                                  0.052      1.714 r
  U29527/Y (NAND2X2MTR)                                  0.039      1.754 f
  U0_BANK_TOP/vACC_2_reg_5__18_/D (DFFRHQX4MTR)          0.000      1.754 f
  data arrival time                                                 1.754

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.094      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.754
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U10515/Y (BUFX8MTR)                                    0.086      0.330 r
  U18558/Y (BUFX8MTR)                                    0.075      0.405 r
  U10700/Y (OAI22X2MTR)                                  0.059      0.463 f
  U18384/Y (OAI21X2MTR)                                  0.100      0.564 r
  U19721/Y (CLKNAND2X4MTR)                               0.085      0.649 f
  U23870/Y (NOR2X4MTR)                                   0.089      0.739 r
  U19401/Y (OAI21X6MTR)                                  0.071      0.810 f
  U15722/Y (AOI21X6MTR)                                  0.096      0.906 r
  U10797/Y (OAI21X6MTR)                                  0.076      0.982 f
  U14326/Y (AOI21X2MTR)                                  0.103      1.084 r
  U10745/Y (XNOR2X2MTR)                                  0.083      1.167 r
  U15582/Y (NOR2X2MTR)                                   0.044      1.211 f
  U16529/Y (AOI21X2MTR)                                  0.081      1.292 r
  U13039/Y (OAI2BB1X4MTR)                                0.081      1.373 f
  U9403/Y (NOR2X4MTR)                                    0.062      1.435 r
  U11735/Y (NAND3X4MTR)                                  0.057      1.492 f
  U11736/Y (INVX4MTR)                                    0.043      1.535 r
  U11137/Y (NAND2X6MTR)                                  0.049      1.584 f
  U20938/Y (NAND2X2MTR)                                  0.053      1.636 r
  U10698/Y (NOR2X4MTR)                                   0.033      1.669 f
  U23768/Y (OAI2BB1X2MTR)                                0.084      1.753 f
  U0_BANK_TOP/vACC_0_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.753 f
  data arrival time                                                 1.753

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.753
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U10515/Y (BUFX8MTR)                                    0.086      0.330 r
  U18558/Y (BUFX8MTR)                                    0.075      0.405 r
  U10700/Y (OAI22X2MTR)                                  0.059      0.463 f
  U18384/Y (OAI21X2MTR)                                  0.100      0.564 r
  U19721/Y (CLKNAND2X4MTR)                               0.085      0.649 f
  U23870/Y (NOR2X4MTR)                                   0.089      0.739 r
  U19401/Y (OAI21X6MTR)                                  0.071      0.810 f
  U15722/Y (AOI21X6MTR)                                  0.096      0.906 r
  U10797/Y (OAI21X6MTR)                                  0.076      0.982 f
  U14326/Y (AOI21X2MTR)                                  0.103      1.084 r
  U10745/Y (XNOR2X2MTR)                                  0.083      1.167 r
  U15582/Y (NOR2X2MTR)                                   0.044      1.211 f
  U16529/Y (AOI21X2MTR)                                  0.081      1.292 r
  U13039/Y (OAI2BB1X4MTR)                                0.081      1.373 f
  U9403/Y (NOR2X4MTR)                                    0.062      1.435 r
  U11735/Y (NAND3X4MTR)                                  0.057      1.492 f
  U11736/Y (INVX4MTR)                                    0.043      1.535 r
  U11137/Y (NAND2X6MTR)                                  0.049      1.584 f
  U20938/Y (NAND2X2MTR)                                  0.053      1.636 r
  U10698/Y (NOR2X4MTR)                                   0.033      1.669 f
  U17403/Y (OAI2BB1X2MTR)                                0.084      1.753 f
  U0_BANK_TOP/vACC_2_reg_0__19_/D (DFFRHQX4MTR)          0.000      1.753 f
  data arrival time                                                 1.753

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.753
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U13557/Y (NOR2X2MTR)                                   0.054      0.471 r
  U10507/Y (NOR2X2MTR)                                   0.035      0.506 f
  U15976/Y (NAND2X2MTR)                                  0.042      0.548 r
  U13420/Y (NAND2X2MTR)                                  0.048      0.596 f
  U13386/Y (NAND2X3MTR)                                  0.055      0.651 r
  U14470/Y (NAND2X3MTR)                                  0.054      0.704 f
  U9971/Y (OAI21X4MTR)                                   0.113      0.817 r
  U15780/Y (INVX2MTR)                                    0.056      0.873 f
  U19297/Y (XOR2X1MTR)                                   0.076      0.950 f
  U21467/Y (NAND2X1MTR)                                  0.047      0.996 r
  U17691/Y (OAI2B1X2MTR)                                 0.051      1.047 f
  U16541/Y (AOI21X1MTR)                                  0.082      1.129 r
  U19026/Y (NAND2X2MTR)                                  0.053      1.182 f
  U18969/Y (NOR3X1MTR)                                   0.112      1.294 r
  U10796/Y (NAND3X2MTR)                                  0.094      1.388 f
  U11792/Y (NOR2X4MTR)                                   0.065      1.453 r
  U17406/Y (NAND4X4MTR)                                  0.091      1.544 f
  U15373/Y (INVX2MTR)                                    0.064      1.607 r
  U18725/Y (OAI22X4MTR)                                  0.055      1.662 f
  U17367/Y (OAI2BB1X2MTR)                                0.090      1.753 f
  U0_BANK_TOP/vACC_1_reg_2__18_/D (DFFRHQX4MTR)          0.000      1.753 f
  data arrival time                                                 1.753

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.753
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U13557/Y (NOR2X2MTR)                                   0.054      0.471 r
  U10507/Y (NOR2X2MTR)                                   0.035      0.506 f
  U15976/Y (NAND2X2MTR)                                  0.042      0.548 r
  U13420/Y (NAND2X2MTR)                                  0.048      0.596 f
  U13386/Y (NAND2X3MTR)                                  0.055      0.651 r
  U14470/Y (NAND2X3MTR)                                  0.054      0.704 f
  U9971/Y (OAI21X4MTR)                                   0.113      0.817 r
  U15780/Y (INVX2MTR)                                    0.056      0.873 f
  U19297/Y (XOR2X1MTR)                                   0.076      0.950 f
  U21467/Y (NAND2X1MTR)                                  0.047      0.996 r
  U17691/Y (OAI2B1X2MTR)                                 0.051      1.047 f
  U16541/Y (AOI21X1MTR)                                  0.082      1.129 r
  U19026/Y (NAND2X2MTR)                                  0.053      1.182 f
  U18969/Y (NOR3X1MTR)                                   0.112      1.294 r
  U10796/Y (NAND3X2MTR)                                  0.094      1.388 f
  U11792/Y (NOR2X4MTR)                                   0.065      1.453 r
  U17406/Y (NAND4X4MTR)                                  0.091      1.544 f
  U15373/Y (INVX2MTR)                                    0.064      1.607 r
  U18725/Y (OAI22X4MTR)                                  0.055      1.662 f
  U17354/Y (OAI2BB1X2MTR)                                0.090      1.753 f
  U0_BANK_TOP/vACC_3_reg_2__18_/D (DFFRHQX4MTR)          0.000      1.753 f
  data arrival time                                                 1.753

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.753
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U13557/Y (NOR2X2MTR)                                   0.054      0.471 r
  U10507/Y (NOR2X2MTR)                                   0.035      0.506 f
  U15976/Y (NAND2X2MTR)                                  0.042      0.548 r
  U13420/Y (NAND2X2MTR)                                  0.048      0.596 f
  U13386/Y (NAND2X3MTR)                                  0.055      0.651 r
  U14470/Y (NAND2X3MTR)                                  0.054      0.704 f
  U9971/Y (OAI21X4MTR)                                   0.113      0.817 r
  U15780/Y (INVX2MTR)                                    0.056      0.873 f
  U19297/Y (XOR2X1MTR)                                   0.076      0.950 f
  U21467/Y (NAND2X1MTR)                                  0.047      0.996 r
  U17691/Y (OAI2B1X2MTR)                                 0.051      1.047 f
  U16541/Y (AOI21X1MTR)                                  0.082      1.129 r
  U19026/Y (NAND2X2MTR)                                  0.053      1.182 f
  U18969/Y (NOR3X1MTR)                                   0.112      1.294 r
  U10796/Y (NAND3X2MTR)                                  0.094      1.388 f
  U11792/Y (NOR2X4MTR)                                   0.065      1.453 r
  U17406/Y (NAND4X4MTR)                                  0.091      1.544 f
  U15373/Y (INVX2MTR)                                    0.064      1.607 r
  U18725/Y (OAI22X4MTR)                                  0.055      1.662 f
  U20760/Y (OAI2BB1X2MTR)                                0.090      1.753 f
  U0_BANK_TOP/vACC_0_reg_2__18_/D (DFFRHQX4MTR)          0.000      1.753 f
  data arrival time                                                 1.753

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.753
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U13557/Y (NOR2X2MTR)                                   0.054      0.471 r
  U10507/Y (NOR2X2MTR)                                   0.035      0.506 f
  U15976/Y (NAND2X2MTR)                                  0.042      0.548 r
  U13420/Y (NAND2X2MTR)                                  0.048      0.596 f
  U13386/Y (NAND2X3MTR)                                  0.055      0.651 r
  U14470/Y (NAND2X3MTR)                                  0.054      0.704 f
  U9971/Y (OAI21X4MTR)                                   0.113      0.817 r
  U15780/Y (INVX2MTR)                                    0.056      0.873 f
  U19297/Y (XOR2X1MTR)                                   0.076      0.950 f
  U21467/Y (NAND2X1MTR)                                  0.047      0.996 r
  U17691/Y (OAI2B1X2MTR)                                 0.051      1.047 f
  U16541/Y (AOI21X1MTR)                                  0.082      1.129 r
  U19026/Y (NAND2X2MTR)                                  0.053      1.182 f
  U18969/Y (NOR3X1MTR)                                   0.112      1.294 r
  U10796/Y (NAND3X2MTR)                                  0.094      1.388 f
  U11792/Y (NOR2X4MTR)                                   0.065      1.453 r
  U17406/Y (NAND4X4MTR)                                  0.091      1.544 f
  U15373/Y (INVX2MTR)                                    0.064      1.607 r
  U18725/Y (OAI22X4MTR)                                  0.055      1.662 f
  U17359/Y (OAI2BB1X2MTR)                                0.090      1.753 f
  U0_BANK_TOP/vACC_2_reg_2__18_/D (DFFRHQX4MTR)          0.000      1.753 f
  data arrival time                                                 1.753

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.753
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.348


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12740/Y (BUFX14MTR)                                   0.074      0.499 r
  U25223/Y (INVX4MTR)                                    0.041      0.540 f
  U15897/Y (NAND2X2MTR)                                  0.042      0.582 r
  U18068/Y (NAND4X4MTR)                                  0.087      0.669 f
  U15807/Y (NOR2X2MTR)                                   0.100      0.769 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.835 f
  U25231/Y (NOR2X4MTR)                                   0.082      0.917 r
  U25238/Y (CLKNAND2X4MTR)                               0.059      0.976 f
  U12393/Y (NOR2X4MTR)                                   0.074      1.050 r
  U13067/Y (NAND3X4MTR)                                  0.068      1.118 f
  U13062/Y (INVX2MTR)                                    0.063      1.181 r
  U25377/Y (CLKNAND2X4MTR)                               0.057      1.238 f
  U19053/Y (NAND2X2MTR)                                  0.055      1.293 r
  U14274/Y (NAND2BX2MTR)                                 0.081      1.374 r
  U17528/Y (NOR2X4MTR)                                   0.043      1.417 f
  U21109/Y (NAND2BX4MTR)                                 0.087      1.504 f
  U22475/Y (OAI211X2MTR)                                 0.113      1.617 r
  U23168/Y (NOR2BX1MTR)                                  0.108      1.725 r
  PIM_result_reg_14_/D (DFFRHQX2MTR)                     0.000      1.725 r
  data arrival time                                                 1.725

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_14_/CK (DFFRHQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.725
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.347


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_270_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12740/Y (BUFX14MTR)                                   0.074      0.499 r
  U25223/Y (INVX4MTR)                                    0.041      0.540 f
  U15897/Y (NAND2X2MTR)                                  0.042      0.582 r
  U18068/Y (NAND4X4MTR)                                  0.087      0.669 f
  U15807/Y (NOR2X2MTR)                                   0.100      0.769 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.835 f
  U25231/Y (NOR2X4MTR)                                   0.082      0.917 r
  U25238/Y (CLKNAND2X4MTR)                               0.059      0.976 f
  U12393/Y (NOR2X4MTR)                                   0.074      1.050 r
  U13067/Y (NAND3X4MTR)                                  0.068      1.118 f
  U13062/Y (INVX2MTR)                                    0.063      1.181 r
  U25377/Y (CLKNAND2X4MTR)                               0.057      1.238 f
  U19053/Y (NAND2X2MTR)                                  0.055      1.293 r
  U14274/Y (NAND2BX2MTR)                                 0.081      1.374 r
  U17528/Y (NOR2X4MTR)                                   0.043      1.417 f
  U21109/Y (NAND2BX4MTR)                                 0.087      1.504 f
  U22475/Y (OAI211X2MTR)                                 0.113      1.617 r
  U23166/Y (NOR2BX1MTR)                                  0.108      1.725 r
  PIM_result_reg_270_/D (DFFRHQX2MTR)                    0.000      1.725 r
  data arrival time                                                 1.725

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_270_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.725
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.347


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_142_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12740/Y (BUFX14MTR)                                   0.074      0.499 r
  U25223/Y (INVX4MTR)                                    0.041      0.540 f
  U15897/Y (NAND2X2MTR)                                  0.042      0.582 r
  U18068/Y (NAND4X4MTR)                                  0.087      0.669 f
  U15807/Y (NOR2X2MTR)                                   0.100      0.769 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.835 f
  U25231/Y (NOR2X4MTR)                                   0.082      0.917 r
  U25238/Y (CLKNAND2X4MTR)                               0.059      0.976 f
  U12393/Y (NOR2X4MTR)                                   0.074      1.050 r
  U13067/Y (NAND3X4MTR)                                  0.068      1.118 f
  U13062/Y (INVX2MTR)                                    0.063      1.181 r
  U25377/Y (CLKNAND2X4MTR)                               0.057      1.238 f
  U19053/Y (NAND2X2MTR)                                  0.055      1.293 r
  U14274/Y (NAND2BX2MTR)                                 0.081      1.374 r
  U17528/Y (NOR2X4MTR)                                   0.043      1.417 f
  U21109/Y (NAND2BX4MTR)                                 0.087      1.504 f
  U22475/Y (OAI211X2MTR)                                 0.113      1.617 r
  U23167/Y (NOR2BX1MTR)                                  0.108      1.725 r
  PIM_result_reg_142_/D (DFFRHQX2MTR)                    0.000      1.725 r
  data arrival time                                                 1.725

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_142_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.725
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.347


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_398_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12740/Y (BUFX14MTR)                                   0.074      0.499 r
  U25223/Y (INVX4MTR)                                    0.041      0.540 f
  U15897/Y (NAND2X2MTR)                                  0.042      0.582 r
  U18068/Y (NAND4X4MTR)                                  0.087      0.669 f
  U15807/Y (NOR2X2MTR)                                   0.100      0.769 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.835 f
  U25231/Y (NOR2X4MTR)                                   0.082      0.917 r
  U25238/Y (CLKNAND2X4MTR)                               0.059      0.976 f
  U12393/Y (NOR2X4MTR)                                   0.074      1.050 r
  U13067/Y (NAND3X4MTR)                                  0.068      1.118 f
  U13062/Y (INVX2MTR)                                    0.063      1.181 r
  U25377/Y (CLKNAND2X4MTR)                               0.057      1.238 f
  U19053/Y (NAND2X2MTR)                                  0.055      1.293 r
  U14274/Y (NAND2BX2MTR)                                 0.081      1.374 r
  U17528/Y (NOR2X4MTR)                                   0.043      1.417 f
  U21109/Y (NAND2BX4MTR)                                 0.087      1.504 f
  U22475/Y (OAI211X2MTR)                                 0.113      1.617 r
  U23165/Y (NOR2BX1MTR)                                  0.108      1.725 r
  PIM_result_reg_398_/D (DFFRHQX2MTR)                    0.000      1.725 r
  data arrival time                                                 1.725

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_398_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.725
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.347


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10838/Y (INVX16MTR)                                   0.038      0.403 f
  U21232/Y (AOI22X1MTR)                                  0.059      0.462 r
  U23696/Y (OAI2BB1X4MTR)                                0.103      0.564 r
  U11355/Y (CLKNAND2X4MTR)                               0.045      0.609 f
  U21036/Y (NOR2X4MTR)                                   0.068      0.677 r
  U11213/Y (AOI21X6MTR)                                  0.068      0.744 f
  U20288/Y (INVX12MTR)                                   0.056      0.800 r
  U10655/Y (NAND2X6MTR)                                  0.048      0.849 f
  U10705/Y (NOR2X4MTR)                                   0.066      0.914 r
  U16644/Y (NAND2BX4MTR)                                 0.054      0.968 f
  U17743/Y (NOR4X4MTR)                                   0.079      1.047 r
  U11256/Y (AOI21X8MTR)                                  0.070      1.117 f
  U9475/Y (BUFX6MTR)                                     0.092      1.209 f
  U11394/Y (AOI21X8MTR)                                  0.061      1.270 r
  U11395/Y (OAI22X4MTR)                                  0.054      1.323 f
  U11689/Y (NOR2X4MTR)                                   0.071      1.395 r
  U10666/Y (INVX2MTR)                                    0.052      1.446 f
  U11392/Y (AOI21X4MTR)                                  0.075      1.521 r
  U23880/Y (NAND3BX4MTR)                                 0.067      1.589 f
  U18743/Y (NOR2X3MTR)                                   0.064      1.652 r
  U24268/Y (NOR2BX4MTR)                                  0.087      1.739 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/D (DFFRHQX8MTR)
                                                         0.000      1.739 r
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.108      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.347


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10838/Y (INVX16MTR)                                   0.038      0.403 f
  U21232/Y (AOI22X1MTR)                                  0.059      0.462 r
  U23696/Y (OAI2BB1X4MTR)                                0.103      0.564 r
  U11355/Y (CLKNAND2X4MTR)                               0.045      0.609 f
  U21036/Y (NOR2X4MTR)                                   0.068      0.677 r
  U11213/Y (AOI21X6MTR)                                  0.068      0.744 f
  U20288/Y (INVX12MTR)                                   0.056      0.800 r
  U10655/Y (NAND2X6MTR)                                  0.048      0.849 f
  U10705/Y (NOR2X4MTR)                                   0.066      0.914 r
  U16644/Y (NAND2BX4MTR)                                 0.054      0.968 f
  U17743/Y (NOR4X4MTR)                                   0.079      1.047 r
  U11256/Y (AOI21X8MTR)                                  0.070      1.117 f
  U16510/Y (INVX4MTR)                                    0.056      1.173 r
  U9418/Y (BUFX5MTR)                                     0.094      1.268 r
  U16396/Y (NOR2X8MTR)                                   0.039      1.307 f
  U18892/Y (NAND2BX8MTR)                                 0.082      1.388 f
  U15418/Y (CLKNAND2X4MTR)                               0.045      1.433 r
  U16320/Y (NAND2X2MTR)                                  0.044      1.477 f
  U17426/Y (AOI21X2MTR)                                  0.085      1.563 r
  U24608/Y (NAND4X4MTR)                                  0.094      1.657 f
  U11584/Y (NOR2X4MTR)                                   0.068      1.725 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX4MTR)
                                                         0.000      1.725 r
  data arrival time                                                 1.725

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.725
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.346


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11509/Y (NOR2X8MTR)                                   0.054      0.206 f
  U20387/Y (INVX8MTR)                                    0.042      0.248 r
  U12015/Y (INVX10MTR)                                   0.037      0.285 f
  U11943/Y (INVX16MTR)                                   0.036      0.322 r
  U10576/Y (INVX6MTR)                                    0.033      0.354 f
  U10454/Y (AOI22X2MTR)                                  0.058      0.412 r
  U10404/Y (AOI2B1X2MTR)                                 0.143      0.555 r
  U18260/Y (NAND3X4MTR)                                  0.074      0.630 f
  U15915/Y (NOR2X4MTR)                                   0.066      0.696 r
  U15074/Y (NAND2X2MTR)                                  0.059      0.755 f
  U10961/Y (INVX4MTR)                                    0.049      0.804 r
  U17936/Y (OAI21X6MTR)                                  0.050      0.854 f
  U15718/Y (INVX2MTR)                                    0.046      0.900 r
  U13097/Y (CLKNAND2X4MTR)                               0.052      0.952 f
  U23473/Y (AOI21X4MTR)                                  0.103      1.055 r
  U9535/Y (INVX2MTR)                                     0.050      1.104 f
  U12138/Y (AOI21X4MTR)                                  0.073      1.178 r
  U11450/Y (OAI21X4MTR)                                  0.058      1.235 f
  U24507/Y (XNOR2X2MTR)                                  0.080      1.315 f
  U23683/Y (NOR2X4MTR)                                   0.080      1.395 r
  U17497/Y (INVX2MTR)                                    0.038      1.433 f
  U16347/Y (NAND2X2MTR)                                  0.052      1.484 r
  U23888/Y (AND4X4MTR)                                   0.124      1.609 r
  U23886/Y (NAND3X4MTR)                                  0.055      1.664 f
  U12957/Y (NOR2X2MTR)                                   0.060      1.724 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.724 r
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.346


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_206_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U13026/Y (NOR2X4MTR)                                   0.059      1.305 r
  U16392/Y (NAND2X2MTR)                                  0.062      1.367 f
  U15432/Y (NAND3X2MTR)                                  0.057      1.424 r
  U11677/Y (NOR2X4MTR)                                   0.052      1.476 f
  U15385/Y (OAI21X1MTR)                                  0.070      1.546 r
  U17424/Y (NAND2X2MTR)                                  0.060      1.606 f
  U29454/Y (NAND3X4MTR)                                  0.052      1.658 r
  U29782/Y (NAND2X2MTR)                                  0.047      1.705 f
  U16238/Y (INVX2MTR)                                    0.037      1.742 r
  PIM_result_reg_206_/D (DFFRHQX8MTR)                    0.000      1.742 r
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_206_/CK (DFFRHQX8MTR)                   0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.346


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U12184/Y (AOI21X4MTR)                                  0.081      1.105 r
  U12183/Y (XNOR2X2MTR)                                  0.055      1.160 f
  U11708/Y (AOI22X4MTR)                                  0.097      1.257 r
  U11707/Y (OAI2BB1X4MTR)                                0.066      1.323 f
  U18783/Y (NOR2X2MTR)                                   0.059      1.382 r
  U26780/Y (AND2X4MTR)                                   0.108      1.489 r
  U12106/Y (NAND3X8MTR)                                  0.060      1.550 f
  U15356/Y (NAND2X2MTR)                                  0.045      1.595 r
  U23767/Y (OAI2BB1X4MTR)                                0.100      1.695 r
  U26785/Y (OAI21X2MTR)                                  0.052      1.747 f
  U0_BANK_TOP/vACC_2_reg_6__16_/D (DFFRHQX4MTR)          0.000      1.747 f
  data arrival time                                                 1.747

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.747
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.346


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10838/Y (INVX16MTR)                                   0.038      0.403 f
  U21293/Y (AOI22X1MTR)                                  0.059      0.462 r
  U12048/Y (OAI2BB1X4MTR)                                0.103      0.564 r
  U20422/Y (OAI2BB1X4MTR)                                0.049      0.613 f
  U10405/Y (NOR2X4MTR)                                   0.070      0.683 r
  U10345/Y (NAND2X6MTR)                                  0.060      0.743 f
  U10649/Y (CLKNAND2X8MTR)                               0.051      0.794 r
  U10648/Y (NAND2X6MTR)                                  0.041      0.835 f
  U11648/Y (OR2X4MTR)                                    0.091      0.926 f
  U11753/Y (CLKNAND2X8MTR)                               0.042      0.968 r
  U12099/Y (CLKNAND2X12MTR)                              0.044      1.012 f
  U23425/Y (AOI21X8MTR)                                  0.095      1.107 r
  U20660/Y (OAI21X6MTR)                                  0.061      1.168 f
  U23702/Y (XNOR2X8MTR)                                  0.079      1.247 f
  U11728/Y (NOR2X8MTR)                                   0.068      1.315 r
  U23778/Y (NAND2BX4MTR)                                 0.073      1.389 f
  U11507/Y (NAND2X6MTR)                                  0.049      1.438 r
  U20656/Y (XNOR2X8MTR)                                  0.084      1.522 r
  U14765/Y (INVX3MTR)                                    0.038      1.560 f
  U11775/Y (NOR2X4MTR)                                   0.051      1.611 r
  U15339/Y (NAND3X4MTR)                                  0.059      1.670 f
  U12087/Y (NOR2X4MTR)                                   0.063      1.733 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/D (DFFRHQX8MTR)
                                                         0.000      1.733 r
  data arrival time                                                 1.733

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_3_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.113      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.733
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.346


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11136/Y (CLKNAND2X8MTR)                               0.026      0.348 r
  U16086/Y (NAND3X4MTR)                                  0.049      0.397 f
  U16051/Y (AOI21X4MTR)                                  0.084      0.481 r
  U20260/Y (OAI211X8MTR)                                 0.084      0.565 f
  U11290/Y (NOR2X8MTR)                                   0.059      0.624 r
  U12135/Y (CLKNAND2X8MTR)                               0.053      0.677 f
  U20261/Y (CLKNAND2X16MTR)                              0.066      0.743 r
  U9943/Y (CLKNAND2X8MTR)                                0.068      0.810 f
  U11497/Y (CLKNAND2X4MTR)                               0.062      0.873 r
  U13135/Y (INVX2MTR)                                    0.041      0.913 f
  U20396/Y (OAI21X2MTR)                                  0.094      1.007 r
  U10671/Y (OAI2BB1X4MTR)                                0.076      1.083 f
  U11269/Y (OAI2B1X4MTR)                                 0.042      1.125 r
  U9486/Y (CLKNAND2X4MTR)                                0.066      1.191 f
  U9422/Y (OAI21X2MTR)                                   0.055      1.246 r
  U23729/Y (OAI2BB1X4MTR)                                0.082      1.328 f
  U20608/Y (NOR2X8MTR)                                   0.072      1.400 r
  U11036/Y (AOI2BB1X8MTR)                                0.102      1.502 r
  U11771/Y (OAI21X1MTR)                                  0.081      1.583 f
  U11483/Y (XNOR2X1MTR)                                  0.084      1.667 f
  U22864/Y (NOR2X1MTR)                                   0.059      1.726 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX4MTR)
                                                         0.000      1.726 r
  data arrival time                                                 1.726

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.726
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.346


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11136/Y (CLKNAND2X8MTR)                               0.026      0.348 r
  U16086/Y (NAND3X4MTR)                                  0.049      0.397 f
  U16051/Y (AOI21X4MTR)                                  0.084      0.481 r
  U20260/Y (OAI211X8MTR)                                 0.084      0.565 f
  U11290/Y (NOR2X8MTR)                                   0.059      0.624 r
  U12135/Y (CLKNAND2X8MTR)                               0.053      0.677 f
  U20261/Y (CLKNAND2X16MTR)                              0.066      0.743 r
  U11126/Y (CLKNAND2X16MTR)                              0.052      0.794 f
  U9932/Y (INVX4MTR)                                     0.047      0.841 r
  U23847/Y (NOR2X8MTR)                                   0.034      0.875 f
  U12079/Y (NOR2X8MTR)                                   0.049      0.924 r
  U11479/Y (CLKNAND2X4MTR)                               0.042      0.966 f
  U22213/Y (CLKNAND2X4MTR)                               0.039      1.006 r
  U11630/Y (XOR2X8MTR)                                   0.075      1.081 r
  U11125/Y (OAI22X8MTR)                                  0.072      1.153 f
  U11124/Y (OAI21X8MTR)                                  0.079      1.233 r
  U20400/Y (CLKNAND2X4MTR)                               0.053      1.286 f
  U20301/Y (AOI22X4MTR)                                  0.098      1.384 r
  U20299/Y (AOI2BB1X8MTR)                                0.120      1.504 r
  U23529/Y (OAI21X2MTR)                                  0.066      1.570 f
  U18773/Y (XNOR2X1MTR)                                  0.072      1.642 f
  U15362/Y (NOR2X1MTR)                                   0.060      1.701 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX1MTR)
                                                         0.000      1.701 r
  data arrival time                                                 1.701

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.144      1.356
  data required time                                                1.356
  --------------------------------------------------------------------------
  data required time                                                1.356
  data arrival time                                                -1.701
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.346


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_78_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U13026/Y (NOR2X4MTR)                                   0.059      1.305 r
  U16392/Y (NAND2X2MTR)                                  0.062      1.367 f
  U15432/Y (NAND3X2MTR)                                  0.057      1.424 r
  U11677/Y (NOR2X4MTR)                                   0.052      1.476 f
  U15385/Y (OAI21X1MTR)                                  0.070      1.546 r
  U17424/Y (NAND2X2MTR)                                  0.060      1.606 f
  U29454/Y (NAND3X4MTR)                                  0.052      1.658 r
  U29455/Y (NAND2X2MTR)                                  0.047      1.705 f
  U16242/Y (INVX2MTR)                                    0.036      1.741 r
  PIM_result_reg_78_/D (DFFRHQX8MTR)                     0.000      1.741 r
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_78_/CK (DFFRHQX8MTR)                    0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.345


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_462_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U13026/Y (NOR2X4MTR)                                   0.059      1.305 r
  U16392/Y (NAND2X2MTR)                                  0.062      1.367 f
  U15432/Y (NAND3X2MTR)                                  0.057      1.424 r
  U11677/Y (NOR2X4MTR)                                   0.052      1.476 f
  U15385/Y (OAI21X1MTR)                                  0.070      1.546 r
  U17424/Y (NAND2X2MTR)                                  0.060      1.606 f
  U29454/Y (NAND3X4MTR)                                  0.052      1.658 r
  U29784/Y (NAND2X2MTR)                                  0.047      1.705 f
  U16244/Y (INVX2MTR)                                    0.036      1.741 r
  PIM_result_reg_462_/D (DFFRHQX8MTR)                    0.000      1.741 r
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_462_/CK (DFFRHQX8MTR)                   0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.345


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_334_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U13026/Y (NOR2X4MTR)                                   0.059      1.305 r
  U16392/Y (NAND2X2MTR)                                  0.062      1.367 f
  U15432/Y (NAND3X2MTR)                                  0.057      1.424 r
  U11677/Y (NOR2X4MTR)                                   0.052      1.476 f
  U15385/Y (OAI21X1MTR)                                  0.070      1.546 r
  U17424/Y (NAND2X2MTR)                                  0.060      1.606 f
  U29454/Y (NAND3X4MTR)                                  0.052      1.658 r
  U29783/Y (NAND2X2MTR)                                  0.047      1.705 f
  U16245/Y (INVX2MTR)                                    0.036      1.741 r
  PIM_result_reg_334_/D (DFFRHQX8MTR)                    0.000      1.741 r
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_334_/CK (DFFRHQX8MTR)                   0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.345


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U14266/Y (NAND2X6MTR)                                  0.055      1.298 r
  U14261/Y (CLKNAND2X8MTR)                               0.059      1.357 f
  U16365/Y (NAND2X6MTR)                                  0.060      1.417 r
  U26498/Y (OAI2B1X8MTR)                                 0.060      1.477 f
  U9173/Y (BUFX2MTR)                                     0.123      1.600 f
  U26500/Y (OAI22X2MTR)                                  0.061      1.661 r
  U0_BANK_TOP/vACC_3_reg_7__2_/D (DFFRQX4MTR)            0.000      1.661 r
  data arrival time                                                 1.661

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__2_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.184      1.316
  data required time                                                1.316
  --------------------------------------------------------------------------
  data required time                                                1.316
  data arrival time                                                -1.661
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.345


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U11559/Y (NOR2X4MTR)                                   0.077      1.320 r
  U23459/Y (NAND4X4MTR)                                  0.079      1.399 f
  U13017/Y (NOR2X4MTR)                                   0.063      1.462 r
  U16351/Y (NAND4X4MTR)                                  0.093      1.555 f
  U16322/Y (CLKNAND2X4MTR)                               0.063      1.618 r
  U16290/Y (NOR2X4MTR)                                   0.043      1.662 f
  U16258/Y (OAI2BB1X2MTR)                                0.088      1.750 f
  U0_BANK_TOP/vACC_0_reg_7__19_/D (DFFRHQX4MTR)          0.000      1.750 f
  data arrival time                                                 1.750

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.750
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.345


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U11559/Y (NOR2X4MTR)                                   0.077      1.320 r
  U23459/Y (NAND4X4MTR)                                  0.079      1.399 f
  U13017/Y (NOR2X4MTR)                                   0.063      1.462 r
  U16351/Y (NAND4X4MTR)                                  0.093      1.555 f
  U16322/Y (CLKNAND2X4MTR)                               0.063      1.618 r
  U16290/Y (NOR2X4MTR)                                   0.043      1.662 f
  U9168/Y (OAI2BB1X2MTR)                                 0.088      1.750 f
  U0_BANK_TOP/vACC_1_reg_7__19_/D (DFFRHQX4MTR)          0.000      1.750 f
  data arrival time                                                 1.750

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.750
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.345


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U12184/Y (AOI21X4MTR)                                  0.081      1.105 r
  U12183/Y (XNOR2X2MTR)                                  0.055      1.160 f
  U11708/Y (AOI22X4MTR)                                  0.097      1.257 r
  U11707/Y (OAI2BB1X4MTR)                                0.066      1.323 f
  U18783/Y (NOR2X2MTR)                                   0.059      1.382 r
  U26780/Y (AND2X4MTR)                                   0.108      1.489 r
  U12106/Y (NAND3X8MTR)                                  0.060      1.550 f
  U10901/Y (CLKNAND2X4MTR)                               0.052      1.601 r
  U17378/Y (NOR2X4MTR)                                   0.037      1.638 f
  U16233/Y (NAND2X2MTR)                                  0.039      1.677 r
  U18707/Y (OAI211X2MTR)                                 0.064      1.741 f
  U0_BANK_TOP/vACC_2_reg_6__19_/D (DFFRHQX4MTR)          0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.345


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U12184/Y (AOI21X4MTR)                                  0.081      1.105 r
  U12183/Y (XNOR2X2MTR)                                  0.055      1.160 f
  U11708/Y (AOI22X4MTR)                                  0.097      1.257 r
  U11707/Y (OAI2BB1X4MTR)                                0.066      1.323 f
  U18783/Y (NOR2X2MTR)                                   0.059      1.382 r
  U26780/Y (AND2X4MTR)                                   0.108      1.489 r
  U12106/Y (NAND3X8MTR)                                  0.060      1.550 f
  U15356/Y (NAND2X2MTR)                                  0.045      1.595 r
  U23767/Y (OAI2BB1X4MTR)                                0.100      1.695 r
  U26783/Y (OAI21X2MTR)                                  0.052      1.747 f
  U0_BANK_TOP/vACC_0_reg_6__16_/D (DFFRHQX4MTR)          0.000      1.747 f
  data arrival time                                                 1.747

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.747
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.345


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11831/Y (INVX6MTR)                                    0.047      0.291 f
  U10474/Y (INVX4MTR)                                    0.057      0.347 r
  U14710/Y (NAND2BX4MTR)                                 0.077      0.424 r
  U14588/Y (NAND4X4MTR)                                  0.075      0.500 f
  U13395/Y (NAND2X2MTR)                                  0.065      0.565 r
  U15893/Y (NAND2X6MTR)                                  0.057      0.621 f
  U13913/Y (NOR2X6MTR)                                   0.082      0.703 r
  U14451/Y (NOR2X3MTR)                                   0.043      0.746 f
  U9964/Y (NOR2X6MTR)                                    0.079      0.825 r
  U20738/Y (OAI2B1X8MTR)                                 0.049      0.874 f
  U11585/Y (CLKNAND2X4MTR)                               0.048      0.922 r
  U11859/Y (NAND2X6MTR)                                  0.053      0.975 f
  U11861/Y (AOI21X2MTR)                                  0.087      1.063 r
  U11087/Y (XNOR2X2MTR)                                  0.082      1.145 r
  U18934/Y (AOI22X2MTR)                                  0.081      1.226 f
  U17507/Y (OAI21X2MTR)                                  0.062      1.288 r
  U17461/Y (INVX2MTR)                                    0.051      1.339 f
  U17434/Y (NAND3X4MTR)                                  0.054      1.393 r
  U10979/Y (NOR2X8MTR)                                   0.035      1.427 f
  U18746/Y (CLKNAND2X12MTR)                              0.040      1.467 r
  U11725/Y (NAND2X6MTR)                                  0.049      1.516 f
  U13651/Y (INVX8MTR)                                    0.041      1.557 r
  U16226/Y (NAND2X6MTR)                                  0.048      1.605 f
  U20910/Y (OAI22X2MTR)                                  0.058      1.662 r
  U0_BANK_TOP/vACC_3_reg_5__15_/D (DFFRQX4MTR)           0.000      1.662 r
  data arrival time                                                 1.662

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.662
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U13557/Y (NOR2X2MTR)                                   0.054      0.471 r
  U10507/Y (NOR2X2MTR)                                   0.035      0.506 f
  U15976/Y (NAND2X2MTR)                                  0.042      0.548 r
  U13420/Y (NAND2X2MTR)                                  0.048      0.596 f
  U13386/Y (NAND2X3MTR)                                  0.055      0.651 r
  U14470/Y (NAND2X3MTR)                                  0.054      0.704 f
  U9971/Y (OAI21X4MTR)                                   0.113      0.817 r
  U15780/Y (INVX2MTR)                                    0.056      0.873 f
  U19297/Y (XOR2X1MTR)                                   0.076      0.950 f
  U21467/Y (NAND2X1MTR)                                  0.047      0.996 r
  U17691/Y (OAI2B1X2MTR)                                 0.051      1.047 f
  U16541/Y (AOI21X1MTR)                                  0.082      1.129 r
  U19026/Y (NAND2X2MTR)                                  0.053      1.182 f
  U18969/Y (NOR3X1MTR)                                   0.112      1.294 r
  U10796/Y (NAND3X2MTR)                                  0.094      1.388 f
  U11792/Y (NOR2X4MTR)                                   0.065      1.453 r
  U17406/Y (NAND4X4MTR)                                  0.091      1.544 f
  U20782/Y (OAI211X2MTR)                                 0.093      1.636 r
  U26997/Y (OAI211X2MTR)                                 0.102      1.739 f
  U0_BANK_TOP/vACC_3_reg_2__17_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.106      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U12184/Y (AOI21X4MTR)                                  0.081      1.105 r
  U12183/Y (XNOR2X2MTR)                                  0.055      1.160 f
  U11708/Y (AOI22X4MTR)                                  0.097      1.257 r
  U11707/Y (OAI2BB1X4MTR)                                0.066      1.323 f
  U18783/Y (NOR2X2MTR)                                   0.059      1.382 r
  U26780/Y (AND2X4MTR)                                   0.108      1.489 r
  U12106/Y (NAND3X8MTR)                                  0.060      1.550 f
  U15356/Y (NAND2X2MTR)                                  0.045      1.595 r
  U23767/Y (OAI2BB1X4MTR)                                0.100      1.695 r
  U18709/Y (OAI21X2MTR)                                  0.052      1.747 f
  U0_BANK_TOP/vACC_3_reg_6__16_/D (DFFRHQX4MTR)          0.000      1.747 f
  data arrival time                                                 1.747

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.747
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/is_ADD_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_ADD_reg/CK (DFFRHQX8MTR)                0.000 #    0.000 r
  U0_BANK_TOP/is_ADD_reg/Q (DFFRHQX8MTR)                 0.116      0.116 r
  U17332/Y (INVX8MTR)                                    0.027      0.143 f
  U20045/Y (CLKNAND2X12MTR)                              0.034      0.177 r
  U17265/Y (CLKNAND2X12MTR)                              0.052      0.228 f
  U12888/Y (INVX3MTR)                                    0.055      0.283 r
  U15273/Y (NOR2X3MTR)                                   0.053      0.336 f
  U23373/Y (AO22X4MTR)                                   0.146      0.482 f
  U18346/Y (CLKOR2X4MTR)                                 0.086      0.568 f
  U10170/Y (NOR2X4MTR)                                   0.099      0.667 r
  U12639/Y (INVX3MTR)                                    0.042      0.710 f
  U12218/Y (OAI21X4MTR)                                  0.105      0.814 r
  U12542/Y (INVX2MTR)                                    0.075      0.889 f
  U11426/Y (OAI2B1X8MTR)                                 0.072      0.961 r
  U11621/Y (OAI2BB1X4MTR)                                0.054      1.016 f
  U9537/Y (BUFX3MTR)                                     0.089      1.105 f
  U10632/Y (OAI21X6MTR)                                  0.083      1.188 r
  U20369/Y (OAI2B1X8MTR)                                 0.065      1.252 f
  U19089/Y (OAI21X6MTR)                                  0.076      1.329 r
  U10629/Y (NAND2X6MTR)                                  0.059      1.388 f
  U11425/Y (NOR2X8MTR)                                   0.062      1.450 r
  U9289/Y (NOR2X4MTR)                                    0.039      1.490 f
  U9251/Y (AND2X1MTR)                                    0.107      1.597 f
  U20511/Y (CLKNAND2X4MTR)                               0.044      1.641 r
  U22862/Y (AOI31X1MTR)                                  0.089      1.730 f
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.730 f
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U11229/Y (INVX6MTR)                                    0.037      0.324 f
  U23786/Y (AOI22X4MTR)                                  0.076      0.400 r
  U20399/Y (OAI2BB1X4MTR)                                0.099      0.499 r
  U23720/Y (CLKNAND2X4MTR)                               0.049      0.548 f
  U11776/Y (NOR2X8MTR)                                   0.074      0.622 r
  U12095/Y (CLKNAND2X12MTR)                              0.061      0.683 f
  U20504/Y (CLKNAND2X16MTR)                              0.059      0.743 r
  U20473/Y (CLKNAND2X16MTR)                              0.050      0.792 f
  U13174/Y (NAND2X6MTR)                                  0.049      0.841 r
  U20563/Y (XNOR2X8MTR)                                  0.093      0.934 r
  U23890/Y (XNOR2X8MTR)                                  0.099      1.034 r
  U19245/Y (INVX3MTR)                                    0.033      1.067 f
  U20709/Y (OAI2BB1X4MTR)                                0.091      1.158 f
  U23719/Y (XNOR2X8MTR)                                  0.086      1.244 f
  U23451/Y (XOR2X8MTR)                                   0.102      1.346 f
  U11139/Y (NAND2X6MTR)                                  0.050      1.395 r
  U9336/Y (INVX4MTR)                                     0.035      1.430 f
  U11599/Y (AOI21X8MTR)                                  0.069      1.499 r
  U20420/Y (OAI21X6MTR)                                  0.057      1.556 f
  U23910/Y (XNOR2X1MTR)                                  0.104      1.660 f
  U22764/Y (NOR2X1MTR)                                   0.061      1.722 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.722 r
  data arrival time                                                 1.722

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U11570/Y (AOI2BB1X8MTR)                                0.088      1.693 r
  U26950/Y (OAI22X2MTR)                                  0.049      1.742 f
  U0_BANK_TOP/vACC_1_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.742 f
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U20896/Y (AOI2BB1X8MTR)                                0.088      1.693 r
  U26928/Y (OAI22X2MTR)                                  0.049      1.742 f
  U0_BANK_TOP/vACC_1_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.742 f
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U11570/Y (AOI2BB1X8MTR)                                0.088      1.693 r
  U26926/Y (OAI22X2MTR)                                  0.049      1.742 f
  U0_BANK_TOP/vACC_3_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.742 f
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U11570/Y (AOI2BB1X8MTR)                                0.088      1.693 r
  U26925/Y (OAI22X2MTR)                                  0.049      1.742 f
  U0_BANK_TOP/vACC_0_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.742 f
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U20896/Y (AOI2BB1X8MTR)                                0.088      1.693 r
  U26937/Y (OAI22X2MTR)                                  0.049      1.742 f
  U0_BANK_TOP/vACC_0_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.742 f
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U11570/Y (AOI2BB1X8MTR)                                0.088      1.693 r
  U26929/Y (OAI22X2MTR)                                  0.049      1.742 f
  U0_BANK_TOP/vACC_2_reg_5__7_/D (DFFRHQX4MTR)           0.000      1.742 f
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__7_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U11154/Y (AOI2BB1X8MTR)                                0.088      1.693 r
  U22594/Y (OAI22X2MTR)                                  0.049      1.742 f
  U0_BANK_TOP/vACC_2_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.742 f
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U11154/Y (AOI2BB1X8MTR)                                0.088      1.693 r
  U26943/Y (OAI22X2MTR)                                  0.049      1.742 f
  U0_BANK_TOP/vACC_0_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.742 f
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U20896/Y (AOI2BB1X8MTR)                                0.088      1.693 r
  U26948/Y (OAI22X2MTR)                                  0.049      1.742 f
  U0_BANK_TOP/vACC_2_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.742 f
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U11154/Y (AOI2BB1X8MTR)                                0.088      1.693 r
  U26946/Y (OAI22X2MTR)                                  0.049      1.742 f
  U0_BANK_TOP/vACC_1_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.742 f
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U11154/Y (AOI2BB1X8MTR)                                0.088      1.693 r
  U26945/Y (OAI22X2MTR)                                  0.049      1.742 f
  U0_BANK_TOP/vACC_3_reg_5__5_/D (DFFRHQX4MTR)           0.000      1.742 f
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__5_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U21575/Y (MXI2X6MTR)                                   0.058      1.664 f
  U15340/Y (NAND2X2MTR)                                  0.047      1.710 r
  U29534/Y (NAND2X2MTR)                                  0.039      1.749 f
  U0_BANK_TOP/vACC_1_reg_5__16_/D (DFFRHQX4MTR)          0.000      1.749 f
  data arrival time                                                 1.749

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.094      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.749
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U10756/Y (CLKNAND2X12MTR)                              0.051      1.605 r
  U20896/Y (AOI2BB1X8MTR)                                0.088      1.693 r
  U26939/Y (OAI22X2MTR)                                  0.049      1.742 f
  U0_BANK_TOP/vACC_3_reg_5__3_/D (DFFRHQX4MTR)           0.000      1.742 f
  data arrival time                                                 1.742

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__3_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.742
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U12184/Y (AOI21X4MTR)                                  0.081      1.105 r
  U12183/Y (XNOR2X2MTR)                                  0.055      1.160 f
  U11708/Y (AOI22X4MTR)                                  0.097      1.257 r
  U11707/Y (OAI2BB1X4MTR)                                0.066      1.323 f
  U18783/Y (NOR2X2MTR)                                   0.059      1.382 r
  U26780/Y (AND2X4MTR)                                   0.108      1.489 r
  U12106/Y (NAND3X8MTR)                                  0.060      1.550 f
  U15356/Y (NAND2X2MTR)                                  0.045      1.595 r
  U23767/Y (OAI2BB1X4MTR)                                0.100      1.695 r
  U26784/Y (OAI21X2MTR)                                  0.052      1.747 f
  U0_BANK_TOP/vACC_1_reg_6__16_/D (DFFRHQX4MTR)          0.000      1.747 f
  data arrival time                                                 1.747

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.747
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.344


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11136/Y (CLKNAND2X8MTR)                               0.026      0.348 r
  U16086/Y (NAND3X4MTR)                                  0.049      0.397 f
  U16051/Y (AOI21X4MTR)                                  0.084      0.481 r
  U20260/Y (OAI211X8MTR)                                 0.084      0.565 f
  U11290/Y (NOR2X8MTR)                                   0.059      0.624 r
  U12135/Y (CLKNAND2X8MTR)                               0.053      0.677 f
  U20261/Y (CLKNAND2X16MTR)                              0.066      0.743 r
  U10135/Y (CLKNAND2X8MTR)                               0.071      0.814 f
  U9923/Y (NAND2X6MTR)                                   0.063      0.877 r
  U10892/Y (NAND2X6MTR)                                  0.041      0.917 f
  U12406/Y (CLKNAND2X4MTR)                               0.040      0.957 r
  U9711/Y (OAI21X6MTR)                                   0.056      1.013 f
  U9603/Y (OAI21X4MTR)                                   0.097      1.110 r
  U12117/Y (NAND2X6MTR)                                  0.059      1.169 f
  U20567/Y (XNOR2X8MTR)                                  0.086      1.255 f
  U20593/Y (XNOR2X8MTR)                                  0.088      1.343 f
  U15466/Y (CLKNAND2X4MTR)                               0.051      1.393 r
  U11239/Y (INVX4MTR)                                    0.035      1.428 f
  U11593/Y (AOI21X8MTR)                                  0.073      1.501 r
  U20497/Y (OAI21X8MTR)                                  0.056      1.557 f
  U23900/Y (XNOR2X1MTR)                                  0.103      1.660 f
  U22709/Y (NOR2X1MTR)                                   0.061      1.721 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.721 r
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U13557/Y (NOR2X2MTR)                                   0.054      0.471 r
  U10507/Y (NOR2X2MTR)                                   0.035      0.506 f
  U15976/Y (NAND2X2MTR)                                  0.042      0.548 r
  U13420/Y (NAND2X2MTR)                                  0.048      0.596 f
  U13386/Y (NAND2X3MTR)                                  0.055      0.651 r
  U14470/Y (NAND2X3MTR)                                  0.054      0.704 f
  U9971/Y (OAI21X4MTR)                                   0.113      0.817 r
  U15780/Y (INVX2MTR)                                    0.056      0.873 f
  U19297/Y (XOR2X1MTR)                                   0.076      0.950 f
  U21467/Y (NAND2X1MTR)                                  0.047      0.996 r
  U17691/Y (OAI2B1X2MTR)                                 0.051      1.047 f
  U16541/Y (AOI21X1MTR)                                  0.082      1.129 r
  U19026/Y (NAND2X2MTR)                                  0.053      1.182 f
  U18969/Y (NOR3X1MTR)                                   0.112      1.294 r
  U10796/Y (NAND3X2MTR)                                  0.094      1.388 f
  U11792/Y (NOR2X4MTR)                                   0.065      1.453 r
  U17406/Y (NAND4X4MTR)                                  0.091      1.544 f
  U20782/Y (OAI211X2MTR)                                 0.093      1.636 r
  U26995/Y (OAI211X2MTR)                                 0.102      1.739 f
  U0_BANK_TOP/vACC_0_reg_2__17_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U12184/Y (AOI21X4MTR)                                  0.081      1.105 r
  U12183/Y (XNOR2X2MTR)                                  0.055      1.160 f
  U11708/Y (AOI22X4MTR)                                  0.097      1.257 r
  U11707/Y (OAI2BB1X4MTR)                                0.066      1.323 f
  U18783/Y (NOR2X2MTR)                                   0.059      1.382 r
  U26780/Y (AND2X4MTR)                                   0.108      1.489 r
  U12106/Y (NAND3X8MTR)                                  0.060      1.550 f
  U10901/Y (CLKNAND2X4MTR)                               0.052      1.601 r
  U17378/Y (NOR2X4MTR)                                   0.037      1.638 f
  U10670/Y (NAND2X2MTR)                                  0.039      1.677 r
  U20950/Y (OAI211X2MTR)                                 0.061      1.738 f
  U0_BANK_TOP/vACC_0_reg_6__19_/D (DFFRHQX4MTR)          0.000      1.738 f
  data arrival time                                                 1.738

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.106      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.738
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U13557/Y (NOR2X2MTR)                                   0.054      0.471 r
  U10507/Y (NOR2X2MTR)                                   0.035      0.506 f
  U15976/Y (NAND2X2MTR)                                  0.042      0.548 r
  U13420/Y (NAND2X2MTR)                                  0.048      0.596 f
  U13386/Y (NAND2X3MTR)                                  0.055      0.651 r
  U14470/Y (NAND2X3MTR)                                  0.054      0.704 f
  U9971/Y (OAI21X4MTR)                                   0.113      0.817 r
  U15780/Y (INVX2MTR)                                    0.056      0.873 f
  U19297/Y (XOR2X1MTR)                                   0.076      0.950 f
  U21467/Y (NAND2X1MTR)                                  0.047      0.996 r
  U17691/Y (OAI2B1X2MTR)                                 0.051      1.047 f
  U16541/Y (AOI21X1MTR)                                  0.082      1.129 r
  U19026/Y (NAND2X2MTR)                                  0.053      1.182 f
  U18969/Y (NOR3X1MTR)                                   0.112      1.294 r
  U10796/Y (NAND3X2MTR)                                  0.094      1.388 f
  U11792/Y (NOR2X4MTR)                                   0.065      1.453 r
  U17406/Y (NAND4X4MTR)                                  0.091      1.544 f
  U20782/Y (OAI211X2MTR)                                 0.093      1.636 r
  U26994/Y (OAI211X2MTR)                                 0.102      1.739 f
  U0_BANK_TOP/vACC_1_reg_2__17_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U20789/Y (NAND2X1MTR)                                  0.050      1.597 r
  U23678/Y (OAI2BB1X4MTR)                                0.098      1.695 r
  U29175/Y (OAI22X2MTR)                                  0.046      1.741 f
  U0_BANK_TOP/vACC_3_reg_3__20_/D (DFFRHQX4MTR)          0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U20789/Y (NAND2X1MTR)                                  0.050      1.597 r
  U23678/Y (OAI2BB1X4MTR)                                0.098      1.695 r
  U29176/Y (OAI22X2MTR)                                  0.046      1.741 f
  U0_BANK_TOP/vACC_0_reg_3__20_/D (DFFRHQX4MTR)          0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11725/Y (NAND2X6MTR)                                  0.050      1.604 r
  U13651/Y (INVX8MTR)                                    0.033      1.637 f
  U16237/Y (NAND2X6MTR)                                  0.040      1.677 r
  U16225/Y (OAI21X2MTR)                                  0.051      1.729 f
  U0_BANK_TOP/vACC_2_reg_5__11_/D (DFFRHQX2MTR)          0.000      1.729 f
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U13557/Y (NOR2X2MTR)                                   0.054      0.471 r
  U10507/Y (NOR2X2MTR)                                   0.035      0.506 f
  U15976/Y (NAND2X2MTR)                                  0.042      0.548 r
  U13420/Y (NAND2X2MTR)                                  0.048      0.596 f
  U13386/Y (NAND2X3MTR)                                  0.055      0.651 r
  U14470/Y (NAND2X3MTR)                                  0.054      0.704 f
  U9971/Y (OAI21X4MTR)                                   0.113      0.817 r
  U15780/Y (INVX2MTR)                                    0.056      0.873 f
  U19297/Y (XOR2X1MTR)                                   0.076      0.950 f
  U21467/Y (NAND2X1MTR)                                  0.047      0.996 r
  U17691/Y (OAI2B1X2MTR)                                 0.051      1.047 f
  U16541/Y (AOI21X1MTR)                                  0.082      1.129 r
  U19026/Y (NAND2X2MTR)                                  0.053      1.182 f
  U18969/Y (NOR3X1MTR)                                   0.112      1.294 r
  U10796/Y (NAND3X2MTR)                                  0.094      1.388 f
  U11792/Y (NOR2X4MTR)                                   0.065      1.453 r
  U17406/Y (NAND4X4MTR)                                  0.091      1.544 f
  U20782/Y (OAI211X2MTR)                                 0.093      1.636 r
  U26996/Y (OAI211X2MTR)                                 0.102      1.739 f
  U0_BANK_TOP/vACC_2_reg_2__17_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U11229/Y (INVX6MTR)                                    0.037      0.324 f
  U23786/Y (AOI22X4MTR)                                  0.076      0.400 r
  U20399/Y (OAI2BB1X4MTR)                                0.099      0.499 r
  U23720/Y (CLKNAND2X4MTR)                               0.049      0.548 f
  U11776/Y (NOR2X8MTR)                                   0.074      0.622 r
  U12095/Y (CLKNAND2X12MTR)                              0.061      0.683 f
  U20504/Y (CLKNAND2X16MTR)                              0.059      0.743 r
  U20509/Y (CLKNAND2X16MTR)                              0.052      0.795 f
  U11740/Y (BUFX4MTR)                                    0.079      0.873 f
  U9731/Y (NAND2X2MTR)                                   0.068      0.942 r
  U24497/Y (INVX2MTR)                                    0.048      0.989 f
  U13086/Y (NOR2X3MTR)                                   0.087      1.077 r
  U20267/Y (OAI22X8MTR)                                  0.071      1.148 f
  U20264/Y (OAI21X6MTR)                                  0.081      1.229 r
  U20263/Y (NAND3BX4MTR)                                 0.070      1.299 f
  U20649/Y (AOI22X4MTR)                                  0.088      1.387 r
  U20516/Y (AOI2BB1X8MTR)                                0.108      1.495 r
  U11308/Y (OAI21X6MTR)                                  0.060      1.555 f
  U23490/Y (XNOR2X1MTR)                                  0.104      1.659 f
  U22710/Y (NOR2X1MTR)                                   0.061      1.721 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_/D (DFFRHQX2MTR)
                                                         0.000      1.721 r
  data arrival time                                                 1.721

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_7_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.721
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U20789/Y (NAND2X1MTR)                                  0.050      1.597 r
  U23678/Y (OAI2BB1X4MTR)                                0.098      1.695 r
  U29177/Y (OAI22X2MTR)                                  0.046      1.741 f
  U0_BANK_TOP/vACC_1_reg_3__20_/D (DFFRHQX4MTR)          0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U20789/Y (NAND2X1MTR)                                  0.050      1.597 r
  U23678/Y (OAI2BB1X4MTR)                                0.098      1.695 r
  U23677/Y (OAI22X2MTR)                                  0.046      1.741 f
  U0_BANK_TOP/vACC_2_reg_3__20_/D (DFFRHQX4MTR)          0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.343


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U12184/Y (AOI21X4MTR)                                  0.081      1.105 r
  U12183/Y (XNOR2X2MTR)                                  0.055      1.160 f
  U11708/Y (AOI22X4MTR)                                  0.097      1.257 r
  U11707/Y (OAI2BB1X4MTR)                                0.066      1.323 f
  U18783/Y (NOR2X2MTR)                                   0.059      1.382 r
  U26780/Y (AND2X4MTR)                                   0.108      1.489 r
  U12106/Y (NAND3X8MTR)                                  0.060      1.550 f
  U20807/Y (NAND2X2MTR)                                  0.052      1.602 r
  U10970/Y (CLKNAND2X4MTR)                               0.049      1.651 f
  U23415/Y (NAND2X2MTR)                                  0.040      1.691 r
  U23417/Y (OAI21X2MTR)                                  0.054      1.746 f
  U0_BANK_TOP/vACC_0_reg_6__17_/D (DFFRHQX4MTR)          0.000      1.746 f
  data arrival time                                                 1.746

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.746
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.342


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U12184/Y (AOI21X4MTR)                                  0.081      1.105 r
  U12183/Y (XNOR2X2MTR)                                  0.055      1.160 f
  U11708/Y (AOI22X4MTR)                                  0.097      1.257 r
  U11707/Y (OAI2BB1X4MTR)                                0.066      1.323 f
  U18783/Y (NOR2X2MTR)                                   0.059      1.382 r
  U26780/Y (AND2X4MTR)                                   0.108      1.489 r
  U12106/Y (NAND3X8MTR)                                  0.060      1.550 f
  U10901/Y (CLKNAND2X4MTR)                               0.052      1.601 r
  U17378/Y (NOR2X4MTR)                                   0.037      1.638 f
  U18717/Y (NAND2X2MTR)                                  0.039      1.677 r
  U22570/Y (OAI211X2MTR)                                 0.062      1.738 f
  U0_BANK_TOP/vACC_3_reg_6__19_/D (DFFRHQX4MTR)          0.000      1.738 f
  data arrival time                                                 1.738

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.104      1.396
  data required time                                                1.396
  --------------------------------------------------------------------------
  data required time                                                1.396
  data arrival time                                                -1.738
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.342


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U9242/Y (INVX5MTR)                                     0.051      1.605 r
  U23404/Y (AOI2BB1X8MTR)                                0.087      1.692 r
  U26843/Y (OAI22X2MTR)                                  0.048      1.740 f
  U0_BANK_TOP/vACC_3_reg_5__20_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.342


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U9242/Y (INVX5MTR)                                     0.051      1.605 r
  U23404/Y (AOI2BB1X8MTR)                                0.087      1.692 r
  U23403/Y (OAI22X2MTR)                                  0.048      1.740 f
  U0_BANK_TOP/vACC_0_reg_5__20_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.342


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U9242/Y (INVX5MTR)                                     0.051      1.605 r
  U23404/Y (AOI2BB1X8MTR)                                0.087      1.692 r
  U26842/Y (OAI22X2MTR)                                  0.048      1.740 f
  U0_BANK_TOP/vACC_2_reg_5__20_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.342


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U9242/Y (INVX5MTR)                                     0.051      1.605 r
  U23404/Y (AOI2BB1X8MTR)                                0.087      1.692 r
  U26841/Y (OAI22X2MTR)                                  0.048      1.740 f
  U0_BANK_TOP/vACC_1_reg_5__20_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.101      1.399
  data required time                                                1.399
  --------------------------------------------------------------------------
  data required time                                                1.399
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U12908/Y (INVX6MTR)                                    0.049      0.288 f
  U11874/Y (BUFX4MTR)                                    0.078      0.366 f
  U20665/Y (AOI21X2MTR)                                  0.067      0.434 r
  U18394/Y (OAI211X2MTR)                                 0.093      0.527 f
  U18320/Y (CLKNAND2X4MTR)                               0.066      0.592 r
  U26005/Y (NAND2X2MTR)                                  0.058      0.650 f
  U18082/Y (NOR2X2MTR)                                   0.073      0.723 r
  U21277/Y (INVX3MTR)                                    0.037      0.759 f
  U9967/Y (INVX2MTR)                                     0.081      0.840 r
  U9858/Y (INVX2MTR)                                     0.060      0.900 f
  U9778/Y (INVX2MTR)                                     0.037      0.937 r
  U9734/Y (OAI2B11X1MTR)                                 0.101      1.038 f
  U11742/Y (AOI21X2MTR)                                  0.124      1.162 r
  U13699/Y (AOI21X6MTR)                                  0.049      1.211 f
  U12310/Y (CLKNAND2X8MTR)                               0.052      1.263 r
  U9429/Y (CLKNAND2X4MTR)                                0.054      1.317 f
  U17458/Y (CLKNAND2X8MTR)                               0.048      1.365 r
  U27018/Y (NAND2X2MTR)                                  0.071      1.436 f
  U14785/Y (INVX4MTR)                                    0.064      1.500 r
  U18752/Y (INVX2MTR)                                    0.045      1.545 f
  U10678/Y (AND2X2MTR)                                   0.091      1.635 f
  U11165/Y (OAI21X2MTR)                                  0.030      1.665 r
  U0_BANK_TOP/vACC_3_reg_5__17_/D (DFFRQX4MTR)           0.000      1.665 r
  data arrival time                                                 1.665

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__17_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.665
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U10339/Y (BUFX4MTR)                                    0.076      0.493 f
  U12719/Y (OAI21X3MTR)                                  0.063      0.556 r
  U12672/Y (NAND2BX2MTR)                                 0.077      0.632 f
  U15892/Y (CLKNAND2X4MTR)                               0.057      0.689 r
  U16892/Y (NAND2X3MTR)                                  0.051      0.740 f
  U13251/Y (OAI21X2MTR)                                  0.099      0.839 r
  U13190/Y (AOI21X2MTR)                                  0.085      0.924 f
  U15746/Y (OAI21X6MTR)                                  0.064      0.988 r
  U14936/Y (AOI2B1X2MTR)                                 0.072      1.060 f
  U17804/Y (XNOR2X1MTR)                                  0.082      1.142 f
  U19222/Y (AOI22X2MTR)                                  0.075      1.216 r
  U16540/Y (OAI2BB1X2MTR)                                0.079      1.295 f
  U15545/Y (INVX2MTR)                                    0.043      1.338 r
  U17615/Y (NAND3X2MTR)                                  0.066      1.405 f
  U11664/Y (NOR2X4MTR)                                   0.073      1.478 r
  U20801/Y (NAND4X4MTR)                                  0.080      1.557 f
  U11795/Y (CLKNAND2X4MTR)                               0.054      1.611 r
  U11059/Y (CLKNAND2X4MTR)                               0.041      1.652 f
  U23853/Y (CLKNAND2X4MTR)                               0.041      1.693 r
  U29014/Y (OAI22X2MTR)                                  0.045      1.739 f
  U0_BANK_TOP/vACC_1_reg_1__20_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U10339/Y (BUFX4MTR)                                    0.076      0.493 f
  U12719/Y (OAI21X3MTR)                                  0.063      0.556 r
  U12672/Y (NAND2BX2MTR)                                 0.077      0.632 f
  U15892/Y (CLKNAND2X4MTR)                               0.057      0.689 r
  U16892/Y (NAND2X3MTR)                                  0.051      0.740 f
  U13251/Y (OAI21X2MTR)                                  0.099      0.839 r
  U13190/Y (AOI21X2MTR)                                  0.085      0.924 f
  U15746/Y (OAI21X6MTR)                                  0.064      0.988 r
  U14936/Y (AOI2B1X2MTR)                                 0.072      1.060 f
  U17804/Y (XNOR2X1MTR)                                  0.082      1.142 f
  U19222/Y (AOI22X2MTR)                                  0.075      1.216 r
  U16540/Y (OAI2BB1X2MTR)                                0.079      1.295 f
  U15545/Y (INVX2MTR)                                    0.043      1.338 r
  U17615/Y (NAND3X2MTR)                                  0.066      1.405 f
  U11664/Y (NOR2X4MTR)                                   0.073      1.478 r
  U20801/Y (NAND4X4MTR)                                  0.080      1.557 f
  U11795/Y (CLKNAND2X4MTR)                               0.054      1.611 r
  U11059/Y (CLKNAND2X4MTR)                               0.041      1.652 f
  U23853/Y (CLKNAND2X4MTR)                               0.041      1.693 r
  U29017/Y (OAI22X2MTR)                                  0.045      1.739 f
  U0_BANK_TOP/vACC_2_reg_1__20_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U10339/Y (BUFX4MTR)                                    0.076      0.493 f
  U12719/Y (OAI21X3MTR)                                  0.063      0.556 r
  U12672/Y (NAND2BX2MTR)                                 0.077      0.632 f
  U15892/Y (CLKNAND2X4MTR)                               0.057      0.689 r
  U16892/Y (NAND2X3MTR)                                  0.051      0.740 f
  U13251/Y (OAI21X2MTR)                                  0.099      0.839 r
  U13190/Y (AOI21X2MTR)                                  0.085      0.924 f
  U15746/Y (OAI21X6MTR)                                  0.064      0.988 r
  U14936/Y (AOI2B1X2MTR)                                 0.072      1.060 f
  U17804/Y (XNOR2X1MTR)                                  0.082      1.142 f
  U19222/Y (AOI22X2MTR)                                  0.075      1.216 r
  U16540/Y (OAI2BB1X2MTR)                                0.079      1.295 f
  U15545/Y (INVX2MTR)                                    0.043      1.338 r
  U17615/Y (NAND3X2MTR)                                  0.066      1.405 f
  U11664/Y (NOR2X4MTR)                                   0.073      1.478 r
  U20801/Y (NAND4X4MTR)                                  0.080      1.557 f
  U11795/Y (CLKNAND2X4MTR)                               0.054      1.611 r
  U11059/Y (CLKNAND2X4MTR)                               0.041      1.652 f
  U23853/Y (CLKNAND2X4MTR)                               0.041      1.693 r
  U23852/Y (OAI22X2MTR)                                  0.045      1.739 f
  U0_BANK_TOP/vACC_0_reg_1__20_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U12184/Y (AOI21X4MTR)                                  0.081      1.105 r
  U12183/Y (XNOR2X2MTR)                                  0.055      1.160 f
  U11708/Y (AOI22X4MTR)                                  0.097      1.257 r
  U11707/Y (OAI2BB1X4MTR)                                0.066      1.323 f
  U18783/Y (NOR2X2MTR)                                   0.059      1.382 r
  U26780/Y (AND2X4MTR)                                   0.108      1.489 r
  U12106/Y (NAND3X8MTR)                                  0.060      1.550 f
  U10901/Y (CLKNAND2X4MTR)                               0.052      1.601 r
  U17378/Y (NOR2X4MTR)                                   0.037      1.638 f
  U18714/Y (NAND2X2MTR)                                  0.045      1.683 r
  U10969/Y (OAI2B11X4MTR)                                0.057      1.740 f
  U0_BANK_TOP/vACC_1_reg_6__19_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.341


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U10339/Y (BUFX4MTR)                                    0.076      0.493 f
  U12719/Y (OAI21X3MTR)                                  0.063      0.556 r
  U12672/Y (NAND2BX2MTR)                                 0.077      0.632 f
  U15892/Y (CLKNAND2X4MTR)                               0.057      0.689 r
  U16892/Y (NAND2X3MTR)                                  0.051      0.740 f
  U13251/Y (OAI21X2MTR)                                  0.099      0.839 r
  U13190/Y (AOI21X2MTR)                                  0.085      0.924 f
  U15746/Y (OAI21X6MTR)                                  0.064      0.988 r
  U14936/Y (AOI2B1X2MTR)                                 0.072      1.060 f
  U17804/Y (XNOR2X1MTR)                                  0.082      1.142 f
  U19222/Y (AOI22X2MTR)                                  0.075      1.216 r
  U16540/Y (OAI2BB1X2MTR)                                0.079      1.295 f
  U15545/Y (INVX2MTR)                                    0.043      1.338 r
  U17615/Y (NAND3X2MTR)                                  0.066      1.405 f
  U11664/Y (NOR2X4MTR)                                   0.073      1.478 r
  U20801/Y (NAND4X4MTR)                                  0.080      1.557 f
  U11795/Y (CLKNAND2X4MTR)                               0.054      1.611 r
  U11059/Y (CLKNAND2X4MTR)                               0.041      1.652 f
  U23853/Y (CLKNAND2X4MTR)                               0.041      1.693 r
  U29016/Y (OAI22X2MTR)                                  0.045      1.739 f
  U0_BANK_TOP/vACC_3_reg_1__20_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19093/Y (CLKNAND2X4MTR)                               0.051      1.289 r
  U19011/Y (INVX3MTR)                                    0.043      1.332 f
  U12305/Y (INVX4MTR)                                    0.061      1.393 r
  U26719/Y (NAND2X2MTR)                                  0.059      1.453 f
  U18836/Y (INVX2MTR)                                    0.068      1.520 r
  U22705/Y (AOI22X1MTR)                                  0.095      1.616 f
  U28680/Y (OAI21X2MTR)                                  0.049      1.665 r
  U0_BANK_TOP/vACC_0_reg_0__9_/D (DFFRQX4MTR)            0.000      1.665 r
  data arrival time                                                 1.665

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__9_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.665
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U16163/Y (INVX8MTR)                                    0.069      0.316 r
  U11920/Y (BUFX8MTR)                                    0.077      0.392 r
  U16133/Y (NAND2X2MTR)                                  0.039      0.431 f
  U18528/Y (OAI2BB1X2MTR)                                0.038      0.469 r
  U20809/Y (NAND3BX4MTR)                                 0.072      0.541 r
  U20851/Y (OAI2BB1X4MTR)                                0.099      0.640 r
  U15943/Y (NAND2BX4MTR)                                 0.085      0.725 r
  U13366/Y (INVX4MTR)                                    0.034      0.759 f
  U15058/Y (NAND2X2MTR)                                  0.035      0.794 r
  U13234/Y (NAND2X2MTR)                                  0.060      0.854 f
  U15756/Y (NAND2X2MTR)                                  0.048      0.902 r
  U15736/Y (NAND2X2MTR)                                  0.050      0.953 f
  U11519/Y (INVX4MTR)                                    0.044      0.997 r
  U11517/Y (CLKNAND2X4MTR)                               0.068      1.065 f
  U20857/Y (AOI21X2MTR)                                  0.091      1.157 r
  U21464/Y (XOR2X1MTR)                                   0.078      1.235 r
  U17584/Y (OAI2BB1X2MTR)                                0.131      1.366 r
  U17534/Y (NOR2X2MTR)                                   0.048      1.414 f
  U23837/Y (NAND4X4MTR)                                  0.060      1.474 r
  U23868/Y (CLKNAND2X4MTR)                               0.046      1.520 f
  U9221/Y (NOR2X2MTR)                                    0.092      1.611 r
  U18726/Y (OAI2BB1X2MTR)                                0.113      1.725 r
  U0_BANK_TOP/vACC_0_reg_4__19_/D (DFFRHQX4MTR)          0.000      1.725 r
  data arrival time                                                 1.725

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.725
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U16163/Y (INVX8MTR)                                    0.069      0.316 r
  U11920/Y (BUFX8MTR)                                    0.077      0.392 r
  U16133/Y (NAND2X2MTR)                                  0.039      0.431 f
  U18528/Y (OAI2BB1X2MTR)                                0.038      0.469 r
  U20809/Y (NAND3BX4MTR)                                 0.072      0.541 r
  U20851/Y (OAI2BB1X4MTR)                                0.099      0.640 r
  U15943/Y (NAND2BX4MTR)                                 0.085      0.725 r
  U13366/Y (INVX4MTR)                                    0.034      0.759 f
  U15058/Y (NAND2X2MTR)                                  0.035      0.794 r
  U13234/Y (NAND2X2MTR)                                  0.060      0.854 f
  U15756/Y (NAND2X2MTR)                                  0.048      0.902 r
  U15736/Y (NAND2X2MTR)                                  0.050      0.953 f
  U11519/Y (INVX4MTR)                                    0.044      0.997 r
  U11517/Y (CLKNAND2X4MTR)                               0.068      1.065 f
  U20857/Y (AOI21X2MTR)                                  0.091      1.157 r
  U21464/Y (XOR2X1MTR)                                   0.078      1.235 r
  U17584/Y (OAI2BB1X2MTR)                                0.131      1.366 r
  U17534/Y (NOR2X2MTR)                                   0.048      1.414 f
  U23837/Y (NAND4X4MTR)                                  0.060      1.474 r
  U23868/Y (CLKNAND2X4MTR)                               0.046      1.520 f
  U9221/Y (NOR2X2MTR)                                    0.092      1.611 r
  U18721/Y (OAI2BB1X2MTR)                                0.113      1.725 r
  U0_BANK_TOP/vACC_2_reg_4__19_/D (DFFRHQX4MTR)          0.000      1.725 r
  data arrival time                                                 1.725

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.725
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U9242/Y (INVX5MTR)                                     0.051      1.605 r
  U17365/Y (INVX4MTR)                                    0.034      1.639 f
  U11166/Y (CLKNAND2X4MTR)                               0.038      1.677 r
  U20905/Y (OAI21X2MTR)                                  0.052      1.729 f
  U0_BANK_TOP/vACC_1_reg_5__17_/D (DFFRQX4MTR)           0.000      1.729 f
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__17_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.111      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_444_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U11022/Y (INVX4MTR)                                    0.045      1.367 r
  U16363/Y (CLKNAND2X4MTR)                               0.042      1.409 f
  U15410/Y (OAI21BX4MTR)                                 0.090      1.499 r
  U9229/Y (NAND2X2MTR)                                   0.067      1.566 f
  U11029/Y (OAI211X4MTR)                                 0.051      1.618 r
  U23023/Y (NOR2BX1MTR)                                  0.100      1.718 r
  PIM_result_reg_444_/D (DFFRHQX2MTR)                    0.000      1.718 r
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_444_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_188_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U11022/Y (INVX4MTR)                                    0.045      1.367 r
  U16363/Y (CLKNAND2X4MTR)                               0.042      1.409 f
  U15410/Y (OAI21BX4MTR)                                 0.090      1.499 r
  U9229/Y (NAND2X2MTR)                                   0.067      1.566 f
  U11029/Y (OAI211X4MTR)                                 0.051      1.618 r
  U23025/Y (NOR2BX1MTR)                                  0.100      1.718 r
  PIM_result_reg_188_/D (DFFRHQX2MTR)                    0.000      1.718 r
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_188_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_316_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U11022/Y (INVX4MTR)                                    0.045      1.367 r
  U16363/Y (CLKNAND2X4MTR)                               0.042      1.409 f
  U15410/Y (OAI21BX4MTR)                                 0.090      1.499 r
  U9229/Y (NAND2X2MTR)                                   0.067      1.566 f
  U11029/Y (OAI211X4MTR)                                 0.051      1.618 r
  U23024/Y (NOR2BX1MTR)                                  0.100      1.718 r
  PIM_result_reg_316_/D (DFFRHQX2MTR)                    0.000      1.718 r
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_316_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_60_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U11022/Y (INVX4MTR)                                    0.045      1.367 r
  U16363/Y (CLKNAND2X4MTR)                               0.042      1.409 f
  U15410/Y (OAI21BX4MTR)                                 0.090      1.499 r
  U9229/Y (NAND2X2MTR)                                   0.067      1.566 f
  U11029/Y (OAI211X4MTR)                                 0.051      1.618 r
  U23026/Y (NOR2BX1MTR)                                  0.100      1.718 r
  PIM_result_reg_60_/D (DFFRHQX2MTR)                     0.000      1.718 r
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_60_/CK (DFFRHQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.340


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U23566/Y (INVX2MTR)                                    0.046      0.285 r
  U19951/Y (INVX4MTR)                                    0.041      0.326 f
  U11819/Y (INVX6MTR)                                    0.037      0.363 r
  U11615/Y (NOR2X4MTR)                                   0.023      0.386 f
  U11816/Y (AOI21X2MTR)                                  0.071      0.457 r
  U12205/Y (OAI21X4MTR)                                  0.061      0.519 f
  U11670/Y (OAI21X6MTR)                                  0.086      0.605 r
  U13937/Y (CLKNAND2X4MTR)                               0.069      0.673 f
  U15071/Y (CLKNAND2X4MTR)                               0.054      0.727 r
  U15055/Y (INVX2MTR)                                    0.036      0.764 f
  U14995/Y (NOR2X3MTR)                                   0.069      0.833 r
  U9789/Y (NAND2X2MTR)                                   0.084      0.917 f
  U10724/Y (OAI21X3MTR)                                  0.110      1.027 r
  U20787/Y (AOI21X2MTR)                                  0.064      1.091 f
  U9577/Y (NAND2X2MTR)                                   0.052      1.144 r
  U9507/Y (NAND3X4MTR)                                   0.085      1.228 f
  U9372/Y (CLKNAND2X4MTR)                                0.062      1.290 r
  U12263/Y (CLKNAND2X8MTR)                               0.053      1.343 f
  U12257/Y (CLKNAND2X16MTR)                              0.050      1.393 r
  U20847/Y (OAI2B1X8MTR)                                 0.059      1.452 f
  U17398/Y (INVX4MTR)                                    0.048      1.499 r
  U17383/Y (INVX4MTR)                                    0.044      1.543 f
  U29639/Y (OAI222X2MTR)                                 0.096      1.638 r
  U0_BANK_TOP/vACC_3_reg_6__13_/D (DFFRQX4MTR)           0.000      1.638 r
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__13_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.201      1.299
  data required time                                                1.299
  --------------------------------------------------------------------------
  data required time                                                1.299
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U9200/Y (NOR2X6MTR)                                    0.042      1.651 f
  U29216/Y (NAND2X2MTR)                                  0.036      1.687 r
  U29217/Y (NAND2X2MTR)                                  0.041      1.728 f
  U0_BANK_TOP/vACC_1_reg_3__12_/D (DFFRHQX2MTR)          0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.111      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U20618/Y (MXI2X12MTR)                                  0.089      0.273 r
  U20279/Y (CLKNAND2X16MTR)                              0.071      0.344 f
  U10897/Y (INVX16MTR)                                   0.046      0.390 r
  U11133/Y (CLKNAND2X12MTR)                              0.039      0.430 f
  U18522/Y (INVX4MTR)                                    0.047      0.476 r
  U20560/Y (OAI2BB1X4MTR)                                0.102      0.579 r
  U19764/Y (NOR2X8MTR)                                   0.039      0.618 f
  U20350/Y (CLKNAND2X16MTR)                              0.047      0.665 r
  U11286/Y (CLKNAND2X16MTR)                              0.051      0.716 f
  U10278/Y (NAND2X6MTR)                                  0.056      0.772 r
  U11344/Y (CLKNAND2X4MTR)                               0.045      0.817 f
  U15727/Y (INVX4MTR)                                    0.050      0.866 r
  U20631/Y (XNOR2X8MTR)                                  0.087      0.953 r
  U20630/Y (XNOR2X8MTR)                                  0.096      1.049 r
  U11276/Y (OAI21X6MTR)                                  0.062      1.111 f
  U11712/Y (CLKNAND2X4MTR)                               0.046      1.157 r
  U20634/Y (XNOR2X8MTR)                                  0.076      1.233 r
  U23735/Y (XNOR2X8MTR)                                  0.104      1.338 r
  U23698/Y (NOR2X4MTR)                                   0.043      1.381 f
  U11236/Y (NAND2BX8MTR)                                 0.084      1.465 f
  U20482/Y (OAI21X8MTR)                                  0.094      1.559 r
  U11568/Y (NAND2X2MTR)                                  0.075      1.634 f
  U23951/Y (AOI21X1MTR)                                  0.082      1.716 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.716 r
  data arrival time                                                 1.716

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.716
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.339


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U20676/Y (INVX3MTR)                                    0.033      1.642 f
  U18754/Y (NAND2X2MTR)                                  0.031      1.673 r
  U23408/Y (OAI2B11X2MTR)                                0.061      1.734 f
  U0_BANK_TOP/vACC_2_reg_3__16_/D (DFFRHQX4MTR)          0.000      1.734 f
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U16294/Y (OAI21X3MTR)                                  0.056      1.665 f
  U11318/Y (INVX4MTR)                                    0.034      1.699 r
  U23411/Y (OAI21X2MTR)                                  0.041      1.741 f
  U0_BANK_TOP/vACC_0_reg_3__16_/D (DFFRHQX4MTR)          0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11725/Y (NAND2X6MTR)                                  0.050      1.604 r
  U13651/Y (INVX8MTR)                                    0.033      1.637 f
  U14762/Y (CLKNAND2X4MTR)                               0.048      1.685 r
  U29543/Y (OAI21X2MTR)                                  0.054      1.739 f
  U0_BANK_TOP/vACC_0_reg_5__14_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U16294/Y (OAI21X3MTR)                                  0.056      1.665 f
  U11318/Y (INVX4MTR)                                    0.034      1.699 r
  U18744/Y (OAI21X2MTR)                                  0.041      1.741 f
  U0_BANK_TOP/vACC_3_reg_3__16_/D (DFFRHQX4MTR)          0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11725/Y (NAND2X6MTR)                                  0.050      1.604 r
  U13651/Y (INVX8MTR)                                    0.033      1.637 f
  U14762/Y (CLKNAND2X4MTR)                               0.048      1.685 r
  U29513/Y (OAI21X2MTR)                                  0.054      1.739 f
  U0_BANK_TOP/vACC_0_reg_5__9_/D (DFFRHQX4MTR)           0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11725/Y (NAND2X6MTR)                                  0.050      1.604 r
  U13651/Y (INVX8MTR)                                    0.033      1.637 f
  U14762/Y (CLKNAND2X4MTR)                               0.048      1.685 r
  U29523/Y (OAI21X2MTR)                                  0.054      1.739 f
  U0_BANK_TOP/vACC_0_reg_5__12_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__12_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U18775/Y (OAI21X6MTR)                                  0.052      1.661 f
  U10766/Y (INVX6MTR)                                    0.036      1.697 r
  U26921/Y (OAI22X2MTR)                                  0.039      1.736 f
  U0_BANK_TOP/vACC_3_reg_3__0_/D (DFFRHQX4MTR)           0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U18775/Y (OAI21X6MTR)                                  0.052      1.661 f
  U10766/Y (INVX6MTR)                                    0.036      1.697 r
  U26920/Y (OAI22X2MTR)                                  0.039      1.736 f
  U0_BANK_TOP/vACC_0_reg_3__0_/D (DFFRHQX4MTR)           0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11725/Y (NAND2X6MTR)                                  0.050      1.604 r
  U13651/Y (INVX8MTR)                                    0.033      1.637 f
  U14762/Y (CLKNAND2X4MTR)                               0.048      1.685 r
  U29509/Y (OAI21X2MTR)                                  0.054      1.739 f
  U0_BANK_TOP/vACC_0_reg_5__10_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__10_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11725/Y (NAND2X6MTR)                                  0.050      1.604 r
  U13651/Y (INVX8MTR)                                    0.033      1.637 f
  U14762/Y (CLKNAND2X4MTR)                               0.048      1.685 r
  U29479/Y (OAI21X2MTR)                                  0.054      1.739 f
  U0_BANK_TOP/vACC_0_reg_5__13_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U11011/Y (NAND2X6MTR)                                  0.039      1.648 f
  U17405/Y (CLKNAND2X4MTR)                               0.043      1.691 r
  U27033/Y (OAI21X2MTR)                                  0.049      1.740 f
  U0_BANK_TOP/vACC_2_reg_3__17_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U18775/Y (OAI21X6MTR)                                  0.052      1.661 f
  U10766/Y (INVX6MTR)                                    0.036      1.697 r
  U26922/Y (OAI22X2MTR)                                  0.039      1.736 f
  U0_BANK_TOP/vACC_2_reg_3__0_/D (DFFRHQX4MTR)           0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U18775/Y (OAI21X6MTR)                                  0.052      1.661 f
  U10766/Y (INVX6MTR)                                    0.036      1.697 r
  U26923/Y (OAI22X2MTR)                                  0.039      1.736 f
  U0_BANK_TOP/vACC_1_reg_3__0_/D (DFFRHQX4MTR)           0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U16163/Y (INVX8MTR)                                    0.069      0.316 r
  U11920/Y (BUFX8MTR)                                    0.077      0.392 r
  U16133/Y (NAND2X2MTR)                                  0.039      0.431 f
  U18528/Y (OAI2BB1X2MTR)                                0.038      0.469 r
  U20809/Y (NAND3BX4MTR)                                 0.072      0.541 r
  U20851/Y (OAI2BB1X4MTR)                                0.099      0.640 r
  U15943/Y (NAND2BX4MTR)                                 0.085      0.725 r
  U13366/Y (INVX4MTR)                                    0.034      0.759 f
  U15058/Y (NAND2X2MTR)                                  0.035      0.794 r
  U13234/Y (NAND2X2MTR)                                  0.060      0.854 f
  U15756/Y (NAND2X2MTR)                                  0.048      0.902 r
  U15736/Y (NAND2X2MTR)                                  0.050      0.953 f
  U11519/Y (INVX4MTR)                                    0.044      0.997 r
  U11517/Y (CLKNAND2X4MTR)                               0.068      1.065 f
  U20858/Y (AOI21X2MTR)                                  0.091      1.157 r
  U24000/Y (XOR2X1MTR)                                   0.079      1.236 r
  U19001/Y (OAI2BB1X2MTR)                                0.129      1.365 r
  U9212/Y (BUFX2MTR)                                     0.107      1.472 r
  U26328/Y (MXI2X2MTR)                                   0.089      1.560 f
  U26330/Y (OAI22X2MTR)                                  0.093      1.654 r
  U0_BANK_TOP/vACC_3_reg_4__3_/D (DFFRQX4MTR)            0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__3_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.184      1.316
  data required time                                                1.316
  --------------------------------------------------------------------------
  data required time                                                1.316
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U9198/Y (NOR2X6MTR)                                    0.042      1.650 f
  U29213/Y (NAND2X2MTR)                                  0.037      1.688 r
  U29215/Y (NAND2X2MTR)                                  0.038      1.726 f
  U0_BANK_TOP/vACC_3_reg_3__13_/D (DFFRHQX2MTR)          0.000      1.726 f
  data arrival time                                                 1.726

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.112      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.726
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U20676/Y (INVX3MTR)                                    0.033      1.642 f
  U11867/Y (INVX2MTR)                                    0.029      1.670 r
  U23409/Y (OAI211X2MTR)                                 0.063      1.733 f
  U0_BANK_TOP/vACC_1_reg_3__16_/D (DFFRHQX4MTR)          0.000      1.733 f
  data arrival time                                                 1.733

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__16_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.733
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.338


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U11011/Y (NAND2X6MTR)                                  0.039      1.648 f
  U17405/Y (CLKNAND2X4MTR)                               0.043      1.691 r
  U27032/Y (OAI21X2MTR)                                  0.049      1.740 f
  U0_BANK_TOP/vACC_0_reg_3__17_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U9242/Y (INVX5MTR)                                     0.051      1.605 r
  U17365/Y (INVX4MTR)                                    0.034      1.639 f
  U20882/Y (NAND3BX4MTR)                                 0.047      1.686 r
  U27017/Y (OAI21X2MTR)                                  0.053      1.739 f
  U0_BANK_TOP/vACC_0_reg_5__19_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U11011/Y (NAND2X6MTR)                                  0.039      1.648 f
  U17405/Y (CLKNAND2X4MTR)                               0.043      1.691 r
  U27035/Y (OAI21X2MTR)                                  0.049      1.740 f
  U0_BANK_TOP/vACC_3_reg_3__17_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20848/Y (OAI2B1X4MTR)                                 0.078      1.468 r
  U17389/Y (INVX4MTR)                                    0.050      1.518 f
  U16239/Y (INVX3MTR)                                    0.054      1.572 r
  U16228/Y (AOI2BB1X1MTR)                                0.114      1.686 r
  U10977/Y (OAI31X4MTR)                                  0.054      1.740 f
  U0_BANK_TOP/vACC_2_reg_6__17_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U11011/Y (NAND2X6MTR)                                  0.039      1.648 f
  U17405/Y (CLKNAND2X4MTR)                               0.043      1.691 r
  U27037/Y (OAI21X2MTR)                                  0.049      1.740 f
  U0_BANK_TOP/vACC_1_reg_3__17_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.389 f
  U14809/Y (NOR2X4MTR)                                   0.078      1.467 r
  U14800/Y (BUFX4MTR)                                    0.104      1.571 r
  U14183/Y (AOI22X2MTR)                                  0.049      1.620 f
  U29750/Y (OAI21X2MTR)                                  0.046      1.666 r
  U0_BANK_TOP/vACC_1_reg_7__13_/D (DFFRQX2MTR)           0.000      1.666 r
  data arrival time                                                 1.666

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__13_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.171      1.329
  data required time                                                1.329
  --------------------------------------------------------------------------
  data required time                                                1.329
  data arrival time                                                -1.666
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U9279/Y (NAND2X1MTR)                                   0.075      1.412 f
  U16315/Y (CLKNAND2X4MTR)                               0.067      1.480 r
  U9226/Y (BUFX3MTR)                                     0.104      1.584 r
  U10909/Y (AOI2BB1X2MTR)                                0.104      1.688 r
  U12965/Y (OAI21X2MTR)                                  0.051      1.739 f
  U0_BANK_TOP/vACC_1_reg_4__17_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U9279/Y (NAND2X1MTR)                                   0.075      1.412 f
  U16315/Y (CLKNAND2X4MTR)                               0.067      1.480 r
  U9226/Y (BUFX3MTR)                                     0.104      1.584 r
  U10910/Y (AOI2BB1X2MTR)                                0.104      1.688 r
  U12966/Y (OAI21X2MTR)                                  0.051      1.739 f
  U0_BANK_TOP/vACC_1_reg_4__18_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U9200/Y (NOR2X6MTR)                                    0.042      1.651 f
  U29211/Y (NAND2X2MTR)                                  0.036      1.687 r
  U29212/Y (NAND2X2MTR)                                  0.038      1.725 f
  U0_BANK_TOP/vACC_1_reg_3__13_/D (DFFRHQX2MTR)          0.000      1.725 f
  data arrival time                                                 1.725

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.111      1.389
  data required time                                                1.389
  --------------------------------------------------------------------------
  data required time                                                1.389
  data arrival time                                                -1.725
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U9242/Y (INVX5MTR)                                     0.051      1.605 r
  U17365/Y (INVX4MTR)                                    0.034      1.639 f
  U20882/Y (NAND3BX4MTR)                                 0.047      1.686 r
  U27021/Y (OAI21X2MTR)                                  0.053      1.739 f
  U0_BANK_TOP/vACC_1_reg_5__19_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.389 f
  U14810/Y (NOR2X4MTR)                                   0.078      1.467 r
  U13000/Y (BUFX4MTR)                                    0.106      1.573 r
  U29754/Y (AOI22X2MTR)                                  0.046      1.619 f
  U12240/Y (OAI21X1MTR)                                  0.042      1.662 r
  U0_BANK_TOP/vACC_3_reg_7__14_/D (DFFRQX4MTR)           0.000      1.662 r
  data arrival time                                                 1.662

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__14_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.662
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U9242/Y (INVX5MTR)                                     0.051      1.605 r
  U17365/Y (INVX4MTR)                                    0.034      1.639 f
  U20882/Y (NAND3BX4MTR)                                 0.047      1.686 r
  U27023/Y (OAI21X2MTR)                                  0.053      1.739 f
  U0_BANK_TOP/vACC_2_reg_5__19_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U9242/Y (INVX5MTR)                                     0.051      1.605 r
  U17365/Y (INVX4MTR)                                    0.034      1.639 f
  U20882/Y (NAND3BX4MTR)                                 0.047      1.686 r
  U27019/Y (OAI21X2MTR)                                  0.053      1.739 f
  U0_BANK_TOP/vACC_3_reg_5__19_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.337


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11831/Y (INVX6MTR)                                    0.047      0.291 f
  U10474/Y (INVX4MTR)                                    0.057      0.347 r
  U14710/Y (NAND2BX4MTR)                                 0.077      0.424 r
  U14588/Y (NAND4X4MTR)                                  0.075      0.500 f
  U13395/Y (NAND2X2MTR)                                  0.065      0.565 r
  U15893/Y (NAND2X6MTR)                                  0.057      0.621 f
  U13913/Y (NOR2X6MTR)                                   0.082      0.703 r
  U14451/Y (NOR2X3MTR)                                   0.043      0.746 f
  U9964/Y (NOR2X6MTR)                                    0.079      0.825 r
  U20738/Y (OAI2B1X8MTR)                                 0.049      0.874 f
  U11585/Y (CLKNAND2X4MTR)                               0.048      0.922 r
  U11859/Y (NAND2X6MTR)                                  0.053      0.975 f
  U12172/Y (OAI2BB1X2MTR)                                0.113      1.089 f
  U13699/Y (AOI21X6MTR)                                  0.086      1.175 r
  U12310/Y (CLKNAND2X8MTR)                               0.066      1.241 f
  U9429/Y (CLKNAND2X4MTR)                                0.050      1.291 r
  U17458/Y (CLKNAND2X8MTR)                               0.053      1.344 f
  U15392/Y (AOI21X2MTR)                                  0.094      1.438 r
  U16331/Y (INVX4MTR)                                    0.056      1.494 f
  U23642/Y (INVX4MTR)                                    0.048      1.542 r
  U18737/Y (INVX4MTR)                                    0.043      1.585 f
  U20915/Y (OAI22X2MTR)                                  0.075      1.660 r
  U0_BANK_TOP/vACC_0_reg_5__4_/D (DFFRQX2MTR)            0.000      1.660 r
  data arrival time                                                 1.660

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__4_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.660
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U9198/Y (NOR2X6MTR)                                    0.042      1.650 f
  U29232/Y (NAND2X2MTR)                                  0.037      1.688 r
  U29234/Y (NAND2X2MTR)                                  0.036      1.724 f
  U0_BANK_TOP/vACC_3_reg_3__10_/D (DFFRHQX2MTR)          0.000      1.724 f
  data arrival time                                                 1.724

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.112      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.724
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U16365/Y (NAND2X6MTR)                                  0.058      1.397 f
  U26498/Y (OAI2B1X8MTR)                                 0.097      1.494 r
  U9173/Y (BUFX2MTR)                                     0.134      1.628 r
  U12248/Y (OAI22X1MTR)                                  0.075      1.703 f
  U0_BANK_TOP/vACC_3_reg_7__3_/D (DFFRQX2MTR)            0.000      1.703 f
  data arrival time                                                 1.703

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__3_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.133      1.367
  data required time                                                1.367
  --------------------------------------------------------------------------
  data required time                                                1.367
  data arrival time                                                -1.703
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11725/Y (NAND2X6MTR)                                  0.050      1.604 r
  U13651/Y (INVX8MTR)                                    0.033      1.637 f
  U14762/Y (CLKNAND2X4MTR)                               0.048      1.685 r
  U26864/Y (OAI22X2MTR)                                  0.051      1.736 f
  U0_BANK_TOP/vACC_0_reg_5__15_/D (DFFRHQX4MTR)          0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__15_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.100      1.400
  data required time                                                1.400
  --------------------------------------------------------------------------
  data required time                                                1.400
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U9197/Y (NOR2X6MTR)                                    0.042      1.651 f
  U29328/Y (NAND2X2MTR)                                  0.044      1.695 r
  U23865/Y (OAI2BB1X2MTR)                                0.046      1.741 f
  U0_BANK_TOP/vACC_2_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.741 f
  data arrival time                                                 1.741

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.741
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.336


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20788/Y (INVX8MTR)                                    0.045      1.435 r
  U15357/Y (CLKNAND2X4MTR)                               0.049      1.484 f
  U17377/Y (INVX4MTR)                                    0.045      1.529 r
  U17366/Y (INVX4MTR)                                    0.042      1.571 f
  U29640/Y (OAI222X2MTR)                                 0.063      1.634 r
  U0_BANK_TOP/vACC_2_reg_6__13_/D (DFFRQX4MTR)           0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__13_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.201      1.299
  data required time                                                1.299
  --------------------------------------------------------------------------
  data required time                                                1.299
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.479 r
  U17580/Y (BUFX6MTR)                                    0.090      1.568 r
  U28969/Y (NAND2X2MTR)                                  0.043      1.611 f
  U28970/Y (OAI211X2MTR)                                 0.040      1.651 r
  U0_BANK_TOP/vACC_2_reg_1__13_/D (DFFRQX4MTR)           0.000      1.651 r
  data arrival time                                                 1.651

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__13_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.184      1.316
  data required time                                                1.316
  --------------------------------------------------------------------------
  data required time                                                1.316
  data arrival time                                                -1.651
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.166      0.166 r
  U20256/Y (INVX8MTR)                                    0.052      0.219 f
  U25012/Y (NAND2X2MTR)                                  0.086      0.305 r
  U21745/Y (OAI22X1MTR)                                  0.102      0.407 f
  U16076/Y (NOR3X2MTR)                                   0.143      0.550 r
  U20759/Y (OAI2BB1X4MTR)                                0.080      0.630 f
  U14599/Y (INVX3MTR)                                    0.051      0.680 r
  U13352/Y (NAND2X3MTR)                                  0.061      0.742 f
  U18043/Y (OAI21X2MTR)                                  0.091      0.833 r
  U18038/Y (INVX2MTR)                                    0.052      0.884 f
  U11627/Y (NAND2X6MTR)                                  0.046      0.930 r
  U11626/Y (CLKNAND2X4MTR)                               0.060      0.989 f
  U11864/Y (NAND2X6MTR)                                  0.051      1.041 r
  U14865/Y (AOI21X2MTR)                                  0.053      1.094 f
  U15525/Y (NAND2X2MTR)                                  0.048      1.142 r
  U16428/Y (NAND3X4MTR)                                  0.072      1.214 f
  U13695/Y (INVX2MTR)                                    0.063      1.277 r
  U16381/Y (NOR2X6MTR)                                   0.041      1.318 f
  U9246/Y (BUFX4MTR)                                     0.094      1.412 f
  U26606/Y (NAND2BX4MTR)                                 0.105      1.517 f
  U29094/Y (OAI222X2MTR)                                 0.116      1.634 r
  U0_BANK_TOP/vACC_1_reg_2__9_/D (DFFRQX4MTR)            0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__9_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.201      1.299
  data required time                                                1.299
  --------------------------------------------------------------------------
  data required time                                                1.299
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U20876/Y (NOR2X6MTR)                                   0.042      1.651 f
  U29334/Y (NAND2X2MTR)                                  0.043      1.694 r
  U23873/Y (OAI2BB1X2MTR)                                0.046      1.740 f
  U0_BANK_TOP/vACC_0_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.740 f
  data arrival time                                                 1.740

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.740
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.335


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U20618/Y (MXI2X12MTR)                                  0.089      0.273 r
  U20279/Y (CLKNAND2X16MTR)                              0.071      0.344 f
  U10897/Y (INVX16MTR)                                   0.046      0.390 r
  U11133/Y (CLKNAND2X12MTR)                              0.039      0.430 f
  U18522/Y (INVX4MTR)                                    0.047      0.476 r
  U11340/Y (OAI2BB1X4MTR)                                0.046      0.523 f
  U20333/Y (NAND3X4MTR)                                  0.046      0.568 r
  U12062/Y (INVX4MTR)                                    0.032      0.600 f
  U12202/Y (NAND3X8MTR)                                  0.043      0.643 r
  U11275/Y (CLKNAND2X16MTR)                              0.075      0.718 f
  U11225/Y (NAND2X6MTR)                                  0.067      0.785 r
  U9961/Y (NAND2X2MTR)                                   0.079      0.864 f
  U14954/Y (INVX2MTR)                                    0.050      0.914 r
  U15675/Y (OAI21X2MTR)                                  0.057      0.972 f
  U19264/Y (OAI2B1X4MTR)                                 0.064      1.035 r
  U11458/Y (XNOR2X8MTR)                                  0.106      1.141 r
  U20316/Y (XNOR2X8MTR)                                  0.104      1.246 r
  U20358/Y (OAI2B1X4MTR)                                 0.066      1.312 f
  U11381/Y (OAI2BB1X4MTR)                                0.063      1.375 r
  U11438/Y (NOR2X8MTR)                                   0.039      1.413 f
  U15384/Y (NOR2X3MTR)                                   0.070      1.483 r
  U14790/Y (NOR2BX4MTR)                                  0.092      1.575 r
  U20615/Y (CLKNAND2X4MTR)                               0.058      1.633 f
  U26954/Y (AOI31X2MTR)                                  0.078      1.711 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.711 r
  data arrival time                                                 1.711

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.711
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20849/Y (OAI2B1X8MTR)                                 0.096      1.486 r
  U17391/Y (INVX4MTR)                                    0.047      1.534 f
  U23580/Y (INVX4MTR)                                    0.061      1.595 r
  U29628/Y (OAI222X2MTR)                                 0.110      1.705 f
  U0_BANK_TOP/vACC_1_reg_6__9_/D (DFFRHQX2MTR)           0.000      1.705 f
  data arrival time                                                 1.705

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.705
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20849/Y (OAI2B1X8MTR)                                 0.096      1.486 r
  U17391/Y (INVX4MTR)                                    0.047      1.534 f
  U23580/Y (INVX4MTR)                                    0.061      1.595 r
  U29614/Y (OAI222X2MTR)                                 0.110      1.705 f
  U0_BANK_TOP/vACC_1_reg_6__11_/D (DFFRHQX2MTR)          0.000      1.705 f
  data arrival time                                                 1.705

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.705
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U9295/Y (OAI2B1X4MTR)                                  0.118      1.495 r
  U9268/Y (INVX5MTR)                                     0.060      1.555 f
  U9261/Y (INVX8MTR)                                     0.045      1.601 r
  U13652/Y (NOR2X1MTR)                                   0.037      1.637 f
  U14166/Y (NOR2X1MTR)                                   0.055      1.692 r
  U17358/Y (OAI2BB1X2MTR)                                0.047      1.739 f
  U0_BANK_TOP/vACC_0_reg_2__19_/D (DFFRHQX4MTR)          0.000      1.739 f
  data arrival time                                                 1.739

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.739
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11725/Y (NAND2X6MTR)                                  0.050      1.604 r
  U13651/Y (INVX8MTR)                                    0.033      1.637 f
  U16226/Y (NAND2X6MTR)                                  0.040      1.677 r
  U20912/Y (OAI21X2MTR)                                  0.059      1.737 f
  U0_BANK_TOP/vACC_3_reg_5__14_/D (DFFRHQX4MTR)          0.000      1.737 f
  data arrival time                                                 1.737

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.737
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U10339/Y (BUFX4MTR)                                    0.076      0.493 f
  U12719/Y (OAI21X3MTR)                                  0.063      0.556 r
  U12672/Y (NAND2BX2MTR)                                 0.077      0.632 f
  U15892/Y (CLKNAND2X4MTR)                               0.057      0.689 r
  U16892/Y (NAND2X3MTR)                                  0.051      0.740 f
  U13251/Y (OAI21X2MTR)                                  0.099      0.839 r
  U13190/Y (AOI21X2MTR)                                  0.085      0.924 f
  U15746/Y (OAI21X6MTR)                                  0.064      0.988 r
  U14936/Y (AOI2B1X2MTR)                                 0.072      1.060 f
  U17804/Y (XNOR2X1MTR)                                  0.082      1.142 f
  U19222/Y (AOI22X2MTR)                                  0.075      1.216 r
  U16540/Y (OAI2BB1X2MTR)                                0.079      1.295 f
  U15545/Y (INVX2MTR)                                    0.043      1.338 r
  U17615/Y (NAND3X2MTR)                                  0.066      1.405 f
  U11664/Y (NOR2X4MTR)                                   0.073      1.478 r
  U20801/Y (NAND4X4MTR)                                  0.080      1.557 f
  U11795/Y (CLKNAND2X4MTR)                               0.054      1.611 r
  U17430/Y (INVX2MTR)                                    0.036      1.647 f
  U16274/Y (CLKNAND2X4MTR)                               0.039      1.686 r
  U29009/Y (OAI21X2MTR)                                  0.050      1.736 f
  U0_BANK_TOP/vACC_0_reg_1__19_/D (DFFRHQX4MTR)          0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U10339/Y (BUFX4MTR)                                    0.076      0.493 f
  U12719/Y (OAI21X3MTR)                                  0.063      0.556 r
  U12672/Y (NAND2BX2MTR)                                 0.077      0.632 f
  U15892/Y (CLKNAND2X4MTR)                               0.057      0.689 r
  U16892/Y (NAND2X3MTR)                                  0.051      0.740 f
  U13251/Y (OAI21X2MTR)                                  0.099      0.839 r
  U13190/Y (AOI21X2MTR)                                  0.085      0.924 f
  U15746/Y (OAI21X6MTR)                                  0.064      0.988 r
  U14936/Y (AOI2B1X2MTR)                                 0.072      1.060 f
  U17804/Y (XNOR2X1MTR)                                  0.082      1.142 f
  U19222/Y (AOI22X2MTR)                                  0.075      1.216 r
  U16540/Y (OAI2BB1X2MTR)                                0.079      1.295 f
  U15545/Y (INVX2MTR)                                    0.043      1.338 r
  U17615/Y (NAND3X2MTR)                                  0.066      1.405 f
  U11664/Y (NOR2X4MTR)                                   0.073      1.478 r
  U20801/Y (NAND4X4MTR)                                  0.080      1.557 f
  U11795/Y (CLKNAND2X4MTR)                               0.054      1.611 r
  U17430/Y (INVX2MTR)                                    0.036      1.647 f
  U16274/Y (CLKNAND2X4MTR)                               0.039      1.686 r
  U29010/Y (OAI21X2MTR)                                  0.050      1.736 f
  U0_BANK_TOP/vACC_2_reg_1__19_/D (DFFRHQX4MTR)          0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U10339/Y (BUFX4MTR)                                    0.076      0.493 f
  U12719/Y (OAI21X3MTR)                                  0.063      0.556 r
  U12672/Y (NAND2BX2MTR)                                 0.077      0.632 f
  U15892/Y (CLKNAND2X4MTR)                               0.057      0.689 r
  U16892/Y (NAND2X3MTR)                                  0.051      0.740 f
  U13251/Y (OAI21X2MTR)                                  0.099      0.839 r
  U13190/Y (AOI21X2MTR)                                  0.085      0.924 f
  U15746/Y (OAI21X6MTR)                                  0.064      0.988 r
  U14936/Y (AOI2B1X2MTR)                                 0.072      1.060 f
  U17804/Y (XNOR2X1MTR)                                  0.082      1.142 f
  U19222/Y (AOI22X2MTR)                                  0.075      1.216 r
  U16540/Y (OAI2BB1X2MTR)                                0.079      1.295 f
  U15545/Y (INVX2MTR)                                    0.043      1.338 r
  U17615/Y (NAND3X2MTR)                                  0.066      1.405 f
  U11664/Y (NOR2X4MTR)                                   0.073      1.478 r
  U20801/Y (NAND4X4MTR)                                  0.080      1.557 f
  U11795/Y (CLKNAND2X4MTR)                               0.054      1.611 r
  U17430/Y (INVX2MTR)                                    0.036      1.647 f
  U16274/Y (CLKNAND2X4MTR)                               0.039      1.686 r
  U29008/Y (OAI21X2MTR)                                  0.050      1.736 f
  U0_BANK_TOP/vACC_3_reg_1__19_/D (DFFRHQX4MTR)          0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U10339/Y (BUFX4MTR)                                    0.076      0.493 f
  U12719/Y (OAI21X3MTR)                                  0.063      0.556 r
  U12672/Y (NAND2BX2MTR)                                 0.077      0.632 f
  U15892/Y (CLKNAND2X4MTR)                               0.057      0.689 r
  U16892/Y (NAND2X3MTR)                                  0.051      0.740 f
  U13251/Y (OAI21X2MTR)                                  0.099      0.839 r
  U13190/Y (AOI21X2MTR)                                  0.085      0.924 f
  U15746/Y (OAI21X6MTR)                                  0.064      0.988 r
  U14936/Y (AOI2B1X2MTR)                                 0.072      1.060 f
  U17804/Y (XNOR2X1MTR)                                  0.082      1.142 f
  U19222/Y (AOI22X2MTR)                                  0.075      1.216 r
  U16540/Y (OAI2BB1X2MTR)                                0.079      1.295 f
  U15545/Y (INVX2MTR)                                    0.043      1.338 r
  U17615/Y (NAND3X2MTR)                                  0.066      1.405 f
  U11664/Y (NOR2X4MTR)                                   0.073      1.478 r
  U20801/Y (NAND4X4MTR)                                  0.080      1.557 f
  U11795/Y (CLKNAND2X4MTR)                               0.054      1.611 r
  U17430/Y (INVX2MTR)                                    0.036      1.647 f
  U16274/Y (CLKNAND2X4MTR)                               0.039      1.686 r
  U29007/Y (OAI21X2MTR)                                  0.050      1.736 f
  U0_BANK_TOP/vACC_1_reg_1__19_/D (DFFRHQX4MTR)          0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U13437/Y (NAND2X3MTR)                                  0.057      0.601 f
  U11019/Y (OAI2BB1X4MTR)                                0.062      0.664 r
  U16843/Y (NAND2BX4MTR)                                 0.061      0.725 f
  U14993/Y (INVX2MTR)                                    0.046      0.770 r
  U9810/Y (NOR2X1MTR)                                    0.058      0.828 f
  U16685/Y (AOI21X6MTR)                                  0.114      0.942 r
  U10706/Y (INVX4MTR)                                    0.048      0.990 f
  U22142/Y (AOI21X1MTR)                                  0.082      1.071 r
  U26891/Y (XOR2X1MTR)                                   0.079      1.150 r
  U26892/Y (OAI2BB1X2MTR)                                0.124      1.274 r
  U26895/Y (NOR2X2MTR)                                   0.037      1.311 f
  U23494/Y (AND4X4MTR)                                   0.107      1.419 f
  U11732/Y (NAND3X12MTR)                                 0.055      1.473 r
  U11731/Y (CLKNAND2X16MTR)                              0.057      1.530 f
  U9198/Y (NOR2X6MTR)                                    0.081      1.612 r
  U12980/Y (OAI2BB1X2MTR)                                0.107      1.718 r
  U0_BANK_TOP/vACC_3_reg_3__9_/D (DFFRHQX4MTR)           0.000      1.718 r
  data arrival time                                                 1.718

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.718
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.334


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U12184/Y (AOI21X4MTR)                                  0.081      1.105 r
  U12183/Y (XNOR2X2MTR)                                  0.055      1.160 f
  U11708/Y (AOI22X4MTR)                                  0.097      1.257 r
  U11707/Y (OAI2BB1X4MTR)                                0.066      1.323 f
  U18783/Y (NOR2X2MTR)                                   0.059      1.382 r
  U26780/Y (AND2X4MTR)                                   0.108      1.489 r
  U12106/Y (NAND3X8MTR)                                  0.060      1.550 f
  U10901/Y (CLKNAND2X4MTR)                               0.052      1.601 r
  U14167/Y (CLKNAND2X4MTR)                               0.047      1.648 f
  U17371/Y (NAND2X2MTR)                                  0.038      1.687 r
  U18711/Y (OAI22X2MTR)                                  0.045      1.732 f
  U0_BANK_TOP/vACC_2_reg_6__20_/D (DFFRHQX4MTR)          0.000      1.732 f
  data arrival time                                                 1.732

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.102      1.398
  data required time                                                1.398
  --------------------------------------------------------------------------
  data required time                                                1.398
  data arrival time                                                -1.732
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U12184/Y (AOI21X4MTR)                                  0.081      1.105 r
  U12183/Y (XNOR2X2MTR)                                  0.055      1.160 f
  U11708/Y (AOI22X4MTR)                                  0.097      1.257 r
  U11707/Y (OAI2BB1X4MTR)                                0.066      1.323 f
  U18783/Y (NOR2X2MTR)                                   0.059      1.382 r
  U26780/Y (AND2X4MTR)                                   0.108      1.489 r
  U12106/Y (NAND3X8MTR)                                  0.060      1.550 f
  U20807/Y (NAND2X2MTR)                                  0.052      1.602 r
  U10970/Y (CLKNAND2X4MTR)                               0.049      1.651 f
  U18712/Y (OAI2BB1X2MTR)                                0.087      1.738 f
  U0_BANK_TOP/vACC_3_reg_6__17_/D (DFFRHQX4MTR)          0.000      1.738 f
  data arrival time                                                 1.738

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.738
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_62_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U11022/Y (INVX4MTR)                                    0.045      1.367 r
  U16363/Y (CLKNAND2X4MTR)                               0.042      1.409 f
  U15410/Y (OAI21BX4MTR)                                 0.090      1.499 r
  U26846/Y (AO21X4MTR)                                   0.101      1.601 r
  U18769/Y (AOI21X4MTR)                                  0.057      1.657 f
  U18758/Y (NOR2X1MTR)                                   0.057      1.714 r
  PIM_result_reg_62_/D (DFFRHQX4MTR)                     0.000      1.714 r
  data arrival time                                                 1.714

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_62_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.714
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_190_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U11022/Y (INVX4MTR)                                    0.045      1.367 r
  U16363/Y (CLKNAND2X4MTR)                               0.042      1.409 f
  U15410/Y (OAI21BX4MTR)                                 0.090      1.499 r
  U26846/Y (AO21X4MTR)                                   0.101      1.601 r
  U18769/Y (AOI21X4MTR)                                  0.057      1.657 f
  U18751/Y (NOR2X1MTR)                                   0.057      1.714 r
  PIM_result_reg_190_/D (DFFRHQX4MTR)                    0.000      1.714 r
  data arrival time                                                 1.714

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_190_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.714
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_318_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U11022/Y (INVX4MTR)                                    0.045      1.367 r
  U16363/Y (CLKNAND2X4MTR)                               0.042      1.409 f
  U15410/Y (OAI21BX4MTR)                                 0.090      1.499 r
  U26846/Y (AO21X4MTR)                                   0.101      1.601 r
  U18769/Y (AOI21X4MTR)                                  0.057      1.657 f
  U18748/Y (NOR2X1MTR)                                   0.057      1.714 r
  PIM_result_reg_318_/D (DFFRHQX4MTR)                    0.000      1.714 r
  data arrival time                                                 1.714

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_318_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.714
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_446_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U11022/Y (INVX4MTR)                                    0.045      1.367 r
  U16363/Y (CLKNAND2X4MTR)                               0.042      1.409 f
  U15410/Y (OAI21BX4MTR)                                 0.090      1.499 r
  U26846/Y (AO21X4MTR)                                   0.101      1.601 r
  U18769/Y (AOI21X4MTR)                                  0.057      1.657 f
  U18747/Y (NOR2X1MTR)                                   0.057      1.714 r
  PIM_result_reg_446_/D (DFFRHQX4MTR)                    0.000      1.714 r
  data arrival time                                                 1.714

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_446_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.714
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U12184/Y (AOI21X4MTR)                                  0.081      1.105 r
  U12183/Y (XNOR2X2MTR)                                  0.055      1.160 f
  U11708/Y (AOI22X4MTR)                                  0.097      1.257 r
  U11707/Y (OAI2BB1X4MTR)                                0.066      1.323 f
  U18783/Y (NOR2X2MTR)                                   0.059      1.382 r
  U26780/Y (AND2X4MTR)                                   0.108      1.489 r
  U12106/Y (NAND3X8MTR)                                  0.060      1.550 f
  U20807/Y (NAND2X2MTR)                                  0.052      1.602 r
  U10970/Y (CLKNAND2X4MTR)                               0.049      1.651 f
  U23416/Y (OAI2BB1X2MTR)                                0.087      1.738 f
  U0_BANK_TOP/vACC_1_reg_6__17_/D (DFFRHQX4MTR)          0.000      1.738 f
  data arrival time                                                 1.738

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.738
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U9198/Y (NOR2X6MTR)                                    0.042      1.650 f
  U17412/Y (NAND2X2MTR)                                  0.038      1.688 r
  U29327/Y (OAI21X2MTR)                                  0.048      1.737 f
  U0_BANK_TOP/vACC_3_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.737 f
  data arrival time                                                 1.737

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.096      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.737
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U23397/Y (NAND2X2MTR)                                  0.086      1.640 r
  U23764/Y (OAI21X1MTR)                                  0.075      1.715 f
  U0_BANK_TOP/vACC_1_reg_5__11_/D (DFFRQX4MTR)           0.000      1.715 f
  data arrival time                                                 1.715

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__11_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.715
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U23397/Y (NAND2X2MTR)                                  0.086      1.640 r
  U23763/Y (OAI21X1MTR)                                  0.075      1.715 f
  U0_BANK_TOP/vACC_1_reg_5__13_/D (DFFRQX4MTR)           0.000      1.715 f
  data arrival time                                                 1.715

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__13_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.715
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11831/Y (INVX6MTR)                                    0.047      0.291 f
  U10474/Y (INVX4MTR)                                    0.057      0.347 r
  U14710/Y (NAND2BX4MTR)                                 0.077      0.424 r
  U14588/Y (NAND4X4MTR)                                  0.075      0.500 f
  U13395/Y (NAND2X2MTR)                                  0.065      0.565 r
  U15893/Y (NAND2X6MTR)                                  0.057      0.621 f
  U13913/Y (NOR2X6MTR)                                   0.082      0.703 r
  U14451/Y (NOR2X3MTR)                                   0.043      0.746 f
  U9964/Y (NOR2X6MTR)                                    0.079      0.825 r
  U20738/Y (OAI2B1X8MTR)                                 0.049      0.874 f
  U11585/Y (CLKNAND2X4MTR)                               0.048      0.922 r
  U11859/Y (NAND2X6MTR)                                  0.053      0.975 f
  U12172/Y (OAI2BB1X2MTR)                                0.113      1.089 f
  U13699/Y (AOI21X6MTR)                                  0.086      1.175 r
  U12310/Y (CLKNAND2X8MTR)                               0.066      1.241 f
  U9429/Y (CLKNAND2X4MTR)                                0.050      1.291 r
  U17458/Y (CLKNAND2X8MTR)                               0.053      1.344 f
  U15392/Y (AOI21X2MTR)                                  0.094      1.438 r
  U16331/Y (INVX4MTR)                                    0.056      1.494 f
  U15364/Y (INVX4MTR)                                    0.058      1.552 r
  U18742/Y (NAND2X2MTR)                                  0.043      1.594 f
  U13649/Y (AND2X2MTR)                                   0.084      1.678 f
  U20903/Y (OAI21X2MTR)                                  0.032      1.710 r
  U0_BANK_TOP/vACC_0_reg_5__17_/D (DFFRHQX4MTR)          0.000      1.710 r
  data arrival time                                                 1.710

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.710
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.333


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U9200/Y (NOR2X6MTR)                                    0.042      1.651 f
  U29325/Y (NAND2X2MTR)                                  0.036      1.688 r
  U29326/Y (OAI21X2MTR)                                  0.048      1.736 f
  U0_BANK_TOP/vACC_1_reg_3__15_/D (DFFRHQX4MTR)          0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__15_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.096      1.404
  data required time                                                1.404
  --------------------------------------------------------------------------
  data required time                                                1.404
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U9197/Y (NOR2X6MTR)                                    0.042      1.651 f
  U20839/Y (OAI2BB1X4MTR)                                0.086      1.737 f
  U0_BANK_TOP/vACC_2_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.737 f
  data arrival time                                                 1.737

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.737
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_189_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U11022/Y (INVX4MTR)                                    0.045      1.367 r
  U16363/Y (CLKNAND2X4MTR)                               0.042      1.409 f
  U15410/Y (OAI21BX4MTR)                                 0.090      1.499 r
  U26846/Y (AO21X4MTR)                                   0.101      1.601 r
  U14182/Y (AOI21X4MTR)                                  0.057      1.657 f
  U22568/Y (NOR2X1MTR)                                   0.056      1.713 r
  PIM_result_reg_189_/D (DFFRHQX4MTR)                    0.000      1.713 r
  data arrival time                                                 1.713

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_189_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.713
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_61_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U11022/Y (INVX4MTR)                                    0.045      1.367 r
  U16363/Y (CLKNAND2X4MTR)                               0.042      1.409 f
  U15410/Y (OAI21BX4MTR)                                 0.090      1.499 r
  U26846/Y (AO21X4MTR)                                   0.101      1.601 r
  U14182/Y (AOI21X4MTR)                                  0.057      1.657 f
  U22569/Y (NOR2X1MTR)                                   0.056      1.713 r
  PIM_result_reg_61_/D (DFFRHQX4MTR)                     0.000      1.713 r
  data arrival time                                                 1.713

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_61_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.713
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_317_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U11022/Y (INVX4MTR)                                    0.045      1.367 r
  U16363/Y (CLKNAND2X4MTR)                               0.042      1.409 f
  U15410/Y (OAI21BX4MTR)                                 0.090      1.499 r
  U26846/Y (AO21X4MTR)                                   0.101      1.601 r
  U14182/Y (AOI21X4MTR)                                  0.057      1.657 f
  U22567/Y (NOR2X1MTR)                                   0.056      1.713 r
  PIM_result_reg_317_/D (DFFRHQX4MTR)                    0.000      1.713 r
  data arrival time                                                 1.713

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_317_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.713
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_445_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U11022/Y (INVX4MTR)                                    0.045      1.367 r
  U16363/Y (CLKNAND2X4MTR)                               0.042      1.409 f
  U15410/Y (OAI21BX4MTR)                                 0.090      1.499 r
  U26846/Y (AO21X4MTR)                                   0.101      1.601 r
  U14182/Y (AOI21X4MTR)                                  0.057      1.657 f
  U22566/Y (NOR2X1MTR)                                   0.056      1.713 r
  PIM_result_reg_445_/D (DFFRHQX4MTR)                    0.000      1.713 r
  data arrival time                                                 1.713

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_445_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.713
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U11229/Y (INVX6MTR)                                    0.037      0.324 f
  U23786/Y (AOI22X4MTR)                                  0.076      0.400 r
  U20399/Y (OAI2BB1X4MTR)                                0.099      0.499 r
  U23720/Y (CLKNAND2X4MTR)                               0.049      0.548 f
  U11776/Y (NOR2X8MTR)                                   0.074      0.622 r
  U12095/Y (CLKNAND2X12MTR)                              0.061      0.683 f
  U20504/Y (CLKNAND2X16MTR)                              0.059      0.743 r
  U20509/Y (CLKNAND2X16MTR)                              0.052      0.795 f
  U11740/Y (BUFX4MTR)                                    0.079      0.873 f
  U9731/Y (NAND2X2MTR)                                   0.068      0.942 r
  U24497/Y (INVX2MTR)                                    0.048      0.989 f
  U13086/Y (NOR2X3MTR)                                   0.087      1.077 r
  U20267/Y (OAI22X8MTR)                                  0.071      1.148 f
  U20264/Y (OAI21X6MTR)                                  0.081      1.229 r
  U20263/Y (NAND3BX4MTR)                                 0.070      1.299 f
  U20649/Y (AOI22X4MTR)                                  0.088      1.387 r
  U20516/Y (AOI2BB1X8MTR)                                0.108      1.495 r
  U16318/Y (OAI21X2MTR)                                  0.061      1.556 f
  U22839/Y (XNOR2X1MTR)                                  0.071      1.627 f
  U22838/Y (NOR2X1MTR)                                   0.060      1.687 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX1MTR)
                                                         0.000      1.687 r
  data arrival time                                                 1.687

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.144      1.356
  data required time                                                1.356
  --------------------------------------------------------------------------
  data required time                                                1.356
  data arrival time                                                -1.687
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.332


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U11559/Y (NOR2X4MTR)                                   0.077      1.320 r
  U23459/Y (NAND4X4MTR)                                  0.079      1.399 f
  U13017/Y (NOR2X4MTR)                                   0.063      1.462 r
  U16351/Y (NAND4X4MTR)                                  0.093      1.555 f
  U20850/Y (NAND2X2MTR)                                  0.092      1.647 r
  U14186/Y (OAI21X2MTR)                                  0.058      1.706 f
  U0_BANK_TOP/vACC_2_reg_7__18_/D (DFFRQX2MTR)           0.000      1.706 f
  data arrival time                                                 1.706

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__18_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.706
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_126_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U10720/Y (NOR2X8MTR)                                   0.073      1.294 r
  U10657/Y (NAND2X6MTR)                                  0.049      1.343 f
  U26741/Y (OAI21X6MTR)                                  0.078      1.421 r
  U12295/Y (NOR2X3MTR)                                   0.040      1.461 f
  U12278/Y (OAI21X2MTR)                                  0.046      1.507 r
  U11636/Y (AO21X4MTR)                                   0.095      1.602 r
  U12984/Y (AOI21X4MTR)                                  0.053      1.656 f
  U22589/Y (NOR2X1MTR)                                   0.057      1.712 r
  PIM_result_reg_126_/D (DFFRHQX4MTR)                    0.000      1.712 r
  data arrival time                                                 1.712

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_126_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.712
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_254_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U10720/Y (NOR2X8MTR)                                   0.073      1.294 r
  U10657/Y (NAND2X6MTR)                                  0.049      1.343 f
  U26741/Y (OAI21X6MTR)                                  0.078      1.421 r
  U12295/Y (NOR2X3MTR)                                   0.040      1.461 f
  U12278/Y (OAI21X2MTR)                                  0.046      1.507 r
  U11636/Y (AO21X4MTR)                                   0.095      1.602 r
  U12984/Y (AOI21X4MTR)                                  0.053      1.656 f
  U22588/Y (NOR2X1MTR)                                   0.057      1.712 r
  PIM_result_reg_254_/D (DFFRHQX4MTR)                    0.000      1.712 r
  data arrival time                                                 1.712

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_254_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.712
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_382_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U10720/Y (NOR2X8MTR)                                   0.073      1.294 r
  U10657/Y (NAND2X6MTR)                                  0.049      1.343 f
  U26741/Y (OAI21X6MTR)                                  0.078      1.421 r
  U12295/Y (NOR2X3MTR)                                   0.040      1.461 f
  U12278/Y (OAI21X2MTR)                                  0.046      1.507 r
  U11636/Y (AO21X4MTR)                                   0.095      1.602 r
  U12984/Y (AOI21X4MTR)                                  0.053      1.656 f
  U22587/Y (NOR2X1MTR)                                   0.057      1.712 r
  PIM_result_reg_382_/D (DFFRHQX4MTR)                    0.000      1.712 r
  data arrival time                                                 1.712

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_382_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.712
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_510_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U10720/Y (NOR2X8MTR)                                   0.073      1.294 r
  U10657/Y (NAND2X6MTR)                                  0.049      1.343 f
  U26741/Y (OAI21X6MTR)                                  0.078      1.421 r
  U12295/Y (NOR2X3MTR)                                   0.040      1.461 f
  U12278/Y (OAI21X2MTR)                                  0.046      1.507 r
  U11636/Y (AO21X4MTR)                                   0.095      1.602 r
  U12984/Y (AOI21X4MTR)                                  0.053      1.656 f
  U22586/Y (NOR2X1MTR)                                   0.057      1.712 r
  PIM_result_reg_510_/D (DFFRHQX4MTR)                    0.000      1.712 r
  data arrival time                                                 1.712

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_510_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.712
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_124_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U10720/Y (NOR2X8MTR)                                   0.073      1.294 r
  U9293/Y (NAND2X2MTR)                                   0.080      1.374 f
  U18971/Y (NAND4X4MTR)                                  0.085      1.459 r
  U18880/Y (INVX2MTR)                                    0.044      1.503 f
  U13678/Y (OAI21X1MTR)                                  0.067      1.570 r
  U22403/Y (AOI21X2MTR)                                  0.078      1.648 f
  U22877/Y (NOR2X1MTR)                                   0.063      1.711 r
  PIM_result_reg_124_/D (DFFRHQX4MTR)                    0.000      1.711 r
  data arrival time                                                 1.711

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_124_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.711
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_252_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U10720/Y (NOR2X8MTR)                                   0.073      1.294 r
  U9293/Y (NAND2X2MTR)                                   0.080      1.374 f
  U18971/Y (NAND4X4MTR)                                  0.085      1.459 r
  U18880/Y (INVX2MTR)                                    0.044      1.503 f
  U13678/Y (OAI21X1MTR)                                  0.067      1.570 r
  U22403/Y (AOI21X2MTR)                                  0.078      1.648 f
  U22876/Y (NOR2X1MTR)                                   0.063      1.711 r
  PIM_result_reg_252_/D (DFFRHQX4MTR)                    0.000      1.711 r
  data arrival time                                                 1.711

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_252_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.711
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_380_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U10720/Y (NOR2X8MTR)                                   0.073      1.294 r
  U9293/Y (NAND2X2MTR)                                   0.080      1.374 f
  U18971/Y (NAND4X4MTR)                                  0.085      1.459 r
  U18880/Y (INVX2MTR)                                    0.044      1.503 f
  U13678/Y (OAI21X1MTR)                                  0.067      1.570 r
  U22403/Y (AOI21X2MTR)                                  0.078      1.648 f
  U22875/Y (NOR2X1MTR)                                   0.063      1.711 r
  PIM_result_reg_380_/D (DFFRHQX4MTR)                    0.000      1.711 r
  data arrival time                                                 1.711

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_380_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.711
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_508_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U10720/Y (NOR2X8MTR)                                   0.073      1.294 r
  U9293/Y (NAND2X2MTR)                                   0.080      1.374 f
  U18971/Y (NAND4X4MTR)                                  0.085      1.459 r
  U18880/Y (INVX2MTR)                                    0.044      1.503 f
  U13678/Y (OAI21X1MTR)                                  0.067      1.570 r
  U22403/Y (AOI21X2MTR)                                  0.078      1.648 f
  U22874/Y (NOR2X1MTR)                                   0.063      1.711 r
  PIM_result_reg_508_/D (DFFRHQX4MTR)                    0.000      1.711 r
  data arrival time                                                 1.711

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_508_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.711
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U12908/Y (INVX6MTR)                                    0.049      0.288 f
  U11874/Y (BUFX4MTR)                                    0.078      0.366 f
  U20665/Y (AOI21X2MTR)                                  0.067      0.434 r
  U18394/Y (OAI211X2MTR)                                 0.093      0.527 f
  U18320/Y (CLKNAND2X4MTR)                               0.066      0.592 r
  U26005/Y (NAND2X2MTR)                                  0.058      0.650 f
  U18082/Y (NOR2X2MTR)                                   0.073      0.723 r
  U21277/Y (INVX3MTR)                                    0.037      0.759 f
  U9967/Y (INVX2MTR)                                     0.081      0.840 r
  U9858/Y (INVX2MTR)                                     0.060      0.900 f
  U9778/Y (INVX2MTR)                                     0.037      0.937 r
  U9734/Y (OAI2B11X1MTR)                                 0.101      1.038 f
  U11742/Y (AOI21X2MTR)                                  0.124      1.162 r
  U13699/Y (AOI21X6MTR)                                  0.049      1.211 f
  U12310/Y (CLKNAND2X8MTR)                               0.052      1.263 r
  U9429/Y (CLKNAND2X4MTR)                                0.054      1.317 f
  U17458/Y (CLKNAND2X8MTR)                               0.048      1.365 r
  U27020/Y (INVX2MTR)                                    0.043      1.408 f
  U16288/Y (NOR2X2MTR)                                   0.086      1.494 r
  U22530/Y (AOI22X1MTR)                                  0.107      1.601 f
  U29512/Y (OAI21X2MTR)                                  0.051      1.652 r
  U0_BANK_TOP/vACC_1_reg_5__9_/D (DFFRQX4MTR)            0.000      1.652 r
  data arrival time                                                 1.652

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__9_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.179      1.321
  data required time                                                1.321
  --------------------------------------------------------------------------
  data required time                                                1.321
  data arrival time                                                -1.652
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U12908/Y (INVX6MTR)                                    0.049      0.288 f
  U11874/Y (BUFX4MTR)                                    0.078      0.366 f
  U20665/Y (AOI21X2MTR)                                  0.067      0.434 r
  U18394/Y (OAI211X2MTR)                                 0.093      0.527 f
  U18320/Y (CLKNAND2X4MTR)                               0.066      0.592 r
  U26005/Y (NAND2X2MTR)                                  0.058      0.650 f
  U18082/Y (NOR2X2MTR)                                   0.073      0.723 r
  U21277/Y (INVX3MTR)                                    0.037      0.759 f
  U9967/Y (INVX2MTR)                                     0.081      0.840 r
  U9858/Y (INVX2MTR)                                     0.060      0.900 f
  U9778/Y (INVX2MTR)                                     0.037      0.937 r
  U9734/Y (OAI2B11X1MTR)                                 0.101      1.038 f
  U11742/Y (AOI21X2MTR)                                  0.124      1.162 r
  U13699/Y (AOI21X6MTR)                                  0.049      1.211 f
  U12310/Y (CLKNAND2X8MTR)                               0.052      1.263 r
  U9429/Y (CLKNAND2X4MTR)                                0.054      1.317 f
  U17458/Y (CLKNAND2X8MTR)                               0.048      1.365 r
  U27020/Y (INVX2MTR)                                    0.043      1.408 f
  U16288/Y (NOR2X2MTR)                                   0.086      1.494 r
  U22531/Y (AOI22X1MTR)                                  0.107      1.601 f
  U29508/Y (OAI21X2MTR)                                  0.051      1.652 r
  U0_BANK_TOP/vACC_1_reg_5__10_/D (DFFRQX4MTR)           0.000      1.652 r
  data arrival time                                                 1.652

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__10_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.179      1.321
  data required time                                                1.321
  --------------------------------------------------------------------------
  data required time                                                1.321
  data arrival time                                                -1.652
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U9197/Y (NOR2X6MTR)                                    0.042      1.651 f
  U17401/Y (NAND2X2MTR)                                  0.044      1.695 r
  U29322/Y (NAND2X2MTR)                                  0.041      1.736 f
  U0_BANK_TOP/vACC_2_reg_3__14_/D (DFFRHQX4MTR)          0.000      1.736 f
  data arrival time                                                 1.736

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.736
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11509/Y (NOR2X8MTR)                                   0.054      0.206 f
  U20387/Y (INVX8MTR)                                    0.042      0.248 r
  U12015/Y (INVX10MTR)                                   0.037      0.285 f
  U11943/Y (INVX16MTR)                                   0.036      0.322 r
  U10576/Y (INVX6MTR)                                    0.033      0.354 f
  U10454/Y (AOI22X2MTR)                                  0.058      0.412 r
  U10404/Y (AOI2B1X2MTR)                                 0.143      0.555 r
  U18260/Y (NAND3X4MTR)                                  0.074      0.630 f
  U15915/Y (NOR2X4MTR)                                   0.066      0.696 r
  U15858/Y (NAND3X4MTR)                                  0.066      0.761 f
  U15026/Y (NAND2X6MTR)                                  0.073      0.834 r
  U10000/Y (CLKNAND2X4MTR)                               0.066      0.900 f
  U21059/Y (NOR4X4MTR)                                   0.126      1.026 r
  U17747/Y (NAND3X4MTR)                                  0.078      1.104 f
  U11609/Y (CLKNAND2X4MTR)                               0.053      1.157 r
  U13711/Y (INVX6MTR)                                    0.040      1.197 f
  U13703/Y (AOI31X2MTR)                                  0.074      1.271 r
  U14265/Y (OAI22X2MTR)                                  0.068      1.339 f
  U16373/Y (AOI21X4MTR)                                  0.102      1.441 r
  U26770/Y (INVX2MTR)                                    0.048      1.489 f
  U23790/Y (OAI21X3MTR)                                  0.088      1.577 r
  U29533/Y (NAND3X2MTR)                                  0.070      1.647 f
  U22846/Y (NOR2X1MTR)                                   0.062      1.708 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/D (DFFRHQX2MTR)
                                                         0.000      1.708 r
  data arrival time                                                 1.708

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_2_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.708
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U9295/Y (OAI2B1X4MTR)                                  0.118      1.495 r
  U9268/Y (INVX5MTR)                                     0.060      1.555 f
  U9261/Y (INVX8MTR)                                     0.045      1.601 r
  U29141/Y (OAI222X2MTR)                                 0.101      1.701 f
  U0_BANK_TOP/vACC_0_reg_2__14_/D (DFFRHQX2MTR)          0.000      1.701 f
  data arrival time                                                 1.701

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.701
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_125_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U10720/Y (NOR2X8MTR)                                   0.073      1.294 r
  U9293/Y (NAND2X2MTR)                                   0.080      1.374 f
  U18971/Y (NAND4X4MTR)                                  0.085      1.459 r
  U14242/Y (CLKNAND2X4MTR)                               0.055      1.514 f
  U17473/Y (MXI2X2MTR)                                   0.073      1.587 r
  U20679/Y (AOI21X2MTR)                                  0.057      1.644 f
  U22574/Y (NOR2X1MTR)                                   0.066      1.710 r
  PIM_result_reg_125_/D (DFFRHQX4MTR)                    0.000      1.710 r
  data arrival time                                                 1.710

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_125_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.710
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_253_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U10720/Y (NOR2X8MTR)                                   0.073      1.294 r
  U9293/Y (NAND2X2MTR)                                   0.080      1.374 f
  U18971/Y (NAND4X4MTR)                                  0.085      1.459 r
  U14242/Y (CLKNAND2X4MTR)                               0.055      1.514 f
  U17473/Y (MXI2X2MTR)                                   0.073      1.587 r
  U20679/Y (AOI21X2MTR)                                  0.057      1.644 f
  U22573/Y (NOR2X1MTR)                                   0.066      1.710 r
  PIM_result_reg_253_/D (DFFRHQX4MTR)                    0.000      1.710 r
  data arrival time                                                 1.710

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_253_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.710
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_381_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U10720/Y (NOR2X8MTR)                                   0.073      1.294 r
  U9293/Y (NAND2X2MTR)                                   0.080      1.374 f
  U18971/Y (NAND4X4MTR)                                  0.085      1.459 r
  U14242/Y (CLKNAND2X4MTR)                               0.055      1.514 f
  U17473/Y (MXI2X2MTR)                                   0.073      1.587 r
  U20679/Y (AOI21X2MTR)                                  0.057      1.644 f
  U22572/Y (NOR2X1MTR)                                   0.066      1.710 r
  PIM_result_reg_381_/D (DFFRHQX4MTR)                    0.000      1.710 r
  data arrival time                                                 1.710

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_381_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.710
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_509_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U10720/Y (NOR2X8MTR)                                   0.073      1.294 r
  U9293/Y (NAND2X2MTR)                                   0.080      1.374 f
  U18971/Y (NAND4X4MTR)                                  0.085      1.459 r
  U14242/Y (CLKNAND2X4MTR)                               0.055      1.514 f
  U17473/Y (MXI2X2MTR)                                   0.073      1.587 r
  U20679/Y (AOI21X2MTR)                                  0.057      1.644 f
  U22571/Y (NOR2X1MTR)                                   0.066      1.710 r
  PIM_result_reg_509_/D (DFFRHQX4MTR)                    0.000      1.710 r
  data arrival time                                                 1.710

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_509_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.710
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U9295/Y (OAI2B1X4MTR)                                  0.118      1.495 r
  U9268/Y (INVX5MTR)                                     0.060      1.555 f
  U9261/Y (INVX8MTR)                                     0.045      1.601 r
  U29107/Y (OAI222X2MTR)                                 0.101      1.701 f
  U0_BANK_TOP/vACC_0_reg_2__13_/D (DFFRHQX2MTR)          0.000      1.701 f
  data arrival time                                                 1.701

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.701
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U10515/Y (BUFX8MTR)                                    0.086      0.330 r
  U18558/Y (BUFX8MTR)                                    0.075      0.405 r
  U10700/Y (OAI22X2MTR)                                  0.059      0.463 f
  U18384/Y (OAI21X2MTR)                                  0.100      0.564 r
  U19721/Y (CLKNAND2X4MTR)                               0.085      0.649 f
  U23870/Y (NOR2X4MTR)                                   0.089      0.739 r
  U19401/Y (OAI21X6MTR)                                  0.071      0.810 f
  U15722/Y (AOI21X6MTR)                                  0.096      0.906 r
  U10797/Y (OAI21X6MTR)                                  0.076      0.982 f
  U14326/Y (AOI21X2MTR)                                  0.103      1.084 r
  U10745/Y (XNOR2X2MTR)                                  0.083      1.167 r
  U15582/Y (NOR2X2MTR)                                   0.044      1.211 f
  U16529/Y (AOI21X2MTR)                                  0.081      1.292 r
  U13039/Y (OAI2BB1X4MTR)                                0.081      1.373 f
  U9403/Y (NOR2X4MTR)                                    0.062      1.435 r
  U11735/Y (NAND3X4MTR)                                  0.057      1.492 f
  U11736/Y (INVX4MTR)                                    0.043      1.535 r
  U11137/Y (NAND2X6MTR)                                  0.049      1.584 f
  U27888/Y (NAND2X2MTR)                                  0.069      1.653 r
  U27890/Y (OAI21X2MTR)                                  0.054      1.707 f
  U0_BANK_TOP/vACC_3_reg_0__18_/D (DFFRQX2MTR)           0.000      1.707 f
  data arrival time                                                 1.707

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__18_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.707
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.331


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10838/Y (INVX16MTR)                                   0.038      0.403 f
  U21787/Y (AOI22X1MTR)                                  0.055      0.457 r
  U24043/Y (OAI2BB1X2MTR)                                0.104      0.561 r
  U10325/Y (NAND4X2MTR)                                  0.100      0.661 f
  U20283/Y (AOI2BB1X8MTR)                                0.132      0.794 f
  U13223/Y (INVX14MTR)                                   0.043      0.837 r
  U13806/Y (NAND3X4MTR)                                  0.057      0.894 f
  U22149/Y (NOR2X2MTR)                                   0.094      0.988 r
  U10803/Y (NAND3X4MTR)                                  0.074      1.062 f
  U9538/Y (AND2X6MTR)                                    0.091      1.153 f
  U9407/Y (INVX2MTR)                                     0.086      1.239 r
  U14277/Y (NOR2X6MTR)                                   0.063      1.302 f
  U10837/Y (NOR2X8MTR)                                   0.067      1.369 r
  U12287/Y (OAI21X3MTR)                                  0.064      1.433 f
  U10840/Y (AOI21X6MTR)                                  0.079      1.512 r
  U10839/Y (XNOR2X8MTR)                                  0.090      1.602 r
  U10888/Y (INVX4MTR)                                    0.041      1.643 f
  U22762/Y (AOI22X1MTR)                                  0.063      1.705 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/D (DFFRHQX2MTR)
                                                         0.000      1.705 r
  data arrival time                                                 1.705

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_4_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.705
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U20876/Y (NOR2X6MTR)                                   0.042      1.651 f
  U29323/Y (NAND2X2MTR)                                  0.043      1.694 r
  U29324/Y (NAND2X2MTR)                                  0.041      1.735 f
  U0_BANK_TOP/vACC_0_reg_3__14_/D (DFFRHQX4MTR)          0.000      1.735 f
  data arrival time                                                 1.735

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.735
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U20876/Y (NOR2X6MTR)                                   0.042      1.651 f
  U26962/Y (NAND2X2MTR)                                  0.043      1.694 r
  U26964/Y (NAND2X2MTR)                                  0.040      1.735 f
  U0_BANK_TOP/vACC_0_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.735 f
  data arrival time                                                 1.735

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.735
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U9295/Y (OAI2B1X4MTR)                                  0.118      1.495 r
  U9268/Y (INVX5MTR)                                     0.060      1.555 f
  U9261/Y (INVX8MTR)                                     0.045      1.601 r
  U29100/Y (OAI222X2MTR)                                 0.101      1.701 f
  U0_BANK_TOP/vACC_0_reg_2__8_/D (DFFRHQX2MTR)           0.000      1.701 f
  data arrival time                                                 1.701

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.701
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U11559/Y (NOR2X4MTR)                                   0.077      1.320 r
  U23459/Y (NAND4X4MTR)                                  0.079      1.399 f
  U13017/Y (NOR2X4MTR)                                   0.063      1.462 r
  U16351/Y (NAND4X4MTR)                                  0.093      1.555 f
  U20850/Y (NAND2X2MTR)                                  0.092      1.647 r
  U14772/Y (OAI21X2MTR)                                  0.058      1.706 f
  U0_BANK_TOP/vACC_3_reg_7__18_/D (DFFRQX2MTR)           0.000      1.706 f
  data arrival time                                                 1.706

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__18_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.706
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U11559/Y (NOR2X4MTR)                                   0.077      1.320 r
  U23459/Y (NAND4X4MTR)                                  0.079      1.399 f
  U13017/Y (NOR2X4MTR)                                   0.063      1.462 r
  U16351/Y (NAND4X4MTR)                                  0.093      1.555 f
  U20850/Y (NAND2X2MTR)                                  0.092      1.647 r
  U16280/Y (OAI21X2MTR)                                  0.058      1.706 f
  U0_BANK_TOP/vACC_0_reg_7__18_/D (DFFRQX2MTR)           0.000      1.706 f
  data arrival time                                                 1.706

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__18_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.706
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U9197/Y (NOR2X6MTR)                                    0.042      1.651 f
  U29243/Y (NAND2X2MTR)                                  0.044      1.695 r
  U29244/Y (NAND2X2MTR)                                  0.039      1.735 f
  U0_BANK_TOP/vACC_2_reg_3__9_/D (DFFRHQX4MTR)           0.000      1.735 f
  data arrival time                                                 1.735

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.735
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.330


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11725/Y (NAND2X6MTR)                                  0.050      1.604 r
  U13651/Y (INVX8MTR)                                    0.033      1.637 f
  U16226/Y (NAND2X6MTR)                                  0.040      1.677 r
  U20913/Y (OAI21X2MTR)                                  0.053      1.730 f
  U0_BANK_TOP/vACC_3_reg_5__12_/D (DFFRHQX4MTR)          0.000      1.730 f
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__12_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11725/Y (NAND2X6MTR)                                  0.050      1.604 r
  U13651/Y (INVX8MTR)                                    0.033      1.637 f
  U16226/Y (NAND2X6MTR)                                  0.040      1.677 r
  U20914/Y (OAI21X2MTR)                                  0.053      1.730 f
  U0_BANK_TOP/vACC_3_reg_5__11_/D (DFFRHQX4MTR)          0.000      1.730 f
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__11_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U20876/Y (NOR2X6MTR)                                   0.042      1.651 f
  U29237/Y (NAND2X2MTR)                                  0.043      1.694 r
  U29239/Y (NAND2X2MTR)                                  0.039      1.734 f
  U0_BANK_TOP/vACC_0_reg_3__9_/D (DFFRHQX4MTR)           0.000      1.734 f
  data arrival time                                                 1.734

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.734
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.329


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U9242/Y (INVX5MTR)                                     0.051      1.605 r
  U17365/Y (INVX4MTR)                                    0.034      1.639 f
  U11166/Y (CLKNAND2X4MTR)                               0.038      1.677 r
  U20904/Y (OAI21X2MTR)                                  0.054      1.730 f
  U0_BANK_TOP/vACC_2_reg_5__17_/D (DFFRHQX4MTR)          0.000      1.730 f
  data arrival time                                                 1.730

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.730
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U9197/Y (NOR2X6MTR)                                    0.042      1.651 f
  U26979/Y (NAND2X2MTR)                                  0.044      1.695 r
  U26981/Y (NAND2X2MTR)                                  0.038      1.733 f
  U0_BANK_TOP/vACC_2_reg_3__13_/D (DFFRHQX4MTR)          0.000      1.733 f
  data arrival time                                                 1.733

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.733
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_59_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U26257/Y (NAND2X2MTR)                                  0.088      1.332 f
  U26258/Y (NAND4X2MTR)                                  0.084      1.416 r
  U17506/Y (NOR2X4MTR)                                   0.057      1.472 f
  U22450/Y (MXI2X2MTR)                                   0.070      1.542 r
  U18779/Y (AOI21X2MTR)                                  0.058      1.600 f
  U23029/Y (NOR2X1MTR)                                   0.060      1.660 r
  PIM_result_reg_59_/D (DFFRQX2MTR)                      0.000      1.660 r
  data arrival time                                                 1.660

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_59_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.660
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_187_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U26257/Y (NAND2X2MTR)                                  0.088      1.332 f
  U26258/Y (NAND4X2MTR)                                  0.084      1.416 r
  U17506/Y (NOR2X4MTR)                                   0.057      1.472 f
  U22450/Y (MXI2X2MTR)                                   0.070      1.542 r
  U18779/Y (AOI21X2MTR)                                  0.058      1.600 f
  U23028/Y (NOR2X1MTR)                                   0.060      1.660 r
  PIM_result_reg_187_/D (DFFRQX2MTR)                     0.000      1.660 r
  data arrival time                                                 1.660

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_187_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.660
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_443_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U26257/Y (NAND2X2MTR)                                  0.088      1.332 f
  U26258/Y (NAND4X2MTR)                                  0.084      1.416 r
  U17506/Y (NOR2X4MTR)                                   0.057      1.472 f
  U22450/Y (MXI2X2MTR)                                   0.070      1.542 r
  U18779/Y (AOI21X2MTR)                                  0.058      1.600 f
  U23027/Y (NOR2X1MTR)                                   0.060      1.660 r
  PIM_result_reg_443_/D (DFFRQX2MTR)                     0.000      1.660 r
  data arrival time                                                 1.660

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_443_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.660
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U9197/Y (NOR2X6MTR)                                    0.042      1.651 f
  U29235/Y (NAND2X2MTR)                                  0.044      1.695 r
  U29236/Y (NAND2X2MTR)                                  0.037      1.733 f
  U0_BANK_TOP/vACC_2_reg_3__10_/D (DFFRHQX4MTR)          0.000      1.733 f
  data arrival time                                                 1.733

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__10_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.733
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U9197/Y (NOR2X6MTR)                                    0.042      1.651 f
  U29227/Y (NAND2X2MTR)                                  0.044      1.695 r
  U29228/Y (NAND2X2MTR)                                  0.037      1.733 f
  U0_BANK_TOP/vACC_2_reg_3__11_/D (DFFRHQX4MTR)          0.000      1.733 f
  data arrival time                                                 1.733

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__11_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.733
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.328


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U9199/Y (INVX1MTR)                                     0.048      1.595 r
  U20872/Y (NAND2BX4MTR)                                 0.079      1.674 r
  U20868/Y (OAI21X2MTR)                                  0.055      1.729 f
  U0_BANK_TOP/vACC_2_reg_3__18_/D (DFFRHQX4MTR)          0.000      1.729 f
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U20876/Y (NOR2X6MTR)                                   0.042      1.651 f
  U27014/Y (NAND2X2MTR)                                  0.043      1.694 r
  U27015/Y (NAND2X2MTR)                                  0.038      1.732 f
  U0_BANK_TOP/vACC_0_reg_3__13_/D (DFFRHQX4MTR)          0.000      1.732 f
  data arrival time                                                 1.732

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.732
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11725/Y (NAND2X6MTR)                                  0.050      1.604 r
  U13651/Y (INVX8MTR)                                    0.033      1.637 f
  U16237/Y (NAND2X6MTR)                                  0.040      1.677 r
  U16222/Y (OAI21X2MTR)                                  0.051      1.728 f
  U0_BANK_TOP/vACC_2_reg_5__14_/D (DFFRHQX4MTR)          0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U11890/Y (INVX6MTR)                                    0.046      1.424 r
  U9258/Y (CLKNAND2X4MTR)                                0.049      1.473 f
  U9227/Y (INVX4MTR)                                     0.049      1.523 r
  U9185/Y (INVX4MTR)                                     0.041      1.563 f
  U14776/Y (OAI222X2MTR)                                 0.063      1.626 r
  U0_BANK_TOP/vACC_0_reg_2__9_/D (DFFRQX4MTR)            0.000      1.626 r
  data arrival time                                                 1.626

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__9_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.201      1.299
  data required time                                                1.299
  --------------------------------------------------------------------------
  data required time                                                1.299
  data arrival time                                                -1.626
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U11890/Y (INVX6MTR)                                    0.046      1.424 r
  U9258/Y (CLKNAND2X4MTR)                                0.049      1.473 f
  U9227/Y (INVX4MTR)                                     0.049      1.523 r
  U9185/Y (INVX4MTR)                                     0.041      1.563 f
  U14775/Y (OAI222X2MTR)                                 0.063      1.626 r
  U0_BANK_TOP/vACC_0_reg_2__11_/D (DFFRQX4MTR)           0.000      1.626 r
  data arrival time                                                 1.626

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__11_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.201      1.299
  data required time                                                1.299
  --------------------------------------------------------------------------
  data required time                                                1.299
  data arrival time                                                -1.626
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U14266/Y (NAND2X6MTR)                                  0.055      1.298 r
  U14261/Y (CLKNAND2X8MTR)                               0.059      1.357 f
  U16365/Y (NAND2X6MTR)                                  0.060      1.417 r
  U26498/Y (OAI2B1X8MTR)                                 0.060      1.477 f
  U9173/Y (BUFX2MTR)                                     0.123      1.600 f
  U29744/Y (OAI21X2MTR)                                  0.080      1.680 r
  U0_BANK_TOP/vACC_3_reg_7__9_/D (DFFRHQX1MTR)           0.000      1.680 r
  data arrival time                                                 1.680

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__9_/CK (DFFRHQX1MTR)          0.000      1.500 r
  library setup time                                    -0.147      1.353
  data required time                                                1.353
  --------------------------------------------------------------------------
  data required time                                                1.353
  data arrival time                                                -1.680
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U14266/Y (NAND2X6MTR)                                  0.055      1.298 r
  U14261/Y (CLKNAND2X8MTR)                               0.059      1.357 f
  U16365/Y (NAND2X6MTR)                                  0.060      1.417 r
  U26498/Y (OAI2B1X8MTR)                                 0.060      1.477 f
  U9173/Y (BUFX2MTR)                                     0.123      1.600 f
  U29728/Y (OAI21X2MTR)                                  0.080      1.680 r
  U0_BANK_TOP/vACC_3_reg_7__12_/D (DFFRHQX1MTR)          0.000      1.680 r
  data arrival time                                                 1.680

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__12_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.147      1.353
  data required time                                                1.353
  --------------------------------------------------------------------------
  data required time                                                1.353
  data arrival time                                                -1.680
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11725/Y (NAND2X6MTR)                                  0.050      1.604 r
  U13651/Y (INVX8MTR)                                    0.033      1.637 f
  U16237/Y (NAND2X6MTR)                                  0.040      1.677 r
  U16224/Y (OAI21X2MTR)                                  0.051      1.728 f
  U0_BANK_TOP/vACC_2_reg_5__9_/D (DFFRHQX4MTR)           0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U20876/Y (NOR2X6MTR)                                   0.042      1.651 f
  U26959/Y (NAND2X2MTR)                                  0.043      1.694 r
  U26961/Y (NAND2X2MTR)                                  0.037      1.732 f
  U0_BANK_TOP/vACC_0_reg_3__11_/D (DFFRHQX4MTR)          0.000      1.732 f
  data arrival time                                                 1.732

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__11_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.732
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11725/Y (NAND2X6MTR)                                  0.050      1.604 r
  U13651/Y (INVX8MTR)                                    0.033      1.637 f
  U16237/Y (NAND2X6MTR)                                  0.040      1.677 r
  U16223/Y (OAI21X2MTR)                                  0.051      1.728 f
  U0_BANK_TOP/vACC_2_reg_5__13_/D (DFFRHQX4MTR)          0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__13_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U11725/Y (NAND2X6MTR)                                  0.050      1.604 r
  U13651/Y (INVX8MTR)                                    0.033      1.637 f
  U16237/Y (NAND2X6MTR)                                  0.040      1.677 r
  U17352/Y (OAI21X2MTR)                                  0.051      1.728 f
  U0_BANK_TOP/vACC_2_reg_5__10_/D (DFFRHQX4MTR)          0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__10_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U9199/Y (INVX1MTR)                                     0.048      1.595 r
  U20872/Y (NAND2BX4MTR)                                 0.079      1.674 r
  U20870/Y (OAI21X2MTR)                                  0.055      1.729 f
  U0_BANK_TOP/vACC_0_reg_3__18_/D (DFFRHQX4MTR)          0.000      1.729 f
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10838/Y (INVX16MTR)                                   0.038      0.403 f
  U21232/Y (AOI22X1MTR)                                  0.059      0.462 r
  U23696/Y (OAI2BB1X4MTR)                                0.103      0.564 r
  U11355/Y (CLKNAND2X4MTR)                               0.045      0.609 f
  U21036/Y (NOR2X4MTR)                                   0.068      0.677 r
  U11213/Y (AOI21X6MTR)                                  0.068      0.744 f
  U20288/Y (INVX12MTR)                                   0.056      0.800 r
  U10655/Y (NAND2X6MTR)                                  0.048      0.849 f
  U10705/Y (NOR2X4MTR)                                   0.066      0.914 r
  U16644/Y (NAND2BX4MTR)                                 0.054      0.968 f
  U17743/Y (NOR4X4MTR)                                   0.079      1.047 r
  U11256/Y (AOI21X8MTR)                                  0.070      1.117 f
  U11255/Y (INVX4MTR)                                    0.040      1.156 r
  U10752/Y (NOR2X4MTR)                                   0.038      1.195 f
  U11746/Y (NOR2X8MTR)                                   0.058      1.253 r
  U9445/Y (CLKNAND2X4MTR)                                0.044      1.297 f
  U14816/Y (NAND2X2MTR)                                  0.048      1.345 r
  U14222/Y (CLKNAND2X4MTR)                               0.057      1.402 f
  U14217/Y (AOI21X6MTR)                                  0.085      1.487 r
  U24265/Y (OAI21X2MTR)                                  0.062      1.549 f
  U17411/Y (NAND2X2MTR)                                  0.040      1.590 r
  U24267/Y (NAND2X2MTR)                                  0.057      1.647 f
  U16250/Y (NOR2X2MTR)                                   0.066      1.714 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.714 r
  data arrival time                                                 1.714

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.113      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.714
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.327


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U20876/Y (NOR2X6MTR)                                   0.042      1.651 f
  U26955/Y (NAND2X2MTR)                                  0.043      1.694 r
  U26958/Y (NAND2X2MTR)                                  0.037      1.731 f
  U0_BANK_TOP/vACC_0_reg_3__10_/D (DFFRHQX4MTR)          0.000      1.731 f
  data arrival time                                                 1.731

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__10_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.731
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U9199/Y (INVX1MTR)                                     0.048      1.595 r
  U20872/Y (NAND2BX4MTR)                                 0.079      1.674 r
  U20869/Y (OAI21X2MTR)                                  0.055      1.729 f
  U0_BANK_TOP/vACC_1_reg_3__18_/D (DFFRHQX4MTR)          0.000      1.729 f
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11141/Y (INVX10MTR)                                   0.039      0.468 f
  U13477/Y (NOR2X4MTR)                                   0.044      0.513 r
  U10928/Y (NAND3BX4MTR)                                 0.075      0.587 r
  U10071/Y (NOR2BX2MTR)                                  0.141      0.728 r
  U24745/Y (NOR2X2MTR)                                   0.065      0.794 f
  U24746/Y (NOR2X2MTR)                                   0.087      0.881 r
  U24747/Y (NAND2X2MTR)                                  0.068      0.949 f
  U13133/Y (NOR2X2MTR)                                   0.069      1.019 r
  U10695/Y (OAI2BB1X2MTR)                                0.109      1.127 r
  U19175/Y (CLKNAND2X4MTR)                               0.046      1.173 f
  U9439/Y (NAND3X6MTR)                                   0.054      1.228 r
  U17590/Y (AND2X8MTR)                                   0.094      1.322 r
  U12321/Y (NAND2X2MTR)                                  0.056      1.378 f
  U15467/Y (NOR2X4MTR)                                   0.064      1.442 r
  U14241/Y (NOR2X1MTR)                                   0.047      1.489 f
  U16324/Y (NOR2X2MTR)                                   0.064      1.553 r
  U20775/Y (NAND2X2MTR)                                  0.071      1.623 f
  U29180/Y (OAI21X2MTR)                                  0.080      1.703 r
  U0_BANK_TOP/vACC_1_reg_3__19_/D (DFFRHQX4MTR)          0.000      1.703 r
  data arrival time                                                 1.703

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.703
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11141/Y (INVX10MTR)                                   0.039      0.468 f
  U13477/Y (NOR2X4MTR)                                   0.044      0.513 r
  U10928/Y (NAND3BX4MTR)                                 0.075      0.587 r
  U10071/Y (NOR2BX2MTR)                                  0.141      0.728 r
  U24745/Y (NOR2X2MTR)                                   0.065      0.794 f
  U24746/Y (NOR2X2MTR)                                   0.087      0.881 r
  U24747/Y (NAND2X2MTR)                                  0.068      0.949 f
  U13133/Y (NOR2X2MTR)                                   0.069      1.019 r
  U10695/Y (OAI2BB1X2MTR)                                0.109      1.127 r
  U19175/Y (CLKNAND2X4MTR)                               0.046      1.173 f
  U9439/Y (NAND3X6MTR)                                   0.054      1.228 r
  U17590/Y (AND2X8MTR)                                   0.094      1.322 r
  U12321/Y (NAND2X2MTR)                                  0.056      1.378 f
  U15467/Y (NOR2X4MTR)                                   0.064      1.442 r
  U14241/Y (NOR2X1MTR)                                   0.047      1.489 f
  U16324/Y (NOR2X2MTR)                                   0.064      1.553 r
  U20775/Y (NAND2X2MTR)                                  0.071      1.623 f
  U15372/Y (OAI21X2MTR)                                  0.080      1.703 r
  U0_BANK_TOP/vACC_2_reg_3__19_/D (DFFRHQX4MTR)          0.000      1.703 r
  data arrival time                                                 1.703

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.703
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11141/Y (INVX10MTR)                                   0.039      0.468 f
  U13477/Y (NOR2X4MTR)                                   0.044      0.513 r
  U10928/Y (NAND3BX4MTR)                                 0.075      0.587 r
  U10071/Y (NOR2BX2MTR)                                  0.141      0.728 r
  U24745/Y (NOR2X2MTR)                                   0.065      0.794 f
  U24746/Y (NOR2X2MTR)                                   0.087      0.881 r
  U24747/Y (NAND2X2MTR)                                  0.068      0.949 f
  U13133/Y (NOR2X2MTR)                                   0.069      1.019 r
  U10695/Y (OAI2BB1X2MTR)                                0.109      1.127 r
  U19175/Y (CLKNAND2X4MTR)                               0.046      1.173 f
  U9439/Y (NAND3X6MTR)                                   0.054      1.228 r
  U17590/Y (AND2X8MTR)                                   0.094      1.322 r
  U12321/Y (NAND2X2MTR)                                  0.056      1.378 f
  U15467/Y (NOR2X4MTR)                                   0.064      1.442 r
  U14241/Y (NOR2X1MTR)                                   0.047      1.489 f
  U16324/Y (NOR2X2MTR)                                   0.064      1.553 r
  U20775/Y (NAND2X2MTR)                                  0.071      1.623 f
  U29179/Y (OAI21X2MTR)                                  0.080      1.703 r
  U0_BANK_TOP/vACC_3_reg_3__19_/D (DFFRHQX4MTR)          0.000      1.703 r
  data arrival time                                                 1.703

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.703
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11141/Y (INVX10MTR)                                   0.039      0.468 f
  U13477/Y (NOR2X4MTR)                                   0.044      0.513 r
  U10928/Y (NAND3BX4MTR)                                 0.075      0.587 r
  U10071/Y (NOR2BX2MTR)                                  0.141      0.728 r
  U24745/Y (NOR2X2MTR)                                   0.065      0.794 f
  U24746/Y (NOR2X2MTR)                                   0.087      0.881 r
  U24747/Y (NAND2X2MTR)                                  0.068      0.949 f
  U13133/Y (NOR2X2MTR)                                   0.069      1.019 r
  U10695/Y (OAI2BB1X2MTR)                                0.109      1.127 r
  U19175/Y (CLKNAND2X4MTR)                               0.046      1.173 f
  U9439/Y (NAND3X6MTR)                                   0.054      1.228 r
  U17590/Y (AND2X8MTR)                                   0.094      1.322 r
  U12321/Y (NAND2X2MTR)                                  0.056      1.378 f
  U15467/Y (NOR2X4MTR)                                   0.064      1.442 r
  U14241/Y (NOR2X1MTR)                                   0.047      1.489 f
  U16324/Y (NOR2X2MTR)                                   0.064      1.553 r
  U20775/Y (NAND2X2MTR)                                  0.071      1.623 f
  U15371/Y (OAI21X2MTR)                                  0.080      1.703 r
  U0_BANK_TOP/vACC_0_reg_3__19_/D (DFFRHQX4MTR)          0.000      1.703 r
  data arrival time                                                 1.703

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__19_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.123      1.377
  data required time                                                1.377
  --------------------------------------------------------------------------
  data required time                                                1.377
  data arrival time                                                -1.703
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_110_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26208/Y (NOR2X4MTR)                                   0.085      1.267 r
  U26441/Y (NAND3X2MTR)                                  0.071      1.337 f
  U26444/Y (NAND3X2MTR)                                  0.077      1.414 r
  U26450/Y (INVX2MTR)                                    0.041      1.455 f
  U26451/Y (NAND2X2MTR)                                  0.043      1.497 r
  U26510/Y (AOI21X2MTR)                                  0.051      1.548 f
  U26511/Y (OAI21X2MTR)                                  0.054      1.602 r
  U14210/Y (NOR2BX1MTR)                                  0.103      1.704 r
  PIM_result_reg_110_/D (DFFRHQX2MTR)                    0.000      1.704 r
  data arrival time                                                 1.704

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_110_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.704
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_238_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26208/Y (NOR2X4MTR)                                   0.085      1.267 r
  U26441/Y (NAND3X2MTR)                                  0.071      1.337 f
  U26444/Y (NAND3X2MTR)                                  0.077      1.414 r
  U26450/Y (INVX2MTR)                                    0.041      1.455 f
  U26451/Y (NAND2X2MTR)                                  0.043      1.497 r
  U26510/Y (AOI21X2MTR)                                  0.051      1.548 f
  U26511/Y (OAI21X2MTR)                                  0.054      1.602 r
  U14212/Y (NOR2BX1MTR)                                  0.103      1.704 r
  PIM_result_reg_238_/D (DFFRHQX2MTR)                    0.000      1.704 r
  data arrival time                                                 1.704

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_238_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.704
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_366_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26208/Y (NOR2X4MTR)                                   0.085      1.267 r
  U26441/Y (NAND3X2MTR)                                  0.071      1.337 f
  U26444/Y (NAND3X2MTR)                                  0.077      1.414 r
  U26450/Y (INVX2MTR)                                    0.041      1.455 f
  U26451/Y (NAND2X2MTR)                                  0.043      1.497 r
  U26510/Y (AOI21X2MTR)                                  0.051      1.548 f
  U26511/Y (OAI21X2MTR)                                  0.054      1.602 r
  U14214/Y (NOR2BX1MTR)                                  0.103      1.704 r
  PIM_result_reg_366_/D (DFFRHQX2MTR)                    0.000      1.704 r
  data arrival time                                                 1.704

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_366_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.704
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U14244/Y (NOR2X4MTR)                                   0.069      1.460 r
  U23634/Y (INVX4MTR)                                    0.039      1.499 f
  U17435/Y (INVX2MTR)                                    0.042      1.540 r
  U12985/Y (AOI22X1MTR)                                  0.061      1.601 f
  U28682/Y (OAI21X2MTR)                                  0.050      1.651 r
  U0_BANK_TOP/vACC_1_reg_0__8_/D (DFFRQX4MTR)            0.000      1.651 r
  data arrival time                                                 1.651

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.651
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_494_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26208/Y (NOR2X4MTR)                                   0.085      1.267 r
  U26441/Y (NAND3X2MTR)                                  0.071      1.337 f
  U26444/Y (NAND3X2MTR)                                  0.077      1.414 r
  U26450/Y (INVX2MTR)                                    0.041      1.455 f
  U26451/Y (NAND2X2MTR)                                  0.043      1.497 r
  U26510/Y (AOI21X2MTR)                                  0.051      1.548 f
  U26511/Y (OAI21X2MTR)                                  0.054      1.602 r
  U14213/Y (NOR2BX1MTR)                                  0.103      1.704 r
  PIM_result_reg_494_/D (DFFRHQX2MTR)                    0.000      1.704 r
  data arrival time                                                 1.704

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_494_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.704
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U9199/Y (INVX1MTR)                                     0.048      1.595 r
  U20872/Y (NAND2BX4MTR)                                 0.079      1.674 r
  U20871/Y (OAI2B1X2MTR)                                 0.055      1.729 f
  U0_BANK_TOP/vACC_3_reg_3__18_/D (DFFRHQX4MTR)          0.000      1.729 f
  data arrival time                                                 1.729

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.326


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20847/Y (OAI2B1X8MTR)                                 0.096      1.486 r
  U17398/Y (INVX4MTR)                                    0.047      1.534 f
  U17383/Y (INVX4MTR)                                    0.055      1.589 r
  U29645/Y (OAI222X2MTR)                                 0.107      1.695 f
  U0_BANK_TOP/vACC_3_reg_6__14_/D (DFFRHQX2MTR)          0.000      1.695 f
  data arrival time                                                 1.695

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.695
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20847/Y (OAI2B1X8MTR)                                 0.096      1.486 r
  U17398/Y (INVX4MTR)                                    0.047      1.534 f
  U17383/Y (INVX4MTR)                                    0.055      1.589 r
  U29629/Y (OAI222X2MTR)                                 0.107      1.695 f
  U0_BANK_TOP/vACC_3_reg_6__9_/D (DFFRHQX2MTR)           0.000      1.695 f
  data arrival time                                                 1.695

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.695
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20847/Y (OAI2B1X8MTR)                                 0.096      1.486 r
  U17398/Y (INVX4MTR)                                    0.047      1.534 f
  U17383/Y (INVX4MTR)                                    0.055      1.589 r
  U29622/Y (OAI222X2MTR)                                 0.107      1.695 f
  U0_BANK_TOP/vACC_3_reg_6__10_/D (DFFRHQX2MTR)          0.000      1.695 f
  data arrival time                                                 1.695

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.695
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20847/Y (OAI2B1X8MTR)                                 0.096      1.486 r
  U17398/Y (INVX4MTR)                                    0.047      1.534 f
  U17383/Y (INVX4MTR)                                    0.055      1.589 r
  U29615/Y (OAI222X2MTR)                                 0.107      1.695 f
  U0_BANK_TOP/vACC_3_reg_6__11_/D (DFFRHQX2MTR)          0.000      1.695 f
  data arrival time                                                 1.695

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.695
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20847/Y (OAI2B1X8MTR)                                 0.096      1.486 r
  U17398/Y (INVX4MTR)                                    0.047      1.534 f
  U17383/Y (INVX4MTR)                                    0.055      1.589 r
  U29609/Y (OAI222X2MTR)                                 0.107      1.695 f
  U0_BANK_TOP/vACC_3_reg_6__12_/D (DFFRHQX2MTR)          0.000      1.695 f
  data arrival time                                                 1.695

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.695
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U10339/Y (BUFX4MTR)                                    0.076      0.493 f
  U12719/Y (OAI21X3MTR)                                  0.063      0.556 r
  U12672/Y (NAND2BX2MTR)                                 0.077      0.632 f
  U15892/Y (CLKNAND2X4MTR)                               0.057      0.689 r
  U16892/Y (NAND2X3MTR)                                  0.051      0.740 f
  U13251/Y (OAI21X2MTR)                                  0.099      0.839 r
  U13190/Y (AOI21X2MTR)                                  0.085      0.924 f
  U15746/Y (OAI21X6MTR)                                  0.064      0.988 r
  U14936/Y (AOI2B1X2MTR)                                 0.072      1.060 f
  U17804/Y (XNOR2X1MTR)                                  0.082      1.142 f
  U19222/Y (AOI22X2MTR)                                  0.075      1.216 r
  U16540/Y (OAI2BB1X2MTR)                                0.079      1.295 f
  U15545/Y (INVX2MTR)                                    0.043      1.338 r
  U17615/Y (NAND3X2MTR)                                  0.066      1.405 f
  U11664/Y (NOR2X4MTR)                                   0.073      1.478 r
  U11588/Y (NAND4X2MTR)                                  0.097      1.574 f
  U18805/Y (NAND2X2MTR)                                  0.092      1.666 r
  U28996/Y (OAI21X2MTR)                                  0.061      1.727 f
  U0_BANK_TOP/vACC_0_reg_1__18_/D (DFFRHQX4MTR)          0.000      1.727 f
  data arrival time                                                 1.727

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.727
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U10339/Y (BUFX4MTR)                                    0.076      0.493 f
  U12719/Y (OAI21X3MTR)                                  0.063      0.556 r
  U12672/Y (NAND2BX2MTR)                                 0.077      0.632 f
  U15892/Y (CLKNAND2X4MTR)                               0.057      0.689 r
  U16892/Y (NAND2X3MTR)                                  0.051      0.740 f
  U13251/Y (OAI21X2MTR)                                  0.099      0.839 r
  U13190/Y (AOI21X2MTR)                                  0.085      0.924 f
  U15746/Y (OAI21X6MTR)                                  0.064      0.988 r
  U14936/Y (AOI2B1X2MTR)                                 0.072      1.060 f
  U17804/Y (XNOR2X1MTR)                                  0.082      1.142 f
  U19222/Y (AOI22X2MTR)                                  0.075      1.216 r
  U16540/Y (OAI2BB1X2MTR)                                0.079      1.295 f
  U15545/Y (INVX2MTR)                                    0.043      1.338 r
  U17615/Y (NAND3X2MTR)                                  0.066      1.405 f
  U11664/Y (NOR2X4MTR)                                   0.073      1.478 r
  U11588/Y (NAND4X2MTR)                                  0.097      1.574 f
  U20731/Y (NAND2X2MTR)                                  0.092      1.666 r
  U28989/Y (OAI21X2MTR)                                  0.061      1.727 f
  U0_BANK_TOP/vACC_0_reg_1__17_/D (DFFRHQX4MTR)          0.000      1.727 f
  data arrival time                                                 1.727

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.727
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U10339/Y (BUFX4MTR)                                    0.076      0.493 f
  U12719/Y (OAI21X3MTR)                                  0.063      0.556 r
  U12672/Y (NAND2BX2MTR)                                 0.077      0.632 f
  U15892/Y (CLKNAND2X4MTR)                               0.057      0.689 r
  U16892/Y (NAND2X3MTR)                                  0.051      0.740 f
  U13251/Y (OAI21X2MTR)                                  0.099      0.839 r
  U13190/Y (AOI21X2MTR)                                  0.085      0.924 f
  U15746/Y (OAI21X6MTR)                                  0.064      0.988 r
  U14936/Y (AOI2B1X2MTR)                                 0.072      1.060 f
  U17804/Y (XNOR2X1MTR)                                  0.082      1.142 f
  U19222/Y (AOI22X2MTR)                                  0.075      1.216 r
  U16540/Y (OAI2BB1X2MTR)                                0.079      1.295 f
  U15545/Y (INVX2MTR)                                    0.043      1.338 r
  U17615/Y (NAND3X2MTR)                                  0.066      1.405 f
  U11664/Y (NOR2X4MTR)                                   0.073      1.478 r
  U11588/Y (NAND4X2MTR)                                  0.097      1.574 f
  U18805/Y (NAND2X2MTR)                                  0.092      1.666 r
  U16291/Y (OAI21X2MTR)                                  0.061      1.727 f
  U0_BANK_TOP/vACC_2_reg_1__18_/D (DFFRHQX4MTR)          0.000      1.727 f
  data arrival time                                                 1.727

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.727
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U10339/Y (BUFX4MTR)                                    0.076      0.493 f
  U12719/Y (OAI21X3MTR)                                  0.063      0.556 r
  U12672/Y (NAND2BX2MTR)                                 0.077      0.632 f
  U15892/Y (CLKNAND2X4MTR)                               0.057      0.689 r
  U16892/Y (NAND2X3MTR)                                  0.051      0.740 f
  U13251/Y (OAI21X2MTR)                                  0.099      0.839 r
  U13190/Y (AOI21X2MTR)                                  0.085      0.924 f
  U15746/Y (OAI21X6MTR)                                  0.064      0.988 r
  U14936/Y (AOI2B1X2MTR)                                 0.072      1.060 f
  U17804/Y (XNOR2X1MTR)                                  0.082      1.142 f
  U19222/Y (AOI22X2MTR)                                  0.075      1.216 r
  U16540/Y (OAI2BB1X2MTR)                                0.079      1.295 f
  U15545/Y (INVX2MTR)                                    0.043      1.338 r
  U17615/Y (NAND3X2MTR)                                  0.066      1.405 f
  U11664/Y (NOR2X4MTR)                                   0.073      1.478 r
  U11588/Y (NAND4X2MTR)                                  0.097      1.574 f
  U20731/Y (NAND2X2MTR)                                  0.092      1.666 r
  U14194/Y (OAI21X2MTR)                                  0.061      1.727 f
  U0_BANK_TOP/vACC_2_reg_1__17_/D (DFFRHQX4MTR)          0.000      1.727 f
  data arrival time                                                 1.727

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.727
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.325


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U10339/Y (BUFX4MTR)                                    0.076      0.493 f
  U12719/Y (OAI21X3MTR)                                  0.063      0.556 r
  U12672/Y (NAND2BX2MTR)                                 0.077      0.632 f
  U15892/Y (CLKNAND2X4MTR)                               0.057      0.689 r
  U16892/Y (NAND2X3MTR)                                  0.051      0.740 f
  U13251/Y (OAI21X2MTR)                                  0.099      0.839 r
  U13190/Y (AOI21X2MTR)                                  0.085      0.924 f
  U15746/Y (OAI21X6MTR)                                  0.064      0.988 r
  U14936/Y (AOI2B1X2MTR)                                 0.072      1.060 f
  U17804/Y (XNOR2X1MTR)                                  0.082      1.142 f
  U19222/Y (AOI22X2MTR)                                  0.075      1.216 r
  U16540/Y (OAI2BB1X2MTR)                                0.079      1.295 f
  U15545/Y (INVX2MTR)                                    0.043      1.338 r
  U17615/Y (NAND3X2MTR)                                  0.066      1.405 f
  U11664/Y (NOR2X4MTR)                                   0.073      1.478 r
  U11588/Y (NAND4X2MTR)                                  0.097      1.574 f
  U18805/Y (NAND2X2MTR)                                  0.092      1.666 r
  U28993/Y (OAI21X2MTR)                                  0.061      1.727 f
  U0_BANK_TOP/vACC_1_reg_1__18_/D (DFFRHQX4MTR)          0.000      1.727 f
  data arrival time                                                 1.727

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.727
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U10339/Y (BUFX4MTR)                                    0.076      0.493 f
  U12719/Y (OAI21X3MTR)                                  0.063      0.556 r
  U12672/Y (NAND2BX2MTR)                                 0.077      0.632 f
  U15892/Y (CLKNAND2X4MTR)                               0.057      0.689 r
  U16892/Y (NAND2X3MTR)                                  0.051      0.740 f
  U13251/Y (OAI21X2MTR)                                  0.099      0.839 r
  U13190/Y (AOI21X2MTR)                                  0.085      0.924 f
  U15746/Y (OAI21X6MTR)                                  0.064      0.988 r
  U14936/Y (AOI2B1X2MTR)                                 0.072      1.060 f
  U17804/Y (XNOR2X1MTR)                                  0.082      1.142 f
  U19222/Y (AOI22X2MTR)                                  0.075      1.216 r
  U16540/Y (OAI2BB1X2MTR)                                0.079      1.295 f
  U15545/Y (INVX2MTR)                                    0.043      1.338 r
  U17615/Y (NAND3X2MTR)                                  0.066      1.405 f
  U11664/Y (NOR2X4MTR)                                   0.073      1.478 r
  U11588/Y (NAND4X2MTR)                                  0.097      1.574 f
  U20731/Y (NAND2X2MTR)                                  0.092      1.666 r
  U28985/Y (OAI21X2MTR)                                  0.061      1.727 f
  U0_BANK_TOP/vACC_1_reg_1__17_/D (DFFRHQX4MTR)          0.000      1.727 f
  data arrival time                                                 1.727

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.727
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U15462/Y (CLKNAND2X4MTR)                               0.055      1.297 f
  U15435/Y (INVX4MTR)                                    0.053      1.349 r
  U26751/Y (NAND2X2MTR)                                  0.060      1.409 f
  U21576/Y (AOI21X1MTR)                                  0.083      1.493 r
  U26754/Y (NAND2X2MTR)                                  0.078      1.570 f
  U16251/Y (OAI21X2MTR)                                  0.077      1.648 r
  U0_BANK_TOP/vACC_2_reg_4__17_/D (DFFRQX4MTR)           0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__17_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U15462/Y (CLKNAND2X4MTR)                               0.055      1.297 f
  U15435/Y (INVX4MTR)                                    0.053      1.349 r
  U26751/Y (NAND2X2MTR)                                  0.060      1.409 f
  U21576/Y (AOI21X1MTR)                                  0.083      1.493 r
  U26754/Y (NAND2X2MTR)                                  0.078      1.570 f
  U20752/Y (OAI21X2MTR)                                  0.077      1.648 r
  U0_BANK_TOP/vACC_3_reg_4__17_/D (DFFRQX4MTR)           0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__17_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U15462/Y (CLKNAND2X4MTR)                               0.055      1.297 f
  U15435/Y (INVX4MTR)                                    0.053      1.349 r
  U26751/Y (NAND2X2MTR)                                  0.060      1.409 f
  U21576/Y (AOI21X1MTR)                                  0.083      1.493 r
  U26754/Y (NAND2X2MTR)                                  0.078      1.570 f
  U26758/Y (OAI21X2MTR)                                  0.077      1.648 r
  U0_BANK_TOP/vACC_0_reg_4__17_/D (DFFRQX4MTR)           0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__17_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U10339/Y (BUFX4MTR)                                    0.076      0.493 f
  U12719/Y (OAI21X3MTR)                                  0.063      0.556 r
  U12672/Y (NAND2BX2MTR)                                 0.077      0.632 f
  U15892/Y (CLKNAND2X4MTR)                               0.057      0.689 r
  U16892/Y (NAND2X3MTR)                                  0.051      0.740 f
  U13251/Y (OAI21X2MTR)                                  0.099      0.839 r
  U13190/Y (AOI21X2MTR)                                  0.085      0.924 f
  U15746/Y (OAI21X6MTR)                                  0.064      0.988 r
  U14936/Y (AOI2B1X2MTR)                                 0.072      1.060 f
  U17804/Y (XNOR2X1MTR)                                  0.082      1.142 f
  U19222/Y (AOI22X2MTR)                                  0.075      1.216 r
  U16540/Y (OAI2BB1X2MTR)                                0.079      1.295 f
  U15545/Y (INVX2MTR)                                    0.043      1.338 r
  U17615/Y (NAND3X2MTR)                                  0.066      1.405 f
  U11664/Y (NOR2X4MTR)                                   0.073      1.478 r
  U11588/Y (NAND4X2MTR)                                  0.097      1.574 f
  U20731/Y (NAND2X2MTR)                                  0.092      1.666 r
  U28987/Y (OAI21X2MTR)                                  0.061      1.727 f
  U0_BANK_TOP/vACC_3_reg_1__17_/D (DFFRHQX4MTR)          0.000      1.727 f
  data arrival time                                                 1.727

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.727
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_75_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U13026/Y (NOR2X4MTR)                                   0.059      1.305 r
  U26775/Y (NAND3X2MTR)                                  0.069      1.375 f
  U18848/Y (NAND2X2MTR)                                  0.075      1.449 r
  U26793/Y (NAND2X2MTR)                                  0.051      1.500 f
  U26794/Y (OAI31X2MTR)                                  0.039      1.539 r
  U26795/Y (AOI2BB1X2MTR)                                0.066      1.605 f
  U18764/Y (NOR2X1MTR)                                   0.053      1.658 r
  PIM_result_reg_75_/D (DFFRQX2MTR)                      0.000      1.658 r
  data arrival time                                                 1.658

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_75_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.658
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_203_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U13026/Y (NOR2X4MTR)                                   0.059      1.305 r
  U26775/Y (NAND3X2MTR)                                  0.069      1.375 f
  U18848/Y (NAND2X2MTR)                                  0.075      1.449 r
  U26793/Y (NAND2X2MTR)                                  0.051      1.500 f
  U26794/Y (OAI31X2MTR)                                  0.039      1.539 r
  U26795/Y (AOI2BB1X2MTR)                                0.066      1.605 f
  U18766/Y (NOR2X1MTR)                                   0.053      1.658 r
  PIM_result_reg_203_/D (DFFRQX2MTR)                     0.000      1.658 r
  data arrival time                                                 1.658

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_203_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.658
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_331_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U13026/Y (NOR2X4MTR)                                   0.059      1.305 r
  U26775/Y (NAND3X2MTR)                                  0.069      1.375 f
  U18848/Y (NAND2X2MTR)                                  0.075      1.449 r
  U26793/Y (NAND2X2MTR)                                  0.051      1.500 f
  U26794/Y (OAI31X2MTR)                                  0.039      1.539 r
  U26795/Y (AOI2BB1X2MTR)                                0.066      1.605 f
  U18763/Y (NOR2X1MTR)                                   0.053      1.658 r
  PIM_result_reg_331_/D (DFFRQX2MTR)                     0.000      1.658 r
  data arrival time                                                 1.658

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_331_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.658
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_459_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U13026/Y (NOR2X4MTR)                                   0.059      1.305 r
  U26775/Y (NAND3X2MTR)                                  0.069      1.375 f
  U18848/Y (NAND2X2MTR)                                  0.075      1.449 r
  U26793/Y (NAND2X2MTR)                                  0.051      1.500 f
  U26794/Y (OAI31X2MTR)                                  0.039      1.539 r
  U26795/Y (AOI2BB1X2MTR)                                0.066      1.605 f
  U18767/Y (NOR2X1MTR)                                   0.053      1.658 r
  PIM_result_reg_459_/D (DFFRQX2MTR)                     0.000      1.658 r
  data arrival time                                                 1.658

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_459_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.658
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20921/Y (NAND3X12MTR)                                 0.096      0.255 f
  U11591/Y (BUFX20MTR)                                   0.091      0.346 f
  U11914/Y (BUFX14MTR)                                   0.072      0.417 f
  U10339/Y (BUFX4MTR)                                    0.076      0.493 f
  U12719/Y (OAI21X3MTR)                                  0.063      0.556 r
  U12672/Y (NAND2BX2MTR)                                 0.077      0.632 f
  U15892/Y (CLKNAND2X4MTR)                               0.057      0.689 r
  U16892/Y (NAND2X3MTR)                                  0.051      0.740 f
  U13251/Y (OAI21X2MTR)                                  0.099      0.839 r
  U13190/Y (AOI21X2MTR)                                  0.085      0.924 f
  U15746/Y (OAI21X6MTR)                                  0.064      0.988 r
  U14936/Y (AOI2B1X2MTR)                                 0.072      1.060 f
  U17804/Y (XNOR2X1MTR)                                  0.082      1.142 f
  U19222/Y (AOI22X2MTR)                                  0.075      1.216 r
  U16540/Y (OAI2BB1X2MTR)                                0.079      1.295 f
  U15545/Y (INVX2MTR)                                    0.043      1.338 r
  U17615/Y (NAND3X2MTR)                                  0.066      1.405 f
  U11664/Y (NOR2X4MTR)                                   0.073      1.478 r
  U11588/Y (NAND4X2MTR)                                  0.097      1.574 f
  U18805/Y (NAND2X2MTR)                                  0.092      1.666 r
  U28994/Y (OAI21X2MTR)                                  0.061      1.727 f
  U0_BANK_TOP/vACC_3_reg_1__18_/D (DFFRHQX4MTR)          0.000      1.727 f
  data arrival time                                                 1.727

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.727
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20847/Y (OAI2B1X8MTR)                                 0.096      1.486 r
  U17398/Y (INVX4MTR)                                    0.047      1.534 f
  U17383/Y (INVX4MTR)                                    0.055      1.589 r
  U29633/Y (OAI222X2MTR)                                 0.107      1.695 f
  U0_BANK_TOP/vACC_3_reg_6__8_/D (DFFRHQX2MTR)           0.000      1.695 f
  data arrival time                                                 1.695

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.695
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U11890/Y (INVX6MTR)                                    0.046      1.424 r
  U16310/Y (NAND2X2MTR)                                  0.051      1.474 f
  U21465/Y (INVX4MTR)                                    0.042      1.517 r
  U9244/Y (INVX2MTR)                                     0.053      1.569 f
  U29111/Y (OAI222X2MTR)                                 0.113      1.682 r
  U0_BANK_TOP/vACC_3_reg_2__14_/D (DFFRHQX2MTR)          0.000      1.682 r
  data arrival time                                                 1.682

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.682
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U11890/Y (INVX6MTR)                                    0.046      1.424 r
  U16310/Y (NAND2X2MTR)                                  0.051      1.474 f
  U21465/Y (INVX4MTR)                                    0.042      1.517 r
  U9244/Y (INVX2MTR)                                     0.053      1.569 f
  U29105/Y (OAI222X2MTR)                                 0.113      1.682 r
  U0_BANK_TOP/vACC_3_reg_2__13_/D (DFFRHQX2MTR)          0.000      1.682 r
  data arrival time                                                 1.682

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.682
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U9198/Y (NOR2X6MTR)                                    0.042      1.650 f
  U29319/Y (NAND2X2MTR)                                  0.037      1.688 r
  U29321/Y (NAND2X2MTR)                                  0.041      1.728 f
  U0_BANK_TOP/vACC_3_reg_3__14_/D (DFFRHQX4MTR)          0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U12908/Y (INVX6MTR)                                    0.049      0.288 f
  U11874/Y (BUFX4MTR)                                    0.078      0.366 f
  U20665/Y (AOI21X2MTR)                                  0.067      0.434 r
  U18394/Y (OAI211X2MTR)                                 0.093      0.527 f
  U18320/Y (CLKNAND2X4MTR)                               0.066      0.592 r
  U26005/Y (NAND2X2MTR)                                  0.058      0.650 f
  U18082/Y (NOR2X2MTR)                                   0.073      0.723 r
  U21277/Y (INVX3MTR)                                    0.037      0.759 f
  U9967/Y (INVX2MTR)                                     0.081      0.840 r
  U9858/Y (INVX2MTR)                                     0.060      0.900 f
  U9778/Y (INVX2MTR)                                     0.037      0.937 r
  U9734/Y (OAI2B11X1MTR)                                 0.101      1.038 f
  U11742/Y (AOI21X2MTR)                                  0.124      1.162 r
  U13699/Y (AOI21X6MTR)                                  0.049      1.211 f
  U12310/Y (CLKNAND2X8MTR)                               0.052      1.263 r
  U9381/Y (NAND2X2MTR)                                   0.071      1.334 f
  U13674/Y (NOR2BX1MTR)                                  0.087      1.421 r
  U20900/Y (NAND3BX2MTR)                                 0.086      1.507 r
  U18729/Y (OAI2BB1X2MTR)                                0.070      1.577 f
  U20918/Y (OAI22X2MTR)                                  0.062      1.640 r
  U0_BANK_TOP/vACC_2_reg_5__4_/D (DFFRQX4MTR)            0.000      1.640 r
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_5__4_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.184      1.316
  data required time                                                1.316
  --------------------------------------------------------------------------
  data required time                                                1.316
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.324


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U9198/Y (NOR2X6MTR)                                    0.042      1.650 f
  U29218/Y (NAND2X2MTR)                                  0.037      1.688 r
  U29220/Y (NAND2X2MTR)                                  0.040      1.728 f
  U0_BANK_TOP/vACC_3_reg_3__12_/D (DFFRHQX4MTR)          0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__12_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.122      0.122 r
  U24016/Y (AND2X8MTR)                                   0.090      0.212 r
  U14147/Y (NAND3X4MTR)                                  0.069      0.281 f
  U15273/Y (NOR2X3MTR)                                   0.136      0.417 r
  U14631/Y (BUFX4MTR)                                    0.120      0.537 r
  U24380/Y (AOI22X2MTR)                                  0.060      0.597 f
  U10221/Y (AND2X2MTR)                                   0.120      0.717 f
  U11082/Y (CLKNAND2X12MTR)                              0.052      0.769 r
  U11228/Y (INVX12MTR)                                   0.035      0.804 f
  U9727/Y (NOR2X8MTR)                                    0.048      0.852 r
  U23878/S (ADDFHX4MTR)                                  0.241      1.092 r
  U23936/Y (NAND2BX4MTR)                                 0.059      1.152 f
  U11231/Y (CLKNAND2X8MTR)                               0.042      1.194 r
  U23515/Y (XOR2X8MTR)                                   0.072      1.266 r
  U23514/Y (XOR2X8MTR)                                   0.096      1.362 r
  U16377/Y (CLKNAND2X4MTR)                               0.068      1.430 f
  U10856/Y (NOR2X4MTR)                                   0.067      1.496 r
  U11054/Y (NAND2BX4MTR)                                 0.084      1.581 r
  U12990/Y (NAND2X2MTR)                                  0.043      1.624 f
  U23798/Y (AOI31X1MTR)                                  0.078      1.702 r
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.702 r
  data arrival time                                                 1.702

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.702
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U11890/Y (INVX6MTR)                                    0.046      1.424 r
  U9241/Y (NAND2X2MTR)                                   0.074      1.498 f
  U29099/Y (OAI222X2MTR)                                 0.124      1.621 r
  U0_BANK_TOP/vACC_2_reg_2__8_/D (DFFRQX4MTR)            0.000      1.621 r
  data arrival time                                                 1.621

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.202      1.298
  data required time                                                1.298
  --------------------------------------------------------------------------
  data required time                                                1.298
  data arrival time                                                -1.621
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U12184/Y (AOI21X4MTR)                                  0.081      1.105 r
  U12183/Y (XNOR2X2MTR)                                  0.055      1.160 f
  U11708/Y (AOI22X4MTR)                                  0.097      1.257 r
  U11707/Y (OAI2BB1X4MTR)                                0.066      1.323 f
  U18783/Y (NOR2X2MTR)                                   0.059      1.382 r
  U26780/Y (AND2X4MTR)                                   0.108      1.489 r
  U12106/Y (NAND3X8MTR)                                  0.060      1.550 f
  U10901/Y (CLKNAND2X4MTR)                               0.052      1.601 r
  U14167/Y (CLKNAND2X4MTR)                               0.047      1.648 f
  U14163/Y (INVX4MTR)                                    0.037      1.686 r
  U20829/Y (OAI22X2MTR)                                  0.040      1.726 f
  U0_BANK_TOP/vACC_3_reg_6__20_/D (DFFRHQX4MTR)          0.000      1.726 f
  data arrival time                                                 1.726

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.726
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U12184/Y (AOI21X4MTR)                                  0.081      1.105 r
  U12183/Y (XNOR2X2MTR)                                  0.055      1.160 f
  U11708/Y (AOI22X4MTR)                                  0.097      1.257 r
  U11707/Y (OAI2BB1X4MTR)                                0.066      1.323 f
  U18783/Y (NOR2X2MTR)                                   0.059      1.382 r
  U26780/Y (AND2X4MTR)                                   0.108      1.489 r
  U12106/Y (NAND3X8MTR)                                  0.060      1.550 f
  U10901/Y (CLKNAND2X4MTR)                               0.052      1.601 r
  U14167/Y (CLKNAND2X4MTR)                               0.047      1.648 f
  U14163/Y (INVX4MTR)                                    0.037      1.686 r
  U20830/Y (OAI22X2MTR)                                  0.040      1.726 f
  U0_BANK_TOP/vACC_1_reg_6__20_/D (DFFRHQX4MTR)          0.000      1.726 f
  data arrival time                                                 1.726

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.726
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U12184/Y (AOI21X4MTR)                                  0.081      1.105 r
  U12183/Y (XNOR2X2MTR)                                  0.055      1.160 f
  U11708/Y (AOI22X4MTR)                                  0.097      1.257 r
  U11707/Y (OAI2BB1X4MTR)                                0.066      1.323 f
  U18783/Y (NOR2X2MTR)                                   0.059      1.382 r
  U26780/Y (AND2X4MTR)                                   0.108      1.489 r
  U12106/Y (NAND3X8MTR)                                  0.060      1.550 f
  U10901/Y (CLKNAND2X4MTR)                               0.052      1.601 r
  U14167/Y (CLKNAND2X4MTR)                               0.047      1.648 f
  U14163/Y (INVX4MTR)                                    0.037      1.686 r
  U20831/Y (OAI22X2MTR)                                  0.040      1.726 f
  U0_BANK_TOP/vACC_0_reg_6__20_/D (DFFRHQX4MTR)          0.000      1.726 f
  data arrival time                                                 1.726

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__20_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.726
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U13437/Y (NAND2X3MTR)                                  0.057      0.601 f
  U11019/Y (OAI2BB1X4MTR)                                0.062      0.664 r
  U16843/Y (NAND2BX4MTR)                                 0.061      0.725 f
  U14993/Y (INVX2MTR)                                    0.046      0.770 r
  U9810/Y (NOR2X1MTR)                                    0.058      0.828 f
  U16685/Y (AOI21X6MTR)                                  0.114      0.942 r
  U10706/Y (INVX4MTR)                                    0.048      0.990 f
  U22142/Y (AOI21X1MTR)                                  0.082      1.071 r
  U26891/Y (XOR2X1MTR)                                   0.079      1.150 r
  U26892/Y (OAI2BB1X2MTR)                                0.124      1.274 r
  U26895/Y (NOR2X2MTR)                                   0.037      1.311 f
  U23494/Y (AND4X4MTR)                                   0.107      1.419 f
  U11732/Y (NAND3X12MTR)                                 0.055      1.473 r
  U11731/Y (CLKNAND2X16MTR)                              0.057      1.530 f
  U9200/Y (NOR2X6MTR)                                    0.083      1.613 r
  U29240/Y (NAND2X2MTR)                                  0.054      1.668 f
  U29241/Y (NAND2X2MTR)                                  0.038      1.705 r
  U0_BANK_TOP/vACC_1_reg_3__9_/D (DFFRHQX4MTR)           0.000      1.705 r
  data arrival time                                                 1.705

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__9_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.705
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U9200/Y (NOR2X6MTR)                                    0.042      1.651 f
  U29316/Y (NAND2X2MTR)                                  0.036      1.687 r
  U29318/Y (NAND2X2MTR)                                  0.041      1.728 f
  U0_BANK_TOP/vACC_1_reg_3__14_/D (DFFRHQX4MTR)          0.000      1.728 f
  data arrival time                                                 1.728

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.728
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.323


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11313/Y (INVX8MTR)                                    0.031      0.352 r
  U11008/Y (INVX8MTR)                                    0.023      0.375 f
  U20377/Y (AOI22X4MTR)                                  0.049      0.424 r
  U23507/Y (OAI2BB1X4MTR)                                0.099      0.524 r
  U23806/Y (CLKNAND2X4MTR)                               0.044      0.567 f
  U12123/Y (INVX6MTR)                                    0.042      0.609 r
  U20353/Y (NAND3X12MTR)                                 0.076      0.685 f
  U20343/Y (CLKNAND2X16MTR)                              0.068      0.753 r
  U10812/Y (NAND2X6MTR)                                  0.068      0.821 f
  U11273/Y (NAND2X6MTR)                                  0.055      0.876 r
  U20469/Y (XNOR2X8MTR)                                  0.097      0.973 r
  U11646/Y (XOR2X8MTR)                                   0.097      1.070 r
  U20495/Y (XNOR2X8MTR)                                  0.100      1.171 r
  U10627/Y (NAND2X6MTR)                                  0.066      1.236 f
  U20414/Y (OAI211X4MTR)                                 0.046      1.282 r
  U20493/Y (AOI22X4MTR)                                  0.074      1.356 f
  U20507/Y (AOI2BB1X8MTR)                                0.126      1.482 f
  U15405/Y (OAI21X2MTR)                                  0.086      1.568 r
  U18787/Y (XNOR2X1MTR)                                  0.084      1.652 r
  U22809/Y (NOR2X1MTR)                                   0.053      1.705 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.705 f
  data arrival time                                                 1.705

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.118      1.382
  data required time                                                1.382
  --------------------------------------------------------------------------
  data required time                                                1.382
  data arrival time                                                -1.705
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.322


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U10120/Y (NOR2BX4MTR)                                  0.120      0.665 r
  U24741/Y (NOR2X2MTR)                                   0.055      0.720 f
  U14541/Y (NOR2X2MTR)                                   0.103      0.823 r
  U13231/Y (NAND2X2MTR)                                  0.092      0.915 f
  U10696/Y (AOI2B1X2MTR)                                 0.133      1.048 f
  U26919/Y (XOR2X2MTR)                                   0.082      1.131 f
  U20919/Y (AOI22X4MTR)                                  0.099      1.229 r
  U14855/Y (NAND2X2MTR)                                  0.053      1.282 f
  U15480/Y (INVX2MTR)                                    0.043      1.325 r
  U11730/Y (NAND3X4MTR)                                  0.065      1.390 f
  U11729/Y (NOR2X8MTR)                                   0.087      1.478 r
  U11732/Y (NAND3X12MTR)                                 0.069      1.547 f
  U11731/Y (CLKNAND2X16MTR)                              0.062      1.609 r
  U9198/Y (NOR2X6MTR)                                    0.042      1.650 f
  U29224/Y (NAND2X2MTR)                                  0.037      1.688 r
  U29226/Y (NAND2X2MTR)                                  0.039      1.727 f
  U0_BANK_TOP/vACC_3_reg_3__11_/D (DFFRHQX4MTR)          0.000      1.727 f
  data arrival time                                                 1.727

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__11_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.095      1.405
  data required time                                                1.405
  --------------------------------------------------------------------------
  data required time                                                1.405
  data arrival time                                                -1.727
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.322


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U20618/Y (MXI2X12MTR)                                  0.089      0.273 r
  U20279/Y (CLKNAND2X16MTR)                              0.071      0.344 f
  U20278/Y (NOR2X12MTR)                                  0.085      0.429 r
  U10472/Y (INVX6MTR)                                    0.048      0.476 f
  U21776/Y (AOI21X4MTR)                                  0.081      0.558 r
  U23831/Y (NOR2X8MTR)                                   0.048      0.606 f
  U20353/Y (NAND3X12MTR)                                 0.049      0.654 r
  U20343/Y (CLKNAND2X16MTR)                              0.068      0.722 f
  U10639/Y (CLKNAND2X12MTR)                              0.057      0.779 r
  U13201/Y (CLKNAND2X4MTR)                               0.065      0.844 f
  U14375/Y (NOR2X4MTR)                                   0.095      0.939 r
  U9551/Y (XNOR2X2MTR)                                   0.151      1.090 r
  U23978/Y (XNOR2X8MTR)                                  0.104      1.194 f
  U19110/Y (INVX3MTR)                                    0.043      1.237 r
  U12322/Y (NAND3X2MTR)                                  0.066      1.303 f
  U20625/Y (AOI22X4MTR)                                  0.086      1.389 r
  U20481/Y (AOI2BB1X8MTR)                                0.111      1.500 r
  U15408/Y (OAI21X2MTR)                                  0.068      1.568 f
  U22852/Y (XNOR2X1MTR)                                  0.072      1.639 f
  U22851/Y (NOR2X1MTR)                                   0.060      1.699 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.699 r
  data arrival time                                                 1.699

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.699
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_477_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.278 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.354 f
  U26504/Y (NAND4X4MTR)                                  0.081      1.435 r
  U26712/Y (NOR2X2MTR)                                   0.047      1.482 f
  U22422/Y (OAI22X2MTR)                                  0.109      1.591 r
  U22930/Y (NOR2BX1MTR)                                  0.108      1.699 r
  PIM_result_reg_477_/D (DFFRHQX2MTR)                    0.000      1.699 r
  data arrival time                                                 1.699

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_477_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.699
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_349_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.278 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.354 f
  U26504/Y (NAND4X4MTR)                                  0.081      1.435 r
  U26712/Y (NOR2X2MTR)                                   0.047      1.482 f
  U22422/Y (OAI22X2MTR)                                  0.109      1.591 r
  U22931/Y (NOR2BX1MTR)                                  0.108      1.699 r
  PIM_result_reg_349_/D (DFFRHQX2MTR)                    0.000      1.699 r
  data arrival time                                                 1.699

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_349_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.699
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_93_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.278 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.354 f
  U26504/Y (NAND4X4MTR)                                  0.081      1.435 r
  U26712/Y (NOR2X2MTR)                                   0.047      1.482 f
  U22422/Y (OAI22X2MTR)                                  0.109      1.591 r
  U22933/Y (NOR2BX1MTR)                                  0.108      1.699 r
  PIM_result_reg_93_/D (DFFRHQX2MTR)                     0.000      1.699 r
  data arrival time                                                 1.699

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_93_/CK (DFFRHQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.699
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_221_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.278 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.354 f
  U26504/Y (NAND4X4MTR)                                  0.081      1.435 r
  U26712/Y (NOR2X2MTR)                                   0.047      1.482 f
  U22422/Y (OAI22X2MTR)                                  0.109      1.591 r
  U22932/Y (NOR2BX1MTR)                                  0.108      1.699 r
  PIM_result_reg_221_/D (DFFRHQX2MTR)                    0.000      1.699 r
  data arrival time                                                 1.699

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_221_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.699
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U13437/Y (NAND2X3MTR)                                  0.057      0.601 f
  U11019/Y (OAI2BB1X4MTR)                                0.062      0.664 r
  U16843/Y (NAND2BX4MTR)                                 0.061      0.725 f
  U14993/Y (INVX2MTR)                                    0.046      0.770 r
  U9810/Y (NOR2X1MTR)                                    0.058      0.828 f
  U16685/Y (AOI21X6MTR)                                  0.114      0.942 r
  U10706/Y (INVX4MTR)                                    0.048      0.990 f
  U22142/Y (AOI21X1MTR)                                  0.082      1.071 r
  U26891/Y (XOR2X1MTR)                                   0.079      1.150 r
  U26892/Y (OAI2BB1X2MTR)                                0.124      1.274 r
  U26895/Y (NOR2X2MTR)                                   0.037      1.311 f
  U23494/Y (AND4X4MTR)                                   0.107      1.419 f
  U11732/Y (NAND3X12MTR)                                 0.055      1.473 r
  U11731/Y (CLKNAND2X16MTR)                              0.057      1.530 f
  U9200/Y (NOR2X6MTR)                                    0.083      1.613 r
  U29229/Y (NAND2X2MTR)                                  0.054      1.668 f
  U29231/Y (NAND2X2MTR)                                  0.038      1.705 r
  U0_BANK_TOP/vACC_1_reg_3__10_/D (DFFRHQX4MTR)          0.000      1.705 r
  data arrival time                                                 1.705

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__10_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.705
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11090/Y (INVX8MTR)                                    0.031      0.460 f
  U10299/Y (OAI211X4MTR)                                 0.085      0.545 r
  U13437/Y (NAND2X3MTR)                                  0.057      0.601 f
  U11019/Y (OAI2BB1X4MTR)                                0.062      0.664 r
  U16843/Y (NAND2BX4MTR)                                 0.061      0.725 f
  U14993/Y (INVX2MTR)                                    0.046      0.770 r
  U9810/Y (NOR2X1MTR)                                    0.058      0.828 f
  U16685/Y (AOI21X6MTR)                                  0.114      0.942 r
  U10706/Y (INVX4MTR)                                    0.048      0.990 f
  U22142/Y (AOI21X1MTR)                                  0.082      1.071 r
  U26891/Y (XOR2X1MTR)                                   0.079      1.150 r
  U26892/Y (OAI2BB1X2MTR)                                0.124      1.274 r
  U26895/Y (NOR2X2MTR)                                   0.037      1.311 f
  U23494/Y (AND4X4MTR)                                   0.107      1.419 f
  U11732/Y (NAND3X12MTR)                                 0.055      1.473 r
  U11731/Y (CLKNAND2X16MTR)                              0.057      1.530 f
  U9200/Y (NOR2X6MTR)                                    0.083      1.613 r
  U29221/Y (NAND2X2MTR)                                  0.054      1.668 f
  U29223/Y (NAND2X2MTR)                                  0.038      1.705 r
  U0_BANK_TOP/vACC_1_reg_3__11_/D (DFFRHQX4MTR)          0.000      1.705 r
  data arrival time                                                 1.705

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__11_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.705
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_58_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U11022/Y (INVX4MTR)                                    0.045      1.367 r
  U16363/Y (CLKNAND2X4MTR)                               0.042      1.409 f
  U15410/Y (OAI21BX4MTR)                                 0.090      1.499 r
  U18782/Y (MXI2X2MTR)                                   0.093      1.592 f
  U23033/Y (NOR2X1MTR)                                   0.061      1.653 r
  PIM_result_reg_58_/D (DFFRQX2MTR)                      0.000      1.653 r
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_58_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_186_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U11022/Y (INVX4MTR)                                    0.045      1.367 r
  U16363/Y (CLKNAND2X4MTR)                               0.042      1.409 f
  U15410/Y (OAI21BX4MTR)                                 0.090      1.499 r
  U18782/Y (MXI2X2MTR)                                   0.093      1.592 f
  U23032/Y (NOR2X1MTR)                                   0.061      1.653 r
  PIM_result_reg_186_/D (DFFRQX2MTR)                     0.000      1.653 r
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_186_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_314_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U11022/Y (INVX4MTR)                                    0.045      1.367 r
  U16363/Y (CLKNAND2X4MTR)                               0.042      1.409 f
  U15410/Y (OAI21BX4MTR)                                 0.090      1.499 r
  U18782/Y (MXI2X2MTR)                                   0.093      1.592 f
  U23031/Y (NOR2X1MTR)                                   0.061      1.653 r
  PIM_result_reg_314_/D (DFFRQX2MTR)                     0.000      1.653 r
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_314_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_442_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U11022/Y (INVX4MTR)                                    0.045      1.367 r
  U16363/Y (CLKNAND2X4MTR)                               0.042      1.409 f
  U15410/Y (OAI21BX4MTR)                                 0.090      1.499 r
  U18782/Y (MXI2X2MTR)                                   0.093      1.592 f
  U23030/Y (NOR2X1MTR)                                   0.061      1.653 r
  PIM_result_reg_442_/D (DFFRQX2MTR)                     0.000      1.653 r
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_442_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11509/Y (NOR2X8MTR)                                   0.054      0.206 f
  U11907/Y (INVX2MTR)                                    0.052      0.259 r
  U11909/Y (INVX4MTR)                                    0.053      0.312 f
  U10605/Y (NAND2X2MTR)                                  0.050      0.362 r
  U16063/Y (NAND3X4MTR)                                  0.067      0.429 f
  U10534/Y (OAI21X4MTR)                                  0.076      0.505 r
  U11679/Y (CLKNAND2X4MTR)                               0.058      0.563 f
  U10863/Y (NOR2X8MTR)                                   0.058      0.621 r
  U10881/Y (CLKNAND2X8MTR)                               0.059      0.680 f
  U20375/Y (CLKNAND2X16MTR)                              0.065      0.745 r
  U11071/Y (CLKNAND2X8MTR)                               0.057      0.801 f
  U23489/Y (INVX8MTR)                                    0.051      0.853 r
  U10633/Y (NOR2X8MTR)                                   0.031      0.884 f
  U11748/Y (INVX4MTR)                                    0.033      0.917 r
  U10634/Y (CLKNAND2X4MTR)                               0.034      0.951 f
  U11295/Y (CLKNAND2X4MTR)                               0.037      0.987 r
  U20318/Y (XNOR2X8MTR)                                  0.076      1.063 r
  U11459/Y (CLKNAND2X4MTR)                               0.068      1.131 f
  U12081/Y (NAND2X6MTR)                                  0.045      1.176 r
  U9578/Y (NAND2X2MTR)                                   0.053      1.229 f
  U11143/Y (CLKNAND2X4MTR)                               0.056      1.285 r
  U20510/Y (XNOR2X8MTR)                                  0.073      1.359 r
  U9312/Y (NOR2X4MTR)                                    0.048      1.407 f
  U11144/Y (NOR2X4MTR)                                   0.053      1.460 r
  U9272/Y (CLKAND2X2MTR)                                 0.110      1.570 r
  U23909/Y (CLKNAND2X4MTR)                               0.050      1.620 f
  U23984/Y (AOI31X1MTR)                                  0.077      1.697 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.697 r
  data arrival time                                                 1.697

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.697
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.321


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_350_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.278 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.354 f
  U26504/Y (NAND4X4MTR)                                  0.081      1.435 r
  U26712/Y (NOR2X2MTR)                                   0.047      1.482 f
  U17550/Y (OAI22X2MTR)                                  0.061      1.543 r
  U22420/Y (NOR2X2MTR)                                   0.060      1.604 f
  U22929/Y (NOR2X1MTR)                                   0.051      1.655 r
  PIM_result_reg_350_/D (DFFRQX2MTR)                     0.000      1.655 r
  data arrival time                                                 1.655

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_350_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.655
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U11890/Y (INVX6MTR)                                    0.046      1.424 r
  U16310/Y (NAND2X2MTR)                                  0.051      1.474 f
  U21465/Y (INVX4MTR)                                    0.042      1.517 r
  U18723/Y (INVX4MTR)                                    0.035      1.552 f
  U29098/Y (OAI222X2MTR)                                 0.103      1.655 r
  U0_BANK_TOP/vACC_3_reg_2__8_/D (DFFRHQX1MTR)           0.000      1.655 r
  data arrival time                                                 1.655

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__8_/CK (DFFRHQX1MTR)          0.000      1.500 r
  library setup time                                    -0.164      1.336
  data required time                                                1.336
  --------------------------------------------------------------------------
  data required time                                                1.336
  data arrival time                                                -1.655
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.320


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U11890/Y (INVX6MTR)                                    0.046      1.424 r
  U16310/Y (NAND2X2MTR)                                  0.051      1.474 f
  U21465/Y (INVX4MTR)                                    0.042      1.517 r
  U18723/Y (INVX4MTR)                                    0.035      1.552 f
  U12961/Y (OAI222X2MTR)                                 0.103      1.655 r
  U0_BANK_TOP/vACC_3_reg_2__9_/D (DFFRHQX1MTR)           0.000      1.655 r
  data arrival time                                                 1.655

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__9_/CK (DFFRHQX1MTR)          0.000      1.500 r
  library setup time                                    -0.164      1.336
  data required time                                                1.336
  --------------------------------------------------------------------------
  data required time                                                1.336
  data arrival time                                                -1.655
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.319


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U20900/Y (NAND3BX2MTR)                                 0.075      1.567 f
  U18729/Y (OAI2BB1X2MTR)                                0.072      1.640 r
  U20916/Y (OAI22X2MTR)                                  0.051      1.691 f
  U0_BANK_TOP/vACC_1_reg_5__4_/D (DFFRQX2MTR)            0.000      1.691 f
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__4_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.319


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20849/Y (OAI2B1X8MTR)                                 0.096      1.486 r
  U17391/Y (INVX4MTR)                                    0.047      1.534 f
  U17382/Y (INVX4MTR)                                    0.051      1.585 r
  U29644/Y (OAI222X2MTR)                                 0.105      1.690 f
  U0_BANK_TOP/vACC_1_reg_6__14_/D (DFFRHQX2MTR)          0.000      1.690 f
  data arrival time                                                 1.690

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.690
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.319


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U20900/Y (NAND3BX2MTR)                                 0.075      1.567 f
  U18729/Y (OAI2BB1X2MTR)                                0.072      1.640 r
  U20917/Y (OAI22X2MTR)                                  0.051      1.691 f
  U0_BANK_TOP/vACC_3_reg_5__4_/D (DFFRQX2MTR)            0.000      1.691 f
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__4_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.319


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20849/Y (OAI2B1X8MTR)                                 0.096      1.486 r
  U17391/Y (INVX4MTR)                                    0.047      1.534 f
  U17382/Y (INVX4MTR)                                    0.051      1.585 r
  U29621/Y (OAI222X2MTR)                                 0.105      1.690 f
  U0_BANK_TOP/vACC_1_reg_6__10_/D (DFFRHQX2MTR)          0.000      1.690 f
  data arrival time                                                 1.690

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.690
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.319


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/Q (DFFRHQX1MTR)
                                                         0.167      0.167 f
  U14736/Y (NAND2X2MTR)                                  0.080      0.246 r
  U14726/Y (INVX2MTR)                                    0.067      0.313 f
  U21119/Y (NAND2X1MTR)                                  0.043      0.356 r
  U16095/Y (NAND2X1MTR)                                  0.059      0.416 f
  U14667/Y (NOR2X2MTR)                                   0.061      0.477 r
  U10267/Y (NAND4X2MTR)                                  0.122      0.599 f
  U15949/Y (INVX2MTR)                                    0.089      0.688 r
  U12553/Y (NAND2X2MTR)                                  0.077      0.765 f
  U12530/Y (INVX2MTR)                                    0.081      0.846 r
  U17906/Y (OAI21X6MTR)                                  0.063      0.909 f
  U16670/Y (AOI21X4MTR)                                  0.097      1.006 r
  U19188/Y (OAI21X6MTR)                                  0.075      1.081 f
  U26464/Y (AOI21X2MTR)                                  0.090      1.171 r
  U19034/Y (XOR2X1MTR)                                   0.079      1.250 r
  U16456/Y (OAI2BB1X2MTR)                                0.131      1.380 r
  U18935/Y (BUFX4MTR)                                    0.088      1.469 r
  U18823/Y (MXI2X2MTR)                                   0.074      1.543 f
  U26499/Y (OAI22X2MTR)                                  0.092      1.635 r
  U0_BANK_TOP/vACC_3_reg_7__1_/D (DFFRQX4MTR)            0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__1_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.184      1.316
  data required time                                                1.316
  --------------------------------------------------------------------------
  data required time                                                1.316
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.319


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11831/Y (INVX6MTR)                                    0.047      0.291 f
  U10474/Y (INVX4MTR)                                    0.057      0.347 r
  U14710/Y (NAND2BX4MTR)                                 0.077      0.424 r
  U14588/Y (NAND4X4MTR)                                  0.075      0.500 f
  U13395/Y (NAND2X2MTR)                                  0.065      0.565 r
  U15893/Y (NAND2X6MTR)                                  0.057      0.621 f
  U13913/Y (NOR2X6MTR)                                   0.082      0.703 r
  U14451/Y (NOR2X3MTR)                                   0.043      0.746 f
  U9964/Y (NOR2X6MTR)                                    0.079      0.825 r
  U20738/Y (OAI2B1X8MTR)                                 0.049      0.874 f
  U11585/Y (CLKNAND2X4MTR)                               0.048      0.922 r
  U11859/Y (NAND2X6MTR)                                  0.053      0.975 f
  U12172/Y (OAI2BB1X2MTR)                                0.113      1.089 f
  U13699/Y (AOI21X6MTR)                                  0.086      1.175 r
  U12310/Y (CLKNAND2X8MTR)                               0.066      1.241 f
  U9429/Y (CLKNAND2X4MTR)                                0.050      1.291 r
  U17458/Y (CLKNAND2X8MTR)                               0.053      1.344 f
  U10661/Y (CLKNAND2X4MTR)                               0.042      1.387 r
  U10660/Y (NAND2X6MTR)                                  0.045      1.431 f
  U15360/Y (INVX4MTR)                                    0.051      1.482 r
  U12001/Y (INVX2MTR)                                    0.066      1.548 f
  U26845/Y (OAI22X2MTR)                                  0.087      1.635 r
  U0_BANK_TOP/vACC_1_reg_5__15_/D (DFFRQX4MTR)           0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.183      1.317
  data required time                                                1.317
  --------------------------------------------------------------------------
  data required time                                                1.317
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.319


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/Q (DFFRHQX1MTR)
                                                         0.167      0.167 f
  U14736/Y (NAND2X2MTR)                                  0.080      0.246 r
  U14726/Y (INVX2MTR)                                    0.067      0.313 f
  U21119/Y (NAND2X1MTR)                                  0.043      0.356 r
  U16095/Y (NAND2X1MTR)                                  0.059      0.416 f
  U14667/Y (NOR2X2MTR)                                   0.061      0.477 r
  U10267/Y (NAND4X2MTR)                                  0.122      0.599 f
  U15949/Y (INVX2MTR)                                    0.089      0.688 r
  U12553/Y (NAND2X2MTR)                                  0.077      0.765 f
  U12530/Y (INVX2MTR)                                    0.081      0.846 r
  U17906/Y (OAI21X6MTR)                                  0.063      0.909 f
  U16670/Y (AOI21X4MTR)                                  0.097      1.006 r
  U19188/Y (OAI21X6MTR)                                  0.075      1.081 f
  U26484/Y (AOI21X2MTR)                                  0.090      1.171 r
  U19028/Y (XOR2X1MTR)                                   0.079      1.251 r
  U14840/Y (OAI2BB1X2MTR)                                0.126      1.377 r
  U9224/Y (BUFX2MTR)                                     0.098      1.475 r
  U17466/Y (MXI2X2MTR)                                   0.080      1.555 f
  U12977/Y (OAI22X1MTR)                                  0.081      1.636 r
  U0_BANK_TOP/vACC_1_reg_7__5_/D (DFFRQX4MTR)            0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__5_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.319


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.166      0.166 r
  U20256/Y (INVX8MTR)                                    0.052      0.219 f
  U25012/Y (NAND2X2MTR)                                  0.086      0.305 r
  U21745/Y (OAI22X1MTR)                                  0.102      0.407 f
  U16076/Y (NOR3X2MTR)                                   0.143      0.550 r
  U20759/Y (OAI2BB1X4MTR)                                0.080      0.630 f
  U14599/Y (INVX3MTR)                                    0.051      0.680 r
  U13352/Y (NAND2X3MTR)                                  0.061      0.742 f
  U18043/Y (OAI21X2MTR)                                  0.091      0.833 r
  U18038/Y (INVX2MTR)                                    0.052      0.884 f
  U11627/Y (NAND2X6MTR)                                  0.046      0.930 r
  U11626/Y (CLKNAND2X4MTR)                               0.060      0.989 f
  U11864/Y (NAND2X6MTR)                                  0.051      1.041 r
  U14865/Y (AOI21X2MTR)                                  0.053      1.094 f
  U15525/Y (NAND2X2MTR)                                  0.048      1.142 r
  U16428/Y (NAND3X4MTR)                                  0.072      1.214 f
  U17504/Y (CLKNAND2X4MTR)                               0.053      1.267 r
  U15444/Y (NAND2X6MTR)                                  0.049      1.316 f
  U18808/Y (CLKNAND2X12MTR)                              0.053      1.369 r
  U16323/Y (OAI2B1X4MTR)                                 0.051      1.419 f
  U17413/Y (INVX4MTR)                                    0.054      1.473 r
  U23604/Y (INVX4MTR)                                    0.047      1.520 f
  U29097/Y (OAI222X2MTR)                                 0.097      1.616 r
  U0_BANK_TOP/vACC_1_reg_2__8_/D (DFFRQX4MTR)            0.000      1.616 r
  data arrival time                                                 1.616

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.202      1.298
  data required time                                                1.298
  --------------------------------------------------------------------------
  data required time                                                1.298
  data arrival time                                                -1.616
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U11890/Y (INVX6MTR)                                    0.046      1.424 r
  U9241/Y (NAND2X2MTR)                                   0.074      1.498 f
  U15363/Y (BUFX4MTR)                                    0.110      1.607 f
  U29112/Y (OAI222X2MTR)                                 0.069      1.677 r
  U0_BANK_TOP/vACC_2_reg_2__14_/D (DFFRHQX2MTR)          0.000      1.677 r
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U11890/Y (INVX6MTR)                                    0.046      1.424 r
  U9241/Y (NAND2X2MTR)                                   0.074      1.498 f
  U15363/Y (BUFX4MTR)                                    0.110      1.607 f
  U29095/Y (OAI222X2MTR)                                 0.069      1.677 r
  U0_BANK_TOP/vACC_2_reg_2__9_/D (DFFRHQX2MTR)           0.000      1.677 r
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U11890/Y (INVX6MTR)                                    0.046      1.424 r
  U9241/Y (NAND2X2MTR)                                   0.074      1.498 f
  U15363/Y (BUFX4MTR)                                    0.110      1.607 f
  U29091/Y (OAI222X2MTR)                                 0.069      1.677 r
  U0_BANK_TOP/vACC_2_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.677 r
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U11890/Y (INVX6MTR)                                    0.046      1.424 r
  U9241/Y (NAND2X2MTR)                                   0.074      1.498 f
  U15363/Y (BUFX4MTR)                                    0.110      1.607 f
  U29086/Y (OAI222X2MTR)                                 0.069      1.677 r
  U0_BANK_TOP/vACC_2_reg_2__11_/D (DFFRHQX2MTR)          0.000      1.677 r
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U11890/Y (INVX6MTR)                                    0.046      1.424 r
  U9241/Y (NAND2X2MTR)                                   0.074      1.498 f
  U15363/Y (BUFX4MTR)                                    0.110      1.607 f
  U29106/Y (OAI222X2MTR)                                 0.069      1.677 r
  U0_BANK_TOP/vACC_2_reg_2__13_/D (DFFRHQX2MTR)          0.000      1.677 r
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U17595/Y (NAND2BX4MTR)                                 0.094      1.453 r
  U14268/Y (NAND2X6MTR)                                  0.047      1.500 f
  U15470/Y (INVX4MTR)                                    0.058      1.559 r
  U28795/Y (NAND2X2MTR)                                  0.047      1.606 f
  U28796/Y (OAI21X2MTR)                                  0.034      1.640 r
  U0_BANK_TOP/vACC_3_reg_1__15_/D (DFFRQX4MTR)           0.000      1.640 r
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.178      1.322
  data required time                                                1.322
  --------------------------------------------------------------------------
  data required time                                                1.322
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U17492/Y (OR2X4MTR)                                    0.101      1.492 f
  U13012/Y (INVX4MTR)                                    0.041      1.533 r
  U12997/Y (AOI22X1MTR)                                  0.059      1.592 f
  U28687/Y (OAI21X2MTR)                                  0.050      1.642 r
  U0_BANK_TOP/vACC_0_reg_0__8_/D (DFFRQX4MTR)            0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11509/Y (NOR2X8MTR)                                   0.054      0.206 f
  U11907/Y (INVX2MTR)                                    0.052      0.259 r
  U11909/Y (INVX4MTR)                                    0.053      0.312 f
  U10605/Y (NAND2X2MTR)                                  0.050      0.362 r
  U16063/Y (NAND3X4MTR)                                  0.067      0.429 f
  U10534/Y (OAI21X4MTR)                                  0.076      0.505 r
  U11679/Y (CLKNAND2X4MTR)                               0.058      0.563 f
  U10863/Y (NOR2X8MTR)                                   0.058      0.621 r
  U10881/Y (CLKNAND2X8MTR)                               0.059      0.680 f
  U20375/Y (CLKNAND2X16MTR)                              0.065      0.745 r
  U11418/Y (CLKNAND2X8MTR)                               0.054      0.799 f
  U11419/Y (INVX12MTR)                                   0.050      0.848 r
  U16721/Y (NOR2X8MTR)                                   0.031      0.880 f
  U11782/Y (XOR2X8MTR)                                   0.071      0.951 r
  U11781/Y (XOR2X8MTR)                                   0.098      1.049 r
  U20537/Y (OAI2BB1X4MTR)                                0.061      1.111 f
  U20536/Y (OAI2BB1X4MTR)                                0.058      1.169 r
  U20535/Y (XNOR2X8MTR)                                  0.079      1.248 r
  U20575/Y (XNOR2X8MTR)                                  0.105      1.352 r
  U11187/Y (NOR2X6MTR)                                   0.054      1.406 f
  U23965/Y (NOR2X4MTR)                                   0.063      1.469 r
  U23864/Y (AND2X4MTR)                                   0.104      1.573 r
  U23462/Y (CLKNAND2X4MTR)                               0.047      1.620 f
  U22854/Y (AOI31X1MTR)                                  0.077      1.697 r
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.697 r
  data arrival time                                                 1.697

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.697
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.318


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_74_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U13026/Y (NOR2X4MTR)                                   0.059      1.305 r
  U16392/Y (NAND2X2MTR)                                  0.062      1.367 f
  U15432/Y (NAND3X2MTR)                                  0.057      1.424 r
  U11677/Y (NOR2X4MTR)                                   0.052      1.476 f
  U18791/Y (NAND2X2MTR)                                  0.040      1.515 r
  U18776/Y (MXI2X2MTR)                                   0.073      1.589 f
  U22986/Y (NOR2X1MTR)                                   0.061      1.649 r
  PIM_result_reg_74_/D (DFFRQX2MTR)                      0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_74_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_202_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U13026/Y (NOR2X4MTR)                                   0.059      1.305 r
  U16392/Y (NAND2X2MTR)                                  0.062      1.367 f
  U15432/Y (NAND3X2MTR)                                  0.057      1.424 r
  U11677/Y (NOR2X4MTR)                                   0.052      1.476 f
  U18791/Y (NAND2X2MTR)                                  0.040      1.515 r
  U18776/Y (MXI2X2MTR)                                   0.073      1.589 f
  U22985/Y (NOR2X1MTR)                                   0.061      1.649 r
  PIM_result_reg_202_/D (DFFRQX2MTR)                     0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_202_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_330_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U13026/Y (NOR2X4MTR)                                   0.059      1.305 r
  U16392/Y (NAND2X2MTR)                                  0.062      1.367 f
  U15432/Y (NAND3X2MTR)                                  0.057      1.424 r
  U11677/Y (NOR2X4MTR)                                   0.052      1.476 f
  U18791/Y (NAND2X2MTR)                                  0.040      1.515 r
  U18776/Y (MXI2X2MTR)                                   0.073      1.589 f
  U22984/Y (NOR2X1MTR)                                   0.061      1.649 r
  PIM_result_reg_330_/D (DFFRQX2MTR)                     0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_330_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_458_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U13026/Y (NOR2X4MTR)                                   0.059      1.305 r
  U16392/Y (NAND2X2MTR)                                  0.062      1.367 f
  U15432/Y (NAND3X2MTR)                                  0.057      1.424 r
  U11677/Y (NOR2X4MTR)                                   0.052      1.476 f
  U18791/Y (NAND2X2MTR)                                  0.040      1.515 r
  U18776/Y (MXI2X2MTR)                                   0.073      1.589 f
  U22983/Y (NOR2X1MTR)                                   0.061      1.649 r
  PIM_result_reg_458_/D (DFFRQX2MTR)                     0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_458_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.389 f
  U14809/Y (NOR2X4MTR)                                   0.078      1.467 r
  U14800/Y (BUFX4MTR)                                    0.104      1.571 r
  U29737/Y (AOI22X2MTR)                                  0.049      1.620 f
  U29738/Y (OAI21X2MTR)                                  0.050      1.670 r
  U0_BANK_TOP/vACC_1_reg_7__10_/D (DFFRHQX1MTR)          0.000      1.670 r
  data arrival time                                                 1.670

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__10_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.147      1.353
  data required time                                                1.353
  --------------------------------------------------------------------------
  data required time                                                1.353
  data arrival time                                                -1.670
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.389 f
  U14809/Y (NOR2X4MTR)                                   0.078      1.467 r
  U14800/Y (BUFX4MTR)                                    0.104      1.571 r
  U29725/Y (AOI22X2MTR)                                  0.049      1.620 f
  U29726/Y (OAI21X2MTR)                                  0.050      1.670 r
  U0_BANK_TOP/vACC_1_reg_7__12_/D (DFFRHQX1MTR)          0.000      1.670 r
  data arrival time                                                 1.670

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__12_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.147      1.353
  data required time                                                1.353
  --------------------------------------------------------------------------
  data required time                                                1.353
  data arrival time                                                -1.670
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U16365/Y (NAND2X6MTR)                                  0.058      1.397 f
  U9180/Y (OAI2B1X2MTR)                                  0.175      1.572 r
  U12974/Y (OAI21X1MTR)                                  0.120      1.692 f
  U0_BANK_TOP/vACC_0_reg_7__21_/D (DFFRHQX2MTR)          0.000      1.692 f
  data arrival time                                                 1.692

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.692
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.317


  Startpoint: U0_BANK_TOP/vecA_0_reg_52_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/vecA_0_reg_52_/CK (DFFRQX2MTR)             0.000 #    0.000 r
  U0_BANK_TOP/vecA_0_reg_52_/Q (DFFRQX2MTR)              0.244      0.244 f
  U10603/Y (INVX2MTR)                                    0.061      0.306 r
  U11092/Y (NOR2X8MTR)                                   0.033      0.339 f
  U11471/Y (AOI21X2MTR)                                  0.058      0.397 r
  U11365/Y (OAI2BB1X4MTR)                                0.098      0.495 r
  U11364/Y (CLKNAND2X4MTR)                               0.047      0.542 f
  U11474/Y (NOR2X8MTR)                                   0.053      0.595 r
  U12202/Y (NAND3X8MTR)                                  0.068      0.662 f
  U11275/Y (CLKNAND2X16MTR)                              0.073      0.736 r
  U10942/Y (CLKNAND2X8MTR)                               0.067      0.803 f
  U20311/Y (XNOR2X8MTR)                                  0.062      0.865 r
  U20281/Y (XNOR2X8MTR)                                  0.109      0.974 r
  U20280/Y (XNOR2X8MTR)                                  0.100      1.074 r
  U20310/Y (XNOR2X8MTR)                                  0.098      1.171 r
  U23440/Y (XOR2X8MTR)                                   0.095      1.266 r
  U23439/Y (XOR2X8MTR)                                   0.097      1.363 r
  U15486/Y (NOR2X4MTR)                                   0.053      1.416 f
  U13690/Y (NOR2X3MTR)                                   0.060      1.477 r
  U13013/Y (NAND2X2MTR)                                  0.047      1.524 f
  U17443/Y (INVX2MTR)                                    0.043      1.567 r
  U23879/Y (CLKNAND2X4MTR)                               0.048      1.616 f
  U16282/Y (AOI31X2MTR)                                  0.076      1.691 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX4MTR)
                                                         0.000      1.691 r
  data arrival time                                                 1.691

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.316


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U11890/Y (INVX6MTR)                                    0.046      1.424 r
  U16310/Y (NAND2X2MTR)                                  0.051      1.474 f
  U21465/Y (INVX4MTR)                                    0.042      1.517 r
  U9244/Y (INVX2MTR)                                     0.053      1.569 f
  U20957/Y (OAI222X2MTR)                                 0.105      1.674 r
  U0_BANK_TOP/vACC_3_reg_2__21_/D (DFFRHQX2MTR)          0.000      1.674 r
  data arrival time                                                 1.674

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.674
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.316


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U15388/Y (INVX2MTR)                                    0.059      1.457 r
  U11917/Y (NAND2X6MTR)                                  0.051      1.509 f
  U11916/Y (INVX8MTR)                                    0.045      1.553 r
  U29429/Y (AOI22X2MTR)                                  0.043      1.596 f
  U29430/Y (OAI21X2MTR)                                  0.044      1.640 r
  U0_BANK_TOP/vACC_2_reg_4__8_/D (DFFRQX4MTR)            0.000      1.640 r
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.449 r
  U9260/Y (CLKNAND2X4MTR)                                0.060      1.509 f
  U15479/Y (INVX4MTR)                                    0.065      1.574 r
  U28844/Y (NAND2X2MTR)                                  0.048      1.622 f
  U28848/Y (OAI211X2MTR)                                 0.041      1.663 r
  U0_BANK_TOP/vACC_1_reg_1__11_/D (DFFRHQX1MTR)          0.000      1.663 r
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__11_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.152      1.348
  data required time                                                1.348
  --------------------------------------------------------------------------
  data required time                                                1.348
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.315


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19093/Y (CLKNAND2X4MTR)                               0.051      1.289 r
  U19011/Y (INVX3MTR)                                    0.043      1.332 f
  U12305/Y (INVX4MTR)                                    0.061      1.393 r
  U26719/Y (NAND2X2MTR)                                  0.059      1.453 f
  U18836/Y (INVX2MTR)                                    0.068      1.520 r
  U22703/Y (AOI22X1MTR)                                  0.095      1.616 f
  U28666/Y (OAI21X2MTR)                                  0.052      1.668 r
  U0_BANK_TOP/vACC_0_reg_0__11_/D (DFFRHQX1MTR)          0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__11_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.147      1.353
  data required time                                                1.353
  --------------------------------------------------------------------------
  data required time                                                1.353
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19093/Y (CLKNAND2X4MTR)                               0.051      1.289 r
  U19011/Y (INVX3MTR)                                    0.043      1.332 f
  U12305/Y (INVX4MTR)                                    0.061      1.393 r
  U26719/Y (NAND2X2MTR)                                  0.059      1.453 f
  U18836/Y (INVX2MTR)                                    0.068      1.520 r
  U22666/Y (AOI22X1MTR)                                  0.095      1.616 f
  U28673/Y (OAI21X2MTR)                                  0.052      1.668 r
  U0_BANK_TOP/vACC_0_reg_0__10_/D (DFFRHQX1MTR)          0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__10_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.147      1.353
  data required time                                                1.353
  --------------------------------------------------------------------------
  data required time                                                1.353
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19093/Y (CLKNAND2X4MTR)                               0.051      1.289 r
  U19011/Y (INVX3MTR)                                    0.043      1.332 f
  U12305/Y (INVX4MTR)                                    0.061      1.393 r
  U26719/Y (NAND2X2MTR)                                  0.059      1.453 f
  U18836/Y (INVX2MTR)                                    0.068      1.520 r
  U22708/Y (AOI22X1MTR)                                  0.095      1.616 f
  U28699/Y (OAI21X2MTR)                                  0.052      1.668 r
  U0_BANK_TOP/vACC_0_reg_0__14_/D (DFFRHQX1MTR)          0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__14_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.147      1.353
  data required time                                                1.353
  --------------------------------------------------------------------------
  data required time                                                1.353
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U15388/Y (INVX2MTR)                                    0.059      1.457 r
  U11917/Y (NAND2X6MTR)                                  0.051      1.509 f
  U11916/Y (INVX8MTR)                                    0.045      1.553 r
  U29401/Y (AOI22X2MTR)                                  0.043      1.596 f
  U29402/Y (OAI21X2MTR)                                  0.043      1.639 r
  U0_BANK_TOP/vACC_2_reg_4__12_/D (DFFRQX4MTR)           0.000      1.639 r
  data arrival time                                                 1.639

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__12_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.639
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U16365/Y (NAND2X6MTR)                                  0.058      1.397 f
  U26498/Y (OAI2B1X8MTR)                                 0.097      1.494 r
  U9173/Y (BUFX2MTR)                                     0.134      1.628 r
  U12254/Y (OAI22X1MTR)                                  0.080      1.708 f
  U0_BANK_TOP/vACC_3_reg_7__5_/D (DFFRHQX4MTR)           0.000      1.708 f
  data arrival time                                                 1.708

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__5_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.106      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.708
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11510/Y (CLKNAND2X12MTR)                              0.069      0.221 f
  U11504/Y (INVX12MTR)                                   0.044      0.266 r
  U11547/Y (INVX24MTR)                                   0.034      0.300 f
  U10596/Y (INVX6MTR)                                    0.039      0.338 r
  U10458/Y (AOI22X1MTR)                                  0.086      0.424 f
  U11299/Y (OAI2BB1X4MTR)                                0.099      0.523 f
  U10348/Y (INVX2MTR)                                    0.053      0.576 r
  U11723/Y (NOR2X8MTR)                                   0.032      0.608 f
  U12135/Y (CLKNAND2X8MTR)                               0.039      0.648 r
  U20261/Y (CLKNAND2X16MTR)                              0.074      0.722 f
  U11367/Y (CLKNAND2X12MTR)                              0.058      0.780 r
  U10067/Y (INVX8MTR)                                    0.035      0.815 f
  U9896/Y (NOR2X2MTR)                                    0.092      0.907 r
  U11456/Y (XNOR2X2MTR)                                  0.129      1.036 r
  U12391/Y (XNOR2X4MTR)                                  0.097      1.132 f
  U20433/Y (OAI21X6MTR)                                  0.107      1.239 r
  U19081/Y (CLKNAND2X4MTR)                               0.061      1.300 f
  U20641/Y (AOI22X4MTR)                                  0.097      1.397 r
  U20446/Y (AOI2BB1X8MTR)                                0.127      1.524 r
  U23966/Y (XNOR2X1MTR)                                  0.123      1.647 r
  U16297/Y (NOR2X1MTR)                                   0.053      1.700 f
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX2MTR)
                                                         0.000      1.700 f
  data arrival time                                                 1.700

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.700
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U11229/Y (INVX6MTR)                                    0.037      0.324 f
  U23786/Y (AOI22X4MTR)                                  0.076      0.400 r
  U20399/Y (OAI2BB1X4MTR)                                0.099      0.499 r
  U23720/Y (CLKNAND2X4MTR)                               0.049      0.548 f
  U11776/Y (NOR2X8MTR)                                   0.074      0.622 r
  U12095/Y (CLKNAND2X12MTR)                              0.061      0.683 f
  U20504/Y (CLKNAND2X16MTR)                              0.059      0.743 r
  U20509/Y (CLKNAND2X16MTR)                              0.052      0.795 f
  U11740/Y (BUFX4MTR)                                    0.079      0.873 f
  U9731/Y (NAND2X2MTR)                                   0.068      0.942 r
  U24497/Y (INVX2MTR)                                    0.048      0.989 f
  U13086/Y (NOR2X3MTR)                                   0.087      1.077 r
  U20267/Y (OAI22X8MTR)                                  0.071      1.148 f
  U20264/Y (OAI21X6MTR)                                  0.081      1.229 r
  U20263/Y (NAND3BX4MTR)                                 0.070      1.299 f
  U20649/Y (AOI22X4MTR)                                  0.088      1.387 r
  U20516/Y (AOI2BB1X8MTR)                                0.108      1.495 r
  U11308/Y (OAI21X6MTR)                                  0.060      1.555 f
  U23531/Y (CLKNAND2X4MTR)                               0.041      1.596 r
  U22868/Y (AOI31X1MTR)                                  0.090      1.685 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_/D (DFFRHQX2MTR)
                                                         0.000      1.685 f
  data arrival time                                                 1.685

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_11_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.685
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U16365/Y (NAND2X6MTR)                                  0.058      1.397 f
  U26498/Y (OAI2B1X8MTR)                                 0.097      1.494 r
  U9173/Y (BUFX2MTR)                                     0.134      1.628 r
  U12255/Y (OAI22X1MTR)                                  0.080      1.708 f
  U0_BANK_TOP/vACC_3_reg_7__6_/D (DFFRHQX4MTR)           0.000      1.708 f
  data arrival time                                                 1.708

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__6_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.106      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.708
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.314


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U15462/Y (CLKNAND2X4MTR)                               0.055      1.297 f
  U17494/Y (NOR2X3MTR)                                   0.073      1.370 r
  U17457/Y (NOR2X1MTR)                                   0.048      1.417 f
  U21578/Y (NOR2X1MTR)                                   0.067      1.485 r
  U29365/Y (NAND2X2MTR)                                  0.074      1.559 f
  U29369/Y (OAI21X2MTR)                                  0.077      1.636 r
  U0_BANK_TOP/vACC_2_reg_4__18_/D (DFFRQX4MTR)           0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__18_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U15462/Y (CLKNAND2X4MTR)                               0.055      1.297 f
  U17494/Y (NOR2X3MTR)                                   0.073      1.370 r
  U17457/Y (NOR2X1MTR)                                   0.048      1.417 f
  U21578/Y (NOR2X1MTR)                                   0.067      1.485 r
  U29365/Y (NAND2X2MTR)                                  0.074      1.559 f
  U29367/Y (OAI21X2MTR)                                  0.077      1.636 r
  U0_BANK_TOP/vACC_3_reg_4__18_/D (DFFRQX4MTR)           0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__18_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U15462/Y (CLKNAND2X4MTR)                               0.055      1.297 f
  U17494/Y (NOR2X3MTR)                                   0.073      1.370 r
  U17457/Y (NOR2X1MTR)                                   0.048      1.417 f
  U21578/Y (NOR2X1MTR)                                   0.067      1.485 r
  U29365/Y (NAND2X2MTR)                                  0.074      1.559 f
  U16270/Y (OAI21X2MTR)                                  0.077      1.636 r
  U0_BANK_TOP/vACC_0_reg_4__18_/D (DFFRQX4MTR)           0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__18_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10838/Y (INVX16MTR)                                   0.038      0.403 f
  U21293/Y (AOI22X1MTR)                                  0.059      0.462 r
  U12048/Y (OAI2BB1X4MTR)                                0.103      0.564 r
  U20422/Y (OAI2BB1X4MTR)                                0.049      0.613 f
  U10405/Y (NOR2X4MTR)                                   0.070      0.683 r
  U10345/Y (NAND2X6MTR)                                  0.060      0.743 f
  U10647/Y (CLKNAND2X8MTR)                               0.045      0.788 r
  U12441/Y (CLKNAND2X4MTR)                               0.048      0.837 f
  U9885/Y (NOR2X4MTR)                                    0.080      0.916 r
  U10645/Y (OAI21X8MTR)                                  0.075      0.991 f
  U12177/Y (AOI21X8MTR)                                  0.096      1.087 r
  U12197/Y (XNOR2X4MTR)                                  0.068      1.156 f
  U13698/Y (NOR2X8MTR)                                   0.108      1.264 r
  U14260/Y (NOR2X4MTR)                                   0.049      1.313 f
  U10819/Y (NOR2X8MTR)                                   0.088      1.402 r
  U14221/Y (XNOR2X2MTR)                                  0.117      1.519 r
  U17433/Y (NOR2BX4MTR)                                  0.109      1.628 r
  U18738/Y (AOI31X2MTR)                                  0.071      1.699 f
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/D (DFFRHQX8MTR)
                                                         0.000      1.699 f
  data arrival time                                                 1.699

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.699
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U14266/Y (NAND2X6MTR)                                  0.055      1.298 r
  U14261/Y (CLKNAND2X8MTR)                               0.059      1.357 f
  U16365/Y (NAND2X6MTR)                                  0.060      1.417 r
  U26498/Y (OAI2B1X8MTR)                                 0.060      1.477 f
  U14797/Y (BUFX4MTR)                                    0.095      1.572 f
  U29751/Y (OAI21X2MTR)                                  0.065      1.637 r
  U0_BANK_TOP/vACC_3_reg_7__13_/D (DFFRQX4MTR)           0.000      1.637 r
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__13_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.313


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20848/Y (OAI2B1X4MTR)                                 0.078      1.468 r
  U17389/Y (INVX4MTR)                                    0.050      1.518 f
  U12219/Y (INVX2MTR)                                    0.066      1.584 r
  U29646/Y (OAI222X2MTR)                                 0.113      1.696 f
  U0_BANK_TOP/vACC_2_reg_6__14_/D (DFFRHQX4MTR)          0.000      1.696 f
  data arrival time                                                 1.696

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.696
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U14209/Y (OR2X4MTR)                                    0.096      1.495 f
  U23572/Y (INVX4MTR)                                    0.051      1.546 r
  U29413/Y (AOI22X2MTR)                                  0.047      1.593 f
  U29414/Y (OAI21X2MTR)                                  0.043      1.636 r
  U0_BANK_TOP/vACC_3_reg_4__10_/D (DFFRQX4MTR)           0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__10_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U14209/Y (OR2X4MTR)                                    0.096      1.495 f
  U23572/Y (INVX4MTR)                                    0.051      1.546 r
  U29399/Y (AOI22X2MTR)                                  0.047      1.593 f
  U29400/Y (OAI21X2MTR)                                  0.043      1.636 r
  U0_BANK_TOP/vACC_3_reg_4__12_/D (DFFRQX4MTR)           0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__12_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U14209/Y (OR2X4MTR)                                    0.096      1.495 f
  U23572/Y (INVX4MTR)                                    0.051      1.546 r
  U29405/Y (AOI22X2MTR)                                  0.047      1.593 f
  U29406/Y (OAI21X2MTR)                                  0.043      1.636 r
  U0_BANK_TOP/vACC_3_reg_4__11_/D (DFFRQX4MTR)           0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__11_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U14209/Y (OR2X4MTR)                                    0.096      1.495 f
  U23572/Y (INVX4MTR)                                    0.051      1.546 r
  U29421/Y (AOI22X2MTR)                                  0.047      1.593 f
  U29422/Y (OAI21X2MTR)                                  0.043      1.636 r
  U0_BANK_TOP/vACC_3_reg_4__9_/D (DFFRQX4MTR)            0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__9_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11136/Y (CLKNAND2X8MTR)                               0.026      0.348 r
  U16086/Y (NAND3X4MTR)                                  0.049      0.397 f
  U16051/Y (AOI21X4MTR)                                  0.084      0.481 r
  U20260/Y (OAI211X8MTR)                                 0.084      0.565 f
  U11290/Y (NOR2X8MTR)                                   0.059      0.624 r
  U12135/Y (CLKNAND2X8MTR)                               0.053      0.677 f
  U20261/Y (CLKNAND2X16MTR)                              0.066      0.743 r
  U11122/Y (CLKNAND2X8MTR)                               0.074      0.816 f
  U15765/Y (CLKNAND2X8MTR)                               0.060      0.876 r
  U11490/Y (NAND2X6MTR)                                  0.039      0.916 f
  U12165/Y (CLKNAND2X4MTR)                               0.039      0.955 r
  U16645/Y (OAI21X6MTR)                                  0.058      1.013 f
  U12356/Y (CLKNAND2X4MTR)                               0.060      1.073 r
  U12122/Y (INVX4MTR)                                    0.032      1.105 f
  U16532/Y (OAI21X6MTR)                                  0.066      1.171 r
  U20447/Y (XNOR2X8MTR)                                  0.085      1.256 r
  U23451/Y (XOR2X8MTR)                                   0.096      1.352 r
  U12146/Y (INVX4MTR)                                    0.038      1.390 f
  U20456/Y (CLKNAND2X4MTR)                               0.036      1.426 r
  U22397/Y (INVX1MTR)                                    0.046      1.472 f
  U14216/Y (OAI21X2MTR)                                  0.088      1.560 r
  U18774/Y (XNOR2X1MTR)                                  0.084      1.644 r
  U15365/Y (NOR2X1MTR)                                   0.053      1.697 f
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.697 f
  data arrival time                                                 1.697

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.697
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20864/Y (OAI2B1X4MTR)                                 0.121      1.519 r
  U23506/Y (BUFX4MTR)                                    0.119      1.638 r
  U26434/Y (OAI22X2MTR)                                  0.057      1.696 f
  U0_BANK_TOP/vACC_3_reg_4__15_/D (DFFRHQX2MTR)          0.000      1.696 f
  data arrival time                                                 1.696

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.696
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U16365/Y (NAND2X6MTR)                                  0.058      1.397 f
  U9180/Y (OAI2B1X2MTR)                                  0.175      1.572 r
  U22556/Y (OAI22X1MTR)                                  0.097      1.669 f
  U0_BANK_TOP/vACC_0_reg_7__4_/D (DFFRQX2MTR)            0.000      1.669 f
  data arrival time                                                 1.669

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__4_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.669
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U16365/Y (NAND2X6MTR)                                  0.058      1.397 f
  U9180/Y (OAI2B1X2MTR)                                  0.175      1.572 r
  U22600/Y (OAI22X1MTR)                                  0.097      1.669 f
  U0_BANK_TOP/vACC_0_reg_7__7_/D (DFFRQX2MTR)            0.000      1.669 f
  data arrival time                                                 1.669

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__7_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.669
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U16365/Y (NAND2X6MTR)                                  0.058      1.397 f
  U9180/Y (OAI2B1X2MTR)                                  0.175      1.572 r
  U22595/Y (OAI22X1MTR)                                  0.097      1.669 f
  U0_BANK_TOP/vACC_0_reg_7__1_/D (DFFRQX2MTR)            0.000      1.669 f
  data arrival time                                                 1.669

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__1_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.669
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11509/Y (NOR2X8MTR)                                   0.054      0.206 f
  U11907/Y (INVX2MTR)                                    0.052      0.259 r
  U11909/Y (INVX4MTR)                                    0.053      0.312 f
  U10605/Y (NAND2X2MTR)                                  0.050      0.362 r
  U16063/Y (NAND3X4MTR)                                  0.067      0.429 f
  U10534/Y (OAI21X4MTR)                                  0.076      0.505 r
  U11679/Y (CLKNAND2X4MTR)                               0.058      0.563 f
  U10863/Y (NOR2X8MTR)                                   0.058      0.621 r
  U10881/Y (CLKNAND2X8MTR)                               0.059      0.680 f
  U20375/Y (CLKNAND2X16MTR)                              0.065      0.745 r
  U11800/Y (CLKNAND2X8MTR)                               0.070      0.815 f
  U10007/Y (NAND2X2MTR)                                  0.077      0.892 r
  U11801/Y (XOR2X8MTR)                                   0.097      0.989 r
  U9718/Y (XNOR2X4MTR)                                   0.127      1.116 r
  U20492/Y (XNOR2X8MTR)                                  0.113      1.229 r
  U20344/Y (XNOR2X8MTR)                                  0.108      1.337 r
  U11068/Y (NOR2X8MTR)                                   0.045      1.382 f
  U10865/Y (NOR2X8MTR)                                   0.067      1.450 r
  U20411/Y (NOR2X8MTR)                                   0.036      1.485 f
  U16326/Y (OAI21X2MTR)                                  0.074      1.559 r
  U17418/Y (XNOR2X1MTR)                                  0.084      1.643 r
  U17402/Y (NOR2X1MTR)                                   0.053      1.696 f
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_/D (DFFRHQX2MTR)
                                                         0.000      1.696 f
  data arrival time                                                 1.696

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_6_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.696
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.311


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U9279/Y (NAND2X1MTR)                                   0.075      1.412 f
  U16315/Y (CLKNAND2X4MTR)                               0.067      1.480 r
  U9174/Y (BUFX2MTR)                                     0.126      1.606 r
  U12978/Y (OAI22X1MTR)                                  0.082      1.688 f
  U0_BANK_TOP/vACC_1_reg_4__5_/D (DFFRHQX2MTR)           0.000      1.688 f
  data arrival time                                                 1.688

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.688
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.310


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U9295/Y (OAI2B1X4MTR)                                  0.118      1.495 r
  U9268/Y (INVX5MTR)                                     0.060      1.555 f
  U9169/Y (INVX4MTR)                                     0.063      1.618 r
  U12229/Y (OAI22X1MTR)                                  0.069      1.687 f
  U0_BANK_TOP/vACC_0_reg_2__0_/D (DFFRHQX2MTR)           0.000      1.687 f
  data arrival time                                                 1.687

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.687
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20864/Y (OAI2B1X4MTR)                                 0.121      1.519 r
  U23505/Y (BUFX4MTR)                                    0.119      1.639 r
  U29428/Y (OAI21X2MTR)                                  0.055      1.693 f
  U0_BANK_TOP/vACC_3_reg_4__8_/D (DFFRHQX2MTR)           0.000      1.693 f
  data arrival time                                                 1.693

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.693
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20864/Y (OAI2B1X4MTR)                                 0.121      1.519 r
  U23505/Y (BUFX4MTR)                                    0.119      1.639 r
  U29440/Y (OAI21X2MTR)                                  0.055      1.693 f
  U0_BANK_TOP/vACC_3_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.693 f
  data arrival time                                                 1.693

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.693
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.309


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20864/Y (OAI2B1X4MTR)                                 0.121      1.519 r
  U23505/Y (BUFX4MTR)                                    0.119      1.639 r
  U29434/Y (OAI21X2MTR)                                  0.055      1.693 f
  U0_BANK_TOP/vACC_3_reg_4__13_/D (DFFRHQX2MTR)          0.000      1.693 f
  data arrival time                                                 1.693

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.693
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_109_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26208/Y (NOR2X4MTR)                                   0.085      1.267 r
  U26435/Y (NAND3X2MTR)                                  0.085      1.351 f
  U26436/Y (NAND3X2MTR)                                  0.058      1.409 r
  U9257/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18867/Y (AOI2BB2X2MTR)                                0.123      1.585 f
  U22896/Y (NOR2X1MTR)                                   0.056      1.641 r
  PIM_result_reg_109_/D (DFFRQX2MTR)                     0.000      1.641 r
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_109_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_237_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26208/Y (NOR2X4MTR)                                   0.085      1.267 r
  U26435/Y (NAND3X2MTR)                                  0.085      1.351 f
  U26436/Y (NAND3X2MTR)                                  0.058      1.409 r
  U9257/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18867/Y (AOI2BB2X2MTR)                                0.123      1.585 f
  U22895/Y (NOR2X1MTR)                                   0.056      1.641 r
  PIM_result_reg_237_/D (DFFRQX2MTR)                     0.000      1.641 r
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_237_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_365_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26208/Y (NOR2X4MTR)                                   0.085      1.267 r
  U26435/Y (NAND3X2MTR)                                  0.085      1.351 f
  U26436/Y (NAND3X2MTR)                                  0.058      1.409 r
  U9257/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18867/Y (AOI2BB2X2MTR)                                0.123      1.585 f
  U22894/Y (NOR2X1MTR)                                   0.056      1.641 r
  PIM_result_reg_365_/D (DFFRQX2MTR)                     0.000      1.641 r
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_365_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_493_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26208/Y (NOR2X4MTR)                                   0.085      1.267 r
  U26435/Y (NAND3X2MTR)                                  0.085      1.351 f
  U26436/Y (NAND3X2MTR)                                  0.058      1.409 r
  U9257/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18867/Y (AOI2BB2X2MTR)                                0.123      1.585 f
  U22893/Y (NOR2X1MTR)                                   0.056      1.641 r
  PIM_result_reg_493_/D (DFFRQX2MTR)                     0.000      1.641 r
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_493_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20848/Y (OAI2B1X4MTR)                                 0.078      1.468 r
  U17389/Y (INVX4MTR)                                    0.050      1.518 f
  U16239/Y (INVX3MTR)                                    0.054      1.572 r
  U29623/Y (OAI222X2MTR)                                 0.107      1.679 f
  U0_BANK_TOP/vACC_2_reg_6__10_/D (DFFRHQX2MTR)          0.000      1.679 f
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20848/Y (OAI2B1X4MTR)                                 0.078      1.468 r
  U17389/Y (INVX4MTR)                                    0.050      1.518 f
  U16239/Y (INVX3MTR)                                    0.054      1.572 r
  U29616/Y (OAI222X2MTR)                                 0.107      1.679 f
  U0_BANK_TOP/vACC_2_reg_6__11_/D (DFFRHQX2MTR)          0.000      1.679 f
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20848/Y (OAI2B1X4MTR)                                 0.078      1.468 r
  U17389/Y (INVX4MTR)                                    0.050      1.518 f
  U16239/Y (INVX3MTR)                                    0.054      1.572 r
  U29610/Y (OAI222X2MTR)                                 0.107      1.679 f
  U0_BANK_TOP/vACC_2_reg_6__12_/D (DFFRHQX2MTR)          0.000      1.679 f
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U16365/Y (NAND2X6MTR)                                  0.058      1.397 f
  U26498/Y (OAI2B1X8MTR)                                 0.097      1.494 r
  U9173/Y (BUFX2MTR)                                     0.134      1.628 r
  U26973/Y (OAI21X2MTR)                                  0.065      1.693 f
  U0_BANK_TOP/vACC_3_reg_7__8_/D (DFFRHQX2MTR)           0.000      1.693 f
  data arrival time                                                 1.693

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.693
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U10515/Y (BUFX8MTR)                                    0.086      0.330 r
  U18558/Y (BUFX8MTR)                                    0.075      0.405 r
  U10700/Y (OAI22X2MTR)                                  0.059      0.463 f
  U18384/Y (OAI21X2MTR)                                  0.100      0.564 r
  U19721/Y (CLKNAND2X4MTR)                               0.085      0.649 f
  U23870/Y (NOR2X4MTR)                                   0.089      0.739 r
  U19401/Y (OAI21X6MTR)                                  0.071      0.810 f
  U15722/Y (AOI21X6MTR)                                  0.096      0.906 r
  U10797/Y (OAI21X6MTR)                                  0.076      0.982 f
  U14326/Y (AOI21X2MTR)                                  0.103      1.084 r
  U10745/Y (XNOR2X2MTR)                                  0.083      1.167 r
  U15582/Y (NOR2X2MTR)                                   0.044      1.211 f
  U16529/Y (AOI21X2MTR)                                  0.081      1.292 r
  U13039/Y (OAI2BB1X4MTR)                                0.081      1.373 f
  U9403/Y (NOR2X4MTR)                                    0.062      1.435 r
  U11735/Y (NAND3X4MTR)                                  0.057      1.492 f
  U11736/Y (INVX4MTR)                                    0.043      1.535 r
  U11137/Y (NAND2X6MTR)                                  0.049      1.584 f
  U27888/Y (NAND2X2MTR)                                  0.069      1.653 r
  U27891/Y (OAI21X2MTR)                                  0.056      1.709 f
  U0_BANK_TOP/vACC_0_reg_0__18_/D (DFFRHQX4MTR)          0.000      1.709 f
  data arrival time                                                 1.709

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.709
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.308


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20848/Y (OAI2B1X4MTR)                                 0.078      1.468 r
  U17389/Y (INVX4MTR)                                    0.050      1.518 f
  U16239/Y (INVX3MTR)                                    0.054      1.572 r
  U29634/Y (OAI222X2MTR)                                 0.107      1.679 f
  U0_BANK_TOP/vACC_2_reg_6__8_/D (DFFRHQX2MTR)           0.000      1.679 f
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.307


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U12908/Y (INVX6MTR)                                    0.049      0.288 f
  U11874/Y (BUFX4MTR)                                    0.078      0.366 f
  U20665/Y (AOI21X2MTR)                                  0.067      0.434 r
  U18394/Y (OAI211X2MTR)                                 0.093      0.527 f
  U18320/Y (CLKNAND2X4MTR)                               0.066      0.592 r
  U26005/Y (NAND2X2MTR)                                  0.058      0.650 f
  U18082/Y (NOR2X2MTR)                                   0.073      0.723 r
  U21277/Y (INVX3MTR)                                    0.037      0.759 f
  U9967/Y (INVX2MTR)                                     0.081      0.840 r
  U9858/Y (INVX2MTR)                                     0.060      0.900 f
  U9778/Y (INVX2MTR)                                     0.037      0.937 r
  U9734/Y (OAI2B11X1MTR)                                 0.101      1.038 f
  U11742/Y (AOI21X2MTR)                                  0.124      1.162 r
  U13699/Y (AOI21X6MTR)                                  0.049      1.211 f
  U12310/Y (CLKNAND2X8MTR)                               0.052      1.263 r
  U9429/Y (CLKNAND2X4MTR)                                0.054      1.317 f
  U17458/Y (CLKNAND2X8MTR)                               0.048      1.365 r
  U13005/Y (CLKNAND2X4MTR)                               0.062      1.427 f
  U10644/Y (CLKNAND2X12MTR)                              0.055      1.482 r
  U10643/Y (INVX8MTR)                                    0.031      1.512 f
  U9248/Y (INVX2MTR)                                     0.049      1.561 r
  U16248/Y (NOR2X1MTR)                                   0.045      1.606 f
  U17362/Y (NOR2X2MTR)                                   0.056      1.662 r
  U18710/Y (OAI2B1X2MTR)                                 0.049      1.711 f
  U0_BANK_TOP/vACC_3_reg_5__0_/D (DFFRHQX4MTR)           0.000      1.711 f
  data arrival time                                                 1.711

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__0_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.711
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.307


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U11559/Y (NOR2X4MTR)                                   0.077      1.320 r
  U23459/Y (NAND4X4MTR)                                  0.079      1.399 f
  U13017/Y (NOR2X4MTR)                                   0.063      1.462 r
  U16351/Y (NAND4X4MTR)                                  0.093      1.555 f
  U18795/Y (NAND2X2MTR)                                  0.092      1.647 r
  U16307/Y (OAI21X2MTR)                                  0.061      1.708 f
  U0_BANK_TOP/vACC_2_reg_7__17_/D (DFFRHQX4MTR)          0.000      1.708 f
  data arrival time                                                 1.708

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.708
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.307


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/Q (DFFRHQX1MTR)
                                                         0.167      0.167 f
  U14736/Y (NAND2X2MTR)                                  0.080      0.246 r
  U14726/Y (INVX2MTR)                                    0.067      0.313 f
  U21119/Y (NAND2X1MTR)                                  0.043      0.356 r
  U16095/Y (NAND2X1MTR)                                  0.059      0.416 f
  U14667/Y (NOR2X2MTR)                                   0.061      0.477 r
  U10267/Y (NAND4X2MTR)                                  0.122      0.599 f
  U15949/Y (INVX2MTR)                                    0.089      0.688 r
  U12553/Y (NAND2X2MTR)                                  0.077      0.765 f
  U12530/Y (INVX2MTR)                                    0.081      0.846 r
  U17906/Y (OAI21X6MTR)                                  0.063      0.909 f
  U16670/Y (AOI21X4MTR)                                  0.097      1.006 r
  U19188/Y (OAI21X6MTR)                                  0.075      1.081 f
  U26464/Y (AOI21X2MTR)                                  0.090      1.171 r
  U19034/Y (XOR2X1MTR)                                   0.079      1.250 r
  U16456/Y (OAI2BB1X2MTR)                                0.131      1.380 r
  U18935/Y (BUFX4MTR)                                    0.088      1.469 r
  U18823/Y (MXI2X2MTR)                                   0.074      1.543 f
  U22604/Y (OAI22X1MTR)                                  0.082      1.625 r
  U0_BANK_TOP/vACC_2_reg_7__1_/D (DFFRQX4MTR)            0.000      1.625 r
  data arrival time                                                 1.625

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__1_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.625
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.307


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/Q (DFFRHQX1MTR)
                                                         0.167      0.167 f
  U14736/Y (NAND2X2MTR)                                  0.080      0.246 r
  U14726/Y (INVX2MTR)                                    0.067      0.313 f
  U21119/Y (NAND2X1MTR)                                  0.043      0.356 r
  U16095/Y (NAND2X1MTR)                                  0.059      0.416 f
  U14667/Y (NOR2X2MTR)                                   0.061      0.477 r
  U10267/Y (NAND4X2MTR)                                  0.122      0.599 f
  U15949/Y (INVX2MTR)                                    0.089      0.688 r
  U12553/Y (NAND2X2MTR)                                  0.077      0.765 f
  U12530/Y (INVX2MTR)                                    0.081      0.846 r
  U17906/Y (OAI21X6MTR)                                  0.063      0.909 f
  U16670/Y (AOI21X4MTR)                                  0.097      1.006 r
  U19188/Y (OAI21X6MTR)                                  0.075      1.081 f
  U26464/Y (AOI21X2MTR)                                  0.090      1.171 r
  U19034/Y (XOR2X1MTR)                                   0.079      1.250 r
  U16456/Y (OAI2BB1X2MTR)                                0.131      1.380 r
  U18935/Y (BUFX4MTR)                                    0.088      1.469 r
  U18823/Y (MXI2X2MTR)                                   0.074      1.543 f
  U22601/Y (OAI22X1MTR)                                  0.082      1.625 r
  U0_BANK_TOP/vACC_1_reg_7__1_/D (DFFRQX4MTR)            0.000      1.625 r
  data arrival time                                                 1.625

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__1_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.625
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.307


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20863/Y (OAI2B1X4MTR)                                 0.119      1.517 r
  U23503/Y (BUFX4MTR)                                    0.118      1.635 r
  U18753/Y (OAI22X2MTR)                                  0.057      1.692 f
  U0_BANK_TOP/vACC_2_reg_4__15_/D (DFFRHQX2MTR)          0.000      1.692 f
  data arrival time                                                 1.692

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.692
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.307


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U10515/Y (BUFX8MTR)                                    0.086      0.330 r
  U18558/Y (BUFX8MTR)                                    0.075      0.405 r
  U10700/Y (OAI22X2MTR)                                  0.059      0.463 f
  U18384/Y (OAI21X2MTR)                                  0.100      0.564 r
  U19721/Y (CLKNAND2X4MTR)                               0.085      0.649 f
  U23870/Y (NOR2X4MTR)                                   0.089      0.739 r
  U19401/Y (OAI21X6MTR)                                  0.071      0.810 f
  U15722/Y (AOI21X6MTR)                                  0.096      0.906 r
  U10797/Y (OAI21X6MTR)                                  0.076      0.982 f
  U14326/Y (AOI21X2MTR)                                  0.103      1.084 r
  U10745/Y (XNOR2X2MTR)                                  0.083      1.167 r
  U15582/Y (NOR2X2MTR)                                   0.044      1.211 f
  U16529/Y (AOI21X2MTR)                                  0.081      1.292 r
  U13039/Y (OAI2BB1X4MTR)                                0.081      1.373 f
  U9403/Y (NOR2X4MTR)                                    0.062      1.435 r
  U11735/Y (NAND3X4MTR)                                  0.057      1.492 f
  U11736/Y (INVX4MTR)                                    0.043      1.535 r
  U11137/Y (NAND2X6MTR)                                  0.049      1.584 f
  U27888/Y (NAND2X2MTR)                                  0.069      1.653 r
  U27892/Y (OAI21X2MTR)                                  0.056      1.709 f
  U0_BANK_TOP/vACC_2_reg_0__18_/D (DFFRHQX4MTR)          0.000      1.709 f
  data arrival time                                                 1.709

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.709
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.307


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U10515/Y (BUFX8MTR)                                    0.086      0.330 r
  U18558/Y (BUFX8MTR)                                    0.075      0.405 r
  U10700/Y (OAI22X2MTR)                                  0.059      0.463 f
  U18384/Y (OAI21X2MTR)                                  0.100      0.564 r
  U19721/Y (CLKNAND2X4MTR)                               0.085      0.649 f
  U23870/Y (NOR2X4MTR)                                   0.089      0.739 r
  U19401/Y (OAI21X6MTR)                                  0.071      0.810 f
  U15722/Y (AOI21X6MTR)                                  0.096      0.906 r
  U10797/Y (OAI21X6MTR)                                  0.076      0.982 f
  U14326/Y (AOI21X2MTR)                                  0.103      1.084 r
  U10745/Y (XNOR2X2MTR)                                  0.083      1.167 r
  U15582/Y (NOR2X2MTR)                                   0.044      1.211 f
  U16529/Y (AOI21X2MTR)                                  0.081      1.292 r
  U13039/Y (OAI2BB1X4MTR)                                0.081      1.373 f
  U9403/Y (NOR2X4MTR)                                    0.062      1.435 r
  U11735/Y (NAND3X4MTR)                                  0.057      1.492 f
  U11736/Y (INVX4MTR)                                    0.043      1.535 r
  U11137/Y (NAND2X6MTR)                                  0.049      1.584 f
  U27888/Y (NAND2X2MTR)                                  0.069      1.653 r
  U27889/Y (OAI21X2MTR)                                  0.056      1.709 f
  U0_BANK_TOP/vACC_1_reg_0__18_/D (DFFRHQX4MTR)          0.000      1.709 f
  data arrival time                                                 1.709

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.709
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.307


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_106_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26208/Y (NOR2X4MTR)                                   0.085      1.267 r
  U26435/Y (NAND3X2MTR)                                  0.085      1.351 f
  U26436/Y (NAND3X2MTR)                                  0.058      1.409 r
  U9257/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18930/Y (NAND2X2MTR)                                  0.042      1.504 r
  U18899/Y (MXI2X2MTR)                                   0.073      1.577 f
  U22908/Y (NOR2X1MTR)                                   0.061      1.638 r
  PIM_result_reg_106_/D (DFFRQX2MTR)                     0.000      1.638 r
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_106_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.306


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_234_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26208/Y (NOR2X4MTR)                                   0.085      1.267 r
  U26435/Y (NAND3X2MTR)                                  0.085      1.351 f
  U26436/Y (NAND3X2MTR)                                  0.058      1.409 r
  U9257/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18930/Y (NAND2X2MTR)                                  0.042      1.504 r
  U18899/Y (MXI2X2MTR)                                   0.073      1.577 f
  U22907/Y (NOR2X1MTR)                                   0.061      1.638 r
  PIM_result_reg_234_/D (DFFRQX2MTR)                     0.000      1.638 r
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_234_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.306


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_362_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26208/Y (NOR2X4MTR)                                   0.085      1.267 r
  U26435/Y (NAND3X2MTR)                                  0.085      1.351 f
  U26436/Y (NAND3X2MTR)                                  0.058      1.409 r
  U9257/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18930/Y (NAND2X2MTR)                                  0.042      1.504 r
  U18899/Y (MXI2X2MTR)                                   0.073      1.577 f
  U22906/Y (NOR2X1MTR)                                   0.061      1.638 r
  PIM_result_reg_362_/D (DFFRQX2MTR)                     0.000      1.638 r
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_362_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.306


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_490_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26208/Y (NOR2X4MTR)                                   0.085      1.267 r
  U26435/Y (NAND3X2MTR)                                  0.085      1.351 f
  U26436/Y (NAND3X2MTR)                                  0.058      1.409 r
  U9257/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18930/Y (NAND2X2MTR)                                  0.042      1.504 r
  U18899/Y (MXI2X2MTR)                                   0.073      1.577 f
  U22905/Y (NOR2X1MTR)                                   0.061      1.638 r
  PIM_result_reg_490_/D (DFFRQX2MTR)                     0.000      1.638 r
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_490_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.306


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U11559/Y (NOR2X4MTR)                                   0.077      1.320 r
  U23459/Y (NAND4X4MTR)                                  0.079      1.399 f
  U13017/Y (NOR2X4MTR)                                   0.063      1.462 r
  U16351/Y (NAND4X4MTR)                                  0.093      1.555 f
  U18795/Y (NAND2X2MTR)                                  0.092      1.647 r
  U26764/Y (OAI21X2MTR)                                  0.061      1.708 f
  U0_BANK_TOP/vACC_1_reg_7__17_/D (DFFRHQX4MTR)          0.000      1.708 f
  data arrival time                                                 1.708

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.708
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.306


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U9295/Y (OAI2B1X4MTR)                                  0.118      1.495 r
  U9268/Y (INVX5MTR)                                     0.060      1.555 f
  U9261/Y (INVX8MTR)                                     0.045      1.601 r
  U29054/Y (OAI222X2MTR)                                 0.079      1.680 f
  U0_BANK_TOP/vACC_0_reg_2__21_/D (DFFRHQX2MTR)          0.000      1.680 f
  data arrival time                                                 1.680

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.680
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.306


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U11559/Y (NOR2X4MTR)                                   0.077      1.320 r
  U23459/Y (NAND4X4MTR)                                  0.079      1.399 f
  U13017/Y (NOR2X4MTR)                                   0.063      1.462 r
  U16351/Y (NAND4X4MTR)                                  0.093      1.555 f
  U18795/Y (NAND2X2MTR)                                  0.092      1.647 r
  U17410/Y (OAI21X2MTR)                                  0.061      1.708 f
  U0_BANK_TOP/vACC_0_reg_7__17_/D (DFFRHQX4MTR)          0.000      1.708 f
  data arrival time                                                 1.708

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.708
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.306


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U11559/Y (NOR2X4MTR)                                   0.077      1.320 r
  U23459/Y (NAND4X4MTR)                                  0.079      1.399 f
  U13017/Y (NOR2X4MTR)                                   0.063      1.462 r
  U16351/Y (NAND4X4MTR)                                  0.093      1.555 f
  U18795/Y (NAND2X2MTR)                                  0.092      1.647 r
  U16287/Y (OAI21X2MTR)                                  0.061      1.708 f
  U0_BANK_TOP/vACC_3_reg_7__17_/D (DFFRHQX4MTR)          0.000      1.708 f
  data arrival time                                                 1.708

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__17_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.708
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.389 f
  U23378/Y (OR2X4MTR)                                    0.094      1.483 f
  U23574/Y (INVX4MTR)                                    0.051      1.534 r
  U29730/Y (AOI22X2MTR)                                  0.047      1.581 f
  U29731/Y (OAI21X2MTR)                                  0.047      1.628 r
  U0_BANK_TOP/vACC_0_reg_7__12_/D (DFFRQX4MTR)           0.000      1.628 r
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__12_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20864/Y (OAI2B1X4MTR)                                 0.121      1.519 r
  U23505/Y (BUFX4MTR)                                    0.119      1.639 r
  U26320/Y (OAI22X2MTR)                                  0.051      1.690 f
  U0_BANK_TOP/vACC_3_reg_4__4_/D (DFFRHQX2MTR)           0.000      1.690 f
  data arrival time                                                 1.690

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.690
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20864/Y (OAI2B1X4MTR)                                 0.121      1.519 r
  U23505/Y (BUFX4MTR)                                    0.119      1.639 r
  U26335/Y (OAI22X2MTR)                                  0.051      1.690 f
  U0_BANK_TOP/vACC_3_reg_4__0_/D (DFFRHQX2MTR)           0.000      1.690 f
  data arrival time                                                 1.690

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.690
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.479 r
  U19014/Y (BUFX6MTR)                                    0.090      1.568 r
  U28887/Y (NAND2X2MTR)                                  0.043      1.611 f
  U18877/Y (OAI211X2MTR)                                 0.043      1.654 r
  U0_BANK_TOP/vACC_2_reg_1__8_/D (DFFRHQX1MTR)           0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__8_/CK (DFFRHQX1MTR)          0.000      1.500 r
  library setup time                                    -0.151      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20864/Y (OAI2B1X4MTR)                                 0.121      1.519 r
  U23505/Y (BUFX4MTR)                                    0.119      1.639 r
  U26308/Y (OAI22X2MTR)                                  0.051      1.690 f
  U0_BANK_TOP/vACC_3_reg_4__5_/D (DFFRHQX2MTR)           0.000      1.690 f
  data arrival time                                                 1.690

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.690
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U11559/Y (NOR2X4MTR)                                   0.077      1.320 r
  U23459/Y (NAND4X4MTR)                                  0.079      1.399 f
  U13017/Y (NOR2X4MTR)                                   0.063      1.462 r
  U16351/Y (NAND4X4MTR)                                  0.093      1.555 f
  U20850/Y (NAND2X2MTR)                                  0.092      1.647 r
  U26779/Y (OAI21X2MTR)                                  0.061      1.708 f
  U0_BANK_TOP/vACC_1_reg_7__18_/D (DFFRHQX4MTR)          0.000      1.708 f
  data arrival time                                                 1.708

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__18_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.708
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20864/Y (OAI2B1X4MTR)                                 0.121      1.519 r
  U23505/Y (BUFX4MTR)                                    0.119      1.639 r
  U26315/Y (OAI22X2MTR)                                  0.051      1.690 f
  U0_BANK_TOP/vACC_3_reg_4__2_/D (DFFRHQX2MTR)           0.000      1.690 f
  data arrival time                                                 1.690

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.690
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20864/Y (OAI2B1X4MTR)                                 0.121      1.519 r
  U23506/Y (BUFX4MTR)                                    0.119      1.638 r
  U26322/Y (OAI22X2MTR)                                  0.051      1.689 f
  U0_BANK_TOP/vACC_3_reg_4__1_/D (DFFRHQX2MTR)           0.000      1.689 f
  data arrival time                                                 1.689

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.689
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20864/Y (OAI2B1X4MTR)                                 0.121      1.519 r
  U23506/Y (BUFX4MTR)                                    0.119      1.638 r
  U26337/Y (OAI22X2MTR)                                  0.051      1.689 f
  U0_BANK_TOP/vACC_3_reg_4__7_/D (DFFRHQX2MTR)           0.000      1.689 f
  data arrival time                                                 1.689

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.689
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11136/Y (CLKNAND2X8MTR)                               0.026      0.348 r
  U16086/Y (NAND3X4MTR)                                  0.049      0.397 f
  U16051/Y (AOI21X4MTR)                                  0.084      0.481 r
  U20260/Y (OAI211X8MTR)                                 0.084      0.565 f
  U11290/Y (NOR2X8MTR)                                   0.059      0.624 r
  U12135/Y (CLKNAND2X8MTR)                               0.053      0.677 f
  U20261/Y (CLKNAND2X16MTR)                              0.066      0.743 r
  U11122/Y (CLKNAND2X8MTR)                               0.074      0.816 f
  U15765/Y (CLKNAND2X8MTR)                               0.060      0.876 r
  U11490/Y (NAND2X6MTR)                                  0.039      0.916 f
  U12165/Y (CLKNAND2X4MTR)                               0.039      0.955 r
  U16645/Y (OAI21X6MTR)                                  0.058      1.013 f
  U12356/Y (CLKNAND2X4MTR)                               0.060      1.073 r
  U12122/Y (INVX4MTR)                                    0.032      1.105 f
  U16532/Y (OAI21X6MTR)                                  0.066      1.171 r
  U20447/Y (XNOR2X8MTR)                                  0.085      1.256 r
  U23451/Y (XOR2X8MTR)                                   0.096      1.352 r
  U12146/Y (INVX4MTR)                                    0.038      1.390 f
  U20456/Y (CLKNAND2X4MTR)                               0.036      1.426 r
  U22397/Y (INVX1MTR)                                    0.046      1.472 f
  U11671/Y (INVX2MTR)                                    0.036      1.508 r
  U26924/Y (NAND2X2MTR)                                  0.043      1.551 f
  U23939/Y (XNOR2X1MTR)                                  0.069      1.621 f
  U22861/Y (NOR2X1MTR)                                   0.062      1.682 r
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX2MTR)
                                                         0.000      1.682 r
  data arrival time                                                 1.682

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_3__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.682
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.389 f
  U23378/Y (OR2X4MTR)                                    0.094      1.483 f
  U23574/Y (INVX4MTR)                                    0.051      1.534 r
  U29735/Y (AOI22X2MTR)                                  0.047      1.581 f
  U29736/Y (OAI21X2MTR)                                  0.044      1.625 r
  U0_BANK_TOP/vACC_0_reg_7__11_/D (DFFRQX4MTR)           0.000      1.625 r
  data arrival time                                                 1.625

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__11_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.180      1.320
  data required time                                                1.320
  --------------------------------------------------------------------------
  data required time                                                1.320
  data arrival time                                                -1.625
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20864/Y (OAI2B1X4MTR)                                 0.121      1.519 r
  U23506/Y (BUFX4MTR)                                    0.119      1.638 r
  U26334/Y (OAI22X2MTR)                                  0.051      1.689 f
  U0_BANK_TOP/vACC_3_reg_4__6_/D (DFFRHQX2MTR)           0.000      1.689 f
  data arrival time                                                 1.689

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.689
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20863/Y (OAI2B1X4MTR)                                 0.119      1.517 r
  U23504/Y (BUFX4MTR)                                    0.118      1.635 r
  U29442/Y (OAI21X2MTR)                                  0.055      1.690 f
  U0_BANK_TOP/vACC_2_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.690 f
  data arrival time                                                 1.690

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.690
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.305


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20863/Y (OAI2B1X4MTR)                                 0.119      1.517 r
  U23504/Y (BUFX4MTR)                                    0.118      1.635 r
  U29424/Y (OAI21X2MTR)                                  0.055      1.690 f
  U0_BANK_TOP/vACC_2_reg_4__9_/D (DFFRHQX2MTR)           0.000      1.690 f
  data arrival time                                                 1.690

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.690
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.304


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U14266/Y (NAND2X6MTR)                                  0.055      1.298 r
  U14261/Y (CLKNAND2X8MTR)                               0.059      1.357 f
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.407 r
  U14810/Y (NOR2X4MTR)                                   0.037      1.444 f
  U13000/Y (BUFX4MTR)                                    0.095      1.539 f
  U29739/Y (AOI22X2MTR)                                  0.065      1.603 r
  U12241/Y (OAI21X1MTR)                                  0.080      1.683 f
  U0_BANK_TOP/vACC_3_reg_7__10_/D (DFFRHQX2MTR)          0.000      1.683 f
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.304


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20863/Y (OAI2B1X4MTR)                                 0.119      1.517 r
  U23504/Y (BUFX4MTR)                                    0.118      1.635 r
  U29436/Y (OAI21X2MTR)                                  0.055      1.690 f
  U0_BANK_TOP/vACC_2_reg_4__13_/D (DFFRHQX2MTR)          0.000      1.690 f
  data arrival time                                                 1.690

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.690
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.304


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20863/Y (OAI2B1X4MTR)                                 0.119      1.517 r
  U23503/Y (BUFX4MTR)                                    0.118      1.635 r
  U29416/Y (OAI21X2MTR)                                  0.055      1.689 f
  U0_BANK_TOP/vACC_2_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.689 f
  data arrival time                                                 1.689

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.689
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.304


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20863/Y (OAI2B1X4MTR)                                 0.119      1.517 r
  U23503/Y (BUFX4MTR)                                    0.118      1.635 r
  U29408/Y (OAI21X2MTR)                                  0.055      1.689 f
  U0_BANK_TOP/vACC_2_reg_4__11_/D (DFFRHQX2MTR)          0.000      1.689 f
  data arrival time                                                 1.689

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.689
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.304


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.449 r
  U9260/Y (CLKNAND2X4MTR)                                0.060      1.509 f
  U15465/Y (INVX2MTR)                                    0.073      1.582 r
  U29020/Y (NAND2X2MTR)                                  0.051      1.633 f
  U29022/Y (OAI211X2MTR)                                 0.042      1.675 r
  U0_BANK_TOP/vACC_1_reg_1__21_/D (DFFRHQX2MTR)          0.000      1.675 r
  data arrival time                                                 1.675

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.675
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.304


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U14266/Y (NAND2X6MTR)                                  0.055      1.298 r
  U14261/Y (CLKNAND2X8MTR)                               0.059      1.357 f
  U16365/Y (NAND2X6MTR)                                  0.060      1.417 r
  U26498/Y (OAI2B1X8MTR)                                 0.060      1.477 f
  U14797/Y (BUFX4MTR)                                    0.095      1.572 f
  U12995/Y (OAI22X1MTR)                                  0.051      1.623 r
  U0_BANK_TOP/vACC_3_reg_7__15_/D (DFFRQX4MTR)           0.000      1.623 r
  data arrival time                                                 1.623

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.180      1.320
  data required time                                                1.320
  --------------------------------------------------------------------------
  data required time                                                1.320
  data arrival time                                                -1.623
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.304


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20788/Y (INVX8MTR)                                    0.045      1.435 r
  U26782/Y (CLKNAND2X4MTR)                               0.049      1.484 f
  U23374/Y (INVX4MTR)                                    0.040      1.525 r
  U11999/Y (INVX2MTR)                                    0.059      1.583 f
  U29647/Y (OAI222X2MTR)                                 0.078      1.661 r
  U0_BANK_TOP/vACC_0_reg_6__14_/D (DFFRHQX2MTR)          0.000      1.661 r
  data arrival time                                                 1.661

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.661
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20788/Y (INVX8MTR)                                    0.045      1.435 r
  U26782/Y (CLKNAND2X4MTR)                               0.049      1.484 f
  U23374/Y (INVX4MTR)                                    0.040      1.525 r
  U11999/Y (INVX2MTR)                                    0.059      1.583 f
  U29631/Y (OAI222X2MTR)                                 0.078      1.661 r
  U0_BANK_TOP/vACC_0_reg_6__9_/D (DFFRHQX2MTR)           0.000      1.661 r
  data arrival time                                                 1.661

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.661
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20788/Y (INVX8MTR)                                    0.045      1.435 r
  U26782/Y (CLKNAND2X4MTR)                               0.049      1.484 f
  U23374/Y (INVX4MTR)                                    0.040      1.525 r
  U11999/Y (INVX2MTR)                                    0.059      1.583 f
  U29624/Y (OAI222X2MTR)                                 0.078      1.661 r
  U0_BANK_TOP/vACC_0_reg_6__10_/D (DFFRHQX2MTR)          0.000      1.661 r
  data arrival time                                                 1.661

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.661
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20788/Y (INVX8MTR)                                    0.045      1.435 r
  U26782/Y (CLKNAND2X4MTR)                               0.049      1.484 f
  U23374/Y (INVX4MTR)                                    0.040      1.525 r
  U11999/Y (INVX2MTR)                                    0.059      1.583 f
  U29617/Y (OAI222X2MTR)                                 0.078      1.661 r
  U0_BANK_TOP/vACC_0_reg_6__11_/D (DFFRHQX2MTR)          0.000      1.661 r
  data arrival time                                                 1.661

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.661
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20788/Y (INVX8MTR)                                    0.045      1.435 r
  U26782/Y (CLKNAND2X4MTR)                               0.049      1.484 f
  U23374/Y (INVX4MTR)                                    0.040      1.525 r
  U11999/Y (INVX2MTR)                                    0.059      1.583 f
  U29611/Y (OAI222X2MTR)                                 0.078      1.661 r
  U0_BANK_TOP/vACC_0_reg_6__12_/D (DFFRHQX2MTR)          0.000      1.661 r
  data arrival time                                                 1.661

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.661
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.303


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U23397/Y (NAND2X2MTR)                                  0.086      1.640 r
  U29476/Y (OAI21X2MTR)                                  0.063      1.704 f
  U0_BANK_TOP/vACC_1_reg_5__14_/D (DFFRHQX4MTR)          0.000      1.704 f
  data arrival time                                                 1.704

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__14_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.704
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U14266/Y (NAND2X6MTR)                                  0.055      1.298 r
  U14261/Y (CLKNAND2X8MTR)                               0.059      1.357 f
  U16365/Y (NAND2X6MTR)                                  0.060      1.417 r
  U26498/Y (OAI2B1X8MTR)                                 0.060      1.477 f
  U14797/Y (BUFX4MTR)                                    0.095      1.572 f
  U16295/Y (OAI22X2MTR)                                  0.051      1.623 r
  U0_BANK_TOP/vACC_3_reg_7__0_/D (DFFRQX2MTR)            0.000      1.623 r
  data arrival time                                                 1.623

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__0_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.179      1.321
  data required time                                                1.321
  --------------------------------------------------------------------------
  data required time                                                1.321
  data arrival time                                                -1.623
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10519/Y (BUFX10MTR)                                   0.077      0.385 r
  U15295/Y (CLKNAND2X4MTR)                               0.036      0.421 f
  U15266/Y (INVX2MTR)                                    0.039      0.460 r
  U17177/Y (AOI21X4MTR)                                  0.034      0.494 f
  U20866/Y (AOI2BB1X8MTR)                                0.106      0.600 f
  U15928/Y (NAND2X5MTR)                                  0.050      0.650 r
  U15888/Y (CLKNAND2X4MTR)                               0.047      0.697 f
  U16808/Y (NOR2X4MTR)                                   0.072      0.769 r
  U12108/Y (NOR2X6MTR)                                   0.045      0.814 f
  U20738/Y (OAI2B1X8MTR)                                 0.061      0.875 r
  U11585/Y (CLKNAND2X4MTR)                               0.064      0.938 f
  U11859/Y (NAND2X6MTR)                                  0.052      0.990 r
  U11861/Y (AOI21X2MTR)                                  0.058      1.048 f
  U11087/Y (XNOR2X2MTR)                                  0.074      1.122 f
  U18934/Y (AOI22X2MTR)                                  0.103      1.224 r
  U17507/Y (OAI21X2MTR)                                  0.072      1.296 f
  U17461/Y (INVX2MTR)                                    0.051      1.347 r
  U17434/Y (NAND3X4MTR)                                  0.072      1.419 f
  U10979/Y (NOR2X8MTR)                                   0.073      1.493 r
  U18746/Y (CLKNAND2X12MTR)                              0.061      1.554 f
  U23397/Y (NAND2X2MTR)                                  0.086      1.640 r
  U14168/Y (OAI21X2MTR)                                  0.063      1.704 f
  U0_BANK_TOP/vACC_1_reg_5__12_/D (DFFRHQX4MTR)          0.000      1.704 f
  data arrival time                                                 1.704

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__12_/CK (DFFRHQX4MTR)         0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.704
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.166      0.166 r
  U20256/Y (INVX8MTR)                                    0.052      0.219 f
  U25012/Y (NAND2X2MTR)                                  0.086      0.305 r
  U21745/Y (OAI22X1MTR)                                  0.102      0.407 f
  U16076/Y (NOR3X2MTR)                                   0.143      0.550 r
  U20759/Y (OAI2BB1X4MTR)                                0.080      0.630 f
  U14599/Y (INVX3MTR)                                    0.051      0.680 r
  U13352/Y (NAND2X3MTR)                                  0.061      0.742 f
  U18043/Y (OAI21X2MTR)                                  0.091      0.833 r
  U18038/Y (INVX2MTR)                                    0.052      0.884 f
  U11627/Y (NAND2X6MTR)                                  0.046      0.930 r
  U11626/Y (CLKNAND2X4MTR)                               0.060      0.989 f
  U11864/Y (NAND2X6MTR)                                  0.051      1.041 r
  U14865/Y (AOI21X2MTR)                                  0.053      1.094 f
  U15525/Y (NAND2X2MTR)                                  0.048      1.142 r
  U16428/Y (NAND3X4MTR)                                  0.072      1.214 f
  U13695/Y (INVX2MTR)                                    0.063      1.277 r
  U16381/Y (NOR2X6MTR)                                   0.041      1.318 f
  U9246/Y (BUFX4MTR)                                     0.094      1.412 f
  U26606/Y (NAND2BX4MTR)                                 0.105      1.517 f
  U29104/Y (OAI222X2MTR)                                 0.121      1.638 r
  U0_BANK_TOP/vACC_1_reg_2__13_/D (DFFRHQX1MTR)          0.000      1.638 r
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__13_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.164      1.336
  data required time                                                1.336
  --------------------------------------------------------------------------
  data required time                                                1.336
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_77_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U13026/Y (NOR2X4MTR)                                   0.059      1.305 r
  U26775/Y (NAND3X2MTR)                                  0.069      1.375 f
  U18848/Y (NAND2X2MTR)                                  0.075      1.449 r
  U26796/Y (NOR2X2MTR)                                   0.043      1.492 f
  U22358/Y (OAI22X1MTR)                                  0.077      1.569 r
  U22357/Y (NOR2X2MTR)                                   0.059      1.627 f
  U22554/Y (NOR2X1MTR)                                   0.055      1.683 r
  PIM_result_reg_77_/D (DFFRHQX4MTR)                     0.000      1.683 r
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_77_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_461_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U13026/Y (NOR2X4MTR)                                   0.059      1.305 r
  U26775/Y (NAND3X2MTR)                                  0.069      1.375 f
  U18848/Y (NAND2X2MTR)                                  0.075      1.449 r
  U26796/Y (NOR2X2MTR)                                   0.043      1.492 f
  U22358/Y (OAI22X1MTR)                                  0.077      1.569 r
  U22357/Y (NOR2X2MTR)                                   0.059      1.627 f
  U22553/Y (NOR2X1MTR)                                   0.055      1.683 r
  PIM_result_reg_461_/D (DFFRHQX4MTR)                    0.000      1.683 r
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_461_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_333_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U13026/Y (NOR2X4MTR)                                   0.059      1.305 r
  U26775/Y (NAND3X2MTR)                                  0.069      1.375 f
  U18848/Y (NAND2X2MTR)                                  0.075      1.449 r
  U26796/Y (NOR2X2MTR)                                   0.043      1.492 f
  U22358/Y (OAI22X1MTR)                                  0.077      1.569 r
  U22357/Y (NOR2X2MTR)                                   0.059      1.627 f
  U22552/Y (NOR2X1MTR)                                   0.055      1.683 r
  PIM_result_reg_333_/D (DFFRHQX4MTR)                    0.000      1.683 r
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_333_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_205_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U13026/Y (NOR2X4MTR)                                   0.059      1.305 r
  U26775/Y (NAND3X2MTR)                                  0.069      1.375 f
  U18848/Y (NAND2X2MTR)                                  0.075      1.449 r
  U26796/Y (NOR2X2MTR)                                   0.043      1.492 f
  U22358/Y (OAI22X1MTR)                                  0.077      1.569 r
  U22357/Y (NOR2X2MTR)                                   0.059      1.627 f
  U22551/Y (NOR2X1MTR)                                   0.055      1.683 r
  PIM_result_reg_205_/D (DFFRHQX4MTR)                    0.000      1.683 r
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_205_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.302


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U9295/Y (OAI2B1X4MTR)                                  0.118      1.495 r
  U9268/Y (INVX5MTR)                                     0.060      1.555 f
  U9169/Y (INVX4MTR)                                     0.063      1.618 r
  U26575/Y (OAI22X2MTR)                                  0.065      1.683 f
  U0_BANK_TOP/vACC_0_reg_2__7_/D (DFFRHQX2MTR)           0.000      1.683 f
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U9295/Y (OAI2B1X4MTR)                                  0.118      1.495 r
  U9268/Y (INVX5MTR)                                     0.060      1.555 f
  U9169/Y (INVX4MTR)                                     0.063      1.618 r
  U26585/Y (OAI22X2MTR)                                  0.065      1.683 f
  U0_BANK_TOP/vACC_0_reg_2__3_/D (DFFRHQX2MTR)           0.000      1.683 f
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U9295/Y (OAI2B1X4MTR)                                  0.118      1.495 r
  U9268/Y (INVX5MTR)                                     0.060      1.555 f
  U9169/Y (INVX4MTR)                                     0.063      1.618 r
  U26576/Y (OAI22X2MTR)                                  0.065      1.683 f
  U0_BANK_TOP/vACC_0_reg_2__6_/D (DFFRHQX2MTR)           0.000      1.683 f
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11141/Y (INVX10MTR)                                   0.039      0.468 f
  U13477/Y (NOR2X4MTR)                                   0.044      0.513 r
  U10928/Y (NAND3BX4MTR)                                 0.075      0.587 r
  U10071/Y (NOR2BX2MTR)                                  0.141      0.728 r
  U24734/Y (NOR2X2MTR)                                   0.065      0.794 f
  U16865/Y (NOR2X2MTR)                                   0.084      0.877 r
  U24759/Y (NAND2X2MTR)                                  0.064      0.941 f
  U17898/Y (NOR2X2MTR)                                   0.088      1.029 r
  U17721/Y (AOI21X4MTR)                                  0.057      1.086 f
  U9487/Y (NAND2BX2MTR)                                  0.057      1.143 r
  U9439/Y (NAND3X6MTR)                                   0.079      1.222 f
  U9343/Y (CLKNAND2X4MTR)                                0.054      1.276 r
  U17558/Y (CLKNAND2X8MTR)                               0.052      1.327 f
  U17522/Y (AO21X4MTR)                                   0.136      1.463 f
  U18900/Y (INVX4MTR)                                    0.054      1.517 r
  U22673/Y (NAND2X1MTR)                                  0.063      1.580 f
  U29330/Y (OAI211X2MTR)                                 0.045      1.625 r
  U0_BANK_TOP/vACC_2_reg_3__21_/D (DFFRQX2MTR)           0.000      1.625 r
  data arrival time                                                 1.625

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__21_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.625
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U9295/Y (OAI2B1X4MTR)                                  0.118      1.495 r
  U9268/Y (INVX5MTR)                                     0.060      1.555 f
  U9169/Y (INVX4MTR)                                     0.063      1.618 r
  U26589/Y (OAI22X2MTR)                                  0.065      1.683 f
  U0_BANK_TOP/vACC_0_reg_2__1_/D (DFFRHQX2MTR)           0.000      1.683 f
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20863/Y (OAI2B1X4MTR)                                 0.119      1.517 r
  U23504/Y (BUFX4MTR)                                    0.118      1.635 r
  U26303/Y (OAI22X2MTR)                                  0.051      1.686 f
  U0_BANK_TOP/vACC_2_reg_4__6_/D (DFFRHQX2MTR)           0.000      1.686 f
  data arrival time                                                 1.686

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.686
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20863/Y (OAI2B1X4MTR)                                 0.119      1.517 r
  U23504/Y (BUFX4MTR)                                    0.118      1.635 r
  U16272/Y (OAI22X2MTR)                                  0.051      1.686 f
  U0_BANK_TOP/vACC_2_reg_4__7_/D (DFFRHQX2MTR)           0.000      1.686 f
  data arrival time                                                 1.686

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.686
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U9295/Y (OAI2B1X4MTR)                                  0.118      1.495 r
  U9268/Y (INVX5MTR)                                     0.060      1.555 f
  U9169/Y (INVX4MTR)                                     0.063      1.618 r
  U26586/Y (OAI22X2MTR)                                  0.065      1.683 f
  U0_BANK_TOP/vACC_0_reg_2__4_/D (DFFRHQX2MTR)           0.000      1.683 f
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U9295/Y (OAI2B1X4MTR)                                  0.118      1.495 r
  U9268/Y (INVX5MTR)                                     0.060      1.555 f
  U9169/Y (INVX4MTR)                                     0.063      1.618 r
  U26578/Y (OAI22X2MTR)                                  0.065      1.683 f
  U0_BANK_TOP/vACC_0_reg_2__2_/D (DFFRHQX2MTR)           0.000      1.683 f
  data arrival time                                                 1.683

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.683
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20863/Y (OAI2B1X4MTR)                                 0.119      1.517 r
  U23504/Y (BUFX4MTR)                                    0.118      1.635 r
  U26338/Y (OAI22X2MTR)                                  0.051      1.686 f
  U0_BANK_TOP/vACC_2_reg_4__0_/D (DFFRHQX2MTR)           0.000      1.686 f
  data arrival time                                                 1.686

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.686
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/Q (DFFRHQX1MTR)
                                                         0.167      0.167 f
  U14736/Y (NAND2X2MTR)                                  0.080      0.246 r
  U14726/Y (INVX2MTR)                                    0.067      0.313 f
  U21119/Y (NAND2X1MTR)                                  0.043      0.356 r
  U16095/Y (NAND2X1MTR)                                  0.059      0.416 f
  U14667/Y (NOR2X2MTR)                                   0.061      0.477 r
  U10267/Y (NAND4X2MTR)                                  0.122      0.599 f
  U15949/Y (INVX2MTR)                                    0.089      0.688 r
  U12553/Y (NAND2X2MTR)                                  0.077      0.765 f
  U12530/Y (INVX2MTR)                                    0.081      0.846 r
  U17906/Y (OAI21X6MTR)                                  0.063      0.909 f
  U16670/Y (AOI21X4MTR)                                  0.097      1.006 r
  U19188/Y (OAI21X6MTR)                                  0.075      1.081 f
  U26471/Y (AOI21X2MTR)                                  0.090      1.171 r
  U19046/Y (XOR2X1MTR)                                   0.080      1.251 r
  U18954/Y (OAI2BB1X2MTR)                                0.128      1.379 r
  U18891/Y (BUFX4MTR)                                    0.087      1.465 r
  U18827/Y (MXI2X2MTR)                                   0.073      1.538 f
  U22606/Y (OAI22X1MTR)                                  0.081      1.619 r
  U0_BANK_TOP/vACC_2_reg_7__3_/D (DFFRQX4MTR)            0.000      1.619 r
  data arrival time                                                 1.619

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__3_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.619
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/Q (DFFRHQX1MTR)
                                                         0.167      0.167 f
  U14736/Y (NAND2X2MTR)                                  0.080      0.246 r
  U14726/Y (INVX2MTR)                                    0.067      0.313 f
  U21119/Y (NAND2X1MTR)                                  0.043      0.356 r
  U16095/Y (NAND2X1MTR)                                  0.059      0.416 f
  U14667/Y (NOR2X2MTR)                                   0.061      0.477 r
  U10267/Y (NAND4X2MTR)                                  0.122      0.599 f
  U15949/Y (INVX2MTR)                                    0.089      0.688 r
  U12553/Y (NAND2X2MTR)                                  0.077      0.765 f
  U12530/Y (INVX2MTR)                                    0.081      0.846 r
  U17906/Y (OAI21X6MTR)                                  0.063      0.909 f
  U16670/Y (AOI21X4MTR)                                  0.097      1.006 r
  U19188/Y (OAI21X6MTR)                                  0.075      1.081 f
  U26471/Y (AOI21X2MTR)                                  0.090      1.171 r
  U19046/Y (XOR2X1MTR)                                   0.080      1.251 r
  U18954/Y (OAI2BB1X2MTR)                                0.128      1.379 r
  U18891/Y (BUFX4MTR)                                    0.087      1.465 r
  U18827/Y (MXI2X2MTR)                                   0.073      1.538 f
  U22603/Y (OAI22X1MTR)                                  0.081      1.619 r
  U0_BANK_TOP/vACC_1_reg_7__3_/D (DFFRQX4MTR)            0.000      1.619 r
  data arrival time                                                 1.619

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__3_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.619
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20863/Y (OAI2B1X4MTR)                                 0.119      1.517 r
  U23504/Y (BUFX4MTR)                                    0.118      1.635 r
  U26289/Y (OAI22X2MTR)                                  0.051      1.686 f
  U0_BANK_TOP/vACC_2_reg_4__2_/D (DFFRHQX2MTR)           0.000      1.686 f
  data arrival time                                                 1.686

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.686
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20863/Y (OAI2B1X4MTR)                                 0.119      1.517 r
  U23503/Y (BUFX4MTR)                                    0.118      1.635 r
  U26333/Y (OAI22X2MTR)                                  0.051      1.686 f
  U0_BANK_TOP/vACC_2_reg_4__1_/D (DFFRHQX2MTR)           0.000      1.686 f
  data arrival time                                                 1.686

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.686
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19093/Y (CLKNAND2X4MTR)                               0.051      1.289 r
  U19011/Y (INVX3MTR)                                    0.043      1.332 f
  U26637/Y (INVX4MTR)                                    0.057      1.390 r
  U26715/Y (NAND2X2MTR)                                  0.067      1.456 f
  U13014/Y (INVX4MTR)                                    0.058      1.514 r
  U22730/Y (AOI22X1MTR)                                  0.088      1.603 f
  U28669/Y (OAI21X2MTR)                                  0.052      1.654 r
  U0_BANK_TOP/vACC_1_reg_0__10_/D (DFFRHQX1MTR)          0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__10_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.147      1.353
  data required time                                                1.353
  --------------------------------------------------------------------------
  data required time                                                1.353
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20863/Y (OAI2B1X4MTR)                                 0.119      1.517 r
  U23503/Y (BUFX4MTR)                                    0.118      1.635 r
  U26336/Y (OAI22X2MTR)                                  0.051      1.686 f
  U0_BANK_TOP/vACC_2_reg_4__4_/D (DFFRHQX2MTR)           0.000      1.686 f
  data arrival time                                                 1.686

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.686
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20863/Y (OAI2B1X4MTR)                                 0.119      1.517 r
  U23503/Y (BUFX4MTR)                                    0.118      1.635 r
  U26329/Y (OAI22X2MTR)                                  0.051      1.686 f
  U0_BANK_TOP/vACC_2_reg_4__3_/D (DFFRHQX2MTR)           0.000      1.686 f
  data arrival time                                                 1.686

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.686
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20863/Y (OAI2B1X4MTR)                                 0.119      1.517 r
  U23503/Y (BUFX4MTR)                                    0.118      1.635 r
  U26339/Y (OAI22X2MTR)                                  0.051      1.686 f
  U0_BANK_TOP/vACC_2_reg_4__5_/D (DFFRHQX2MTR)           0.000      1.686 f
  data arrival time                                                 1.686

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.686
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_397_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12740/Y (BUFX14MTR)                                   0.074      0.499 r
  U25223/Y (INVX4MTR)                                    0.041      0.540 f
  U15897/Y (NAND2X2MTR)                                  0.042      0.582 r
  U18068/Y (NAND4X4MTR)                                  0.087      0.669 f
  U15807/Y (NOR2X2MTR)                                   0.100      0.769 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.835 f
  U25231/Y (NOR2X4MTR)                                   0.082      0.917 r
  U25238/Y (CLKNAND2X4MTR)                               0.059      0.976 f
  U12393/Y (NOR2X4MTR)                                   0.074      1.050 r
  U13067/Y (NAND3X4MTR)                                  0.068      1.118 f
  U25711/Y (NOR2X4MTR)                                   0.100      1.218 r
  U10662/Y (NAND4X4MTR)                                  0.081      1.299 f
  U14284/Y (NAND4X4MTR)                                  0.069      1.368 r
  U26514/Y (NOR2X2MTR)                                   0.043      1.410 f
  U14258/Y (OAI21BX2MTR)                                 0.101      1.511 f
  U14224/Y (OAI211X2MTR)                                 0.061      1.572 r
  U23169/Y (NOR2BX1MTR)                                  0.107      1.679 r
  PIM_result_reg_397_/D (DFFRHQX2MTR)                    0.000      1.679 r
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_397_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_269_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12740/Y (BUFX14MTR)                                   0.074      0.499 r
  U25223/Y (INVX4MTR)                                    0.041      0.540 f
  U15897/Y (NAND2X2MTR)                                  0.042      0.582 r
  U18068/Y (NAND4X4MTR)                                  0.087      0.669 f
  U15807/Y (NOR2X2MTR)                                   0.100      0.769 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.835 f
  U25231/Y (NOR2X4MTR)                                   0.082      0.917 r
  U25238/Y (CLKNAND2X4MTR)                               0.059      0.976 f
  U12393/Y (NOR2X4MTR)                                   0.074      1.050 r
  U13067/Y (NAND3X4MTR)                                  0.068      1.118 f
  U25711/Y (NOR2X4MTR)                                   0.100      1.218 r
  U10662/Y (NAND4X4MTR)                                  0.081      1.299 f
  U14284/Y (NAND4X4MTR)                                  0.069      1.368 r
  U26514/Y (NOR2X2MTR)                                   0.043      1.410 f
  U14258/Y (OAI21BX2MTR)                                 0.101      1.511 f
  U14224/Y (OAI211X2MTR)                                 0.061      1.572 r
  U23170/Y (NOR2BX1MTR)                                  0.107      1.679 r
  PIM_result_reg_269_/D (DFFRHQX2MTR)                    0.000      1.679 r
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_269_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12740/Y (BUFX14MTR)                                   0.074      0.499 r
  U25223/Y (INVX4MTR)                                    0.041      0.540 f
  U15897/Y (NAND2X2MTR)                                  0.042      0.582 r
  U18068/Y (NAND4X4MTR)                                  0.087      0.669 f
  U15807/Y (NOR2X2MTR)                                   0.100      0.769 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.835 f
  U25231/Y (NOR2X4MTR)                                   0.082      0.917 r
  U25238/Y (CLKNAND2X4MTR)                               0.059      0.976 f
  U12393/Y (NOR2X4MTR)                                   0.074      1.050 r
  U13067/Y (NAND3X4MTR)                                  0.068      1.118 f
  U25711/Y (NOR2X4MTR)                                   0.100      1.218 r
  U10662/Y (NAND4X4MTR)                                  0.081      1.299 f
  U14284/Y (NAND4X4MTR)                                  0.069      1.368 r
  U26514/Y (NOR2X2MTR)                                   0.043      1.410 f
  U14258/Y (OAI21BX2MTR)                                 0.101      1.511 f
  U14224/Y (OAI211X2MTR)                                 0.061      1.572 r
  U23172/Y (NOR2BX1MTR)                                  0.107      1.679 r
  PIM_result_reg_13_/D (DFFRHQX2MTR)                     0.000      1.679 r
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_13_/CK (DFFRHQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_141_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12740/Y (BUFX14MTR)                                   0.074      0.499 r
  U25223/Y (INVX4MTR)                                    0.041      0.540 f
  U15897/Y (NAND2X2MTR)                                  0.042      0.582 r
  U18068/Y (NAND4X4MTR)                                  0.087      0.669 f
  U15807/Y (NOR2X2MTR)                                   0.100      0.769 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.835 f
  U25231/Y (NOR2X4MTR)                                   0.082      0.917 r
  U25238/Y (CLKNAND2X4MTR)                               0.059      0.976 f
  U12393/Y (NOR2X4MTR)                                   0.074      1.050 r
  U13067/Y (NAND3X4MTR)                                  0.068      1.118 f
  U25711/Y (NOR2X4MTR)                                   0.100      1.218 r
  U10662/Y (NAND4X4MTR)                                  0.081      1.299 f
  U14284/Y (NAND4X4MTR)                                  0.069      1.368 r
  U26514/Y (NOR2X2MTR)                                   0.043      1.410 f
  U14258/Y (OAI21BX2MTR)                                 0.101      1.511 f
  U14224/Y (OAI211X2MTR)                                 0.061      1.572 r
  U23171/Y (NOR2BX1MTR)                                  0.107      1.679 r
  PIM_result_reg_141_/D (DFFRHQX2MTR)                    0.000      1.679 r
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_141_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_332_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U13026/Y (NOR2X4MTR)                                   0.059      1.305 r
  U26775/Y (NAND3X2MTR)                                  0.069      1.375 f
  U18848/Y (NAND2X2MTR)                                  0.075      1.449 r
  U17463/Y (NAND2X2MTR)                                  0.050      1.500 f
  U18790/Y (NAND2X2MTR)                                  0.047      1.546 r
  U12249/Y (AOI2BB1X4MTR)                                0.042      1.588 f
  U22980/Y (NOR2X1MTR)                                   0.047      1.635 r
  PIM_result_reg_332_/D (DFFRQX2MTR)                     0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_332_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_460_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U13026/Y (NOR2X4MTR)                                   0.059      1.305 r
  U26775/Y (NAND3X2MTR)                                  0.069      1.375 f
  U18848/Y (NAND2X2MTR)                                  0.075      1.449 r
  U17463/Y (NAND2X2MTR)                                  0.050      1.500 f
  U18790/Y (NAND2X2MTR)                                  0.047      1.546 r
  U12249/Y (AOI2BB1X4MTR)                                0.042      1.588 f
  U22979/Y (NOR2X1MTR)                                   0.047      1.635 r
  PIM_result_reg_460_/D (DFFRQX2MTR)                     0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_460_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_76_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U13026/Y (NOR2X4MTR)                                   0.059      1.305 r
  U26775/Y (NAND3X2MTR)                                  0.069      1.375 f
  U18848/Y (NAND2X2MTR)                                  0.075      1.449 r
  U17463/Y (NAND2X2MTR)                                  0.050      1.500 f
  U18790/Y (NAND2X2MTR)                                  0.047      1.546 r
  U12249/Y (AOI2BB1X4MTR)                                0.042      1.588 f
  U22982/Y (NOR2X1MTR)                                   0.047      1.635 r
  PIM_result_reg_76_/D (DFFRQX2MTR)                      0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_76_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.301


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_204_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U13026/Y (NOR2X4MTR)                                   0.059      1.305 r
  U26775/Y (NAND3X2MTR)                                  0.069      1.375 f
  U18848/Y (NAND2X2MTR)                                  0.075      1.449 r
  U17463/Y (NAND2X2MTR)                                  0.050      1.500 f
  U18790/Y (NAND2X2MTR)                                  0.047      1.546 r
  U12249/Y (AOI2BB1X4MTR)                                0.042      1.588 f
  U22981/Y (NOR2X1MTR)                                   0.047      1.635 r
  PIM_result_reg_204_/D (DFFRQX2MTR)                     0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_204_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19030/Y (CLKNAND2X4MTR)                               0.060      1.298 r
  U13031/Y (CLKNAND2X8MTR)                               0.052      1.351 f
  U14252/Y (CLKNAND2X16MTR)                              0.058      1.408 r
  U26694/Y (OAI2B1X8MTR)                                 0.057      1.465 f
  U15426/Y (BUFX4MTR)                                    0.094      1.559 f
  U28672/Y (OAI21X2MTR)                                  0.065      1.625 r
  U0_BANK_TOP/vACC_2_reg_0__10_/D (DFFRQX4MTR)           0.000      1.625 r
  data arrival time                                                 1.625

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__10_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.625
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_122_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U10720/Y (NOR2X8MTR)                                   0.073      1.294 r
  U9293/Y (NAND2X2MTR)                                   0.080      1.374 f
  U18971/Y (NAND4X4MTR)                                  0.085      1.459 r
  U18880/Y (INVX2MTR)                                    0.044      1.503 f
  U18825/Y (NAND2X2MTR)                                  0.037      1.540 r
  U12271/Y (MXI2X2MTR)                                   0.073      1.613 f
  U22546/Y (NOR2X1MTR)                                   0.066      1.679 r
  PIM_result_reg_122_/D (DFFRHQX4MTR)                    0.000      1.679 r
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_122_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_250_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U10720/Y (NOR2X8MTR)                                   0.073      1.294 r
  U9293/Y (NAND2X2MTR)                                   0.080      1.374 f
  U18971/Y (NAND4X4MTR)                                  0.085      1.459 r
  U18880/Y (INVX2MTR)                                    0.044      1.503 f
  U18825/Y (NAND2X2MTR)                                  0.037      1.540 r
  U12271/Y (MXI2X2MTR)                                   0.073      1.613 f
  U22545/Y (NOR2X1MTR)                                   0.066      1.679 r
  PIM_result_reg_250_/D (DFFRHQX4MTR)                    0.000      1.679 r
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_250_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_378_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U10720/Y (NOR2X8MTR)                                   0.073      1.294 r
  U9293/Y (NAND2X2MTR)                                   0.080      1.374 f
  U18971/Y (NAND4X4MTR)                                  0.085      1.459 r
  U18880/Y (INVX2MTR)                                    0.044      1.503 f
  U18825/Y (NAND2X2MTR)                                  0.037      1.540 r
  U12271/Y (MXI2X2MTR)                                   0.073      1.613 f
  U22544/Y (NOR2X1MTR)                                   0.066      1.679 r
  PIM_result_reg_378_/D (DFFRHQX4MTR)                    0.000      1.679 r
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_378_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_506_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U10720/Y (NOR2X8MTR)                                   0.073      1.294 r
  U9293/Y (NAND2X2MTR)                                   0.080      1.374 f
  U18971/Y (NAND4X4MTR)                                  0.085      1.459 r
  U18880/Y (INVX2MTR)                                    0.044      1.503 f
  U18825/Y (NAND2X2MTR)                                  0.037      1.540 r
  U12271/Y (MXI2X2MTR)                                   0.073      1.613 f
  U22543/Y (NOR2X1MTR)                                   0.066      1.679 r
  PIM_result_reg_506_/D (DFFRHQX4MTR)                    0.000      1.679 r
  data arrival time                                                 1.679

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_506_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.679
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.300


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_91_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.278 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.354 f
  U26504/Y (NAND4X4MTR)                                  0.081      1.435 r
  U26708/Y (NAND2X2MTR)                                  0.053      1.488 f
  U26709/Y (OAI21X2MTR)                                  0.040      1.528 r
  U18868/Y (AOI2BB1X2MTR)                                0.056      1.584 f
  U22938/Y (NOR2X1MTR)                                   0.050      1.634 r
  PIM_result_reg_91_/D (DFFRQX2MTR)                      0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_91_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_219_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.278 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.354 f
  U26504/Y (NAND4X4MTR)                                  0.081      1.435 r
  U26708/Y (NAND2X2MTR)                                  0.053      1.488 f
  U26709/Y (OAI21X2MTR)                                  0.040      1.528 r
  U18868/Y (AOI2BB1X2MTR)                                0.056      1.584 f
  U18834/Y (NOR2X1MTR)                                   0.050      1.634 r
  PIM_result_reg_219_/D (DFFRQX2MTR)                     0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_219_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_347_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.278 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.354 f
  U26504/Y (NAND4X4MTR)                                  0.081      1.435 r
  U26708/Y (NAND2X2MTR)                                  0.053      1.488 f
  U26709/Y (OAI21X2MTR)                                  0.040      1.528 r
  U18868/Y (AOI2BB1X2MTR)                                0.056      1.584 f
  U18835/Y (NOR2X1MTR)                                   0.050      1.634 r
  PIM_result_reg_347_/D (DFFRQX2MTR)                     0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_347_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_475_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.278 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.354 f
  U26504/Y (NAND4X4MTR)                                  0.081      1.435 r
  U26708/Y (NAND2X2MTR)                                  0.053      1.488 f
  U26709/Y (OAI21X2MTR)                                  0.040      1.528 r
  U18868/Y (AOI2BB1X2MTR)                                0.056      1.584 f
  U18837/Y (NOR2X1MTR)                                   0.050      1.634 r
  PIM_result_reg_475_/D (DFFRQX2MTR)                     0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_475_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_108_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26208/Y (NOR2X4MTR)                                   0.085      1.267 r
  U26435/Y (NAND3X2MTR)                                  0.085      1.351 f
  U26436/Y (NAND3X2MTR)                                  0.058      1.409 r
  U9257/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18878/Y (AOI2BB1X2MTR)                                0.121      1.584 f
  U22900/Y (NOR2X1MTR)                                   0.050      1.634 r
  PIM_result_reg_108_/D (DFFRQX2MTR)                     0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_108_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_236_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26208/Y (NOR2X4MTR)                                   0.085      1.267 r
  U26435/Y (NAND3X2MTR)                                  0.085      1.351 f
  U26436/Y (NAND3X2MTR)                                  0.058      1.409 r
  U9257/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18878/Y (AOI2BB1X2MTR)                                0.121      1.584 f
  U22899/Y (NOR2X1MTR)                                   0.050      1.634 r
  PIM_result_reg_236_/D (DFFRQX2MTR)                     0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_236_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_364_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26208/Y (NOR2X4MTR)                                   0.085      1.267 r
  U26435/Y (NAND3X2MTR)                                  0.085      1.351 f
  U26436/Y (NAND3X2MTR)                                  0.058      1.409 r
  U9257/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18878/Y (AOI2BB1X2MTR)                                0.121      1.584 f
  U22898/Y (NOR2X1MTR)                                   0.050      1.634 r
  PIM_result_reg_364_/D (DFFRQX2MTR)                     0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_364_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_492_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26208/Y (NOR2X4MTR)                                   0.085      1.267 r
  U26435/Y (NAND3X2MTR)                                  0.085      1.351 f
  U26436/Y (NAND3X2MTR)                                  0.058      1.409 r
  U9257/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18878/Y (AOI2BB1X2MTR)                                0.121      1.584 f
  U22897/Y (NOR2X1MTR)                                   0.050      1.634 r
  PIM_result_reg_492_/D (DFFRQX2MTR)                     0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_492_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_107_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26208/Y (NOR2X4MTR)                                   0.085      1.267 r
  U26435/Y (NAND3X2MTR)                                  0.085      1.351 f
  U26436/Y (NAND3X2MTR)                                  0.058      1.409 r
  U9257/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18887/Y (AOI2BB1X2MTR)                                0.121      1.584 f
  U22904/Y (NOR2X1MTR)                                   0.050      1.634 r
  PIM_result_reg_107_/D (DFFRQX2MTR)                     0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_107_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_235_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26208/Y (NOR2X4MTR)                                   0.085      1.267 r
  U26435/Y (NAND3X2MTR)                                  0.085      1.351 f
  U26436/Y (NAND3X2MTR)                                  0.058      1.409 r
  U9257/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18887/Y (AOI2BB1X2MTR)                                0.121      1.584 f
  U22903/Y (NOR2X1MTR)                                   0.050      1.634 r
  PIM_result_reg_235_/D (DFFRQX2MTR)                     0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_235_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_363_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26208/Y (NOR2X4MTR)                                   0.085      1.267 r
  U26435/Y (NAND3X2MTR)                                  0.085      1.351 f
  U26436/Y (NAND3X2MTR)                                  0.058      1.409 r
  U9257/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18887/Y (AOI2BB1X2MTR)                                0.121      1.584 f
  U22902/Y (NOR2X1MTR)                                   0.050      1.634 r
  PIM_result_reg_363_/D (DFFRQX2MTR)                     0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_363_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_491_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26208/Y (NOR2X4MTR)                                   0.085      1.267 r
  U26435/Y (NAND3X2MTR)                                  0.085      1.351 f
  U26436/Y (NAND3X2MTR)                                  0.058      1.409 r
  U9257/Y (NOR2X2MTR)                                    0.053      1.462 f
  U18887/Y (AOI2BB1X2MTR)                                0.121      1.584 f
  U22901/Y (NOR2X1MTR)                                   0.050      1.634 r
  PIM_result_reg_491_/D (DFFRQX2MTR)                     0.000      1.634 r
  data arrival time                                                 1.634

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_491_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.634
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U14266/Y (NAND2X6MTR)                                  0.055      1.298 r
  U14261/Y (CLKNAND2X8MTR)                               0.059      1.357 f
  U16365/Y (NAND2X6MTR)                                  0.060      1.417 r
  U26498/Y (OAI2B1X8MTR)                                 0.060      1.477 f
  U14797/Y (BUFX4MTR)                                    0.095      1.572 f
  U12250/Y (OAI22X1MTR)                                  0.050      1.622 r
  U0_BANK_TOP/vACC_3_reg_7__7_/D (DFFRQX2MTR)            0.000      1.622 r
  data arrival time                                                 1.622

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__7_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.622
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U14266/Y (NAND2X6MTR)                                  0.055      1.298 r
  U14261/Y (CLKNAND2X8MTR)                               0.059      1.357 f
  U16365/Y (NAND2X6MTR)                                  0.060      1.417 r
  U26498/Y (OAI2B1X8MTR)                                 0.060      1.477 f
  U14797/Y (BUFX4MTR)                                    0.095      1.572 f
  U12251/Y (OAI22X1MTR)                                  0.050      1.622 r
  U0_BANK_TOP/vACC_3_reg_7__4_/D (DFFRQX2MTR)            0.000      1.622 r
  data arrival time                                                 1.622

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__4_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.622
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.299


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20848/Y (OAI2B1X4MTR)                                 0.078      1.468 r
  U17389/Y (INVX4MTR)                                    0.050      1.518 f
  U14169/Y (INVX4MTR)                                    0.048      1.566 r
  U29630/Y (OAI222X2MTR)                                 0.103      1.669 f
  U0_BANK_TOP/vACC_2_reg_6__9_/D (DFFRHQX2MTR)           0.000      1.669 f
  data arrival time                                                 1.669

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.669
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U16163/Y (INVX8MTR)                                    0.069      0.316 r
  U11920/Y (BUFX8MTR)                                    0.077      0.392 r
  U16133/Y (NAND2X2MTR)                                  0.039      0.431 f
  U18528/Y (OAI2BB1X2MTR)                                0.038      0.469 r
  U20809/Y (NAND3BX4MTR)                                 0.072      0.541 r
  U20851/Y (OAI2BB1X4MTR)                                0.099      0.640 r
  U15943/Y (NAND2BX4MTR)                                 0.085      0.725 r
  U13366/Y (INVX4MTR)                                    0.034      0.759 f
  U14435/Y (NOR2X3MTR)                                   0.059      0.818 r
  U12025/Y (AND2X2MTR)                                   0.112      0.931 r
  U15619/Y (NAND2X2MTR)                                  0.052      0.982 f
  U12084/Y (CLKNAND2X4MTR)                               0.050      1.032 r
  U19183/Y (AOI21X2MTR)                                  0.057      1.088 f
  U17631/Y (XOR2X1MTR)                                   0.079      1.167 f
  U19071/Y (AOI22X2MTR)                                  0.102      1.270 r
  U19001/Y (OAI2BB1X2MTR)                                0.076      1.346 f
  U9212/Y (BUFX2MTR)                                     0.118      1.464 f
  U26328/Y (MXI2X2MTR)                                   0.104      1.568 r
  U13661/Y (OAI22X1MTR)                                  0.108      1.677 f
  U0_BANK_TOP/vACC_0_reg_4__3_/D (DFFRHQX2MTR)           0.000      1.677 f
  data arrival time                                                 1.677

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.677
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_507_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U10720/Y (NOR2X8MTR)                                   0.073      1.294 r
  U9293/Y (NAND2X2MTR)                                   0.080      1.374 f
  U18971/Y (NAND4X4MTR)                                  0.085      1.459 r
  U18894/Y (NAND2X2MTR)                                  0.051      1.510 f
  U18831/Y (OAI211X2MTR)                                 0.059      1.569 r
  U22878/Y (NOR2BX1MTR)                                  0.107      1.676 r
  PIM_result_reg_507_/D (DFFRHQX2MTR)                    0.000      1.676 r
  data arrival time                                                 1.676

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_507_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.676
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_251_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U10720/Y (NOR2X8MTR)                                   0.073      1.294 r
  U9293/Y (NAND2X2MTR)                                   0.080      1.374 f
  U18971/Y (NAND4X4MTR)                                  0.085      1.459 r
  U18894/Y (NAND2X2MTR)                                  0.051      1.510 f
  U18831/Y (OAI211X2MTR)                                 0.059      1.569 r
  U22880/Y (NOR2BX1MTR)                                  0.107      1.676 r
  PIM_result_reg_251_/D (DFFRHQX2MTR)                    0.000      1.676 r
  data arrival time                                                 1.676

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_251_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.676
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_379_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U10720/Y (NOR2X8MTR)                                   0.073      1.294 r
  U9293/Y (NAND2X2MTR)                                   0.080      1.374 f
  U18971/Y (NAND4X4MTR)                                  0.085      1.459 r
  U18894/Y (NAND2X2MTR)                                  0.051      1.510 f
  U18831/Y (OAI211X2MTR)                                 0.059      1.569 r
  U22879/Y (NOR2BX1MTR)                                  0.107      1.676 r
  PIM_result_reg_379_/D (DFFRHQX2MTR)                    0.000      1.676 r
  data arrival time                                                 1.676

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_379_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.676
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_123_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U10720/Y (NOR2X8MTR)                                   0.073      1.294 r
  U9293/Y (NAND2X2MTR)                                   0.080      1.374 f
  U18971/Y (NAND4X4MTR)                                  0.085      1.459 r
  U18894/Y (NAND2X2MTR)                                  0.051      1.510 f
  U18831/Y (OAI211X2MTR)                                 0.059      1.569 r
  U22881/Y (NOR2BX1MTR)                                  0.107      1.676 r
  PIM_result_reg_123_/D (DFFRHQX2MTR)                    0.000      1.676 r
  data arrival time                                                 1.676

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_123_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.676
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.298


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.166      0.166 r
  U20256/Y (INVX8MTR)                                    0.052      0.219 f
  U25012/Y (NAND2X2MTR)                                  0.086      0.305 r
  U21745/Y (OAI22X1MTR)                                  0.102      0.407 f
  U16076/Y (NOR3X2MTR)                                   0.143      0.550 r
  U20759/Y (OAI2BB1X4MTR)                                0.080      0.630 f
  U14599/Y (INVX3MTR)                                    0.051      0.680 r
  U13352/Y (NAND2X3MTR)                                  0.061      0.742 f
  U18043/Y (OAI21X2MTR)                                  0.091      0.833 r
  U18038/Y (INVX2MTR)                                    0.052      0.884 f
  U11627/Y (NAND2X6MTR)                                  0.046      0.930 r
  U11626/Y (CLKNAND2X4MTR)                               0.060      0.989 f
  U11864/Y (NAND2X6MTR)                                  0.051      1.041 r
  U14865/Y (AOI21X2MTR)                                  0.053      1.094 f
  U15525/Y (NAND2X2MTR)                                  0.048      1.142 r
  U16428/Y (NAND3X4MTR)                                  0.072      1.214 f
  U13695/Y (INVX2MTR)                                    0.063      1.277 r
  U16381/Y (NOR2X6MTR)                                   0.041      1.318 f
  U9246/Y (BUFX4MTR)                                     0.094      1.412 f
  U26606/Y (NAND2BX4MTR)                                 0.105      1.517 f
  U17373/Y (OAI22X2MTR)                                  0.098      1.615 r
  U0_BANK_TOP/vACC_1_reg_2__15_/D (DFFRQX4MTR)           0.000      1.615 r
  data arrival time                                                 1.615

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.183      1.317
  data required time                                                1.317
  --------------------------------------------------------------------------
  data required time                                                1.317
  data arrival time                                                -1.615
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.297


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19030/Y (CLKNAND2X4MTR)                               0.060      1.298 r
  U13031/Y (CLKNAND2X8MTR)                               0.052      1.351 f
  U14252/Y (CLKNAND2X16MTR)                              0.058      1.408 r
  U26663/Y (OAI2B1X8MTR)                                 0.057      1.465 f
  U15419/Y (BUFX4MTR)                                    0.095      1.561 f
  U26692/Y (OAI22X2MTR)                                  0.052      1.613 r
  U0_BANK_TOP/vACC_3_reg_0__6_/D (DFFRQX4MTR)            0.000      1.613 r
  data arrival time                                                 1.613

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__6_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.184      1.316
  data required time                                                1.316
  --------------------------------------------------------------------------
  data required time                                                1.316
  data arrival time                                                -1.613
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.297


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U20618/Y (MXI2X12MTR)                                  0.089      0.273 r
  U20279/Y (CLKNAND2X16MTR)                              0.071      0.344 f
  U10897/Y (INVX16MTR)                                   0.046      0.390 r
  U11133/Y (CLKNAND2X12MTR)                              0.039      0.430 f
  U18522/Y (INVX4MTR)                                    0.047      0.476 r
  U20560/Y (OAI2BB1X4MTR)                                0.102      0.579 r
  U19764/Y (NOR2X8MTR)                                   0.039      0.618 f
  U20350/Y (CLKNAND2X16MTR)                              0.047      0.665 r
  U11286/Y (CLKNAND2X16MTR)                              0.051      0.716 f
  U10278/Y (NAND2X6MTR)                                  0.056      0.772 r
  U11344/Y (CLKNAND2X4MTR)                               0.045      0.817 f
  U15727/Y (INVX4MTR)                                    0.050      0.866 r
  U20631/Y (XNOR2X8MTR)                                  0.087      0.953 r
  U20630/Y (XNOR2X8MTR)                                  0.096      1.049 r
  U11276/Y (OAI21X6MTR)                                  0.062      1.111 f
  U11712/Y (CLKNAND2X4MTR)                               0.046      1.157 r
  U20634/Y (XNOR2X8MTR)                                  0.076      1.233 r
  U23735/Y (XNOR2X8MTR)                                  0.104      1.338 r
  U23698/Y (NOR2X4MTR)                                   0.043      1.381 f
  U23828/Y (BUFX2MTR)                                    0.090      1.471 f
  U14231/Y (INVX2MTR)                                    0.033      1.504 r
  U29722/Y (NAND2X2MTR)                                  0.042      1.546 f
  U20483/Y (XNOR2X1MTR)                                  0.069      1.615 f
  U22853/Y (NOR2X1MTR)                                   0.060      1.675 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX2MTR)
                                                         0.000      1.675 r
  data arrival time                                                 1.675

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.675
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.297


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U11890/Y (INVX6MTR)                                    0.046      1.424 r
  U16310/Y (NAND2X2MTR)                                  0.051      1.474 f
  U21465/Y (INVX4MTR)                                    0.042      1.517 r
  U18723/Y (INVX4MTR)                                    0.035      1.552 f
  U12960/Y (OAI222X2MTR)                                 0.103      1.655 r
  U0_BANK_TOP/vACC_3_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.655 r
  data arrival time                                                 1.655

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.655
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.297


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U11890/Y (INVX6MTR)                                    0.046      1.424 r
  U16310/Y (NAND2X2MTR)                                  0.051      1.474 f
  U21465/Y (INVX4MTR)                                    0.042      1.517 r
  U18723/Y (INVX4MTR)                                    0.035      1.552 f
  U12959/Y (OAI222X2MTR)                                 0.103      1.655 r
  U0_BANK_TOP/vACC_3_reg_2__11_/D (DFFRHQX2MTR)          0.000      1.655 r
  data arrival time                                                 1.655

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.655
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.297


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U11890/Y (INVX6MTR)                                    0.046      1.424 r
  U16310/Y (NAND2X2MTR)                                  0.051      1.474 f
  U21465/Y (INVX4MTR)                                    0.042      1.517 r
  U18723/Y (INVX4MTR)                                    0.035      1.552 f
  U12958/Y (OAI222X2MTR)                                 0.103      1.655 r
  U0_BANK_TOP/vACC_3_reg_2__12_/D (DFFRHQX2MTR)          0.000      1.655 r
  data arrival time                                                 1.655

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.655
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.297


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U16163/Y (INVX8MTR)                                    0.069      0.316 r
  U11920/Y (BUFX8MTR)                                    0.077      0.392 r
  U16133/Y (NAND2X2MTR)                                  0.039      0.431 f
  U18528/Y (OAI2BB1X2MTR)                                0.038      0.469 r
  U20809/Y (NAND3BX4MTR)                                 0.072      0.541 r
  U20851/Y (OAI2BB1X4MTR)                                0.099      0.640 r
  U15943/Y (NAND2BX4MTR)                                 0.085      0.725 r
  U13366/Y (INVX4MTR)                                    0.034      0.759 f
  U14435/Y (NOR2X3MTR)                                   0.059      0.818 r
  U12025/Y (AND2X2MTR)                                   0.112      0.931 r
  U14329/Y (NAND2X2MTR)                                  0.052      0.982 f
  U14901/Y (CLKNAND2X4MTR)                               0.051      1.034 r
  U9633/Y (NAND2X2MTR)                                   0.046      1.079 f
  U11979/Y (NAND3BX2MTR)                                 0.059      1.139 r
  U10906/Y (NAND3X6MTR)                                  0.090      1.228 f
  U10907/Y (NAND2X6MTR)                                  0.049      1.278 r
  U18901/Y (NAND2X6MTR)                                  0.050      1.328 f
  U9279/Y (NAND2X1MTR)                                   0.051      1.380 r
  U16315/Y (CLKNAND2X4MTR)                               0.061      1.440 f
  U9174/Y (BUFX2MTR)                                     0.128      1.569 f
  U29398/Y (OAI21X2MTR)                                  0.080      1.649 r
  U0_BANK_TOP/vACC_1_reg_4__12_/D (DFFRHQX1MTR)          0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__12_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.148      1.352
  data required time                                                1.352
  --------------------------------------------------------------------------
  data required time                                                1.352
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.297


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11831/Y (INVX6MTR)                                    0.047      0.291 f
  U10474/Y (INVX4MTR)                                    0.057      0.347 r
  U14710/Y (NAND2BX4MTR)                                 0.077      0.424 r
  U14588/Y (NAND4X4MTR)                                  0.075      0.500 f
  U13395/Y (NAND2X2MTR)                                  0.065      0.565 r
  U15893/Y (NAND2X6MTR)                                  0.057      0.621 f
  U13913/Y (NOR2X6MTR)                                   0.082      0.703 r
  U14451/Y (NOR2X3MTR)                                   0.043      0.746 f
  U9964/Y (NOR2X6MTR)                                    0.079      0.825 r
  U20738/Y (OAI2B1X8MTR)                                 0.049      0.874 f
  U11585/Y (CLKNAND2X4MTR)                               0.048      0.922 r
  U11859/Y (NAND2X6MTR)                                  0.053      0.975 f
  U12172/Y (OAI2BB1X2MTR)                                0.113      1.089 f
  U13699/Y (AOI21X6MTR)                                  0.086      1.175 r
  U12310/Y (CLKNAND2X8MTR)                               0.066      1.241 f
  U9429/Y (CLKNAND2X4MTR)                                0.050      1.291 r
  U17458/Y (CLKNAND2X8MTR)                               0.053      1.344 f
  U15392/Y (AOI21X2MTR)                                  0.094      1.438 r
  U16331/Y (INVX4MTR)                                    0.056      1.494 f
  U15364/Y (INVX4MTR)                                    0.058      1.552 r
  U12225/Y (NAND2X1MTR)                                  0.065      1.617 f
  U18734/Y (OAI211X2MTR)                                 0.048      1.664 r
  U0_BANK_TOP/vACC_0_reg_5__21_/D (DFFRHQX2MTR)          0.000      1.664 r
  data arrival time                                                 1.664

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.133      1.367
  data required time                                                1.367
  --------------------------------------------------------------------------
  data required time                                                1.367
  data arrival time                                                -1.664
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.297


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_181_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U17533/Y (NOR2X2MTR)                                   0.104      1.426 r
  U16374/Y (NAND2X2MTR)                                  0.056      1.482 f
  U29337/Y (NAND4X2MTR)                                  0.066      1.548 r
  U12268/Y (AND2X1MTR)                                   0.087      1.635 r
  PIM_result_reg_181_/D (DFFRQX2MTR)                     0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_181_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_53_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U17533/Y (NOR2X2MTR)                                   0.104      1.426 r
  U16374/Y (NAND2X2MTR)                                  0.056      1.482 f
  U29337/Y (NAND4X2MTR)                                  0.066      1.548 r
  U12269/Y (AND2X1MTR)                                   0.087      1.635 r
  PIM_result_reg_53_/D (DFFRQX2MTR)                      0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_53_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_309_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U17533/Y (NOR2X2MTR)                                   0.104      1.426 r
  U16374/Y (NAND2X2MTR)                                  0.056      1.482 f
  U29337/Y (NAND4X2MTR)                                  0.066      1.548 r
  U12267/Y (AND2X1MTR)                                   0.087      1.635 r
  PIM_result_reg_309_/D (DFFRQX2MTR)                     0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_309_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_437_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U17533/Y (NOR2X2MTR)                                   0.104      1.426 r
  U16374/Y (NAND2X2MTR)                                  0.056      1.482 f
  U29337/Y (NAND4X2MTR)                                  0.066      1.548 r
  U12266/Y (AND2X1MTR)                                   0.087      1.635 r
  PIM_result_reg_437_/D (DFFRQX2MTR)                     0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_437_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_46_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U15209/Y (BUFX8MTR)                                    0.069      0.477 r
  U25347/Y (INVX4MTR)                                    0.042      0.519 f
  U25348/Y (NAND2X2MTR)                                  0.045      0.563 r
  U15866/Y (NAND4X4MTR)                                  0.106      0.669 f
  U15032/Y (NOR2X4MTR)                                   0.101      0.770 r
  U13846/Y (AND3X4MTR)                                   0.119      0.888 r
  U13147/Y (NAND2X6MTR)                                  0.053      0.941 f
  U13123/Y (NOR2X8MTR)                                   0.061      1.002 r
  U13088/Y (CLKNAND2X4MTR)                               0.051      1.053 f
  U13736/Y (NOR2X4MTR)                                   0.082      1.136 r
  U16546/Y (CLKNAND2X4MTR)                               0.061      1.197 f
  U14870/Y (NOR2X4MTR)                                   0.067      1.264 r
  U14854/Y (NAND3X2MTR)                                  0.081      1.345 f
  U14275/Y (NAND2X2MTR)                                  0.063      1.408 r
  U17546/Y (NOR2X4MTR)                                   0.044      1.452 f
  U22456/Y (OAI22X2MTR)                                  0.067      1.519 r
  U22455/Y (NOR2X2MTR)                                   0.060      1.579 f
  U23072/Y (NOR2X1MTR)                                   0.051      1.630 r
  PIM_result_reg_46_/D (DFFRQX2MTR)                      0.000      1.630 r
  data arrival time                                                 1.630

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_46_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.630
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_174_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U15209/Y (BUFX8MTR)                                    0.069      0.477 r
  U25347/Y (INVX4MTR)                                    0.042      0.519 f
  U25348/Y (NAND2X2MTR)                                  0.045      0.563 r
  U15866/Y (NAND4X4MTR)                                  0.106      0.669 f
  U15032/Y (NOR2X4MTR)                                   0.101      0.770 r
  U13846/Y (AND3X4MTR)                                   0.119      0.888 r
  U13147/Y (NAND2X6MTR)                                  0.053      0.941 f
  U13123/Y (NOR2X8MTR)                                   0.061      1.002 r
  U13088/Y (CLKNAND2X4MTR)                               0.051      1.053 f
  U13736/Y (NOR2X4MTR)                                   0.082      1.136 r
  U16546/Y (CLKNAND2X4MTR)                               0.061      1.197 f
  U14870/Y (NOR2X4MTR)                                   0.067      1.264 r
  U14854/Y (NAND3X2MTR)                                  0.081      1.345 f
  U14275/Y (NAND2X2MTR)                                  0.063      1.408 r
  U17546/Y (NOR2X4MTR)                                   0.044      1.452 f
  U22456/Y (OAI22X2MTR)                                  0.067      1.519 r
  U22455/Y (NOR2X2MTR)                                   0.060      1.579 f
  U23071/Y (NOR2X1MTR)                                   0.051      1.630 r
  PIM_result_reg_174_/D (DFFRQX2MTR)                     0.000      1.630 r
  data arrival time                                                 1.630

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_174_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.630
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_302_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U15209/Y (BUFX8MTR)                                    0.069      0.477 r
  U25347/Y (INVX4MTR)                                    0.042      0.519 f
  U25348/Y (NAND2X2MTR)                                  0.045      0.563 r
  U15866/Y (NAND4X4MTR)                                  0.106      0.669 f
  U15032/Y (NOR2X4MTR)                                   0.101      0.770 r
  U13846/Y (AND3X4MTR)                                   0.119      0.888 r
  U13147/Y (NAND2X6MTR)                                  0.053      0.941 f
  U13123/Y (NOR2X8MTR)                                   0.061      1.002 r
  U13088/Y (CLKNAND2X4MTR)                               0.051      1.053 f
  U13736/Y (NOR2X4MTR)                                   0.082      1.136 r
  U16546/Y (CLKNAND2X4MTR)                               0.061      1.197 f
  U14870/Y (NOR2X4MTR)                                   0.067      1.264 r
  U14854/Y (NAND3X2MTR)                                  0.081      1.345 f
  U14275/Y (NAND2X2MTR)                                  0.063      1.408 r
  U17546/Y (NOR2X4MTR)                                   0.044      1.452 f
  U22456/Y (OAI22X2MTR)                                  0.067      1.519 r
  U22455/Y (NOR2X2MTR)                                   0.060      1.579 f
  U23070/Y (NOR2X1MTR)                                   0.051      1.630 r
  PIM_result_reg_302_/D (DFFRQX2MTR)                     0.000      1.630 r
  data arrival time                                                 1.630

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_302_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.630
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_430_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U15209/Y (BUFX8MTR)                                    0.069      0.477 r
  U25347/Y (INVX4MTR)                                    0.042      0.519 f
  U25348/Y (NAND2X2MTR)                                  0.045      0.563 r
  U15866/Y (NAND4X4MTR)                                  0.106      0.669 f
  U15032/Y (NOR2X4MTR)                                   0.101      0.770 r
  U13846/Y (AND3X4MTR)                                   0.119      0.888 r
  U13147/Y (NAND2X6MTR)                                  0.053      0.941 f
  U13123/Y (NOR2X8MTR)                                   0.061      1.002 r
  U13088/Y (CLKNAND2X4MTR)                               0.051      1.053 f
  U13736/Y (NOR2X4MTR)                                   0.082      1.136 r
  U16546/Y (CLKNAND2X4MTR)                               0.061      1.197 f
  U14870/Y (NOR2X4MTR)                                   0.067      1.264 r
  U14854/Y (NAND3X2MTR)                                  0.081      1.345 f
  U14275/Y (NAND2X2MTR)                                  0.063      1.408 r
  U17546/Y (NOR2X4MTR)                                   0.044      1.452 f
  U22456/Y (OAI22X2MTR)                                  0.067      1.519 r
  U22455/Y (NOR2X2MTR)                                   0.060      1.579 f
  U23069/Y (NOR2X1MTR)                                   0.051      1.630 r
  PIM_result_reg_430_/D (DFFRQX2MTR)                     0.000      1.630 r
  data arrival time                                                 1.630

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_430_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.630
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.296


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U16323/Y (OAI2B1X4MTR)                                 0.077      1.455 r
  U17413/Y (INVX4MTR)                                    0.052      1.507 f
  U23604/Y (INVX4MTR)                                    0.057      1.564 r
  U29110/Y (OAI222X2MTR)                                 0.101      1.665 f
  U0_BANK_TOP/vACC_1_reg_2__14_/D (DFFRHQX2MTR)          0.000      1.665 f
  data arrival time                                                 1.665

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.665
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.389 f
  U14809/Y (NOR2X4MTR)                                   0.078      1.467 r
  U14800/Y (BUFX4MTR)                                    0.104      1.571 r
  U14184/Y (AOI22X2MTR)                                  0.049      1.620 f
  U29743/Y (OAI21X2MTR)                                  0.050      1.670 r
  U0_BANK_TOP/vACC_1_reg_7__9_/D (DFFRHQX2MTR)           0.000      1.670 r
  data arrival time                                                 1.670

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.670
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11141/Y (INVX10MTR)                                   0.039      0.468 f
  U13477/Y (NOR2X4MTR)                                   0.044      0.513 r
  U10928/Y (NAND3BX4MTR)                                 0.075      0.587 r
  U10071/Y (NOR2BX2MTR)                                  0.141      0.728 r
  U24734/Y (NOR2X2MTR)                                   0.065      0.794 f
  U16865/Y (NOR2X2MTR)                                   0.084      0.877 r
  U24759/Y (NAND2X2MTR)                                  0.064      0.941 f
  U17898/Y (NOR2X2MTR)                                   0.088      1.029 r
  U17721/Y (AOI21X4MTR)                                  0.057      1.086 f
  U9487/Y (NAND2BX2MTR)                                  0.057      1.143 r
  U9439/Y (NAND3X6MTR)                                   0.079      1.222 f
  U9343/Y (CLKNAND2X4MTR)                                0.054      1.276 r
  U17558/Y (CLKNAND2X8MTR)                               0.052      1.327 f
  U15477/Y (AO21X4MTR)                                   0.145      1.472 f
  U17501/Y (INVX4MTR)                                    0.063      1.535 r
  U29308/Y (NAND2X2MTR)                                  0.048      1.583 f
  U29309/Y (OAI21X2MTR)                                  0.034      1.617 r
  U0_BANK_TOP/vACC_1_reg_3__1_/D (DFFRQX4MTR)            0.000      1.617 r
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__1_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.178      1.322
  data required time                                                1.322
  --------------------------------------------------------------------------
  data required time                                                1.322
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U16323/Y (OAI2B1X4MTR)                                 0.077      1.455 r
  U17413/Y (INVX4MTR)                                    0.052      1.507 f
  U23604/Y (INVX4MTR)                                    0.057      1.564 r
  U29090/Y (OAI222X2MTR)                                 0.101      1.665 f
  U0_BANK_TOP/vACC_1_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.665 f
  data arrival time                                                 1.665

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.665
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.295


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/Q (DFFRHQX1MTR)
                                                         0.167      0.167 f
  U14736/Y (NAND2X2MTR)                                  0.080      0.246 r
  U14726/Y (INVX2MTR)                                    0.067      0.313 f
  U21119/Y (NAND2X1MTR)                                  0.043      0.356 r
  U16095/Y (NAND2X1MTR)                                  0.059      0.416 f
  U14667/Y (NOR2X2MTR)                                   0.061      0.477 r
  U10267/Y (NAND4X2MTR)                                  0.122      0.599 f
  U15949/Y (INVX2MTR)                                    0.089      0.688 r
  U12553/Y (NAND2X2MTR)                                  0.077      0.765 f
  U12530/Y (INVX2MTR)                                    0.081      0.846 r
  U17906/Y (OAI21X6MTR)                                  0.063      0.909 f
  U16670/Y (AOI21X4MTR)                                  0.097      1.006 r
  U19188/Y (OAI21X6MTR)                                  0.075      1.081 f
  U26471/Y (AOI21X2MTR)                                  0.090      1.171 r
  U19046/Y (XOR2X1MTR)                                   0.080      1.251 r
  U18954/Y (OAI2BB1X2MTR)                                0.128      1.379 r
  U18891/Y (BUFX4MTR)                                    0.087      1.465 r
  U18827/Y (MXI2X2MTR)                                   0.073      1.538 f
  U22597/Y (OAI22X1MTR)                                  0.080      1.618 r
  U0_BANK_TOP/vACC_0_reg_7__3_/D (DFFRQX2MTR)            0.000      1.618 r
  data arrival time                                                 1.618

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__3_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.618
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.166      0.166 r
  U20256/Y (INVX8MTR)                                    0.052      0.219 f
  U25012/Y (NAND2X2MTR)                                  0.086      0.305 r
  U21745/Y (OAI22X1MTR)                                  0.102      0.407 f
  U16076/Y (NOR3X2MTR)                                   0.143      0.550 r
  U20759/Y (OAI2BB1X4MTR)                                0.080      0.630 f
  U14599/Y (INVX3MTR)                                    0.051      0.680 r
  U13352/Y (NAND2X3MTR)                                  0.061      0.742 f
  U18043/Y (OAI21X2MTR)                                  0.091      0.833 r
  U18038/Y (INVX2MTR)                                    0.052      0.884 f
  U11627/Y (NAND2X6MTR)                                  0.046      0.930 r
  U11626/Y (CLKNAND2X4MTR)                               0.060      0.989 f
  U11864/Y (NAND2X6MTR)                                  0.051      1.041 r
  U14865/Y (AOI21X2MTR)                                  0.053      1.094 f
  U15525/Y (NAND2X2MTR)                                  0.048      1.142 r
  U16428/Y (NAND3X4MTR)                                  0.072      1.214 f
  U17504/Y (CLKNAND2X4MTR)                               0.053      1.267 r
  U15444/Y (NAND2X6MTR)                                  0.049      1.316 f
  U18808/Y (CLKNAND2X12MTR)                              0.053      1.369 r
  U9295/Y (OAI2B1X4MTR)                                  0.074      1.443 f
  U9268/Y (INVX5MTR)                                     0.062      1.504 r
  U9169/Y (INVX4MTR)                                     0.047      1.551 f
  U26602/Y (OAI22X2MTR)                                  0.060      1.612 r
  U0_BANK_TOP/vACC_0_reg_2__15_/D (DFFRQX4MTR)           0.000      1.612 r
  data arrival time                                                 1.612

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.183      1.317
  data required time                                                1.317
  --------------------------------------------------------------------------
  data required time                                                1.317
  data arrival time                                                -1.612
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20788/Y (INVX8MTR)                                    0.045      1.435 r
  U16265/Y (CLKNAND2X4MTR)                               0.049      1.484 f
  U16240/Y (BUFX4MTR)                                    0.097      1.581 f
  U29608/Y (OAI222X2MTR)                                 0.071      1.652 r
  U0_BANK_TOP/vACC_1_reg_6__12_/D (DFFRHQX2MTR)          0.000      1.652 r
  data arrival time                                                 1.652

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.652
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U11890/Y (INVX6MTR)                                    0.046      1.424 r
  U9258/Y (CLKNAND2X4MTR)                                0.049      1.473 f
  U9227/Y (INVX4MTR)                                     0.049      1.523 r
  U9185/Y (INVX4MTR)                                     0.041      1.563 f
  U29081/Y (OAI222X2MTR)                                 0.067      1.630 r
  U0_BANK_TOP/vACC_0_reg_2__12_/D (DFFRHQX1MTR)          0.000      1.630 r
  data arrival time                                                 1.630

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__12_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.164      1.336
  data required time                                                1.336
  --------------------------------------------------------------------------
  data required time                                                1.336
  data arrival time                                                -1.630
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.294


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.389 f
  U14809/Y (NOR2X4MTR)                                   0.078      1.467 r
  U14800/Y (BUFX4MTR)                                    0.104      1.571 r
  U29746/Y (AOI22X2MTR)                                  0.049      1.620 f
  U29747/Y (OAI21X2MTR)                                  0.048      1.668 r
  U0_BANK_TOP/vACC_1_reg_7__8_/D (DFFRHQX2MTR)           0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.389 f
  U14810/Y (NOR2X4MTR)                                   0.078      1.467 r
  U13000/Y (BUFX4MTR)                                    0.106      1.573 r
  U26977/Y (AOI22X2MTR)                                  0.049      1.622 f
  U26978/Y (OAI21X2MTR)                                  0.046      1.668 r
  U0_BANK_TOP/vACC_3_reg_7__11_/D (DFFRHQX2MTR)          0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.449 r
  U9260/Y (CLKNAND2X4MTR)                                0.060      1.509 f
  U15479/Y (INVX4MTR)                                    0.065      1.574 r
  U28974/Y (NAND2X2MTR)                                  0.048      1.622 f
  U28976/Y (OAI211X2MTR)                                 0.041      1.663 r
  U0_BANK_TOP/vACC_1_reg_1__14_/D (DFFRHQX2MTR)          0.000      1.663 r
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.449 r
  U9260/Y (CLKNAND2X4MTR)                                0.060      1.509 f
  U15479/Y (INVX4MTR)                                    0.065      1.574 r
  U28870/Y (NAND2X2MTR)                                  0.048      1.622 f
  U28874/Y (OAI211X2MTR)                                 0.041      1.663 r
  U0_BANK_TOP/vACC_1_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.663 r
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.449 r
  U9260/Y (CLKNAND2X4MTR)                                0.060      1.509 f
  U17525/Y (INVX4MTR)                                    0.065      1.574 r
  U28857/Y (NAND2X2MTR)                                  0.048      1.622 f
  U28861/Y (OAI211X2MTR)                                 0.041      1.663 r
  U0_BANK_TOP/vACC_1_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.663 r
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.449 r
  U9260/Y (CLKNAND2X4MTR)                                0.060      1.509 f
  U15479/Y (INVX4MTR)                                    0.065      1.574 r
  U28832/Y (NAND2X2MTR)                                  0.048      1.622 f
  U28837/Y (OAI211X2MTR)                                 0.041      1.663 r
  U0_BANK_TOP/vACC_1_reg_1__12_/D (DFFRHQX2MTR)          0.000      1.663 r
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.449 r
  U9260/Y (CLKNAND2X4MTR)                                0.060      1.509 f
  U17525/Y (INVX4MTR)                                    0.065      1.574 r
  U28961/Y (NAND2X2MTR)                                  0.048      1.622 f
  U28965/Y (OAI211X2MTR)                                 0.041      1.663 r
  U0_BANK_TOP/vACC_1_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.663 r
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U15450/Y (INVX2MTR)                                    0.050      1.440 r
  U16346/Y (CLKNAND2X4MTR)                               0.049      1.489 f
  U23635/Y (INVX4MTR)                                    0.060      1.549 r
  U22758/Y (AOI22X1MTR)                                  0.067      1.616 f
  U28678/Y (OAI21X2MTR)                                  0.052      1.668 r
  U0_BANK_TOP/vACC_3_reg_0__9_/D (DFFRHQX2MTR)           0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_44_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U15209/Y (BUFX8MTR)                                    0.069      0.477 r
  U25347/Y (INVX4MTR)                                    0.042      0.519 f
  U25348/Y (NAND2X2MTR)                                  0.045      0.563 r
  U15866/Y (NAND4X4MTR)                                  0.106      0.669 f
  U15032/Y (NOR2X4MTR)                                   0.101      0.770 r
  U13846/Y (AND3X4MTR)                                   0.119      0.888 r
  U13147/Y (NAND2X6MTR)                                  0.053      0.941 f
  U13123/Y (NOR2X8MTR)                                   0.061      1.002 r
  U13088/Y (CLKNAND2X4MTR)                               0.051      1.053 f
  U13736/Y (NOR2X4MTR)                                   0.082      1.136 r
  U16546/Y (CLKNAND2X4MTR)                               0.061      1.197 f
  U14870/Y (NOR2X4MTR)                                   0.067      1.264 r
  U14854/Y (NAND3X2MTR)                                  0.081      1.345 f
  U14275/Y (NAND2X2MTR)                                  0.063      1.408 r
  U17546/Y (NOR2X4MTR)                                   0.044      1.452 f
  U9182/Y (AOI2BB1X2MTR)                                 0.125      1.577 f
  U23079/Y (NOR2X1MTR)                                   0.050      1.627 r
  PIM_result_reg_44_/D (DFFRQX2MTR)                      0.000      1.627 r
  data arrival time                                                 1.627

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_44_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.627
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_172_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U15209/Y (BUFX8MTR)                                    0.069      0.477 r
  U25347/Y (INVX4MTR)                                    0.042      0.519 f
  U25348/Y (NAND2X2MTR)                                  0.045      0.563 r
  U15866/Y (NAND4X4MTR)                                  0.106      0.669 f
  U15032/Y (NOR2X4MTR)                                   0.101      0.770 r
  U13846/Y (AND3X4MTR)                                   0.119      0.888 r
  U13147/Y (NAND2X6MTR)                                  0.053      0.941 f
  U13123/Y (NOR2X8MTR)                                   0.061      1.002 r
  U13088/Y (CLKNAND2X4MTR)                               0.051      1.053 f
  U13736/Y (NOR2X4MTR)                                   0.082      1.136 r
  U16546/Y (CLKNAND2X4MTR)                               0.061      1.197 f
  U14870/Y (NOR2X4MTR)                                   0.067      1.264 r
  U14854/Y (NAND3X2MTR)                                  0.081      1.345 f
  U14275/Y (NAND2X2MTR)                                  0.063      1.408 r
  U17546/Y (NOR2X4MTR)                                   0.044      1.452 f
  U9182/Y (AOI2BB1X2MTR)                                 0.125      1.577 f
  U23078/Y (NOR2X1MTR)                                   0.050      1.627 r
  PIM_result_reg_172_/D (DFFRQX2MTR)                     0.000      1.627 r
  data arrival time                                                 1.627

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_172_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.627
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_300_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U15209/Y (BUFX8MTR)                                    0.069      0.477 r
  U25347/Y (INVX4MTR)                                    0.042      0.519 f
  U25348/Y (NAND2X2MTR)                                  0.045      0.563 r
  U15866/Y (NAND4X4MTR)                                  0.106      0.669 f
  U15032/Y (NOR2X4MTR)                                   0.101      0.770 r
  U13846/Y (AND3X4MTR)                                   0.119      0.888 r
  U13147/Y (NAND2X6MTR)                                  0.053      0.941 f
  U13123/Y (NOR2X8MTR)                                   0.061      1.002 r
  U13088/Y (CLKNAND2X4MTR)                               0.051      1.053 f
  U13736/Y (NOR2X4MTR)                                   0.082      1.136 r
  U16546/Y (CLKNAND2X4MTR)                               0.061      1.197 f
  U14870/Y (NOR2X4MTR)                                   0.067      1.264 r
  U14854/Y (NAND3X2MTR)                                  0.081      1.345 f
  U14275/Y (NAND2X2MTR)                                  0.063      1.408 r
  U17546/Y (NOR2X4MTR)                                   0.044      1.452 f
  U9182/Y (AOI2BB1X2MTR)                                 0.125      1.577 f
  U23077/Y (NOR2X1MTR)                                   0.050      1.627 r
  PIM_result_reg_300_/D (DFFRQX2MTR)                     0.000      1.627 r
  data arrival time                                                 1.627

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_300_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.627
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_428_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U15209/Y (BUFX8MTR)                                    0.069      0.477 r
  U25347/Y (INVX4MTR)                                    0.042      0.519 f
  U25348/Y (NAND2X2MTR)                                  0.045      0.563 r
  U15866/Y (NAND4X4MTR)                                  0.106      0.669 f
  U15032/Y (NOR2X4MTR)                                   0.101      0.770 r
  U13846/Y (AND3X4MTR)                                   0.119      0.888 r
  U13147/Y (NAND2X6MTR)                                  0.053      0.941 f
  U13123/Y (NOR2X8MTR)                                   0.061      1.002 r
  U13088/Y (CLKNAND2X4MTR)                               0.051      1.053 f
  U13736/Y (NOR2X4MTR)                                   0.082      1.136 r
  U16546/Y (CLKNAND2X4MTR)                               0.061      1.197 f
  U14870/Y (NOR2X4MTR)                                   0.067      1.264 r
  U14854/Y (NAND3X2MTR)                                  0.081      1.345 f
  U14275/Y (NAND2X2MTR)                                  0.063      1.408 r
  U17546/Y (NOR2X4MTR)                                   0.044      1.452 f
  U9182/Y (AOI2BB1X2MTR)                                 0.125      1.577 f
  U23076/Y (NOR2X1MTR)                                   0.050      1.627 r
  PIM_result_reg_428_/D (DFFRQX2MTR)                     0.000      1.627 r
  data arrival time                                                 1.627

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_428_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.627
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.293


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19093/Y (CLKNAND2X4MTR)                               0.051      1.289 r
  U19011/Y (INVX3MTR)                                    0.043      1.332 f
  U12305/Y (INVX4MTR)                                    0.061      1.393 r
  U26719/Y (NAND2X2MTR)                                  0.059      1.453 f
  U18836/Y (INVX2MTR)                                    0.068      1.520 r
  U22701/Y (AOI22X1MTR)                                  0.095      1.616 f
  U28659/Y (OAI21X2MTR)                                  0.052      1.668 r
  U0_BANK_TOP/vACC_0_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19093/Y (CLKNAND2X4MTR)                               0.051      1.289 r
  U19011/Y (INVX3MTR)                                    0.043      1.332 f
  U12305/Y (INVX4MTR)                                    0.061      1.393 r
  U26719/Y (NAND2X2MTR)                                  0.059      1.453 f
  U18836/Y (INVX2MTR)                                    0.068      1.520 r
  U22699/Y (AOI22X1MTR)                                  0.095      1.616 f
  U28695/Y (OAI21X2MTR)                                  0.052      1.668 r
  U0_BANK_TOP/vACC_0_reg_0__13_/D (DFFRHQX2MTR)          0.000      1.668 r
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_29_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12758/Y (BUFX10MTR)                                   0.076      0.501 r
  U25671/Y (INVX4MTR)                                    0.041      0.543 f
  U25672/Y (NAND2X2MTR)                                  0.041      0.584 r
  U23638/Y (NAND4X4MTR)                                  0.115      0.699 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.790 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.865 f
  U17846/Y (NOR2X4MTR)                                   0.072      0.937 r
  U25689/Y (CLKNAND2X4MTR)                               0.059      0.996 f
  U25695/Y (NOR2X4MTR)                                   0.082      1.079 r
  U13729/Y (NAND3X6MTR)                                  0.087      1.165 f
  U16531/Y (NOR2X3MTR)                                   0.094      1.260 r
  U26346/Y (AOI21X2MTR)                                  0.085      1.345 f
  U26532/Y (OAI21X2MTR)                                  0.062      1.406 r
  U26734/Y (NOR2X2MTR)                                   0.051      1.457 f
  U9194/Y (AOI2BB1X2MTR)                                 0.120      1.576 f
  U23118/Y (NOR2X1MTR)                                   0.050      1.626 r
  PIM_result_reg_29_/D (DFFRQX2MTR)                      0.000      1.626 r
  data arrival time                                                 1.626

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_29_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.626
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_157_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12758/Y (BUFX10MTR)                                   0.076      0.501 r
  U25671/Y (INVX4MTR)                                    0.041      0.543 f
  U25672/Y (NAND2X2MTR)                                  0.041      0.584 r
  U23638/Y (NAND4X4MTR)                                  0.115      0.699 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.790 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.865 f
  U17846/Y (NOR2X4MTR)                                   0.072      0.937 r
  U25689/Y (CLKNAND2X4MTR)                               0.059      0.996 f
  U25695/Y (NOR2X4MTR)                                   0.082      1.079 r
  U13729/Y (NAND3X6MTR)                                  0.087      1.165 f
  U16531/Y (NOR2X3MTR)                                   0.094      1.260 r
  U26346/Y (AOI21X2MTR)                                  0.085      1.345 f
  U26532/Y (OAI21X2MTR)                                  0.062      1.406 r
  U26734/Y (NOR2X2MTR)                                   0.051      1.457 f
  U9194/Y (AOI2BB1X2MTR)                                 0.120      1.576 f
  U23117/Y (NOR2X1MTR)                                   0.050      1.626 r
  PIM_result_reg_157_/D (DFFRQX2MTR)                     0.000      1.626 r
  data arrival time                                                 1.626

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_157_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.626
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_285_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12758/Y (BUFX10MTR)                                   0.076      0.501 r
  U25671/Y (INVX4MTR)                                    0.041      0.543 f
  U25672/Y (NAND2X2MTR)                                  0.041      0.584 r
  U23638/Y (NAND4X4MTR)                                  0.115      0.699 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.790 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.865 f
  U17846/Y (NOR2X4MTR)                                   0.072      0.937 r
  U25689/Y (CLKNAND2X4MTR)                               0.059      0.996 f
  U25695/Y (NOR2X4MTR)                                   0.082      1.079 r
  U13729/Y (NAND3X6MTR)                                  0.087      1.165 f
  U16531/Y (NOR2X3MTR)                                   0.094      1.260 r
  U26346/Y (AOI21X2MTR)                                  0.085      1.345 f
  U26532/Y (OAI21X2MTR)                                  0.062      1.406 r
  U26734/Y (NOR2X2MTR)                                   0.051      1.457 f
  U9194/Y (AOI2BB1X2MTR)                                 0.120      1.576 f
  U23116/Y (NOR2X1MTR)                                   0.050      1.626 r
  PIM_result_reg_285_/D (DFFRQX2MTR)                     0.000      1.626 r
  data arrival time                                                 1.626

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_285_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.626
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_413_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12758/Y (BUFX10MTR)                                   0.076      0.501 r
  U25671/Y (INVX4MTR)                                    0.041      0.543 f
  U25672/Y (NAND2X2MTR)                                  0.041      0.584 r
  U23638/Y (NAND4X4MTR)                                  0.115      0.699 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.790 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.865 f
  U17846/Y (NOR2X4MTR)                                   0.072      0.937 r
  U25689/Y (CLKNAND2X4MTR)                               0.059      0.996 f
  U25695/Y (NOR2X4MTR)                                   0.082      1.079 r
  U13729/Y (NAND3X6MTR)                                  0.087      1.165 f
  U16531/Y (NOR2X3MTR)                                   0.094      1.260 r
  U26346/Y (AOI21X2MTR)                                  0.085      1.345 f
  U26532/Y (OAI21X2MTR)                                  0.062      1.406 r
  U26734/Y (NOR2X2MTR)                                   0.051      1.457 f
  U9194/Y (AOI2BB1X2MTR)                                 0.120      1.576 f
  U23115/Y (NOR2X1MTR)                                   0.050      1.626 r
  PIM_result_reg_413_/D (DFFRQX2MTR)                     0.000      1.626 r
  data arrival time                                                 1.626

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_413_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.626
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.449 r
  U9260/Y (CLKNAND2X4MTR)                                0.060      1.509 f
  U17525/Y (INVX4MTR)                                    0.065      1.574 r
  U28881/Y (NAND2X2MTR)                                  0.048      1.622 f
  U28883/Y (OAI211X2MTR)                                 0.041      1.663 r
  U0_BANK_TOP/vACC_1_reg_1__8_/D (DFFRHQX2MTR)           0.000      1.663 r
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.292


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.389 f
  U14809/Y (NOR2X4MTR)                                   0.078      1.467 r
  U14800/Y (BUFX4MTR)                                    0.104      1.571 r
  U29752/Y (AOI22X2MTR)                                  0.049      1.620 f
  U29753/Y (OAI21X2MTR)                                  0.046      1.666 r
  U0_BANK_TOP/vACC_1_reg_7__14_/D (DFFRHQX2MTR)          0.000      1.666 r
  data arrival time                                                 1.666

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.666
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.389 f
  U14809/Y (NOR2X4MTR)                                   0.078      1.467 r
  U14800/Y (BUFX4MTR)                                    0.104      1.571 r
  U29732/Y (AOI22X2MTR)                                  0.049      1.620 f
  U29733/Y (OAI21X2MTR)                                  0.046      1.666 r
  U0_BANK_TOP/vACC_1_reg_7__11_/D (DFFRHQX2MTR)          0.000      1.666 r
  data arrival time                                                 1.666

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.666
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.291


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_92_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.278 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.354 f
  U26504/Y (NAND4X4MTR)                                  0.081      1.435 r
  U17567/Y (NAND2X2MTR)                                  0.052      1.488 f
  U17541/Y (NAND2X2MTR)                                  0.039      1.527 r
  U22424/Y (AOI2BB1X2MTR)                                0.048      1.574 f
  U22937/Y (NOR2X1MTR)                                   0.050      1.624 r
  PIM_result_reg_92_/D (DFFRQX2MTR)                      0.000      1.624 r
  data arrival time                                                 1.624

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_92_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.624
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.290


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_220_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.278 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.354 f
  U26504/Y (NAND4X4MTR)                                  0.081      1.435 r
  U17567/Y (NAND2X2MTR)                                  0.052      1.488 f
  U17541/Y (NAND2X2MTR)                                  0.039      1.527 r
  U22424/Y (AOI2BB1X2MTR)                                0.048      1.574 f
  U22936/Y (NOR2X1MTR)                                   0.050      1.624 r
  PIM_result_reg_220_/D (DFFRQX2MTR)                     0.000      1.624 r
  data arrival time                                                 1.624

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_220_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.624
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.290


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_348_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.278 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.354 f
  U26504/Y (NAND4X4MTR)                                  0.081      1.435 r
  U17567/Y (NAND2X2MTR)                                  0.052      1.488 f
  U17541/Y (NAND2X2MTR)                                  0.039      1.527 r
  U22424/Y (AOI2BB1X2MTR)                                0.048      1.574 f
  U22935/Y (NOR2X1MTR)                                   0.050      1.624 r
  PIM_result_reg_348_/D (DFFRQX2MTR)                     0.000      1.624 r
  data arrival time                                                 1.624

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_348_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.624
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.290


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_476_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.278 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.354 f
  U26504/Y (NAND4X4MTR)                                  0.081      1.435 r
  U17567/Y (NAND2X2MTR)                                  0.052      1.488 f
  U17541/Y (NAND2X2MTR)                                  0.039      1.527 r
  U22424/Y (AOI2BB1X2MTR)                                0.048      1.574 f
  U22934/Y (NOR2X1MTR)                                   0.050      1.624 r
  PIM_result_reg_476_/D (DFFRQX2MTR)                     0.000      1.624 r
  data arrival time                                                 1.624

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_476_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.624
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.290


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U16365/Y (NAND2X6MTR)                                  0.058      1.397 f
  U9180/Y (OAI2B1X2MTR)                                  0.175      1.572 r
  U22598/Y (OAI22X1MTR)                                  0.103      1.675 f
  U0_BANK_TOP/vACC_0_reg_7__5_/D (DFFRHQX4MTR)           0.000      1.675 f
  data arrival time                                                 1.675

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__5_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.675
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.290


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_158_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25206/Y (INVX2MTR)                                    0.033      0.184 f
  U25207/Y (NOR2X2MTR)                                   0.078      0.262 r
  U25208/Y (NAND2X2MTR)                                  0.066      0.329 f
  U12899/Y (MXI2X4MTR)                                   0.086      0.415 r
  U12860/Y (INVX8MTR)                                    0.051      0.466 f
  U16071/Y (BUFX10MTR)                                   0.079      0.545 f
  U25673/Y (INVX4MTR)                                    0.049      0.594 r
  U25674/Y (NAND2X2MTR)                                  0.054      0.648 f
  U23638/Y (NAND4X4MTR)                                  0.076      0.724 r
  U23636/Y (BUFX4MTR)                                    0.098      0.822 r
  U19388/Y (NOR2BX4MTR)                                  0.048      0.870 f
  U25707/Y (NOR2X2MTR)                                   0.080      0.950 r
  U25710/Y (NAND3X2MTR)                                  0.087      1.037 f
  U13063/Y (NOR2X1MTR)                                   0.083      1.119 r
  U26345/Y (NAND4X2MTR)                                  0.081      1.200 f
  U26346/Y (AOI21X2MTR)                                  0.114      1.314 r
  U26532/Y (OAI21X2MTR)                                  0.078      1.392 f
  U26734/Y (NOR2X2MTR)                                   0.081      1.474 r
  U26744/Y (OAI21X2MTR)                                  0.073      1.546 f
  U12272/Y (AOI21X4MTR)                                  0.096      1.642 r
  U13665/Y (NOR2X1MTR)                                   0.050      1.692 f
  PIM_result_reg_158_/D (DFFRHQX4MTR)                    0.000      1.692 f
  data arrival time                                                 1.692

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_158_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.692
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.289


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_30_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25206/Y (INVX2MTR)                                    0.033      0.184 f
  U25207/Y (NOR2X2MTR)                                   0.078      0.262 r
  U25208/Y (NAND2X2MTR)                                  0.066      0.329 f
  U12899/Y (MXI2X4MTR)                                   0.086      0.415 r
  U12860/Y (INVX8MTR)                                    0.051      0.466 f
  U16071/Y (BUFX10MTR)                                   0.079      0.545 f
  U25673/Y (INVX4MTR)                                    0.049      0.594 r
  U25674/Y (NAND2X2MTR)                                  0.054      0.648 f
  U23638/Y (NAND4X4MTR)                                  0.076      0.724 r
  U23636/Y (BUFX4MTR)                                    0.098      0.822 r
  U19388/Y (NOR2BX4MTR)                                  0.048      0.870 f
  U25707/Y (NOR2X2MTR)                                   0.080      0.950 r
  U25710/Y (NAND3X2MTR)                                  0.087      1.037 f
  U13063/Y (NOR2X1MTR)                                   0.083      1.119 r
  U26345/Y (NAND4X2MTR)                                  0.081      1.200 f
  U26346/Y (AOI21X2MTR)                                  0.114      1.314 r
  U26532/Y (OAI21X2MTR)                                  0.078      1.392 f
  U26734/Y (NOR2X2MTR)                                   0.081      1.474 r
  U26744/Y (OAI21X2MTR)                                  0.073      1.546 f
  U12272/Y (AOI21X4MTR)                                  0.096      1.642 r
  U12264/Y (NOR2X1MTR)                                   0.050      1.692 f
  PIM_result_reg_30_/D (DFFRHQX4MTR)                     0.000      1.692 f
  data arrival time                                                 1.692

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_30_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.692
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.289


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_286_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25206/Y (INVX2MTR)                                    0.033      0.184 f
  U25207/Y (NOR2X2MTR)                                   0.078      0.262 r
  U25208/Y (NAND2X2MTR)                                  0.066      0.329 f
  U12899/Y (MXI2X4MTR)                                   0.086      0.415 r
  U12860/Y (INVX8MTR)                                    0.051      0.466 f
  U16071/Y (BUFX10MTR)                                   0.079      0.545 f
  U25673/Y (INVX4MTR)                                    0.049      0.594 r
  U25674/Y (NAND2X2MTR)                                  0.054      0.648 f
  U23638/Y (NAND4X4MTR)                                  0.076      0.724 r
  U23636/Y (BUFX4MTR)                                    0.098      0.822 r
  U19388/Y (NOR2BX4MTR)                                  0.048      0.870 f
  U25707/Y (NOR2X2MTR)                                   0.080      0.950 r
  U25710/Y (NAND3X2MTR)                                  0.087      1.037 f
  U13063/Y (NOR2X1MTR)                                   0.083      1.119 r
  U26345/Y (NAND4X2MTR)                                  0.081      1.200 f
  U26346/Y (AOI21X2MTR)                                  0.114      1.314 r
  U26532/Y (OAI21X2MTR)                                  0.078      1.392 f
  U26734/Y (NOR2X2MTR)                                   0.081      1.474 r
  U26744/Y (OAI21X2MTR)                                  0.073      1.546 f
  U12272/Y (AOI21X4MTR)                                  0.096      1.642 r
  U13666/Y (NOR2X1MTR)                                   0.050      1.692 f
  PIM_result_reg_286_/D (DFFRHQX4MTR)                    0.000      1.692 f
  data arrival time                                                 1.692

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_286_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.098      1.402
  data required time                                                1.402
  --------------------------------------------------------------------------
  data required time                                                1.402
  data arrival time                                                -1.692
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.289


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U15450/Y (INVX2MTR)                                    0.050      1.440 r
  U16346/Y (CLKNAND2X4MTR)                               0.049      1.489 f
  U23635/Y (INVX4MTR)                                    0.060      1.549 r
  U12986/Y (AOI22X2MTR)                                  0.049      1.598 f
  U28670/Y (OAI21X2MTR)                                  0.044      1.642 r
  U0_BANK_TOP/vACC_3_reg_0__10_/D (DFFRHQX1MTR)          0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__10_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.147      1.353
  data required time                                                1.353
  --------------------------------------------------------------------------
  data required time                                                1.353
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.289


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_414_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25206/Y (INVX2MTR)                                    0.033      0.184 f
  U25207/Y (NOR2X2MTR)                                   0.078      0.262 r
  U25208/Y (NAND2X2MTR)                                  0.066      0.329 f
  U12899/Y (MXI2X4MTR)                                   0.086      0.415 r
  U12860/Y (INVX8MTR)                                    0.051      0.466 f
  U16071/Y (BUFX10MTR)                                   0.079      0.545 f
  U25673/Y (INVX4MTR)                                    0.049      0.594 r
  U25674/Y (NAND2X2MTR)                                  0.054      0.648 f
  U23638/Y (NAND4X4MTR)                                  0.076      0.724 r
  U23636/Y (BUFX4MTR)                                    0.098      0.822 r
  U19388/Y (NOR2BX4MTR)                                  0.048      0.870 f
  U25707/Y (NOR2X2MTR)                                   0.080      0.950 r
  U25710/Y (NAND3X2MTR)                                  0.087      1.037 f
  U13063/Y (NOR2X1MTR)                                   0.083      1.119 r
  U26345/Y (NAND4X2MTR)                                  0.081      1.200 f
  U26346/Y (AOI21X2MTR)                                  0.114      1.314 r
  U26532/Y (OAI21X2MTR)                                  0.078      1.392 f
  U26734/Y (NOR2X2MTR)                                   0.081      1.474 r
  U26744/Y (OAI21X2MTR)                                  0.073      1.546 f
  U12272/Y (AOI21X4MTR)                                  0.096      1.642 r
  U12265/Y (NOR2X1MTR)                                   0.050      1.692 f
  PIM_result_reg_414_/D (DFFRHQX4MTR)                    0.000      1.692 f
  data arrival time                                                 1.692

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_414_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.097      1.403
  data required time                                                1.403
  --------------------------------------------------------------------------
  data required time                                                1.403
  data arrival time                                                -1.692
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.289


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_116_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25206/Y (INVX2MTR)                                    0.033      0.184 f
  U25207/Y (NOR2X2MTR)                                   0.078      0.262 r
  U25208/Y (NAND2X2MTR)                                  0.066      0.329 f
  U12899/Y (MXI2X4MTR)                                   0.086      0.415 r
  U12860/Y (INVX8MTR)                                    0.051      0.466 f
  U12852/Y (INVX2MTR)                                    0.083      0.549 r
  U12825/Y (NAND2X1MTR)                                  0.076      0.625 f
  U25623/Y (NAND2X2MTR)                                  0.061      0.686 r
  U25624/Y (NOR2X4MTR)                                   0.044      0.730 f
  U25654/Y (INVX2MTR)                                    0.047      0.777 r
  U19346/Y (NOR2BX4MTR)                                  0.109      0.886 r
  U25656/Y (AOI21X2MTR)                                  0.061      0.947 f
  U21000/Y (OAI211X1MTR)                                 0.058      1.006 r
  U12362/Y (OAI21X1MTR)                                  0.079      1.085 f
  U21867/Y (AOI21X1MTR)                                  0.072      1.157 r
  U29774/Y (OAI211X2MTR)                                 0.080      1.237 f
  U21062/Y (AOI2BB1X1MTR)                                0.077      1.315 r
  U29775/Y (OAI211X2MTR)                                 0.071      1.386 f
  U21061/Y (AOI21X1MTR)                                  0.076      1.462 r
  U18822/Y (NAND4X2MTR)                                  0.130      1.592 f
  U18801/Y (CLKAND2X2MTR)                                0.103      1.695 f
  PIM_result_reg_116_/D (DFFRHQX4MTR)                    0.000      1.695 f
  data arrival time                                                 1.695

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_116_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.094      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.695
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.289


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_244_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25206/Y (INVX2MTR)                                    0.033      0.184 f
  U25207/Y (NOR2X2MTR)                                   0.078      0.262 r
  U25208/Y (NAND2X2MTR)                                  0.066      0.329 f
  U12899/Y (MXI2X4MTR)                                   0.086      0.415 r
  U12860/Y (INVX8MTR)                                    0.051      0.466 f
  U12852/Y (INVX2MTR)                                    0.083      0.549 r
  U12825/Y (NAND2X1MTR)                                  0.076      0.625 f
  U25623/Y (NAND2X2MTR)                                  0.061      0.686 r
  U25624/Y (NOR2X4MTR)                                   0.044      0.730 f
  U25654/Y (INVX2MTR)                                    0.047      0.777 r
  U19346/Y (NOR2BX4MTR)                                  0.109      0.886 r
  U25656/Y (AOI21X2MTR)                                  0.061      0.947 f
  U21000/Y (OAI211X1MTR)                                 0.058      1.006 r
  U12362/Y (OAI21X1MTR)                                  0.079      1.085 f
  U21867/Y (AOI21X1MTR)                                  0.072      1.157 r
  U29774/Y (OAI211X2MTR)                                 0.080      1.237 f
  U21062/Y (AOI2BB1X1MTR)                                0.077      1.315 r
  U29775/Y (OAI211X2MTR)                                 0.071      1.386 f
  U21061/Y (AOI21X1MTR)                                  0.076      1.462 r
  U18822/Y (NAND4X2MTR)                                  0.130      1.592 f
  U18802/Y (CLKAND2X2MTR)                                0.103      1.695 f
  PIM_result_reg_244_/D (DFFRHQX4MTR)                    0.000      1.695 f
  data arrival time                                                 1.695

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_244_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.094      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.695
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.289


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_372_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25206/Y (INVX2MTR)                                    0.033      0.184 f
  U25207/Y (NOR2X2MTR)                                   0.078      0.262 r
  U25208/Y (NAND2X2MTR)                                  0.066      0.329 f
  U12899/Y (MXI2X4MTR)                                   0.086      0.415 r
  U12860/Y (INVX8MTR)                                    0.051      0.466 f
  U12852/Y (INVX2MTR)                                    0.083      0.549 r
  U12825/Y (NAND2X1MTR)                                  0.076      0.625 f
  U25623/Y (NAND2X2MTR)                                  0.061      0.686 r
  U25624/Y (NOR2X4MTR)                                   0.044      0.730 f
  U25654/Y (INVX2MTR)                                    0.047      0.777 r
  U19346/Y (NOR2BX4MTR)                                  0.109      0.886 r
  U25656/Y (AOI21X2MTR)                                  0.061      0.947 f
  U21000/Y (OAI211X1MTR)                                 0.058      1.006 r
  U12362/Y (OAI21X1MTR)                                  0.079      1.085 f
  U21867/Y (AOI21X1MTR)                                  0.072      1.157 r
  U29774/Y (OAI211X2MTR)                                 0.080      1.237 f
  U21062/Y (AOI2BB1X1MTR)                                0.077      1.315 r
  U29775/Y (OAI211X2MTR)                                 0.071      1.386 f
  U21061/Y (AOI21X1MTR)                                  0.076      1.462 r
  U18822/Y (NAND4X2MTR)                                  0.130      1.592 f
  U18803/Y (CLKAND2X2MTR)                                0.103      1.695 f
  PIM_result_reg_372_/D (DFFRHQX4MTR)                    0.000      1.695 f
  data arrival time                                                 1.695

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_372_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.094      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.695
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.289


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_500_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25206/Y (INVX2MTR)                                    0.033      0.184 f
  U25207/Y (NOR2X2MTR)                                   0.078      0.262 r
  U25208/Y (NAND2X2MTR)                                  0.066      0.329 f
  U12899/Y (MXI2X4MTR)                                   0.086      0.415 r
  U12860/Y (INVX8MTR)                                    0.051      0.466 f
  U12852/Y (INVX2MTR)                                    0.083      0.549 r
  U12825/Y (NAND2X1MTR)                                  0.076      0.625 f
  U25623/Y (NAND2X2MTR)                                  0.061      0.686 r
  U25624/Y (NOR2X4MTR)                                   0.044      0.730 f
  U25654/Y (INVX2MTR)                                    0.047      0.777 r
  U19346/Y (NOR2BX4MTR)                                  0.109      0.886 r
  U25656/Y (AOI21X2MTR)                                  0.061      0.947 f
  U21000/Y (OAI211X1MTR)                                 0.058      1.006 r
  U12362/Y (OAI21X1MTR)                                  0.079      1.085 f
  U21867/Y (AOI21X1MTR)                                  0.072      1.157 r
  U29774/Y (OAI211X2MTR)                                 0.080      1.237 f
  U21062/Y (AOI2BB1X1MTR)                                0.077      1.315 r
  U29775/Y (OAI211X2MTR)                                 0.071      1.386 f
  U21061/Y (AOI21X1MTR)                                  0.076      1.462 r
  U18822/Y (NAND4X2MTR)                                  0.130      1.592 f
  U18804/Y (CLKAND2X2MTR)                                0.103      1.695 f
  PIM_result_reg_500_/D (DFFRHQX4MTR)                    0.000      1.695 f
  data arrival time                                                 1.695

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_500_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.094      1.406
  data required time                                                1.406
  --------------------------------------------------------------------------
  data required time                                                1.406
  data arrival time                                                -1.695
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.289


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U16163/Y (INVX8MTR)                                    0.069      0.316 r
  U11920/Y (BUFX8MTR)                                    0.077      0.392 r
  U16133/Y (NAND2X2MTR)                                  0.039      0.431 f
  U18528/Y (OAI2BB1X2MTR)                                0.038      0.469 r
  U20809/Y (NAND3BX4MTR)                                 0.072      0.541 r
  U20851/Y (OAI2BB1X4MTR)                                0.099      0.640 r
  U15943/Y (NAND2BX4MTR)                                 0.085      0.725 r
  U13366/Y (INVX4MTR)                                    0.034      0.759 f
  U15058/Y (NAND2X2MTR)                                  0.035      0.794 r
  U13234/Y (NAND2X2MTR)                                  0.060      0.854 f
  U15756/Y (NAND2X2MTR)                                  0.048      0.902 r
  U15736/Y (NAND2X2MTR)                                  0.050      0.953 f
  U11519/Y (INVX4MTR)                                    0.044      0.997 r
  U11517/Y (CLKNAND2X4MTR)                               0.068      1.065 f
  U20858/Y (AOI21X2MTR)                                  0.091      1.157 r
  U24000/Y (XOR2X1MTR)                                   0.079      1.236 r
  U19001/Y (OAI2BB1X2MTR)                                0.129      1.365 r
  U9212/Y (BUFX2MTR)                                     0.107      1.472 r
  U26328/Y (MXI2X2MTR)                                   0.089      1.560 f
  U26341/Y (OAI22X2MTR)                                  0.097      1.658 r
  U0_BANK_TOP/vACC_1_reg_4__3_/D (DFFRHQX2MTR)           0.000      1.658 r
  data arrival time                                                 1.658

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.658
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.288


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11141/Y (INVX10MTR)                                   0.039      0.468 f
  U13477/Y (NOR2X4MTR)                                   0.044      0.513 r
  U10928/Y (NAND3BX4MTR)                                 0.075      0.587 r
  U10071/Y (NOR2BX2MTR)                                  0.141      0.728 r
  U24745/Y (NOR2X2MTR)                                   0.065      0.794 f
  U24746/Y (NOR2X2MTR)                                   0.087      0.881 r
  U24747/Y (NAND2X2MTR)                                  0.068      0.949 f
  U13133/Y (NOR2X2MTR)                                   0.069      1.019 r
  U10695/Y (OAI2BB1X2MTR)                                0.109      1.127 r
  U19175/Y (CLKNAND2X4MTR)                               0.046      1.173 f
  U9439/Y (NAND3X6MTR)                                   0.054      1.228 r
  U9343/Y (CLKNAND2X4MTR)                                0.052      1.280 f
  U17558/Y (CLKNAND2X8MTR)                               0.047      1.327 r
  U27034/Y (NOR2BX4MTR)                                  0.096      1.422 r
  U15441/Y (INVX4MTR)                                    0.038      1.461 f
  U23575/Y (INVX2MTR)                                    0.053      1.514 r
  U29186/Y (NAND2X2MTR)                                  0.047      1.560 f
  U29187/Y (OAI211X2MTR)                                 0.045      1.606 r
  U0_BANK_TOP/vACC_3_reg_3__21_/D (DFFRQX4MTR)           0.000      1.606 r
  data arrival time                                                 1.606

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__21_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.606
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.288


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U16323/Y (OAI2B1X4MTR)                                 0.077      1.455 r
  U17413/Y (INVX4MTR)                                    0.052      1.507 f
  U23605/Y (INVX4MTR)                                    0.052      1.559 r
  U29079/Y (OAI222X2MTR)                                 0.099      1.658 f
  U0_BANK_TOP/vACC_1_reg_2__12_/D (DFFRHQX2MTR)          0.000      1.658 f
  data arrival time                                                 1.658

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.658
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.288


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U9279/Y (NAND2X1MTR)                                   0.075      1.412 f
  U16315/Y (CLKNAND2X4MTR)                               0.067      1.480 r
  U9174/Y (BUFX2MTR)                                     0.126      1.606 r
  U29426/Y (OAI21X2MTR)                                  0.066      1.672 f
  U0_BANK_TOP/vACC_1_reg_4__8_/D (DFFRHQX2MTR)           0.000      1.672 f
  data arrival time                                                 1.672

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.672
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U9279/Y (NAND2X1MTR)                                   0.075      1.412 f
  U16315/Y (CLKNAND2X4MTR)                               0.067      1.480 r
  U9174/Y (BUFX2MTR)                                     0.126      1.606 r
  U29452/Y (OAI21X2MTR)                                  0.066      1.672 f
  U0_BANK_TOP/vACC_1_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.672 f
  data arrival time                                                 1.672

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.672
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_312_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U17533/Y (NOR2X2MTR)                                   0.104      1.426 r
  U13021/Y (OR4X2MTR)                                    0.115      1.541 r
  U18839/Y (INVX2MTR)                                    0.038      1.578 f
  U23055/Y (NOR2X1MTR)                                   0.044      1.622 r
  PIM_result_reg_312_/D (DFFRQX2MTR)                     0.000      1.622 r
  data arrival time                                                 1.622

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_312_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.622
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_440_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U17533/Y (NOR2X2MTR)                                   0.104      1.426 r
  U13021/Y (OR4X2MTR)                                    0.115      1.541 r
  U18839/Y (INVX2MTR)                                    0.038      1.578 f
  U23054/Y (NOR2X1MTR)                                   0.044      1.622 r
  PIM_result_reg_440_/D (DFFRQX2MTR)                     0.000      1.622 r
  data arrival time                                                 1.622

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_440_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.622
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_184_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U17533/Y (NOR2X2MTR)                                   0.104      1.426 r
  U13021/Y (OR4X2MTR)                                    0.115      1.541 r
  U18839/Y (INVX2MTR)                                    0.038      1.578 f
  U23056/Y (NOR2X1MTR)                                   0.044      1.622 r
  PIM_result_reg_184_/D (DFFRQX2MTR)                     0.000      1.622 r
  data arrival time                                                 1.622

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_184_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.622
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U9279/Y (NAND2X1MTR)                                   0.075      1.412 f
  U16315/Y (CLKNAND2X4MTR)                               0.067      1.480 r
  U9174/Y (BUFX2MTR)                                     0.126      1.606 r
  U29412/Y (OAI21X2MTR)                                  0.066      1.672 f
  U0_BANK_TOP/vACC_1_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.672 f
  data arrival time                                                 1.672

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.672
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.287


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_148_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12758/Y (BUFX10MTR)                                   0.076      0.501 r
  U25671/Y (INVX4MTR)                                    0.041      0.543 f
  U25672/Y (NAND2X2MTR)                                  0.041      0.584 r
  U23638/Y (NAND4X4MTR)                                  0.115      0.699 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.790 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.865 f
  U17846/Y (NOR2X4MTR)                                   0.072      0.937 r
  U25689/Y (CLKNAND2X4MTR)                               0.059      0.996 f
  U25695/Y (NOR2X4MTR)                                   0.082      1.079 r
  U25885/Y (NAND3X2MTR)                                  0.116      1.195 f
  U19108/Y (INVX2MTR)                                    0.088      1.283 r
  U22334/Y (NAND2X1MTR)                                  0.072      1.355 f
  U15491/Y (OAI211X2MTR)                                 0.054      1.408 r
  U22473/Y (AOI21X1MTR)                                  0.054      1.462 f
  U20948/Y (NAND4X2MTR)                                  0.075      1.538 r
  U23141/Y (AND2X1MTR)                                   0.088      1.625 r
  PIM_result_reg_148_/D (DFFRQX2MTR)                     0.000      1.625 r
  data arrival time                                                 1.625

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_148_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.625
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.286


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12758/Y (BUFX10MTR)                                   0.076      0.501 r
  U25671/Y (INVX4MTR)                                    0.041      0.543 f
  U25672/Y (NAND2X2MTR)                                  0.041      0.584 r
  U23638/Y (NAND4X4MTR)                                  0.115      0.699 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.790 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.865 f
  U17846/Y (NOR2X4MTR)                                   0.072      0.937 r
  U25689/Y (CLKNAND2X4MTR)                               0.059      0.996 f
  U25695/Y (NOR2X4MTR)                                   0.082      1.079 r
  U25885/Y (NAND3X2MTR)                                  0.116      1.195 f
  U19108/Y (INVX2MTR)                                    0.088      1.283 r
  U22334/Y (NAND2X1MTR)                                  0.072      1.355 f
  U15491/Y (OAI211X2MTR)                                 0.054      1.408 r
  U22473/Y (AOI21X1MTR)                                  0.054      1.462 f
  U20948/Y (NAND4X2MTR)                                  0.075      1.538 r
  U23142/Y (AND2X1MTR)                                   0.088      1.625 r
  PIM_result_reg_20_/D (DFFRQX2MTR)                      0.000      1.625 r
  data arrival time                                                 1.625

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_20_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.625
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.286


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_276_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12758/Y (BUFX10MTR)                                   0.076      0.501 r
  U25671/Y (INVX4MTR)                                    0.041      0.543 f
  U25672/Y (NAND2X2MTR)                                  0.041      0.584 r
  U23638/Y (NAND4X4MTR)                                  0.115      0.699 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.790 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.865 f
  U17846/Y (NOR2X4MTR)                                   0.072      0.937 r
  U25689/Y (CLKNAND2X4MTR)                               0.059      0.996 f
  U25695/Y (NOR2X4MTR)                                   0.082      1.079 r
  U25885/Y (NAND3X2MTR)                                  0.116      1.195 f
  U19108/Y (INVX2MTR)                                    0.088      1.283 r
  U22334/Y (NAND2X1MTR)                                  0.072      1.355 f
  U15491/Y (OAI211X2MTR)                                 0.054      1.408 r
  U22473/Y (AOI21X1MTR)                                  0.054      1.462 f
  U20948/Y (NAND4X2MTR)                                  0.075      1.538 r
  U23140/Y (AND2X1MTR)                                   0.088      1.625 r
  PIM_result_reg_276_/D (DFFRQX2MTR)                     0.000      1.625 r
  data arrival time                                                 1.625

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_276_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.625
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.286


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_404_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12758/Y (BUFX10MTR)                                   0.076      0.501 r
  U25671/Y (INVX4MTR)                                    0.041      0.543 f
  U25672/Y (NAND2X2MTR)                                  0.041      0.584 r
  U23638/Y (NAND4X4MTR)                                  0.115      0.699 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.790 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.865 f
  U17846/Y (NOR2X4MTR)                                   0.072      0.937 r
  U25689/Y (CLKNAND2X4MTR)                               0.059      0.996 f
  U25695/Y (NOR2X4MTR)                                   0.082      1.079 r
  U25885/Y (NAND3X2MTR)                                  0.116      1.195 f
  U19108/Y (INVX2MTR)                                    0.088      1.283 r
  U22334/Y (NAND2X1MTR)                                  0.072      1.355 f
  U15491/Y (OAI211X2MTR)                                 0.054      1.408 r
  U22473/Y (AOI21X1MTR)                                  0.054      1.462 f
  U20948/Y (NAND4X2MTR)                                  0.075      1.538 r
  U23139/Y (AND2X1MTR)                                   0.088      1.625 r
  PIM_result_reg_404_/D (DFFRQX2MTR)                     0.000      1.625 r
  data arrival time                                                 1.625

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_404_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.625
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.286


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_315_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U26257/Y (NAND2X2MTR)                                  0.088      1.332 f
  U26258/Y (NAND4X2MTR)                                  0.084      1.416 r
  U17506/Y (NOR2X4MTR)                                   0.057      1.472 f
  U22450/Y (MXI2X2MTR)                                   0.070      1.542 r
  U18779/Y (AOI21X2MTR)                                  0.058      1.600 f
  U22562/Y (NOR2X1MTR)                                   0.066      1.666 r
  PIM_result_reg_315_/D (DFFRHQX4MTR)                    0.000      1.666 r
  data arrival time                                                 1.666

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_315_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.666
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.286


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11509/Y (NOR2X8MTR)                                   0.054      0.206 f
  U11907/Y (INVX2MTR)                                    0.052      0.259 r
  U11909/Y (INVX4MTR)                                    0.053      0.312 f
  U10605/Y (NAND2X2MTR)                                  0.050      0.362 r
  U16063/Y (NAND3X4MTR)                                  0.067      0.429 f
  U10534/Y (OAI21X4MTR)                                  0.076      0.505 r
  U11679/Y (CLKNAND2X4MTR)                               0.058      0.563 f
  U10863/Y (NOR2X8MTR)                                   0.058      0.621 r
  U10881/Y (CLKNAND2X8MTR)                               0.059      0.680 f
  U20375/Y (CLKNAND2X16MTR)                              0.065      0.745 r
  U11800/Y (CLKNAND2X8MTR)                               0.070      0.815 f
  U10007/Y (NAND2X2MTR)                                  0.077      0.892 r
  U11801/Y (XOR2X8MTR)                                   0.097      0.989 r
  U9718/Y (XNOR2X4MTR)                                   0.127      1.116 r
  U20492/Y (XNOR2X8MTR)                                  0.113      1.229 r
  U20344/Y (XNOR2X8MTR)                                  0.108      1.337 r
  U11068/Y (NOR2X8MTR)                                   0.045      1.382 f
  U10865/Y (NOR2X8MTR)                                   0.067      1.450 r
  U20411/Y (NOR2X8MTR)                                   0.036      1.485 f
  U20571/Y (XNOR2X1MTR)                                  0.095      1.581 f
  U22816/Y (NOR2X1MTR)                                   0.061      1.641 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX1MTR)
                                                         0.000      1.641 r
  data arrival time                                                 1.641

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.145      1.355
  data required time                                                1.355
  --------------------------------------------------------------------------
  data required time                                                1.355
  data arrival time                                                -1.641
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.286


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.449 r
  U9260/Y (CLKNAND2X4MTR)                                0.060      1.509 f
  U15479/Y (INVX4MTR)                                    0.065      1.574 r
  U28952/Y (NAND2X2MTR)                                  0.048      1.622 f
  U28953/Y (OAI21X2MTR)                                  0.037      1.659 r
  U0_BANK_TOP/vACC_1_reg_1__0_/D (DFFRHQX2MTR)           0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U23566/Y (INVX2MTR)                                    0.046      0.285 r
  U19951/Y (INVX4MTR)                                    0.041      0.326 f
  U11819/Y (INVX6MTR)                                    0.037      0.363 r
  U11615/Y (NOR2X4MTR)                                   0.023      0.386 f
  U11816/Y (AOI21X2MTR)                                  0.071      0.457 r
  U12205/Y (OAI21X4MTR)                                  0.061      0.519 f
  U11670/Y (OAI21X6MTR)                                  0.086      0.605 r
  U13937/Y (CLKNAND2X4MTR)                               0.069      0.673 f
  U15071/Y (CLKNAND2X4MTR)                               0.054      0.727 r
  U15055/Y (INVX2MTR)                                    0.036      0.764 f
  U14995/Y (NOR2X3MTR)                                   0.069      0.833 r
  U9789/Y (NAND2X2MTR)                                   0.084      0.917 f
  U10724/Y (OAI21X3MTR)                                  0.110      1.027 r
  U20787/Y (AOI21X2MTR)                                  0.064      1.091 f
  U9577/Y (NAND2X2MTR)                                   0.052      1.144 r
  U9507/Y (NAND3X4MTR)                                   0.085      1.228 f
  U9435/Y (INVX4MTR)                                     0.056      1.285 r
  U11720/Y (NOR2X8MTR)                                   0.032      1.317 f
  U17427/Y (BUFX4MTR)                                    0.090      1.406 f
  U16283/Y (NAND2BX4MTR)                                 0.102      1.508 f
  U18716/Y (OAI22X2MTR)                                  0.095      1.603 r
  U0_BANK_TOP/vACC_2_reg_6__15_/D (DFFRQX4MTR)           0.000      1.603 r
  data arrival time                                                 1.603

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.183      1.317
  data required time                                                1.317
  --------------------------------------------------------------------------
  data required time                                                1.317
  data arrival time                                                -1.603
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.449 r
  U9260/Y (CLKNAND2X4MTR)                                0.060      1.509 f
  U17525/Y (INVX4MTR)                                    0.065      1.574 r
  U28793/Y (NAND2X2MTR)                                  0.048      1.622 f
  U17462/Y (OAI21X2MTR)                                  0.037      1.659 r
  U0_BANK_TOP/vACC_1_reg_1__15_/D (DFFRHQX2MTR)          0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U9279/Y (NAND2X1MTR)                                   0.075      1.412 f
  U16315/Y (CLKNAND2X4MTR)                               0.067      1.480 r
  U9226/Y (BUFX3MTR)                                     0.104      1.584 r
  U13657/Y (OAI21X1MTR)                                  0.081      1.665 f
  U0_BANK_TOP/vACC_1_reg_4__21_/D (DFFRHQX2MTR)          0.000      1.665 f
  data arrival time                                                 1.665

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.665
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.166      0.166 r
  U20256/Y (INVX8MTR)                                    0.052      0.219 f
  U25012/Y (NAND2X2MTR)                                  0.086      0.305 r
  U21745/Y (OAI22X1MTR)                                  0.102      0.407 f
  U16076/Y (NOR3X2MTR)                                   0.143      0.550 r
  U20759/Y (OAI2BB1X4MTR)                                0.080      0.630 f
  U14599/Y (INVX3MTR)                                    0.051      0.680 r
  U13352/Y (NAND2X3MTR)                                  0.061      0.742 f
  U18043/Y (OAI21X2MTR)                                  0.091      0.833 r
  U18038/Y (INVX2MTR)                                    0.052      0.884 f
  U11627/Y (NAND2X6MTR)                                  0.046      0.930 r
  U11626/Y (CLKNAND2X4MTR)                               0.060      0.989 f
  U11864/Y (NAND2X6MTR)                                  0.051      1.041 r
  U14865/Y (AOI21X2MTR)                                  0.053      1.094 f
  U15525/Y (NAND2X2MTR)                                  0.048      1.142 r
  U16428/Y (NAND3X4MTR)                                  0.072      1.214 f
  U13695/Y (INVX2MTR)                                    0.063      1.277 r
  U16381/Y (NOR2X6MTR)                                   0.041      1.318 f
  U9246/Y (BUFX4MTR)                                     0.094      1.412 f
  U26531/Y (NAND2BX4MTR)                                 0.105      1.517 f
  U12230/Y (OAI22X1MTR)                                  0.088      1.605 r
  U0_BANK_TOP/vACC_3_reg_2__15_/D (DFFRQX4MTR)           0.000      1.605 r
  data arrival time                                                 1.605

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.181      1.319
  data required time                                                1.319
  --------------------------------------------------------------------------
  data required time                                                1.319
  data arrival time                                                -1.605
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.449 r
  U9260/Y (CLKNAND2X4MTR)                                0.060      1.509 f
  U15479/Y (INVX4MTR)                                    0.065      1.574 r
  U28891/Y (NAND2X2MTR)                                  0.048      1.622 f
  U28892/Y (OAI21X2MTR)                                  0.037      1.659 r
  U0_BANK_TOP/vACC_1_reg_1__7_/D (DFFRHQX2MTR)           0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.449 r
  U9260/Y (CLKNAND2X4MTR)                                0.060      1.509 f
  U15479/Y (INVX4MTR)                                    0.065      1.574 r
  U28900/Y (NAND2X2MTR)                                  0.048      1.622 f
  U28901/Y (OAI21X2MTR)                                  0.037      1.659 r
  U0_BANK_TOP/vACC_1_reg_1__6_/D (DFFRHQX2MTR)           0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.449 r
  U9260/Y (CLKNAND2X4MTR)                                0.060      1.509 f
  U17525/Y (INVX4MTR)                                    0.065      1.574 r
  U28908/Y (NAND2X2MTR)                                  0.048      1.622 f
  U28909/Y (OAI21X2MTR)                                  0.037      1.659 r
  U0_BANK_TOP/vACC_1_reg_1__5_/D (DFFRHQX2MTR)           0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.449 r
  U9260/Y (CLKNAND2X4MTR)                                0.060      1.509 f
  U17525/Y (INVX4MTR)                                    0.065      1.574 r
  U28917/Y (NAND2X2MTR)                                  0.048      1.622 f
  U28918/Y (OAI21X2MTR)                                  0.037      1.659 r
  U0_BANK_TOP/vACC_1_reg_1__4_/D (DFFRHQX2MTR)           0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.449 r
  U9260/Y (CLKNAND2X4MTR)                                0.060      1.509 f
  U15479/Y (INVX4MTR)                                    0.065      1.574 r
  U28926/Y (NAND2X2MTR)                                  0.048      1.622 f
  U28927/Y (OAI21X2MTR)                                  0.037      1.659 r
  U0_BANK_TOP/vACC_1_reg_1__3_/D (DFFRHQX2MTR)           0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.449 r
  U9260/Y (CLKNAND2X4MTR)                                0.060      1.509 f
  U17525/Y (INVX4MTR)                                    0.065      1.574 r
  U28943/Y (NAND2X2MTR)                                  0.048      1.622 f
  U28944/Y (OAI21X2MTR)                                  0.037      1.659 r
  U0_BANK_TOP/vACC_1_reg_1__1_/D (DFFRHQX2MTR)           0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20841/Y (NAND2BX4MTR)                                 0.090      1.449 r
  U9260/Y (CLKNAND2X4MTR)                                0.060      1.509 f
  U17525/Y (INVX4MTR)                                    0.065      1.574 r
  U28934/Y (NAND2X2MTR)                                  0.048      1.622 f
  U28935/Y (OAI21X2MTR)                                  0.037      1.659 r
  U0_BANK_TOP/vACC_1_reg_1__2_/D (DFFRHQX2MTR)           0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_1__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.285


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U9279/Y (NAND2X1MTR)                                   0.075      1.412 f
  U16315/Y (CLKNAND2X4MTR)                               0.067      1.480 r
  U9174/Y (BUFX2MTR)                                     0.126      1.606 r
  U26342/Y (OAI22X2MTR)                                  0.062      1.668 f
  U0_BANK_TOP/vACC_1_reg_4__4_/D (DFFRHQX2MTR)           0.000      1.668 f
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U9279/Y (NAND2X1MTR)                                   0.075      1.412 f
  U16315/Y (CLKNAND2X4MTR)                               0.067      1.480 r
  U9174/Y (BUFX2MTR)                                     0.126      1.606 r
  U26340/Y (OAI22X2MTR)                                  0.062      1.668 f
  U0_BANK_TOP/vACC_1_reg_4__1_/D (DFFRHQX2MTR)           0.000      1.668 f
  data arrival time                                                 1.668

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.668
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U15388/Y (INVX2MTR)                                    0.059      1.457 r
  U11917/Y (NAND2X6MTR)                                  0.051      1.509 f
  U11916/Y (INVX8MTR)                                    0.045      1.553 r
  U12226/Y (AOI22X1MTR)                                  0.055      1.609 f
  U13650/Y (OAI21X1MTR)                                  0.051      1.660 r
  U0_BANK_TOP/vACC_2_reg_4__21_/D (DFFRHQX2MTR)          0.000      1.660 r
  data arrival time                                                 1.660

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_4__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.660
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U12314/Y (CLKNAND2X4MTR)                               0.073      1.315 r
  U17529/Y (INVX4MTR)                                    0.043      1.358 f
  U14246/Y (INVX6MTR)                                    0.047      1.405 r
  U17452/Y (NAND2X2MTR)                                  0.060      1.465 f
  U13669/Y (INVX4MTR)                                    0.054      1.518 r
  U22774/Y (AOI22X1MTR)                                  0.087      1.605 f
  U29740/Y (OAI21X2MTR)                                  0.054      1.659 r
  U0_BANK_TOP/vACC_2_reg_7__10_/D (DFFRHQX2MTR)          0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U12314/Y (CLKNAND2X4MTR)                               0.073      1.315 r
  U17529/Y (INVX4MTR)                                    0.043      1.358 f
  U14246/Y (INVX6MTR)                                    0.047      1.405 r
  U17452/Y (NAND2X2MTR)                                  0.060      1.465 f
  U13669/Y (INVX4MTR)                                    0.054      1.518 r
  U22773/Y (AOI22X1MTR)                                  0.087      1.605 f
  U29729/Y (OAI21X2MTR)                                  0.054      1.659 r
  U0_BANK_TOP/vACC_2_reg_7__12_/D (DFFRHQX2MTR)          0.000      1.659 r
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.284


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.479 r
  U19014/Y (BUFX6MTR)                                    0.090      1.568 r
  U28979/Y (NAND2X2MTR)                                  0.043      1.611 f
  U28980/Y (OAI211X2MTR)                                 0.042      1.653 r
  U0_BANK_TOP/vACC_2_reg_1__14_/D (DFFRHQX2MTR)          0.000      1.653 r
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.479 r
  U19014/Y (BUFX6MTR)                                    0.090      1.568 r
  U28878/Y (NAND2X2MTR)                                  0.043      1.611 f
  U28879/Y (OAI211X2MTR)                                 0.042      1.653 r
  U0_BANK_TOP/vACC_2_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.653 r
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.479 r
  U17580/Y (BUFX6MTR)                                    0.090      1.568 r
  U28865/Y (NAND2X2MTR)                                  0.043      1.611 f
  U28866/Y (OAI211X2MTR)                                 0.042      1.653 r
  U0_BANK_TOP/vACC_2_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.653 r
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.479 r
  U19014/Y (BUFX6MTR)                                    0.090      1.568 r
  U28852/Y (NAND2X2MTR)                                  0.043      1.611 f
  U28853/Y (OAI211X2MTR)                                 0.042      1.653 r
  U0_BANK_TOP/vACC_2_reg_1__11_/D (DFFRHQX2MTR)          0.000      1.653 r
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U12314/Y (CLKNAND2X4MTR)                               0.084      1.308 f
  U17529/Y (INVX4MTR)                                    0.059      1.367 r
  U12294/Y (INVX2MTR)                                    0.062      1.429 f
  U20936/Y (MXI2X2MTR)                                   0.098      1.527 f
  U22505/Y (OAI22X1MTR)                                  0.080      1.607 r
  U0_BANK_TOP/vACC_2_reg_7__4_/D (DFFRQX2MTR)            0.000      1.607 r
  data arrival time                                                 1.607

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__4_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.607
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.479 r
  U17580/Y (BUFX6MTR)                                    0.090      1.568 r
  U28804/Y (NAND2X2MTR)                                  0.043      1.611 f
  U28805/Y (OAI211X2MTR)                                 0.043      1.654 r
  U0_BANK_TOP/vACC_2_reg_1__21_/D (DFFRHQX2MTR)          0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.283


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20846/Y (OAI2B1X8MTR)                                 0.077      1.467 r
  U11944/Y (INVX8MTR)                                    0.041      1.508 f
  U9231/Y (INVX4MTR)                                     0.044      1.552 r
  U29635/Y (OAI222X2MTR)                                 0.102      1.654 f
  U0_BANK_TOP/vACC_0_reg_6__8_/D (DFFRHQX2MTR)           0.000      1.654 f
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.282


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U16323/Y (OAI2B1X4MTR)                                 0.077      1.455 r
  U17413/Y (INVX4MTR)                                    0.052      1.507 f
  U15361/Y (INVX4MTR)                                    0.049      1.556 r
  U29085/Y (OAI222X2MTR)                                 0.097      1.653 f
  U0_BANK_TOP/vACC_1_reg_2__11_/D (DFFRHQX2MTR)          0.000      1.653 f
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.282


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.389 f
  U9280/Y (OAI2B1X4MTR)                                  0.124      1.512 r
  U23600/Y (INVX4MTR)                                    0.047      1.559 f
  U17428/Y (INVX4MTR)                                    0.055      1.614 r
  U17415/Y (OAI21X2MTR)                                  0.052      1.666 f
  U0_BANK_TOP/vACC_2_reg_7__9_/D (DFFRHQX2MTR)           0.000      1.666 f
  data arrival time                                                 1.666

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.666
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.282


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_299_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U15209/Y (BUFX8MTR)                                    0.069      0.477 r
  U25347/Y (INVX4MTR)                                    0.042      0.519 f
  U25348/Y (NAND2X2MTR)                                  0.045      0.563 r
  U15866/Y (NAND4X4MTR)                                  0.106      0.669 f
  U15032/Y (NOR2X4MTR)                                   0.101      0.770 r
  U13846/Y (AND3X4MTR)                                   0.119      0.888 r
  U13147/Y (NAND2X6MTR)                                  0.053      0.941 f
  U13123/Y (NOR2X8MTR)                                   0.061      1.002 r
  U13088/Y (CLKNAND2X4MTR)                               0.051      1.053 f
  U13736/Y (NOR2X4MTR)                                   0.082      1.136 r
  U16546/Y (CLKNAND2X4MTR)                               0.061      1.197 f
  U14870/Y (NOR2X4MTR)                                   0.067      1.264 r
  U14854/Y (NAND3X2MTR)                                  0.081      1.345 f
  U14275/Y (NAND2X2MTR)                                  0.063      1.408 r
  U17546/Y (NOR2X4MTR)                                   0.044      1.452 f
  U14814/Y (AOI2BB1X4MTR)                                0.117      1.569 f
  U23081/Y (NOR2X1MTR)                                   0.048      1.617 r
  PIM_result_reg_299_/D (DFFRQX2MTR)                     0.000      1.617 r
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_299_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.282


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U14209/Y (OR2X4MTR)                                    0.096      1.495 f
  U23572/Y (INVX4MTR)                                    0.051      1.546 r
  U12242/Y (AOI22X1MTR)                                  0.060      1.606 f
  U13653/Y (OAI21X1MTR)                                  0.051      1.657 r
  U0_BANK_TOP/vACC_3_reg_4__21_/D (DFFRHQX2MTR)          0.000      1.657 r
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_4__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.282


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_427_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U15209/Y (BUFX8MTR)                                    0.069      0.477 r
  U25347/Y (INVX4MTR)                                    0.042      0.519 f
  U25348/Y (NAND2X2MTR)                                  0.045      0.563 r
  U15866/Y (NAND4X4MTR)                                  0.106      0.669 f
  U15032/Y (NOR2X4MTR)                                   0.101      0.770 r
  U13846/Y (AND3X4MTR)                                   0.119      0.888 r
  U13147/Y (NAND2X6MTR)                                  0.053      0.941 f
  U13123/Y (NOR2X8MTR)                                   0.061      1.002 r
  U13088/Y (CLKNAND2X4MTR)                               0.051      1.053 f
  U13736/Y (NOR2X4MTR)                                   0.082      1.136 r
  U16546/Y (CLKNAND2X4MTR)                               0.061      1.197 f
  U14870/Y (NOR2X4MTR)                                   0.067      1.264 r
  U14854/Y (NAND3X2MTR)                                  0.081      1.345 f
  U14275/Y (NAND2X2MTR)                                  0.063      1.408 r
  U17546/Y (NOR2X4MTR)                                   0.044      1.452 f
  U14814/Y (AOI2BB1X4MTR)                                0.117      1.569 f
  U23080/Y (NOR2X1MTR)                                   0.048      1.617 r
  PIM_result_reg_427_/D (DFFRQX2MTR)                     0.000      1.617 r
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_427_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.282


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_171_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U15209/Y (BUFX8MTR)                                    0.069      0.477 r
  U25347/Y (INVX4MTR)                                    0.042      0.519 f
  U25348/Y (NAND2X2MTR)                                  0.045      0.563 r
  U15866/Y (NAND4X4MTR)                                  0.106      0.669 f
  U15032/Y (NOR2X4MTR)                                   0.101      0.770 r
  U13846/Y (AND3X4MTR)                                   0.119      0.888 r
  U13147/Y (NAND2X6MTR)                                  0.053      0.941 f
  U13123/Y (NOR2X8MTR)                                   0.061      1.002 r
  U13088/Y (CLKNAND2X4MTR)                               0.051      1.053 f
  U13736/Y (NOR2X4MTR)                                   0.082      1.136 r
  U16546/Y (CLKNAND2X4MTR)                               0.061      1.197 f
  U14870/Y (NOR2X4MTR)                                   0.067      1.264 r
  U14854/Y (NAND3X2MTR)                                  0.081      1.345 f
  U14275/Y (NAND2X2MTR)                                  0.063      1.408 r
  U17546/Y (NOR2X4MTR)                                   0.044      1.452 f
  U14814/Y (AOI2BB1X4MTR)                                0.117      1.569 f
  U23082/Y (NOR2X1MTR)                                   0.048      1.617 r
  PIM_result_reg_171_/D (DFFRQX2MTR)                     0.000      1.617 r
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_171_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.282


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_43_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U15209/Y (BUFX8MTR)                                    0.069      0.477 r
  U25347/Y (INVX4MTR)                                    0.042      0.519 f
  U25348/Y (NAND2X2MTR)                                  0.045      0.563 r
  U15866/Y (NAND4X4MTR)                                  0.106      0.669 f
  U15032/Y (NOR2X4MTR)                                   0.101      0.770 r
  U13846/Y (AND3X4MTR)                                   0.119      0.888 r
  U13147/Y (NAND2X6MTR)                                  0.053      0.941 f
  U13123/Y (NOR2X8MTR)                                   0.061      1.002 r
  U13088/Y (CLKNAND2X4MTR)                               0.051      1.053 f
  U13736/Y (NOR2X4MTR)                                   0.082      1.136 r
  U16546/Y (CLKNAND2X4MTR)                               0.061      1.197 f
  U14870/Y (NOR2X4MTR)                                   0.067      1.264 r
  U14854/Y (NAND3X2MTR)                                  0.081      1.345 f
  U14275/Y (NAND2X2MTR)                                  0.063      1.408 r
  U17546/Y (NOR2X4MTR)                                   0.044      1.452 f
  U14814/Y (AOI2BB1X4MTR)                                0.117      1.569 f
  U23083/Y (NOR2X1MTR)                                   0.048      1.617 r
  PIM_result_reg_43_/D (DFFRQX2MTR)                      0.000      1.617 r
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_43_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.282


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19030/Y (CLKNAND2X4MTR)                               0.060      1.298 r
  U13031/Y (CLKNAND2X8MTR)                               0.052      1.351 f
  U14252/Y (CLKNAND2X16MTR)                              0.058      1.408 r
  U17492/Y (OR2X4MTR)                                    0.090      1.498 r
  U13012/Y (INVX4MTR)                                    0.035      1.533 f
  U13003/Y (AOI22X1MTR)                                  0.055      1.588 r
  U22763/Y (OAI21X1MTR)                                  0.074      1.662 f
  U0_BANK_TOP/vACC_0_reg_0__21_/D (DFFRHQX2MTR)          0.000      1.662 f
  data arrival time                                                 1.662

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.662
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.282


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.389 f
  U9280/Y (OAI2B1X4MTR)                                  0.124      1.512 r
  U23600/Y (INVX4MTR)                                    0.047      1.559 f
  U17428/Y (INVX4MTR)                                    0.055      1.614 r
  U17414/Y (OAI21X2MTR)                                  0.052      1.666 f
  U0_BANK_TOP/vACC_2_reg_7__14_/D (DFFRHQX2MTR)          0.000      1.666 f
  data arrival time                                                 1.666

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.666
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.281


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.389 f
  U9280/Y (OAI2B1X4MTR)                                  0.124      1.512 r
  U23600/Y (INVX4MTR)                                    0.047      1.559 f
  U17428/Y (INVX4MTR)                                    0.055      1.614 r
  U18750/Y (OAI21X2MTR)                                  0.052      1.666 f
  U0_BANK_TOP/vACC_2_reg_7__8_/D (DFFRHQX2MTR)           0.000      1.666 f
  data arrival time                                                 1.666

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.666
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.281


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_56_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U17533/Y (NOR2X2MTR)                                   0.104      1.426 r
  U13021/Y (OR4X2MTR)                                    0.115      1.541 r
  U14233/Y (AND2X1MTR)                                   0.079      1.620 r
  PIM_result_reg_56_/D (DFFRQX2MTR)                      0.000      1.620 r
  data arrival time                                                 1.620

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_56_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.620
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.281


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.389 f
  U23378/Y (OR2X4MTR)                                    0.094      1.483 f
  U23574/Y (INVX4MTR)                                    0.051      1.534 r
  U20927/Y (AOI22X1MTR)                                  0.065      1.599 f
  U16286/Y (OAI21X2MTR)                                  0.054      1.653 r
  U0_BANK_TOP/vACC_0_reg_7__13_/D (DFFRHQX2MTR)          0.000      1.653 r
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.280


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19030/Y (CLKNAND2X4MTR)                               0.060      1.298 r
  U13031/Y (CLKNAND2X8MTR)                               0.052      1.351 f
  U14252/Y (CLKNAND2X16MTR)                              0.058      1.408 r
  U15439/Y (OR2X4MTR)                                    0.090      1.498 r
  U9218/Y (INVX4MTR)                                     0.034      1.532 f
  U12998/Y (AOI22X1MTR)                                  0.054      1.586 r
  U14195/Y (OAI21X1MTR)                                  0.074      1.660 f
  U0_BANK_TOP/vACC_2_reg_0__21_/D (DFFRHQX2MTR)          0.000      1.660 f
  data arrival time                                                 1.660

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.660
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.280


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20849/Y (OAI2B1X8MTR)                                 0.096      1.486 r
  U17391/Y (INVX4MTR)                                    0.047      1.534 f
  U23580/Y (INVX4MTR)                                    0.061      1.595 r
  U26424/Y (OAI22X2MTR)                                  0.066      1.661 f
  U0_BANK_TOP/vACC_1_reg_6__4_/D (DFFRHQX2MTR)           0.000      1.661 f
  data arrival time                                                 1.661

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.661
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.280


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19030/Y (CLKNAND2X4MTR)                               0.060      1.298 r
  U13031/Y (CLKNAND2X8MTR)                               0.052      1.351 f
  U14252/Y (CLKNAND2X16MTR)                              0.058      1.408 r
  U15450/Y (INVX2MTR)                                    0.038      1.447 f
  U16346/Y (CLKNAND2X4MTR)                               0.038      1.485 r
  U16313/Y (INVX2MTR)                                    0.043      1.527 f
  U12991/Y (AOI22X1MTR)                                  0.058      1.586 r
  U14178/Y (OAI21X1MTR)                                  0.074      1.660 f
  U0_BANK_TOP/vACC_3_reg_0__21_/D (DFFRHQX2MTR)          0.000      1.660 f
  data arrival time                                                 1.660

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.660
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.279


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20849/Y (OAI2B1X8MTR)                                 0.096      1.486 r
  U17391/Y (INVX4MTR)                                    0.047      1.534 f
  U23580/Y (INVX4MTR)                                    0.061      1.595 r
  U26426/Y (OAI22X2MTR)                                  0.066      1.661 f
  U0_BANK_TOP/vACC_1_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.661 f
  data arrival time                                                 1.661

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.661
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.279


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11136/Y (CLKNAND2X8MTR)                               0.026      0.348 r
  U16086/Y (NAND3X4MTR)                                  0.049      0.397 f
  U16051/Y (AOI21X4MTR)                                  0.084      0.481 r
  U20260/Y (OAI211X8MTR)                                 0.084      0.565 f
  U11290/Y (NOR2X8MTR)                                   0.059      0.624 r
  U12135/Y (CLKNAND2X8MTR)                               0.053      0.677 f
  U20261/Y (CLKNAND2X16MTR)                              0.066      0.743 r
  U11126/Y (CLKNAND2X16MTR)                              0.052      0.794 f
  U9932/Y (INVX4MTR)                                     0.047      0.841 r
  U23847/Y (NOR2X8MTR)                                   0.034      0.875 f
  U12079/Y (NOR2X8MTR)                                   0.049      0.924 r
  U11479/Y (CLKNAND2X4MTR)                               0.042      0.966 f
  U22213/Y (CLKNAND2X4MTR)                               0.039      1.006 r
  U11630/Y (XOR2X8MTR)                                   0.075      1.081 r
  U11125/Y (OAI22X8MTR)                                  0.072      1.153 f
  U11124/Y (OAI21X8MTR)                                  0.079      1.233 r
  U20400/Y (CLKNAND2X4MTR)                               0.053      1.286 f
  U20301/Y (AOI22X4MTR)                                  0.098      1.384 r
  U20299/Y (AOI2BB1X8MTR)                                0.120      1.504 r
  U23972/Y (XNOR2X1MTR)                                  0.124      1.627 r
  U14786/Y (NOR2X2MTR)                                   0.047      1.674 f
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX8MTR)
                                                         0.000      1.674 f
  data arrival time                                                 1.674

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.105      1.395
  data required time                                                1.395
  --------------------------------------------------------------------------
  data required time                                                1.395
  data arrival time                                                -1.674
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.279


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20848/Y (OAI2B1X4MTR)                                 0.078      1.468 r
  U17389/Y (INVX4MTR)                                    0.050      1.518 f
  U14170/Y (INVX3MTR)                                    0.052      1.570 r
  U29659/Y (OAI222X2MTR)                                 0.084      1.654 f
  U0_BANK_TOP/vACC_2_reg_6__21_/D (DFFRHQX2MTR)          0.000      1.654 f
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.279


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19093/Y (CLKNAND2X4MTR)                               0.051      1.289 r
  U19011/Y (INVX3MTR)                                    0.043      1.332 f
  U26637/Y (INVX4MTR)                                    0.057      1.390 r
  U26715/Y (NAND2X2MTR)                                  0.067      1.456 f
  U13014/Y (INVX4MTR)                                    0.058      1.514 r
  U22734/Y (AOI22X1MTR)                                  0.088      1.603 f
  U28696/Y (OAI21X2MTR)                                  0.051      1.654 r
  U0_BANK_TOP/vACC_1_reg_0__14_/D (DFFRHQX2MTR)          0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.279


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U17595/Y (NAND2BX4MTR)                                 0.094      1.453 r
  U14268/Y (NAND2X6MTR)                                  0.047      1.500 f
  U16413/Y (INVX4MTR)                                    0.058      1.559 r
  U17482/Y (NAND2X2MTR)                                  0.046      1.605 f
  U28863/Y (OAI211X2MTR)                                 0.043      1.649 r
  U0_BANK_TOP/vACC_3_reg_1__10_/D (DFFRHQX2MTR)          0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.279


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U17595/Y (NAND2BX4MTR)                                 0.094      1.453 r
  U14268/Y (NAND2X6MTR)                                  0.047      1.500 f
  U16413/Y (INVX4MTR)                                    0.058      1.559 r
  U17486/Y (NAND2X2MTR)                                  0.046      1.605 f
  U28839/Y (OAI211X2MTR)                                 0.043      1.649 r
  U0_BANK_TOP/vACC_3_reg_1__12_/D (DFFRHQX2MTR)          0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.279


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_94_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.278 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.354 f
  U26504/Y (NAND4X4MTR)                                  0.081      1.435 r
  U26712/Y (NOR2X2MTR)                                   0.047      1.482 f
  U17550/Y (OAI22X2MTR)                                  0.061      1.543 r
  U22420/Y (NOR2X2MTR)                                   0.060      1.604 f
  U22513/Y (NOR2X1MTR)                                   0.056      1.660 r
  PIM_result_reg_94_/D (DFFRHQX4MTR)                     0.000      1.660 r
  data arrival time                                                 1.660

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_94_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.660
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.278


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_222_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.278 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.354 f
  U26504/Y (NAND4X4MTR)                                  0.081      1.435 r
  U26712/Y (NOR2X2MTR)                                   0.047      1.482 f
  U17550/Y (OAI22X2MTR)                                  0.061      1.543 r
  U22420/Y (NOR2X2MTR)                                   0.060      1.604 f
  U22512/Y (NOR2X1MTR)                                   0.056      1.660 r
  PIM_result_reg_222_/D (DFFRHQX4MTR)                    0.000      1.660 r
  data arrival time                                                 1.660

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_222_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.660
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.278


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_478_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.278 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.354 f
  U26504/Y (NAND4X4MTR)                                  0.081      1.435 r
  U26712/Y (NOR2X2MTR)                                   0.047      1.482 f
  U17550/Y (OAI22X2MTR)                                  0.061      1.543 r
  U22420/Y (NOR2X2MTR)                                   0.060      1.604 f
  U22511/Y (NOR2X1MTR)                                   0.056      1.660 r
  PIM_result_reg_478_/D (DFFRHQX4MTR)                    0.000      1.660 r
  data arrival time                                                 1.660

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_478_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.660
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.278


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U17595/Y (NAND2BX4MTR)                                 0.094      1.453 r
  U14268/Y (NAND2X6MTR)                                  0.047      1.500 f
  U15470/Y (INVX4MTR)                                    0.058      1.559 r
  U20678/Y (NAND2X2MTR)                                  0.046      1.605 f
  U28850/Y (OAI211X2MTR)                                 0.043      1.648 r
  U0_BANK_TOP/vACC_3_reg_1__11_/D (DFFRHQX2MTR)          0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.278


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U23566/Y (INVX2MTR)                                    0.046      0.285 r
  U19951/Y (INVX4MTR)                                    0.041      0.326 f
  U11819/Y (INVX6MTR)                                    0.037      0.363 r
  U11615/Y (NOR2X4MTR)                                   0.023      0.386 f
  U11816/Y (AOI21X2MTR)                                  0.071      0.457 r
  U12205/Y (OAI21X4MTR)                                  0.061      0.519 f
  U11670/Y (OAI21X6MTR)                                  0.086      0.605 r
  U13937/Y (CLKNAND2X4MTR)                               0.069      0.673 f
  U15071/Y (CLKNAND2X4MTR)                               0.054      0.727 r
  U15055/Y (INVX2MTR)                                    0.036      0.764 f
  U14995/Y (NOR2X3MTR)                                   0.069      0.833 r
  U9789/Y (NAND2X2MTR)                                   0.084      0.917 f
  U10724/Y (OAI21X3MTR)                                  0.110      1.027 r
  U20787/Y (AOI21X2MTR)                                  0.064      1.091 f
  U9577/Y (NAND2X2MTR)                                   0.052      1.144 r
  U9507/Y (NAND3X4MTR)                                   0.085      1.228 f
  U9435/Y (INVX4MTR)                                     0.056      1.285 r
  U11720/Y (NOR2X8MTR)                                   0.032      1.317 f
  U17431/Y (BUFX4MTR)                                    0.092      1.408 f
  U16275/Y (NAND2BX4MTR)                                 0.102      1.510 f
  U22721/Y (OAI22X1MTR)                                  0.087      1.597 r
  U0_BANK_TOP/vACC_1_reg_6__15_/D (DFFRQX4MTR)           0.000      1.597 r
  data arrival time                                                 1.597

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.181      1.319
  data required time                                                1.319
  --------------------------------------------------------------------------
  data required time                                                1.319
  data arrival time                                                -1.597
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.278


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U15462/Y (CLKNAND2X4MTR)                               0.055      1.297 f
  U15435/Y (INVX4MTR)                                    0.053      1.349 r
  U26295/Y (INVX4MTR)                                    0.048      1.397 f
  U29425/Y (NAND2BX2MTR)                                 0.060      1.457 r
  U14193/Y (AOI22X1MTR)                                  0.096      1.553 f
  U17399/Y (OAI21X2MTR)                                  0.049      1.602 r
  U0_BANK_TOP/vACC_0_reg_4__8_/D (DFFRQX4MTR)            0.000      1.602 r
  data arrival time                                                 1.602

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.602
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.278


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U17595/Y (NAND2BX4MTR)                                 0.094      1.453 r
  U14268/Y (NAND2X6MTR)                                  0.047      1.500 f
  U15470/Y (INVX4MTR)                                    0.058      1.559 r
  U17481/Y (NAND2X2MTR)                                  0.046      1.605 f
  U28885/Y (OAI211X2MTR)                                 0.043      1.648 r
  U0_BANK_TOP/vACC_3_reg_1__8_/D (DFFRHQX2MTR)           0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.277


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U26515/Y (OAI2B1X8MTR)                                 0.096      1.473 r
  U18757/Y (BUFX6MTR)                                    0.095      1.568 r
  U29138/Y (OAI222X2MTR)                                 0.082      1.651 f
  U0_BANK_TOP/vACC_2_reg_2__21_/D (DFFRHQX2MTR)          0.000      1.651 f
  data arrival time                                                 1.651

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.651
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.277


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.166      0.166 r
  U20256/Y (INVX8MTR)                                    0.052      0.219 f
  U25012/Y (NAND2X2MTR)                                  0.086      0.305 r
  U21745/Y (OAI22X1MTR)                                  0.102      0.407 f
  U16076/Y (NOR3X2MTR)                                   0.143      0.550 r
  U20759/Y (OAI2BB1X4MTR)                                0.080      0.630 f
  U14599/Y (INVX3MTR)                                    0.051      0.680 r
  U13352/Y (NAND2X3MTR)                                  0.061      0.742 f
  U18043/Y (OAI21X2MTR)                                  0.091      0.833 r
  U18038/Y (INVX2MTR)                                    0.052      0.884 f
  U11627/Y (NAND2X6MTR)                                  0.046      0.930 r
  U11626/Y (CLKNAND2X4MTR)                               0.060      0.989 f
  U11864/Y (NAND2X6MTR)                                  0.051      1.041 r
  U14865/Y (AOI21X2MTR)                                  0.053      1.094 f
  U15525/Y (NAND2X2MTR)                                  0.048      1.142 r
  U16428/Y (NAND3X4MTR)                                  0.072      1.214 f
  U13695/Y (INVX2MTR)                                    0.063      1.277 r
  U16381/Y (NOR2X6MTR)                                   0.041      1.318 f
  U17449/Y (BUFX4MTR)                                    0.092      1.411 f
  U26603/Y (NAND2BX4MTR)                                 0.105      1.515 f
  U29080/Y (OAI222X2MTR)                                 0.119      1.635 r
  U0_BANK_TOP/vACC_2_reg_2__12_/D (DFFRHQX2MTR)          0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.276


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U9279/Y (NAND2X1MTR)                                   0.075      1.412 f
  U16315/Y (CLKNAND2X4MTR)                               0.067      1.480 r
  U9226/Y (BUFX3MTR)                                     0.104      1.584 r
  U14179/Y (OAI22X1MTR)                                  0.071      1.656 f
  U0_BANK_TOP/vACC_1_reg_4__15_/D (DFFRHQX2MTR)          0.000      1.656 f
  data arrival time                                                 1.656

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.656
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.276


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20862/Y (OAI2B1X8MTR)                                 0.093      1.491 r
  U9223/Y (BUFX4MTR)                                     0.107      1.598 r
  U17387/Y (OAI21X2MTR)                                  0.054      1.653 f
  U0_BANK_TOP/vACC_0_reg_4__11_/D (DFFRHQX1MTR)          0.000      1.653 f
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__11_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.276


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U9295/Y (OAI2B1X4MTR)                                  0.118      1.495 r
  U9268/Y (INVX5MTR)                                     0.060      1.555 f
  U9261/Y (INVX8MTR)                                     0.045      1.601 r
  U26579/Y (OAI22X2MTR)                                  0.057      1.657 f
  U0_BANK_TOP/vACC_0_reg_2__5_/D (DFFRHQX2MTR)           0.000      1.657 f
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.276


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U16323/Y (OAI2B1X4MTR)                                 0.077      1.455 r
  U17413/Y (INVX4MTR)                                    0.052      1.507 f
  U23604/Y (INVX4MTR)                                    0.057      1.564 r
  U29139/Y (OAI222X2MTR)                                 0.086      1.650 f
  U0_BANK_TOP/vACC_1_reg_2__21_/D (DFFRHQX2MTR)          0.000      1.650 f
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.276


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11136/Y (CLKNAND2X8MTR)                               0.026      0.348 r
  U16086/Y (NAND3X4MTR)                                  0.049      0.397 f
  U16051/Y (AOI21X4MTR)                                  0.084      0.481 r
  U20260/Y (OAI211X8MTR)                                 0.084      0.565 f
  U11290/Y (NOR2X8MTR)                                   0.059      0.624 r
  U12135/Y (CLKNAND2X8MTR)                               0.053      0.677 f
  U20261/Y (CLKNAND2X16MTR)                              0.066      0.743 r
  U9943/Y (CLKNAND2X8MTR)                                0.068      0.810 f
  U11497/Y (CLKNAND2X4MTR)                               0.062      0.873 r
  U13135/Y (INVX2MTR)                                    0.041      0.913 f
  U20396/Y (OAI21X2MTR)                                  0.094      1.007 r
  U10671/Y (OAI2BB1X4MTR)                                0.076      1.083 f
  U11269/Y (OAI2B1X4MTR)                                 0.042      1.125 r
  U9486/Y (CLKNAND2X4MTR)                                0.066      1.191 f
  U9422/Y (OAI21X2MTR)                                   0.055      1.246 r
  U23729/Y (OAI2BB1X4MTR)                                0.082      1.328 f
  U20608/Y (NOR2X8MTR)                                   0.072      1.400 r
  U11036/Y (AOI2BB1X8MTR)                                0.102      1.502 r
  U11770/Y (XNOR2X1MTR)                                  0.118      1.621 r
  U29075/Y (NOR2X2MTR)                                   0.043      1.663 f
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX2MTR)
                                                         0.000      1.663 f
  data arrival time                                                 1.663

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.113      1.387
  data required time                                                1.387
  --------------------------------------------------------------------------
  data required time                                                1.387
  data arrival time                                                -1.663
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.276


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19030/Y (CLKNAND2X4MTR)                               0.060      1.298 r
  U13031/Y (CLKNAND2X8MTR)                               0.052      1.351 f
  U14252/Y (CLKNAND2X16MTR)                              0.058      1.408 r
  U15439/Y (OR2X4MTR)                                    0.090      1.498 r
  U11885/Y (INVX4MTR)                                    0.039      1.537 f
  U28685/Y (AOI22X2MTR)                                  0.065      1.602 r
  U28686/Y (OAI21X2MTR)                                  0.059      1.661 f
  U0_BANK_TOP/vACC_2_reg_0__8_/D (DFFRHQX2MTR)           0.000      1.661 f
  data arrival time                                                 1.661

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.661
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.276


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U16468/Y (OAI21BX4MTR)                                 0.081      1.441 f
  U16459/Y (INVX4MTR)                                    0.064      1.505 r
  U16420/Y (NAND2X2MTR)                                  0.047      1.552 f
  U28889/Y (OAI211X2MTR)                                 0.042      1.594 r
  U0_BANK_TOP/vACC_0_reg_1__8_/D (DFFRQX4MTR)            0.000      1.594 r
  data arrival time                                                 1.594

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__8_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.182      1.318
  data required time                                                1.318
  --------------------------------------------------------------------------
  data required time                                                1.318
  data arrival time                                                -1.594
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.276


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_45_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U15209/Y (BUFX8MTR)                                    0.069      0.477 r
  U25347/Y (INVX4MTR)                                    0.042      0.519 f
  U25348/Y (NAND2X2MTR)                                  0.045      0.563 r
  U15866/Y (NAND4X4MTR)                                  0.106      0.669 f
  U15032/Y (NOR2X4MTR)                                   0.101      0.770 r
  U13846/Y (AND3X4MTR)                                   0.119      0.888 r
  U13147/Y (NAND2X6MTR)                                  0.053      0.941 f
  U13123/Y (NOR2X8MTR)                                   0.061      1.002 r
  U13088/Y (CLKNAND2X4MTR)                               0.051      1.053 f
  U13736/Y (NOR2X4MTR)                                   0.082      1.136 r
  U16546/Y (CLKNAND2X4MTR)                               0.061      1.197 f
  U14870/Y (NOR2X4MTR)                                   0.067      1.264 r
  U14288/Y (INVX2MTR)                                    0.049      1.313 f
  U12318/Y (OAI21X6MTR)                                  0.077      1.389 r
  U26731/Y (NOR2X2MTR)                                   0.048      1.437 f
  U12300/Y (OAI22X2MTR)                                  0.109      1.546 r
  U23075/Y (NOR2BX1MTR)                                  0.108      1.654 r
  PIM_result_reg_45_/D (DFFRHQX2MTR)                     0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_45_/CK (DFFRHQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.276


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_301_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U15209/Y (BUFX8MTR)                                    0.069      0.477 r
  U25347/Y (INVX4MTR)                                    0.042      0.519 f
  U25348/Y (NAND2X2MTR)                                  0.045      0.563 r
  U15866/Y (NAND4X4MTR)                                  0.106      0.669 f
  U15032/Y (NOR2X4MTR)                                   0.101      0.770 r
  U13846/Y (AND3X4MTR)                                   0.119      0.888 r
  U13147/Y (NAND2X6MTR)                                  0.053      0.941 f
  U13123/Y (NOR2X8MTR)                                   0.061      1.002 r
  U13088/Y (CLKNAND2X4MTR)                               0.051      1.053 f
  U13736/Y (NOR2X4MTR)                                   0.082      1.136 r
  U16546/Y (CLKNAND2X4MTR)                               0.061      1.197 f
  U14870/Y (NOR2X4MTR)                                   0.067      1.264 r
  U14288/Y (INVX2MTR)                                    0.049      1.313 f
  U12318/Y (OAI21X6MTR)                                  0.077      1.389 r
  U26731/Y (NOR2X2MTR)                                   0.048      1.437 f
  U12300/Y (OAI22X2MTR)                                  0.109      1.546 r
  U14223/Y (NOR2BX1MTR)                                  0.108      1.654 r
  PIM_result_reg_301_/D (DFFRHQX2MTR)                    0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_301_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.276


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_429_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U15209/Y (BUFX8MTR)                                    0.069      0.477 r
  U25347/Y (INVX4MTR)                                    0.042      0.519 f
  U25348/Y (NAND2X2MTR)                                  0.045      0.563 r
  U15866/Y (NAND4X4MTR)                                  0.106      0.669 f
  U15032/Y (NOR2X4MTR)                                   0.101      0.770 r
  U13846/Y (AND3X4MTR)                                   0.119      0.888 r
  U13147/Y (NAND2X6MTR)                                  0.053      0.941 f
  U13123/Y (NOR2X8MTR)                                   0.061      1.002 r
  U13088/Y (CLKNAND2X4MTR)                               0.051      1.053 f
  U13736/Y (NOR2X4MTR)                                   0.082      1.136 r
  U16546/Y (CLKNAND2X4MTR)                               0.061      1.197 f
  U14870/Y (NOR2X4MTR)                                   0.067      1.264 r
  U14288/Y (INVX2MTR)                                    0.049      1.313 f
  U12318/Y (OAI21X6MTR)                                  0.077      1.389 r
  U26731/Y (NOR2X2MTR)                                   0.048      1.437 f
  U12300/Y (OAI22X2MTR)                                  0.109      1.546 r
  U23073/Y (NOR2BX1MTR)                                  0.108      1.654 r
  PIM_result_reg_429_/D (DFFRHQX2MTR)                    0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_429_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.276


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_173_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U15209/Y (BUFX8MTR)                                    0.069      0.477 r
  U25347/Y (INVX4MTR)                                    0.042      0.519 f
  U25348/Y (NAND2X2MTR)                                  0.045      0.563 r
  U15866/Y (NAND4X4MTR)                                  0.106      0.669 f
  U15032/Y (NOR2X4MTR)                                   0.101      0.770 r
  U13846/Y (AND3X4MTR)                                   0.119      0.888 r
  U13147/Y (NAND2X6MTR)                                  0.053      0.941 f
  U13123/Y (NOR2X8MTR)                                   0.061      1.002 r
  U13088/Y (CLKNAND2X4MTR)                               0.051      1.053 f
  U13736/Y (NOR2X4MTR)                                   0.082      1.136 r
  U16546/Y (CLKNAND2X4MTR)                               0.061      1.197 f
  U14870/Y (NOR2X4MTR)                                   0.067      1.264 r
  U14288/Y (INVX2MTR)                                    0.049      1.313 f
  U12318/Y (OAI21X6MTR)                                  0.077      1.389 r
  U26731/Y (NOR2X2MTR)                                   0.048      1.437 f
  U12300/Y (OAI22X2MTR)                                  0.109      1.546 r
  U23074/Y (NOR2BX1MTR)                                  0.108      1.654 r
  PIM_result_reg_173_/D (DFFRHQX2MTR)                    0.000      1.654 r
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_173_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.276


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U23566/Y (INVX2MTR)                                    0.046      0.285 r
  U19951/Y (INVX4MTR)                                    0.041      0.326 f
  U11819/Y (INVX6MTR)                                    0.037      0.363 r
  U11615/Y (NOR2X4MTR)                                   0.023      0.386 f
  U11816/Y (AOI21X2MTR)                                  0.071      0.457 r
  U12205/Y (OAI21X4MTR)                                  0.061      0.519 f
  U11670/Y (OAI21X6MTR)                                  0.086      0.605 r
  U13937/Y (CLKNAND2X4MTR)                               0.069      0.673 f
  U15071/Y (CLKNAND2X4MTR)                               0.054      0.727 r
  U15055/Y (INVX2MTR)                                    0.036      0.764 f
  U14995/Y (NOR2X3MTR)                                   0.069      0.833 r
  U9789/Y (NAND2X2MTR)                                   0.084      0.917 f
  U10724/Y (OAI21X3MTR)                                  0.110      1.027 r
  U20787/Y (AOI21X2MTR)                                  0.064      1.091 f
  U9577/Y (NAND2X2MTR)                                   0.052      1.144 r
  U9507/Y (NAND3X4MTR)                                   0.085      1.228 f
  U9372/Y (CLKNAND2X4MTR)                                0.062      1.290 r
  U12263/Y (CLKNAND2X8MTR)                               0.053      1.343 f
  U12257/Y (CLKNAND2X16MTR)                              0.050      1.393 r
  U20848/Y (OAI2B1X4MTR)                                 0.051      1.443 f
  U17389/Y (INVX4MTR)                                    0.050      1.493 r
  U14169/Y (INVX4MTR)                                    0.039      1.532 f
  U22783/Y (OAI22X1MTR)                                  0.064      1.596 r
  U0_BANK_TOP/vACC_2_reg_6__3_/D (DFFRQX4MTR)            0.000      1.596 r
  data arrival time                                                 1.596

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__3_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.180      1.320
  data required time                                                1.320
  --------------------------------------------------------------------------
  data required time                                                1.320
  data arrival time                                                -1.596
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.276


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19093/Y (CLKNAND2X4MTR)                               0.051      1.289 r
  U19011/Y (INVX3MTR)                                    0.043      1.332 f
  U26637/Y (INVX4MTR)                                    0.057      1.390 r
  U26696/Y (NAND2X2MTR)                                  0.067      1.456 f
  U13007/Y (INVX4MTR)                                    0.055      1.511 r
  U22794/Y (AOI22X1MTR)                                  0.087      1.599 f
  U28679/Y (OAI21X2MTR)                                  0.052      1.651 r
  U0_BANK_TOP/vACC_2_reg_0__9_/D (DFFRHQX2MTR)           0.000      1.651 r
  data arrival time                                                 1.651

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.651
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.275


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19093/Y (CLKNAND2X4MTR)                               0.051      1.289 r
  U19011/Y (INVX3MTR)                                    0.043      1.332 f
  U26637/Y (INVX4MTR)                                    0.057      1.390 r
  U26696/Y (NAND2X2MTR)                                  0.067      1.456 f
  U13007/Y (INVX4MTR)                                    0.055      1.511 r
  U22792/Y (AOI22X1MTR)                                  0.087      1.599 f
  U28694/Y (OAI21X2MTR)                                  0.052      1.650 r
  U0_BANK_TOP/vACC_2_reg_0__13_/D (DFFRHQX2MTR)          0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.275


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19093/Y (CLKNAND2X4MTR)                               0.051      1.289 r
  U19011/Y (INVX3MTR)                                    0.043      1.332 f
  U26637/Y (INVX4MTR)                                    0.057      1.390 r
  U26696/Y (NAND2X2MTR)                                  0.067      1.456 f
  U13007/Y (INVX4MTR)                                    0.055      1.511 r
  U22793/Y (AOI22X1MTR)                                  0.087      1.599 f
  U28665/Y (OAI21X2MTR)                                  0.052      1.650 r
  U0_BANK_TOP/vACC_2_reg_0__11_/D (DFFRHQX2MTR)          0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.275


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19093/Y (CLKNAND2X4MTR)                               0.051      1.289 r
  U19011/Y (INVX3MTR)                                    0.043      1.332 f
  U26637/Y (INVX4MTR)                                    0.057      1.390 r
  U26696/Y (NAND2X2MTR)                                  0.067      1.456 f
  U13007/Y (INVX4MTR)                                    0.055      1.511 r
  U22795/Y (AOI22X1MTR)                                  0.087      1.599 f
  U28698/Y (OAI21X2MTR)                                  0.051      1.650 r
  U0_BANK_TOP/vACC_2_reg_0__14_/D (DFFRHQX2MTR)          0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.275


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U11229/Y (INVX6MTR)                                    0.037      0.324 f
  U23786/Y (AOI22X4MTR)                                  0.076      0.400 r
  U20399/Y (OAI2BB1X4MTR)                                0.099      0.499 r
  U23720/Y (CLKNAND2X4MTR)                               0.049      0.548 f
  U11776/Y (NOR2X8MTR)                                   0.074      0.622 r
  U12095/Y (CLKNAND2X12MTR)                              0.061      0.683 f
  U20504/Y (CLKNAND2X16MTR)                              0.059      0.743 r
  U20509/Y (CLKNAND2X16MTR)                              0.052      0.795 f
  U11740/Y (BUFX4MTR)                                    0.079      0.873 f
  U9731/Y (NAND2X2MTR)                                   0.068      0.942 r
  U24497/Y (INVX2MTR)                                    0.048      0.989 f
  U13086/Y (NOR2X3MTR)                                   0.087      1.077 r
  U20267/Y (OAI22X8MTR)                                  0.071      1.148 f
  U20264/Y (OAI21X6MTR)                                  0.081      1.229 r
  U20263/Y (NAND3BX4MTR)                                 0.070      1.299 f
  U20649/Y (AOI22X4MTR)                                  0.088      1.387 r
  U20516/Y (AOI2BB1X8MTR)                                0.108      1.495 r
  U20517/Y (XNOR2X1MTR)                                  0.113      1.609 r
  U12239/Y (NOR2X1MTR)                                   0.058      1.667 f
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX8MTR)
                                                         0.000      1.667 f
  data arrival time                                                 1.667

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX8MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.108      1.392
  data required time                                                1.392
  --------------------------------------------------------------------------
  data required time                                                1.392
  data arrival time                                                -1.667
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.275


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U14266/Y (NAND2X6MTR)                                  0.055      1.298 r
  U14261/Y (CLKNAND2X8MTR)                               0.059      1.357 f
  U16365/Y (NAND2X6MTR)                                  0.060      1.417 r
  U26498/Y (OAI2B1X8MTR)                                 0.060      1.477 f
  U14797/Y (BUFX4MTR)                                    0.095      1.572 f
  U29698/Y (OAI21X2MTR)                                  0.078      1.650 r
  U0_BANK_TOP/vACC_3_reg_7__21_/D (DFFRHQX2MTR)          0.000      1.650 r
  data arrival time                                                 1.650

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_7__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.650
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.275


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19030/Y (CLKNAND2X4MTR)                               0.060      1.298 r
  U13031/Y (CLKNAND2X8MTR)                               0.052      1.351 f
  U14252/Y (CLKNAND2X16MTR)                              0.058      1.408 r
  U15439/Y (OR2X4MTR)                                    0.090      1.498 r
  U11885/Y (INVX4MTR)                                    0.039      1.537 f
  U12996/Y (AOI22X2MTR)                                  0.065      1.602 r
  U28658/Y (OAI21X2MTR)                                  0.058      1.660 f
  U0_BANK_TOP/vACC_2_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.660 f
  data arrival time                                                 1.660

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.660
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U12258/Y (NOR2X3MTR)                                   0.119      1.517 r
  U12973/Y (AOI22X1MTR)                                  0.081      1.598 f
  U14176/Y (OAI21X1MTR)                                  0.051      1.649 r
  U0_BANK_TOP/vACC_1_reg_4__11_/D (DFFRHQX2MTR)          0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U12258/Y (NOR2X3MTR)                                   0.119      1.517 r
  U12971/Y (AOI22X1MTR)                                  0.081      1.598 f
  U14177/Y (OAI21X1MTR)                                  0.051      1.649 r
  U0_BANK_TOP/vACC_1_reg_4__13_/D (DFFRHQX2MTR)          0.000      1.649 r
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.479 r
  U19014/Y (BUFX6MTR)                                    0.090      1.568 r
  U28798/Y (NAND2X2MTR)                                  0.044      1.612 f
  U16364/Y (OAI21X2MTR)                                  0.036      1.648 r
  U0_BANK_TOP/vACC_2_reg_1__15_/D (DFFRHQX2MTR)          0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.479 r
  U17580/Y (BUFX6MTR)                                    0.090      1.568 r
  U28956/Y (NAND2X2MTR)                                  0.044      1.612 f
  U28957/Y (OAI21X2MTR)                                  0.035      1.647 r
  U0_BANK_TOP/vACC_2_reg_1__0_/D (DFFRHQX2MTR)           0.000      1.647 r
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U16365/Y (NAND2X6MTR)                                  0.058      1.397 f
  U9180/Y (OAI2B1X2MTR)                                  0.175      1.572 r
  U29745/Y (OAI21X2MTR)                                  0.085      1.656 f
  U0_BANK_TOP/vACC_0_reg_7__9_/D (DFFRHQX2MTR)           0.000      1.656 f
  data arrival time                                                 1.656

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.117      1.383
  data required time                                                1.383
  --------------------------------------------------------------------------
  data required time                                                1.383
  data arrival time                                                -1.656
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.274


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20862/Y (OAI2B1X8MTR)                                 0.093      1.491 r
  U9223/Y (BUFX4MTR)                                     0.107      1.598 r
  U17409/Y (OAI21X2MTR)                                  0.060      1.659 f
  U0_BANK_TOP/vACC_0_reg_4__21_/D (DFFRHQX2MTR)          0.000      1.659 f
  data arrival time                                                 1.659

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.659
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.479 r
  U17580/Y (BUFX6MTR)                                    0.090      1.568 r
  U28895/Y (NAND2X2MTR)                                  0.044      1.612 f
  U28896/Y (OAI21X2MTR)                                  0.035      1.647 r
  U0_BANK_TOP/vACC_2_reg_1__7_/D (DFFRHQX2MTR)           0.000      1.647 r
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.479 r
  U19014/Y (BUFX6MTR)                                    0.090      1.568 r
  U28904/Y (NAND2X2MTR)                                  0.044      1.612 f
  U16368/Y (OAI21X2MTR)                                  0.035      1.647 r
  U0_BANK_TOP/vACC_2_reg_1__6_/D (DFFRHQX2MTR)           0.000      1.647 r
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.479 r
  U19014/Y (BUFX6MTR)                                    0.090      1.568 r
  U28912/Y (NAND2X2MTR)                                  0.044      1.612 f
  U28913/Y (OAI21X2MTR)                                  0.035      1.647 r
  U0_BANK_TOP/vACC_2_reg_1__5_/D (DFFRHQX2MTR)           0.000      1.647 r
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.479 r
  U19014/Y (BUFX6MTR)                                    0.090      1.568 r
  U28921/Y (NAND2X2MTR)                                  0.044      1.612 f
  U28922/Y (OAI21X2MTR)                                  0.035      1.647 r
  U0_BANK_TOP/vACC_2_reg_1__4_/D (DFFRHQX2MTR)           0.000      1.647 r
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.479 r
  U17580/Y (BUFX6MTR)                                    0.090      1.568 r
  U28930/Y (NAND2X2MTR)                                  0.044      1.612 f
  U16362/Y (OAI21X2MTR)                                  0.035      1.647 r
  U0_BANK_TOP/vACC_2_reg_1__3_/D (DFFRHQX2MTR)           0.000      1.647 r
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.479 r
  U17580/Y (BUFX6MTR)                                    0.090      1.568 r
  U28947/Y (NAND2X2MTR)                                  0.044      1.612 f
  U28948/Y (OAI21X2MTR)                                  0.035      1.647 r
  U0_BANK_TOP/vACC_2_reg_1__1_/D (DFFRHQX2MTR)           0.000      1.647 r
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U20842/Y (AOI2BB1X8MTR)                                0.119      1.479 r
  U17580/Y (BUFX6MTR)                                    0.090      1.568 r
  U28938/Y (NAND2X2MTR)                                  0.044      1.612 f
  U28939/Y (OAI21X2MTR)                                  0.035      1.647 r
  U0_BANK_TOP/vACC_2_reg_1__2_/D (DFFRHQX2MTR)           0.000      1.647 r
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U14244/Y (NOR2X4MTR)                                   0.069      1.460 r
  U23634/Y (INVX4MTR)                                    0.039      1.499 f
  U17435/Y (INVX2MTR)                                    0.042      1.540 r
  U13660/Y (AOI22X1MTR)                                  0.056      1.596 f
  U14181/Y (OAI21X1MTR)                                  0.052      1.648 r
  U0_BANK_TOP/vACC_1_reg_0__21_/D (DFFRHQX2MTR)          0.000      1.648 r
  data arrival time                                                 1.648

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.648
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19030/Y (CLKNAND2X4MTR)                               0.060      1.298 r
  U13031/Y (CLKNAND2X8MTR)                               0.052      1.351 f
  U14252/Y (CLKNAND2X16MTR)                              0.058      1.408 r
  U15450/Y (INVX2MTR)                                    0.038      1.447 f
  U16346/Y (CLKNAND2X4MTR)                               0.038      1.485 r
  U23635/Y (INVX4MTR)                                    0.046      1.531 f
  U28683/Y (AOI22X2MTR)                                  0.068      1.598 r
  U28684/Y (OAI21X2MTR)                                  0.059      1.657 f
  U0_BANK_TOP/vACC_3_reg_0__8_/D (DFFRHQX2MTR)           0.000      1.657 f
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_52_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U14443/Y (INVX1MTR)                                    0.049      0.798 f
  U25438/Y (NOR2BX2MTR)                                  0.120      0.919 f
  U22054/Y (AOI21X1MTR)                                  0.092      1.011 r
  U13750/Y (OAI211X2MTR)                                 0.079      1.090 f
  U22052/Y (AOI21X1MTR)                                  0.071      1.161 r
  U14851/Y (OAI211X2MTR)                                 0.073      1.234 f
  U22304/Y (AOI21X1MTR)                                  0.074      1.308 r
  U12307/Y (OAI21X2MTR)                                  0.060      1.368 f
  U12299/Y (AOI21X2MTR)                                  0.070      1.438 r
  U16360/Y (OAI21X2MTR)                                  0.057      1.495 f
  U18784/Y (NOR2X2MTR)                                   0.103      1.598 r
  U23045/Y (NOR2X1MTR)                                   0.049      1.647 f
  PIM_result_reg_52_/D (DFFRQX2MTR)                      0.000      1.647 f
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_52_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_180_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U14443/Y (INVX1MTR)                                    0.049      0.798 f
  U25438/Y (NOR2BX2MTR)                                  0.120      0.919 f
  U22054/Y (AOI21X1MTR)                                  0.092      1.011 r
  U13750/Y (OAI211X2MTR)                                 0.079      1.090 f
  U22052/Y (AOI21X1MTR)                                  0.071      1.161 r
  U14851/Y (OAI211X2MTR)                                 0.073      1.234 f
  U22304/Y (AOI21X1MTR)                                  0.074      1.308 r
  U12307/Y (OAI21X2MTR)                                  0.060      1.368 f
  U12299/Y (AOI21X2MTR)                                  0.070      1.438 r
  U16360/Y (OAI21X2MTR)                                  0.057      1.495 f
  U18784/Y (NOR2X2MTR)                                   0.103      1.598 r
  U23044/Y (NOR2X1MTR)                                   0.049      1.647 f
  PIM_result_reg_180_/D (DFFRQX2MTR)                     0.000      1.647 f
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_180_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_308_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U14443/Y (INVX1MTR)                                    0.049      0.798 f
  U25438/Y (NOR2BX2MTR)                                  0.120      0.919 f
  U22054/Y (AOI21X1MTR)                                  0.092      1.011 r
  U13750/Y (OAI211X2MTR)                                 0.079      1.090 f
  U22052/Y (AOI21X1MTR)                                  0.071      1.161 r
  U14851/Y (OAI211X2MTR)                                 0.073      1.234 f
  U22304/Y (AOI21X1MTR)                                  0.074      1.308 r
  U12307/Y (OAI21X2MTR)                                  0.060      1.368 f
  U12299/Y (AOI21X2MTR)                                  0.070      1.438 r
  U16360/Y (OAI21X2MTR)                                  0.057      1.495 f
  U18784/Y (NOR2X2MTR)                                   0.103      1.598 r
  U23043/Y (NOR2X1MTR)                                   0.049      1.647 f
  PIM_result_reg_308_/D (DFFRQX2MTR)                     0.000      1.647 f
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_308_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_436_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U14443/Y (INVX1MTR)                                    0.049      0.798 f
  U25438/Y (NOR2BX2MTR)                                  0.120      0.919 f
  U22054/Y (AOI21X1MTR)                                  0.092      1.011 r
  U13750/Y (OAI211X2MTR)                                 0.079      1.090 f
  U22052/Y (AOI21X1MTR)                                  0.071      1.161 r
  U14851/Y (OAI211X2MTR)                                 0.073      1.234 f
  U22304/Y (AOI21X1MTR)                                  0.074      1.308 r
  U12307/Y (OAI21X2MTR)                                  0.060      1.368 f
  U12299/Y (AOI21X2MTR)                                  0.070      1.438 r
  U16360/Y (OAI21X2MTR)                                  0.057      1.495 f
  U18784/Y (NOR2X2MTR)                                   0.103      1.598 r
  U23042/Y (NOR2X1MTR)                                   0.049      1.647 f
  PIM_result_reg_436_/D (DFFRQX2MTR)                     0.000      1.647 f
  data arrival time                                                 1.647

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_436_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.647
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.273


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20847/Y (OAI2B1X8MTR)                                 0.096      1.486 r
  U17398/Y (INVX4MTR)                                    0.047      1.534 f
  U16254/Y (INVX4MTR)                                    0.056      1.590 r
  U26367/Y (OAI22X2MTR)                                  0.064      1.653 f
  U0_BANK_TOP/vACC_3_reg_6__4_/D (DFFRHQX2MTR)           0.000      1.653 f
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20847/Y (OAI2B1X8MTR)                                 0.096      1.486 r
  U17398/Y (INVX4MTR)                                    0.047      1.534 f
  U16254/Y (INVX4MTR)                                    0.056      1.590 r
  U26421/Y (OAI22X2MTR)                                  0.064      1.653 f
  U0_BANK_TOP/vACC_3_reg_6__1_/D (DFFRHQX2MTR)           0.000      1.653 f
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19030/Y (CLKNAND2X4MTR)                               0.060      1.298 r
  U13031/Y (CLKNAND2X8MTR)                               0.052      1.351 f
  U14252/Y (CLKNAND2X16MTR)                              0.058      1.408 r
  U15450/Y (INVX2MTR)                                    0.038      1.447 f
  U16346/Y (CLKNAND2X4MTR)                               0.038      1.485 r
  U23635/Y (INVX4MTR)                                    0.046      1.531 f
  U12256/Y (AOI22X2MTR)                                  0.068      1.598 r
  U28697/Y (OAI21X2MTR)                                  0.059      1.657 f
  U0_BANK_TOP/vACC_3_reg_0__14_/D (DFFRHQX2MTR)          0.000      1.657 f
  data arrival time                                                 1.657

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.657
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20847/Y (OAI2B1X8MTR)                                 0.096      1.486 r
  U17398/Y (INVX4MTR)                                    0.047      1.534 f
  U16254/Y (INVX4MTR)                                    0.056      1.590 r
  U26402/Y (OAI22X2MTR)                                  0.064      1.653 f
  U0_BANK_TOP/vACC_3_reg_6__6_/D (DFFRHQX2MTR)           0.000      1.653 f
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20847/Y (OAI2B1X8MTR)                                 0.096      1.486 r
  U17398/Y (INVX4MTR)                                    0.047      1.534 f
  U16254/Y (INVX4MTR)                                    0.056      1.590 r
  U26393/Y (OAI22X2MTR)                                  0.064      1.653 f
  U0_BANK_TOP/vACC_3_reg_6__7_/D (DFFRHQX2MTR)           0.000      1.653 f
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_2__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U11890/Y (INVX6MTR)                                    0.046      1.424 r
  U9258/Y (CLKNAND2X4MTR)                                0.049      1.473 f
  U9227/Y (INVX4MTR)                                     0.049      1.523 r
  U9185/Y (INVX4MTR)                                     0.041      1.563 f
  U14774/Y (OAI222X2MTR)                                 0.067      1.630 r
  U0_BANK_TOP/vACC_0_reg_2__10_/D (DFFRHQX2MTR)          0.000      1.630 r
  data arrival time                                                 1.630

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_2__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.630
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U16468/Y (OAI21BX4MTR)                                 0.081      1.441 f
  U11919/Y (INVX2MTR)                                    0.080      1.521 r
  U16418/Y (NAND2X2MTR)                                  0.053      1.574 f
  U28868/Y (OAI211X2MTR)                                 0.046      1.620 r
  U0_BANK_TOP/vACC_0_reg_1__10_/D (DFFRHQX1MTR)          0.000      1.620 r
  data arrival time                                                 1.620

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__10_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.151      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.620
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20848/Y (OAI2B1X4MTR)                                 0.078      1.468 r
  U17389/Y (INVX4MTR)                                    0.050      1.518 f
  U12219/Y (INVX2MTR)                                    0.066      1.584 r
  U26415/Y (OAI22X2MTR)                                  0.069      1.653 f
  U0_BANK_TOP/vACC_2_reg_6__1_/D (DFFRHQX2MTR)           0.000      1.653 f
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20848/Y (OAI2B1X4MTR)                                 0.078      1.468 r
  U17389/Y (INVX4MTR)                                    0.050      1.518 f
  U12219/Y (INVX2MTR)                                    0.066      1.584 r
  U26400/Y (OAI22X2MTR)                                  0.069      1.653 f
  U0_BANK_TOP/vACC_2_reg_6__2_/D (DFFRHQX2MTR)           0.000      1.653 f
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.272


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20848/Y (OAI2B1X4MTR)                                 0.078      1.468 r
  U17389/Y (INVX4MTR)                                    0.050      1.518 f
  U12219/Y (INVX2MTR)                                    0.066      1.584 r
  U26366/Y (OAI22X2MTR)                                  0.069      1.653 f
  U0_BANK_TOP/vACC_2_reg_6__5_/D (DFFRHQX2MTR)           0.000      1.653 f
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.271


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19030/Y (CLKNAND2X4MTR)                               0.060      1.298 r
  U13031/Y (CLKNAND2X8MTR)                               0.052      1.351 f
  U14252/Y (CLKNAND2X16MTR)                              0.058      1.408 r
  U15450/Y (INVX2MTR)                                    0.038      1.447 f
  U16346/Y (CLKNAND2X4MTR)                               0.038      1.485 r
  U23635/Y (INVX4MTR)                                    0.046      1.531 f
  U12988/Y (AOI22X2MTR)                                  0.068      1.598 r
  U28657/Y (OAI21X2MTR)                                  0.058      1.656 f
  U0_BANK_TOP/vACC_3_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.656 f
  data arrival time                                                 1.656

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.656
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.271


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19030/Y (CLKNAND2X4MTR)                               0.060      1.298 r
  U13031/Y (CLKNAND2X8MTR)                               0.052      1.351 f
  U14252/Y (CLKNAND2X16MTR)                              0.058      1.408 r
  U15450/Y (INVX2MTR)                                    0.038      1.447 f
  U16346/Y (CLKNAND2X4MTR)                               0.038      1.485 r
  U23635/Y (INVX4MTR)                                    0.046      1.531 f
  U12987/Y (AOI22X2MTR)                                  0.068      1.598 r
  U28664/Y (OAI21X2MTR)                                  0.058      1.656 f
  U0_BANK_TOP/vACC_3_reg_0__11_/D (DFFRHQX2MTR)          0.000      1.656 f
  data arrival time                                                 1.656

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.656
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.271


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U11882/Y (INVX4MTR)                                    0.038      0.318 r
  U11527/Y (INVX2MTR)                                    0.048      0.366 f
  U26080/Y (AOI22X2MTR)                                  0.082      0.447 r
  U17138/Y (OAI211X4MTR)                                 0.086      0.534 f
  U10710/Y (CLKNAND2X4MTR)                               0.049      0.583 r
  U23674/Y (CLKNAND2X4MTR)                               0.058      0.640 f
  U10173/Y (NOR2X2MTR)                                   0.110      0.751 r
  U13865/Y (OAI2B1X4MTR)                                 0.152      0.902 r
  U13786/Y (AOI21X2MTR)                                  0.084      0.986 f
  U11850/Y (OAI21X2MTR)                                  0.062      1.048 r
  U17718/Y (AOI21X2MTR)                                  0.067      1.115 f
  U17670/Y (NAND2X2MTR)                                  0.050      1.165 r
  U17659/Y (NAND3X4MTR)                                  0.073      1.238 f
  U19030/Y (CLKNAND2X4MTR)                               0.060      1.298 r
  U13031/Y (CLKNAND2X8MTR)                               0.052      1.351 f
  U14252/Y (CLKNAND2X16MTR)                              0.058      1.408 r
  U15450/Y (INVX2MTR)                                    0.038      1.447 f
  U16346/Y (CLKNAND2X4MTR)                               0.038      1.485 r
  U23635/Y (INVX4MTR)                                    0.046      1.531 f
  U28692/Y (AOI22X2MTR)                                  0.068      1.598 r
  U28693/Y (OAI21X2MTR)                                  0.058      1.656 f
  U0_BANK_TOP/vACC_3_reg_0__13_/D (DFFRHQX2MTR)          0.000      1.656 f
  data arrival time                                                 1.656

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.656
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.271


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U14266/Y (NAND2X6MTR)                                  0.055      1.298 r
  U14261/Y (CLKNAND2X8MTR)                               0.059      1.357 f
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.407 r
  U23378/Y (OR2X4MTR)                                    0.080      1.487 r
  U23574/Y (INVX4MTR)                                    0.041      1.528 f
  U29741/Y (AOI22X2MTR)                                  0.066      1.594 r
  U29742/Y (OAI21X2MTR)                                  0.061      1.655 f
  U0_BANK_TOP/vACC_0_reg_7__10_/D (DFFRHQX2MTR)          0.000      1.655 f
  data arrival time                                                 1.655

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.655
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.271


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U20618/Y (MXI2X12MTR)                                  0.089      0.273 r
  U20279/Y (CLKNAND2X16MTR)                              0.071      0.344 f
  U20278/Y (NOR2X12MTR)                                  0.085      0.429 r
  U10472/Y (INVX6MTR)                                    0.048      0.476 f
  U21776/Y (AOI21X4MTR)                                  0.081      0.558 r
  U23831/Y (NOR2X8MTR)                                   0.048      0.606 f
  U20353/Y (NAND3X12MTR)                                 0.049      0.654 r
  U20343/Y (CLKNAND2X16MTR)                              0.068      0.722 f
  U10812/Y (NAND2X6MTR)                                  0.067      0.789 r
  U11273/Y (NAND2X6MTR)                                  0.055      0.844 f
  U13794/Y (NOR2X4MTR)                                   0.099      0.943 r
  U20620/Y (XNOR2X8MTR)                                  0.080      1.023 f
  U23980/Y (XNOR2X8MTR)                                  0.094      1.117 f
  U9415/Y (NOR2X6MTR)                                    0.074      1.190 r
  U20414/Y (OAI211X4MTR)                                 0.081      1.271 f
  U20493/Y (AOI22X4MTR)                                  0.103      1.374 r
  U20507/Y (AOI2BB1X8MTR)                                0.115      1.489 r
  U20506/Y (XNOR2X1MTR)                                  0.114      1.604 r
  U22810/Y (NOR2X1MTR)                                   0.053      1.656 f
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_/D (DFFRHQX2MTR)
                                                         0.000      1.656 f
  data arrival time                                                 1.656

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_6__BFLOAT_ALU/ADD0_in_mant_reg_5_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.656
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.271


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20862/Y (OAI2B1X8MTR)                                 0.093      1.491 r
  U9223/Y (BUFX4MTR)                                     0.107      1.598 r
  U26432/Y (OAI22X2MTR)                                  0.057      1.655 f
  U0_BANK_TOP/vACC_0_reg_4__15_/D (DFFRHQX2MTR)          0.000      1.655 f
  data arrival time                                                 1.655

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.655
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.270


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U16468/Y (OAI21BX4MTR)                                 0.081      1.441 f
  U16459/Y (INVX4MTR)                                    0.064      1.505 r
  U18943/Y (NAND2X2MTR)                                  0.047      1.552 f
  U29024/Y (OAI211X2MTR)                                 0.041      1.593 r
  U0_BANK_TOP/vACC_0_reg_1__14_/D (DFFRQX2MTR)           0.000      1.593 r
  data arrival time                                                 1.593

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__14_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.593
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.270


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U17595/Y (NAND2BX4MTR)                                 0.094      1.453 r
  U14268/Y (NAND2X6MTR)                                  0.047      1.500 f
  U16413/Y (INVX4MTR)                                    0.058      1.559 r
  U28954/Y (NAND2X2MTR)                                  0.047      1.606 f
  U28955/Y (OAI21X2MTR)                                  0.036      1.642 r
  U0_BANK_TOP/vACC_3_reg_1__0_/D (DFFRHQX2MTR)           0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U11821/Y (INVX4MTR)                                    0.044      0.283 r
  U11822/Y (INVX4MTR)                                    0.046      0.329 f
  U11575/Y (AOI22X2MTR)                                  0.131      0.460 r
  U20753/Y (OAI211X8MTR)                                 0.086      0.546 f
  U20925/Y (OAI2BB1X4MTR)                                0.113      0.659 f
  U19478/Y (NOR2X4MTR)                                   0.087      0.745 r
  U20710/Y (OAI21X6MTR)                                  0.062      0.807 f
  U9986/Y (AOI21X6MTR)                                   0.097      0.904 r
  U11846/Y (OAI21X8MTR)                                  0.073      0.977 f
  U11844/Y (INVX4MTR)                                    0.040      1.017 r
  U11845/Y (INVX4MTR)                                    0.027      1.044 f
  U17782/Y (AOI21X2MTR)                                  0.076      1.120 r
  U17722/Y (XNOR2X1MTR)                                  0.081      1.201 r
  U13060/Y (AOI22X1MTR)                                  0.076      1.277 f
  U19112/Y (OAI2BB1X2MTR)                                0.068      1.345 r
  U9219/Y (BUFX2MTR)                                     0.105      1.450 r
  U26647/Y (MXI2X2MTR)                                   0.090      1.540 f
  U26690/Y (OAI22X2MTR)                                  0.098      1.638 r
  U0_BANK_TOP/vACC_3_reg_0__4_/D (DFFRHQX2MTR)           0.000      1.638 r
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.131      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U11821/Y (INVX4MTR)                                    0.044      0.283 r
  U11822/Y (INVX4MTR)                                    0.046      0.329 f
  U11575/Y (AOI22X2MTR)                                  0.131      0.460 r
  U20753/Y (OAI211X8MTR)                                 0.086      0.546 f
  U20925/Y (OAI2BB1X4MTR)                                0.113      0.659 f
  U19478/Y (NOR2X4MTR)                                   0.087      0.745 r
  U20710/Y (OAI21X6MTR)                                  0.062      0.807 f
  U9986/Y (AOI21X6MTR)                                   0.097      0.904 r
  U11846/Y (OAI21X8MTR)                                  0.073      0.977 f
  U11844/Y (INVX4MTR)                                    0.040      1.017 r
  U11845/Y (INVX4MTR)                                    0.027      1.044 f
  U17782/Y (AOI21X2MTR)                                  0.076      1.120 r
  U17722/Y (XNOR2X1MTR)                                  0.081      1.201 r
  U13060/Y (AOI22X1MTR)                                  0.076      1.277 f
  U19112/Y (OAI2BB1X2MTR)                                0.068      1.345 r
  U9219/Y (BUFX2MTR)                                     0.105      1.450 r
  U26647/Y (MXI2X2MTR)                                   0.090      1.540 f
  U26700/Y (OAI22X2MTR)                                  0.098      1.638 r
  U0_BANK_TOP/vACC_2_reg_0__4_/D (DFFRHQX2MTR)           0.000      1.638 r
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.131      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U11821/Y (INVX4MTR)                                    0.044      0.283 r
  U11822/Y (INVX4MTR)                                    0.046      0.329 f
  U11575/Y (AOI22X2MTR)                                  0.131      0.460 r
  U20753/Y (OAI211X8MTR)                                 0.086      0.546 f
  U20925/Y (OAI2BB1X4MTR)                                0.113      0.659 f
  U19478/Y (NOR2X4MTR)                                   0.087      0.745 r
  U20710/Y (OAI21X6MTR)                                  0.062      0.807 f
  U9986/Y (AOI21X6MTR)                                   0.097      0.904 r
  U11846/Y (OAI21X8MTR)                                  0.073      0.977 f
  U11844/Y (INVX4MTR)                                    0.040      1.017 r
  U11845/Y (INVX4MTR)                                    0.027      1.044 f
  U17782/Y (AOI21X2MTR)                                  0.076      1.120 r
  U17722/Y (XNOR2X1MTR)                                  0.081      1.201 r
  U13060/Y (AOI22X1MTR)                                  0.076      1.277 f
  U19112/Y (OAI2BB1X2MTR)                                0.068      1.345 r
  U9219/Y (BUFX2MTR)                                     0.105      1.450 r
  U26647/Y (MXI2X2MTR)                                   0.090      1.540 f
  U26648/Y (OAI22X2MTR)                                  0.098      1.638 r
  U0_BANK_TOP/vACC_1_reg_0__4_/D (DFFRHQX2MTR)           0.000      1.638 r
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.131      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U11821/Y (INVX4MTR)                                    0.044      0.283 r
  U11822/Y (INVX4MTR)                                    0.046      0.329 f
  U11575/Y (AOI22X2MTR)                                  0.131      0.460 r
  U20753/Y (OAI211X8MTR)                                 0.086      0.546 f
  U20925/Y (OAI2BB1X4MTR)                                0.113      0.659 f
  U19478/Y (NOR2X4MTR)                                   0.087      0.745 r
  U20710/Y (OAI21X6MTR)                                  0.062      0.807 f
  U9986/Y (AOI21X6MTR)                                   0.097      0.904 r
  U11846/Y (OAI21X8MTR)                                  0.073      0.977 f
  U11844/Y (INVX4MTR)                                    0.040      1.017 r
  U11845/Y (INVX4MTR)                                    0.027      1.044 f
  U17782/Y (AOI21X2MTR)                                  0.076      1.120 r
  U17722/Y (XNOR2X1MTR)                                  0.081      1.201 r
  U13060/Y (AOI22X1MTR)                                  0.076      1.277 f
  U19112/Y (OAI2BB1X2MTR)                                0.068      1.345 r
  U9219/Y (BUFX2MTR)                                     0.105      1.450 r
  U26647/Y (MXI2X2MTR)                                   0.090      1.540 f
  U26684/Y (OAI22X2MTR)                                  0.098      1.638 r
  U0_BANK_TOP/vACC_0_reg_0__4_/D (DFFRHQX2MTR)           0.000      1.638 r
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.131      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_357_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26229/Y (INVX2MTR)                                    0.066      1.248 r
  U26230/Y (NAND2X2MTR)                                  0.072      1.320 f
  U15509/Y (NOR2X2MTR)                                   0.084      1.404 r
  U29672/Y (NAND2X2MTR)                                  0.052      1.457 f
  U29674/Y (NAND4X2MTR)                                  0.064      1.520 r
  U12285/Y (AND2X1MTR)                                   0.087      1.608 r
  PIM_result_reg_357_/D (DFFRQX2MTR)                     0.000      1.608 r
  data arrival time                                                 1.608

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_357_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.608
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_101_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26229/Y (INVX2MTR)                                    0.066      1.248 r
  U26230/Y (NAND2X2MTR)                                  0.072      1.320 f
  U15509/Y (NOR2X2MTR)                                   0.084      1.404 r
  U29672/Y (NAND2X2MTR)                                  0.052      1.457 f
  U29674/Y (NAND4X2MTR)                                  0.064      1.520 r
  U12283/Y (AND2X1MTR)                                   0.087      1.608 r
  PIM_result_reg_101_/D (DFFRQX2MTR)                     0.000      1.608 r
  data arrival time                                                 1.608

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_101_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.608
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_229_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26229/Y (INVX2MTR)                                    0.066      1.248 r
  U26230/Y (NAND2X2MTR)                                  0.072      1.320 f
  U15509/Y (NOR2X2MTR)                                   0.084      1.404 r
  U29672/Y (NAND2X2MTR)                                  0.052      1.457 f
  U29674/Y (NAND4X2MTR)                                  0.064      1.520 r
  U12288/Y (AND2X1MTR)                                   0.087      1.608 r
  PIM_result_reg_229_/D (DFFRQX2MTR)                     0.000      1.608 r
  data arrival time                                                 1.608

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_229_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.608
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_485_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26229/Y (INVX2MTR)                                    0.066      1.248 r
  U26230/Y (NAND2X2MTR)                                  0.072      1.320 f
  U15509/Y (NOR2X2MTR)                                   0.084      1.404 r
  U29672/Y (NAND2X2MTR)                                  0.052      1.457 f
  U29674/Y (NAND4X2MTR)                                  0.064      1.520 r
  U12286/Y (AND2X1MTR)                                   0.087      1.608 r
  PIM_result_reg_485_/D (DFFRQX2MTR)                     0.000      1.608 r
  data arrival time                                                 1.608

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_485_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.608
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U14266/Y (NAND2X6MTR)                                  0.055      1.298 r
  U14261/Y (CLKNAND2X8MTR)                               0.059      1.357 f
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.407 r
  U23378/Y (OR2X4MTR)                                    0.080      1.487 r
  U23574/Y (INVX4MTR)                                    0.041      1.528 f
  U29765/Y (AOI22X2MTR)                                  0.066      1.594 r
  U29766/Y (OAI21X2MTR)                                  0.059      1.653 f
  U0_BANK_TOP/vACC_0_reg_7__14_/D (DFFRHQX2MTR)          0.000      1.653 f
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.269


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U17595/Y (NAND2BX4MTR)                                 0.094      1.453 r
  U14268/Y (NAND2X6MTR)                                  0.047      1.500 f
  U16413/Y (INVX4MTR)                                    0.058      1.559 r
  U28910/Y (NAND2X2MTR)                                  0.047      1.606 f
  U28911/Y (OAI21X2MTR)                                  0.036      1.642 r
  U0_BANK_TOP/vACC_3_reg_1__5_/D (DFFRHQX2MTR)           0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U17595/Y (NAND2BX4MTR)                                 0.094      1.453 r
  U14268/Y (NAND2X6MTR)                                  0.047      1.500 f
  U16413/Y (INVX4MTR)                                    0.058      1.559 r
  U28928/Y (NAND2X2MTR)                                  0.047      1.606 f
  U28929/Y (OAI21X2MTR)                                  0.036      1.642 r
  U0_BANK_TOP/vACC_3_reg_1__3_/D (DFFRHQX2MTR)           0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U17595/Y (NAND2BX4MTR)                                 0.094      1.453 r
  U14268/Y (NAND2X6MTR)                                  0.047      1.500 f
  U16413/Y (INVX4MTR)                                    0.058      1.559 r
  U28945/Y (NAND2X2MTR)                                  0.047      1.606 f
  U28946/Y (OAI21X2MTR)                                  0.036      1.642 r
  U0_BANK_TOP/vACC_3_reg_1__1_/D (DFFRHQX2MTR)           0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U17595/Y (NAND2BX4MTR)                                 0.094      1.453 r
  U14268/Y (NAND2X6MTR)                                  0.047      1.500 f
  U16413/Y (INVX4MTR)                                    0.058      1.559 r
  U28936/Y (NAND2X2MTR)                                  0.047      1.606 f
  U28937/Y (OAI21X2MTR)                                  0.036      1.642 r
  U0_BANK_TOP/vACC_3_reg_1__2_/D (DFFRHQX2MTR)           0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U16165/Y (INVX16MTR)                                   0.040      0.280 f
  U10516/Y (INVX14MTR)                                   0.036      0.316 r
  U19905/Y (INVX2MTR)                                    0.038      0.354 f
  U10287/Y (AO22X2MTR)                                   0.128      0.481 f
  U18410/Y (OAI21X2MTR)                                  0.090      0.572 r
  U20729/Y (OAI2BB1X4MTR)                                0.080      0.652 f
  U19643/Y (NOR2X4MTR)                                   0.088      0.740 r
  U19580/Y (OAI21X6MTR)                                  0.066      0.806 f
  U15754/Y (AOI21X4MTR)                                  0.085      0.891 r
  U12049/Y (OAI21X4MTR)                                  0.065      0.956 f
  U13127/Y (BUFX10MTR)                                   0.081      1.037 f
  U9553/Y (AOI21X2MTR)                                   0.068      1.105 r
  U9508/Y (NAND2X2MTR)                                   0.068      1.173 f
  U17698/Y (NAND3X6MTR)                                  0.066      1.239 r
  U20808/Y (AOI21X8MTR)                                  0.063      1.302 f
  U19098/Y (NOR2X2MTR)                                   0.101      1.403 r
  U9266/Y (INVX4MTR)                                     0.052      1.454 f
  U9230/Y (INVX2MTR)                                     0.067      1.522 r
  U28854/Y (NAND2X2MTR)                                  0.051      1.572 f
  U28855/Y (OAI211X2MTR)                                 0.045      1.617 r
  U0_BANK_TOP/vACC_0_reg_1__11_/D (DFFRHQX1MTR)          0.000      1.617 r
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__11_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.151      1.349
  data required time                                                1.349
  --------------------------------------------------------------------------
  data required time                                                1.349
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U17595/Y (NAND2BX4MTR)                                 0.094      1.453 r
  U14268/Y (NAND2X6MTR)                                  0.047      1.500 f
  U15470/Y (INVX4MTR)                                    0.058      1.559 r
  U28893/Y (NAND2X2MTR)                                  0.047      1.606 f
  U28894/Y (OAI21X2MTR)                                  0.036      1.642 r
  U0_BANK_TOP/vACC_3_reg_1__7_/D (DFFRHQX2MTR)           0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U17595/Y (NAND2BX4MTR)                                 0.094      1.453 r
  U14268/Y (NAND2X6MTR)                                  0.047      1.500 f
  U15470/Y (INVX4MTR)                                    0.058      1.559 r
  U28902/Y (NAND2X2MTR)                                  0.047      1.606 f
  U28903/Y (OAI21X2MTR)                                  0.036      1.642 r
  U0_BANK_TOP/vACC_3_reg_1__6_/D (DFFRHQX2MTR)           0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U17595/Y (NAND2BX4MTR)                                 0.094      1.453 r
  U14268/Y (NAND2X6MTR)                                  0.047      1.500 f
  U15470/Y (INVX4MTR)                                    0.058      1.559 r
  U28919/Y (NAND2X2MTR)                                  0.047      1.606 f
  U28920/Y (OAI21X2MTR)                                  0.036      1.642 r
  U0_BANK_TOP/vACC_3_reg_1__4_/D (DFFRHQX2MTR)           0.000      1.642 r
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/CK (DFFRHQX1MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_exp_align_reg_2_/Q (DFFRHQX1MTR)
                                                         0.167      0.167 f
  U14736/Y (NAND2X2MTR)                                  0.080      0.246 r
  U14726/Y (INVX2MTR)                                    0.067      0.313 f
  U21119/Y (NAND2X1MTR)                                  0.043      0.356 r
  U16095/Y (NAND2X1MTR)                                  0.059      0.416 f
  U14667/Y (NOR2X2MTR)                                   0.061      0.477 r
  U10267/Y (NAND4X2MTR)                                  0.122      0.599 f
  U15949/Y (INVX2MTR)                                    0.089      0.688 r
  U12553/Y (NAND2X2MTR)                                  0.077      0.765 f
  U12530/Y (INVX2MTR)                                    0.081      0.846 r
  U17906/Y (OAI21X6MTR)                                  0.063      0.909 f
  U16670/Y (AOI21X4MTR)                                  0.097      1.006 r
  U19188/Y (OAI21X6MTR)                                  0.075      1.081 f
  U26484/Y (AOI21X2MTR)                                  0.090      1.171 r
  U19028/Y (XOR2X1MTR)                                   0.079      1.251 r
  U14840/Y (OAI2BB1X2MTR)                                0.126      1.377 r
  U9224/Y (BUFX2MTR)                                     0.098      1.475 r
  U17466/Y (MXI2X2MTR)                                   0.080      1.555 f
  U22557/Y (OAI22X1MTR)                                  0.085      1.640 r
  U0_BANK_TOP/vACC_2_reg_7__5_/D (DFFRHQX4MTR)           0.000      1.640 r
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__5_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U14266/Y (NAND2X6MTR)                                  0.055      1.298 r
  U14261/Y (CLKNAND2X8MTR)                               0.059      1.357 f
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.407 r
  U23378/Y (OR2X4MTR)                                    0.080      1.487 r
  U23574/Y (INVX4MTR)                                    0.041      1.528 f
  U29748/Y (AOI22X2MTR)                                  0.066      1.594 r
  U29749/Y (OAI21X2MTR)                                  0.059      1.653 f
  U0_BANK_TOP/vACC_0_reg_7__8_/D (DFFRHQX2MTR)           0.000      1.653 f
  data arrival time                                                 1.653

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.653
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_0_/Q (DFFRHQX8MTR)
                                                         0.145      0.145 r
  U17301/Y (INVX8MTR)                                    0.047      0.192 f
  U20817/Y (NAND3X12MTR)                                 0.045      0.237 r
  U20019/Y (INVX8MTR)                                    0.033      0.270 f
  U11938/Y (BUFX20MTR)                                   0.066      0.336 f
  U11937/Y (BUFX16MTR)                                   0.070      0.406 f
  U11141/Y (INVX10MTR)                                   0.049      0.455 r
  U13477/Y (NOR2X4MTR)                                   0.028      0.483 f
  U10928/Y (NAND3BX4MTR)                                 0.090      0.572 f
  U13384/Y (NAND2X3MTR)                                  0.052      0.624 r
  U15861/Y (NAND2X6MTR)                                  0.058      0.682 f
  U13230/Y (NOR2X4MTR)                                   0.081      0.763 r
  U13814/Y (OAI21X2MTR)                                  0.079      0.842 f
  U13134/Y (AOI21X4MTR)                                  0.091      0.933 r
  U12140/Y (OAI21X4MTR)                                  0.066      0.999 f
  U23626/Y (AOI21X2MTR)                                  0.087      1.086 r
  U16572/Y (XOR2X1MTR)                                   0.085      1.170 r
  U17648/Y (AOI22X2MTR)                                  0.071      1.241 f
  U19077/Y (OAI2B1X4MTR)                                 0.068      1.310 r
  U23476/Y (BUFX2MTR)                                    0.118      1.428 r
  U29291/Y (MXI2X2MTR)                                   0.087      1.515 f
  U29298/Y (OAI21X2MTR)                                  0.081      1.596 r
  U0_BANK_TOP/vACC_0_reg_3__3_/D (DFFRQX2MTR)            0.000      1.596 r
  data arrival time                                                 1.596

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__3_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.172      1.328
  data required time                                                1.328
  --------------------------------------------------------------------------
  data required time                                                1.328
  data arrival time                                                -1.596
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11831/Y (INVX6MTR)                                    0.047      0.291 f
  U10474/Y (INVX4MTR)                                    0.057      0.347 r
  U14710/Y (NAND2BX4MTR)                                 0.077      0.424 r
  U14588/Y (NAND4X4MTR)                                  0.075      0.500 f
  U13395/Y (NAND2X2MTR)                                  0.065      0.565 r
  U15893/Y (NAND2X6MTR)                                  0.057      0.621 f
  U13913/Y (NOR2X6MTR)                                   0.082      0.703 r
  U14451/Y (NOR2X3MTR)                                   0.043      0.746 f
  U9964/Y (NOR2X6MTR)                                    0.079      0.825 r
  U20738/Y (OAI2B1X8MTR)                                 0.049      0.874 f
  U11585/Y (CLKNAND2X4MTR)                               0.048      0.922 r
  U11859/Y (NAND2X6MTR)                                  0.053      0.975 f
  U12172/Y (OAI2BB1X2MTR)                                0.113      1.089 f
  U13699/Y (AOI21X6MTR)                                  0.086      1.175 r
  U12310/Y (CLKNAND2X8MTR)                               0.066      1.241 f
  U9429/Y (CLKNAND2X4MTR)                                0.050      1.291 r
  U17458/Y (CLKNAND2X8MTR)                               0.053      1.344 f
  U15392/Y (AOI21X2MTR)                                  0.094      1.438 r
  U16331/Y (INVX4MTR)                                    0.056      1.494 f
  U15364/Y (INVX4MTR)                                    0.058      1.552 r
  U29519/Y (NAND2X2MTR)                                  0.047      1.598 f
  U18728/Y (OAI211X2MTR)                                 0.040      1.638 r
  U0_BANK_TOP/vACC_0_reg_5__8_/D (DFFRHQX2MTR)           0.000      1.638 r
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_5__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20862/Y (OAI2B1X8MTR)                                 0.093      1.491 r
  U9223/Y (BUFX4MTR)                                     0.107      1.598 r
  U16264/Y (OAI21X2MTR)                                  0.054      1.652 f
  U0_BANK_TOP/vACC_0_reg_4__14_/D (DFFRHQX2MTR)          0.000      1.652 f
  data arrival time                                                 1.652

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.652
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U12908/Y (INVX6MTR)                                    0.049      0.288 f
  U11874/Y (BUFX4MTR)                                    0.078      0.366 f
  U20665/Y (AOI21X2MTR)                                  0.067      0.434 r
  U18394/Y (OAI211X2MTR)                                 0.093      0.527 f
  U18320/Y (CLKNAND2X4MTR)                               0.066      0.592 r
  U26005/Y (NAND2X2MTR)                                  0.058      0.650 f
  U18082/Y (NOR2X2MTR)                                   0.073      0.723 r
  U21277/Y (INVX3MTR)                                    0.037      0.759 f
  U9967/Y (INVX2MTR)                                     0.081      0.840 r
  U9858/Y (INVX2MTR)                                     0.060      0.900 f
  U9778/Y (INVX2MTR)                                     0.037      0.937 r
  U9734/Y (OAI2B11X1MTR)                                 0.101      1.038 f
  U11742/Y (AOI21X2MTR)                                  0.124      1.162 r
  U13699/Y (AOI21X6MTR)                                  0.049      1.211 f
  U12310/Y (CLKNAND2X8MTR)                               0.052      1.263 r
  U9429/Y (CLKNAND2X4MTR)                                0.054      1.317 f
  U17458/Y (CLKNAND2X8MTR)                               0.048      1.365 r
  U27018/Y (NAND2X2MTR)                                  0.071      1.436 f
  U14785/Y (INVX4MTR)                                    0.064      1.500 r
  U18752/Y (INVX2MTR)                                    0.045      1.545 f
  U18731/Y (OAI211X2MTR)                                 0.090      1.635 r
  U0_BANK_TOP/vACC_3_reg_5__21_/D (DFFRHQX2MTR)          0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.133      1.367
  data required time                                                1.367
  --------------------------------------------------------------------------
  data required time                                                1.367
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.268


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U17595/Y (NAND2BX4MTR)                                 0.094      1.453 r
  U14268/Y (NAND2X6MTR)                                  0.047      1.500 f
  U13025/Y (INVX4MTR)                                    0.051      1.552 r
  U17484/Y (NAND2X2MTR)                                  0.043      1.595 f
  U28978/Y (OAI211X2MTR)                                 0.042      1.637 r
  U0_BANK_TOP/vACC_3_reg_1__14_/D (DFFRHQX2MTR)          0.000      1.637 r
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__14_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U17595/Y (NAND2BX4MTR)                                 0.094      1.453 r
  U14268/Y (NAND2X6MTR)                                  0.047      1.500 f
  U13025/Y (INVX4MTR)                                    0.051      1.552 r
  U17480/Y (NAND2X2MTR)                                  0.043      1.595 f
  U28876/Y (OAI211X2MTR)                                 0.042      1.637 r
  U0_BANK_TOP/vACC_3_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.637 r
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U17595/Y (NAND2BX4MTR)                                 0.094      1.453 r
  U14268/Y (NAND2X6MTR)                                  0.047      1.500 f
  U13025/Y (INVX4MTR)                                    0.051      1.552 r
  U17477/Y (NAND2X2MTR)                                  0.043      1.595 f
  U28967/Y (OAI211X2MTR)                                 0.042      1.637 r
  U0_BANK_TOP/vACC_3_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.637 r
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_412_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25206/Y (INVX2MTR)                                    0.033      0.184 f
  U25207/Y (NOR2X2MTR)                                   0.078      0.262 r
  U25208/Y (NAND2X2MTR)                                  0.066      0.329 f
  U12899/Y (MXI2X4MTR)                                   0.086      0.415 r
  U12860/Y (INVX8MTR)                                    0.051      0.466 f
  U16071/Y (BUFX10MTR)                                   0.079      0.545 f
  U25673/Y (INVX4MTR)                                    0.049      0.594 r
  U25674/Y (NAND2X2MTR)                                  0.054      0.648 f
  U23638/Y (NAND4X4MTR)                                  0.076      0.724 r
  U23636/Y (BUFX4MTR)                                    0.098      0.822 r
  U19388/Y (NOR2BX4MTR)                                  0.048      0.870 f
  U25707/Y (NOR2X2MTR)                                   0.080      0.950 r
  U25710/Y (NAND3X2MTR)                                  0.087      1.037 f
  U13063/Y (NOR2X1MTR)                                   0.083      1.119 r
  U26345/Y (NAND4X2MTR)                                  0.081      1.200 f
  U26346/Y (AOI21X2MTR)                                  0.114      1.314 r
  U26532/Y (OAI21X2MTR)                                  0.078      1.392 f
  U26534/Y (OAI22X2MTR)                                  0.071      1.463 r
  U26535/Y (OAI21X2MTR)                                  0.080      1.543 f
  U14225/Y (NOR2BX1MTR)                                  0.111      1.654 f
  PIM_result_reg_412_/D (DFFRHQX2MTR)                    0.000      1.654 f
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_412_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_28_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25206/Y (INVX2MTR)                                    0.033      0.184 f
  U25207/Y (NOR2X2MTR)                                   0.078      0.262 r
  U25208/Y (NAND2X2MTR)                                  0.066      0.329 f
  U12899/Y (MXI2X4MTR)                                   0.086      0.415 r
  U12860/Y (INVX8MTR)                                    0.051      0.466 f
  U16071/Y (BUFX10MTR)                                   0.079      0.545 f
  U25673/Y (INVX4MTR)                                    0.049      0.594 r
  U25674/Y (NAND2X2MTR)                                  0.054      0.648 f
  U23638/Y (NAND4X4MTR)                                  0.076      0.724 r
  U23636/Y (BUFX4MTR)                                    0.098      0.822 r
  U19388/Y (NOR2BX4MTR)                                  0.048      0.870 f
  U25707/Y (NOR2X2MTR)                                   0.080      0.950 r
  U25710/Y (NAND3X2MTR)                                  0.087      1.037 f
  U13063/Y (NOR2X1MTR)                                   0.083      1.119 r
  U26345/Y (NAND4X2MTR)                                  0.081      1.200 f
  U26346/Y (AOI21X2MTR)                                  0.114      1.314 r
  U26532/Y (OAI21X2MTR)                                  0.078      1.392 f
  U26534/Y (OAI22X2MTR)                                  0.071      1.463 r
  U26535/Y (OAI21X2MTR)                                  0.080      1.543 f
  U14228/Y (NOR2BX1MTR)                                  0.111      1.654 f
  PIM_result_reg_28_/D (DFFRHQX2MTR)                     0.000      1.654 f
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_28_/CK (DFFRHQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_284_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25206/Y (INVX2MTR)                                    0.033      0.184 f
  U25207/Y (NOR2X2MTR)                                   0.078      0.262 r
  U25208/Y (NAND2X2MTR)                                  0.066      0.329 f
  U12899/Y (MXI2X4MTR)                                   0.086      0.415 r
  U12860/Y (INVX8MTR)                                    0.051      0.466 f
  U16071/Y (BUFX10MTR)                                   0.079      0.545 f
  U25673/Y (INVX4MTR)                                    0.049      0.594 r
  U25674/Y (NAND2X2MTR)                                  0.054      0.648 f
  U23638/Y (NAND4X4MTR)                                  0.076      0.724 r
  U23636/Y (BUFX4MTR)                                    0.098      0.822 r
  U19388/Y (NOR2BX4MTR)                                  0.048      0.870 f
  U25707/Y (NOR2X2MTR)                                   0.080      0.950 r
  U25710/Y (NAND3X2MTR)                                  0.087      1.037 f
  U13063/Y (NOR2X1MTR)                                   0.083      1.119 r
  U26345/Y (NAND4X2MTR)                                  0.081      1.200 f
  U26346/Y (AOI21X2MTR)                                  0.114      1.314 r
  U26532/Y (OAI21X2MTR)                                  0.078      1.392 f
  U26534/Y (OAI22X2MTR)                                  0.071      1.463 r
  U26535/Y (OAI21X2MTR)                                  0.080      1.543 f
  U14226/Y (NOR2BX1MTR)                                  0.111      1.654 f
  PIM_result_reg_284_/D (DFFRHQX2MTR)                    0.000      1.654 f
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_284_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_156_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25206/Y (INVX2MTR)                                    0.033      0.184 f
  U25207/Y (NOR2X2MTR)                                   0.078      0.262 r
  U25208/Y (NAND2X2MTR)                                  0.066      0.329 f
  U12899/Y (MXI2X4MTR)                                   0.086      0.415 r
  U12860/Y (INVX8MTR)                                    0.051      0.466 f
  U16071/Y (BUFX10MTR)                                   0.079      0.545 f
  U25673/Y (INVX4MTR)                                    0.049      0.594 r
  U25674/Y (NAND2X2MTR)                                  0.054      0.648 f
  U23638/Y (NAND4X4MTR)                                  0.076      0.724 r
  U23636/Y (BUFX4MTR)                                    0.098      0.822 r
  U19388/Y (NOR2BX4MTR)                                  0.048      0.870 f
  U25707/Y (NOR2X2MTR)                                   0.080      0.950 r
  U25710/Y (NAND3X2MTR)                                  0.087      1.037 f
  U13063/Y (NOR2X1MTR)                                   0.083      1.119 r
  U26345/Y (NAND4X2MTR)                                  0.081      1.200 f
  U26346/Y (AOI21X2MTR)                                  0.114      1.314 r
  U26532/Y (OAI21X2MTR)                                  0.078      1.392 f
  U26534/Y (OAI22X2MTR)                                  0.071      1.463 r
  U26535/Y (OAI21X2MTR)                                  0.080      1.543 f
  U14227/Y (NOR2BX1MTR)                                  0.111      1.654 f
  PIM_result_reg_156_/D (DFFRHQX2MTR)                    0.000      1.654 f
  data arrival time                                                 1.654

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_156_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20862/Y (OAI2B1X8MTR)                                 0.093      1.491 r
  U9223/Y (BUFX4MTR)                                     0.107      1.598 r
  U17388/Y (OAI21X2MTR)                                  0.054      1.652 f
  U0_BANK_TOP/vACC_0_reg_4__9_/D (DFFRHQX2MTR)           0.000      1.652 f
  data arrival time                                                 1.652

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.652
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U17595/Y (NAND2BX4MTR)                                 0.094      1.453 r
  U14268/Y (NAND2X6MTR)                                  0.047      1.500 f
  U13025/Y (INVX4MTR)                                    0.051      1.552 r
  U16370/Y (NAND2X2MTR)                                  0.043      1.595 f
  U28807/Y (OAI211X2MTR)                                 0.043      1.638 r
  U0_BANK_TOP/vACC_3_reg_1__21_/D (DFFRHQX2MTR)          0.000      1.638 r
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_1__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U12314/Y (CLKNAND2X4MTR)                               0.084      1.308 f
  U17529/Y (INVX4MTR)                                    0.059      1.367 r
  U14246/Y (INVX6MTR)                                    0.042      1.409 f
  U17452/Y (NAND2X2MTR)                                  0.049      1.457 r
  U13669/Y (INVX4MTR)                                    0.042      1.500 f
  U15381/Y (AOI22X2MTR)                                  0.069      1.569 r
  U12233/Y (OAI21X1MTR)                                  0.077      1.646 f
  U0_BANK_TOP/vACC_2_reg_7__13_/D (DFFRHQX2MTR)          0.000      1.646 f
  data arrival time                                                 1.646

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.646
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_228_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26229/Y (INVX2MTR)                                    0.066      1.248 r
  U26230/Y (NAND2X2MTR)                                  0.072      1.320 f
  U15509/Y (NOR2X2MTR)                                   0.084      1.404 r
  U29667/Y (NAND2X2MTR)                                  0.053      1.457 f
  U12306/Y (NAND4X2MTR)                                  0.061      1.518 r
  U12280/Y (AND2X1MTR)                                   0.088      1.606 r
  PIM_result_reg_228_/D (DFFRQX2MTR)                     0.000      1.606 r
  data arrival time                                                 1.606

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_228_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.606
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_342_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U26019/Y (INVX2MTR)                                    0.067      1.262 r
  U26244/Y (NAND4X4MTR)                                  0.091      1.354 f
  U21106/Y (NAND2X1MTR)                                  0.064      1.418 r
  U26249/Y (NAND2X2MTR)                                  0.046      1.464 f
  U26253/Y (NAND4X2MTR)                                  0.051      1.514 r
  U18885/Y (INVX2MTR)                                    0.042      1.556 f
  U22948/Y (NOR2X1MTR)                                   0.045      1.602 r
  PIM_result_reg_342_/D (DFFRQX2MTR)                     0.000      1.602 r
  data arrival time                                                 1.602

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_342_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.602
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_214_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U26019/Y (INVX2MTR)                                    0.067      1.262 r
  U26244/Y (NAND4X4MTR)                                  0.091      1.354 f
  U21106/Y (NAND2X1MTR)                                  0.064      1.418 r
  U26249/Y (NAND2X2MTR)                                  0.046      1.464 f
  U26253/Y (NAND4X2MTR)                                  0.051      1.514 r
  U18885/Y (INVX2MTR)                                    0.042      1.556 f
  U22949/Y (NOR2X1MTR)                                   0.045      1.602 r
  PIM_result_reg_214_/D (DFFRQX2MTR)                     0.000      1.602 r
  data arrival time                                                 1.602

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_214_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.602
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_470_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U26019/Y (INVX2MTR)                                    0.067      1.262 r
  U26244/Y (NAND4X4MTR)                                  0.091      1.354 f
  U21106/Y (NAND2X1MTR)                                  0.064      1.418 r
  U26249/Y (NAND2X2MTR)                                  0.046      1.464 f
  U26253/Y (NAND4X2MTR)                                  0.051      1.514 r
  U18885/Y (INVX2MTR)                                    0.042      1.556 f
  U22947/Y (NOR2X1MTR)                                   0.045      1.602 r
  PIM_result_reg_470_/D (DFFRQX2MTR)                     0.000      1.602 r
  data arrival time                                                 1.602

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_470_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.602
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_100_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26229/Y (INVX2MTR)                                    0.066      1.248 r
  U26230/Y (NAND2X2MTR)                                  0.072      1.320 f
  U15509/Y (NOR2X2MTR)                                   0.084      1.404 r
  U29667/Y (NAND2X2MTR)                                  0.053      1.457 f
  U12306/Y (NAND4X2MTR)                                  0.061      1.518 r
  U12284/Y (AND2X1MTR)                                   0.088      1.606 r
  PIM_result_reg_100_/D (DFFRQX2MTR)                     0.000      1.606 r
  data arrival time                                                 1.606

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_100_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.606
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_356_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26229/Y (INVX2MTR)                                    0.066      1.248 r
  U26230/Y (NAND2X2MTR)                                  0.072      1.320 f
  U15509/Y (NOR2X2MTR)                                   0.084      1.404 r
  U29667/Y (NAND2X2MTR)                                  0.053      1.457 f
  U12306/Y (NAND4X2MTR)                                  0.061      1.518 r
  U12281/Y (AND2X1MTR)                                   0.088      1.606 r
  PIM_result_reg_356_/D (DFFRQX2MTR)                     0.000      1.606 r
  data arrival time                                                 1.606

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_356_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.606
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_484_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10018/Y (BUFX2MTR)                                    0.112      0.621 r
  U13394/Y (INVX6MTR)                                    0.054      0.675 f
  U25315/Y (NAND2X2MTR)                                  0.051      0.725 r
  U25316/Y (NAND4X4MTR)                                  0.108      0.834 f
  U17968/Y (NOR2X2MTR)                                   0.115      0.948 r
  U25382/Y (NAND2X2MTR)                                  0.076      1.024 f
  U25383/Y (NOR2X4MTR)                                   0.089      1.113 r
  U26206/Y (NAND3X4MTR)                                  0.068      1.182 f
  U26229/Y (INVX2MTR)                                    0.066      1.248 r
  U26230/Y (NAND2X2MTR)                                  0.072      1.320 f
  U15509/Y (NOR2X2MTR)                                   0.084      1.404 r
  U29667/Y (NAND2X2MTR)                                  0.053      1.457 f
  U12306/Y (NAND4X2MTR)                                  0.061      1.518 r
  U12282/Y (AND2X1MTR)                                   0.088      1.606 r
  PIM_result_reg_484_/D (DFFRQX2MTR)                     0.000      1.606 r
  data arrival time                                                 1.606

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_484_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.606
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.267


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U16163/Y (INVX8MTR)                                    0.069      0.316 r
  U11920/Y (BUFX8MTR)                                    0.077      0.392 r
  U16133/Y (NAND2X2MTR)                                  0.039      0.431 f
  U18528/Y (OAI2BB1X2MTR)                                0.038      0.469 r
  U20809/Y (NAND3BX4MTR)                                 0.072      0.541 r
  U20851/Y (OAI2BB1X4MTR)                                0.099      0.640 r
  U15943/Y (NAND2BX4MTR)                                 0.085      0.725 r
  U13366/Y (INVX4MTR)                                    0.034      0.759 f
  U15058/Y (NAND2X2MTR)                                  0.035      0.794 r
  U13234/Y (NAND2X2MTR)                                  0.060      0.854 f
  U15756/Y (NAND2X2MTR)                                  0.048      0.902 r
  U15736/Y (NAND2X2MTR)                                  0.050      0.953 f
  U11519/Y (INVX4MTR)                                    0.044      0.997 r
  U11517/Y (CLKNAND2X4MTR)                               0.068      1.065 f
  U20860/Y (AOI21X2MTR)                                  0.100      1.165 r
  U19060/Y (XOR2X1MTR)                                   0.078      1.243 r
  U19007/Y (OAI2BB1X2MTR)                                0.131      1.374 r
  U14835/Y (BUFX4MTR)                                    0.087      1.461 r
  U26307/Y (MXI2X2MTR)                                   0.077      1.538 f
  U26321/Y (OAI22X2MTR)                                  0.097      1.635 r
  U0_BANK_TOP/vACC_0_reg_4__5_/D (DFFRHQX2MTR)           0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.266


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U14266/Y (NAND2X6MTR)                                  0.055      1.298 r
  U14261/Y (CLKNAND2X8MTR)                               0.059      1.357 f
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.407 r
  U20832/Y (OAI2B1X8MTR)                                 0.054      1.460 f
  U11854/Y (INVX8MTR)                                    0.038      1.498 r
  U11853/Y (INVX2MTR)                                    0.041      1.539 f
  U22778/Y (OAI22X1MTR)                                  0.049      1.588 r
  U0_BANK_TOP/vACC_1_reg_7__0_/D (DFFRQX2MTR)            0.000      1.588 r
  data arrival time                                                 1.588

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__0_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.588
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.265


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U16163/Y (INVX8MTR)                                    0.069      0.316 r
  U11920/Y (BUFX8MTR)                                    0.077      0.392 r
  U16133/Y (NAND2X2MTR)                                  0.039      0.431 f
  U18528/Y (OAI2BB1X2MTR)                                0.038      0.469 r
  U20809/Y (NAND3BX4MTR)                                 0.072      0.541 r
  U20851/Y (OAI2BB1X4MTR)                                0.099      0.640 r
  U15943/Y (NAND2BX4MTR)                                 0.085      0.725 r
  U13366/Y (INVX4MTR)                                    0.034      0.759 f
  U14435/Y (NOR2X3MTR)                                   0.059      0.818 r
  U12025/Y (AND2X2MTR)                                   0.112      0.931 r
  U14329/Y (NAND2X2MTR)                                  0.052      0.982 f
  U14901/Y (CLKNAND2X4MTR)                               0.051      1.034 r
  U9633/Y (NAND2X2MTR)                                   0.046      1.079 f
  U11979/Y (NAND3BX2MTR)                                 0.059      1.139 r
  U10906/Y (NAND3X6MTR)                                  0.090      1.228 f
  U15462/Y (CLKNAND2X4MTR)                               0.054      1.282 r
  U15435/Y (INVX4MTR)                                    0.041      1.323 f
  U18833/Y (INVX4MTR)                                    0.055      1.378 r
  U26431/Y (NAND2X2MTR)                                  0.067      1.445 f
  U12983/Y (INVX4MTR)                                    0.058      1.502 r
  U12976/Y (AOI22X2MTR)                                  0.044      1.547 f
  U22690/Y (OAI21X1MTR)                                  0.043      1.590 r
  U0_BANK_TOP/vACC_0_reg_4__12_/D (DFFRQX4MTR)           0.000      1.590 r
  data arrival time                                                 1.590

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__12_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.590
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.265


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U14266/Y (NAND2X6MTR)                                  0.055      1.298 r
  U14261/Y (CLKNAND2X8MTR)                               0.059      1.357 f
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.407 r
  U20832/Y (OAI2B1X8MTR)                                 0.054      1.460 f
  U11854/Y (INVX8MTR)                                    0.038      1.498 r
  U11853/Y (INVX2MTR)                                    0.041      1.539 f
  U22602/Y (OAI22X1MTR)                                  0.049      1.588 r
  U0_BANK_TOP/vACC_1_reg_7__2_/D (DFFRQX2MTR)            0.000      1.588 r
  data arrival time                                                 1.588

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__2_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.588
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.265


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U12908/Y (INVX6MTR)                                    0.049      0.288 f
  U11874/Y (BUFX4MTR)                                    0.078      0.366 f
  U20665/Y (AOI21X2MTR)                                  0.067      0.434 r
  U18394/Y (OAI211X2MTR)                                 0.093      0.527 f
  U18320/Y (CLKNAND2X4MTR)                               0.066      0.592 r
  U26005/Y (NAND2X2MTR)                                  0.058      0.650 f
  U18082/Y (NOR2X2MTR)                                   0.073      0.723 r
  U21277/Y (INVX3MTR)                                    0.037      0.759 f
  U9967/Y (INVX2MTR)                                     0.081      0.840 r
  U9858/Y (INVX2MTR)                                     0.060      0.900 f
  U9778/Y (INVX2MTR)                                     0.037      0.937 r
  U9734/Y (OAI2B11X1MTR)                                 0.101      1.038 f
  U11742/Y (AOI21X2MTR)                                  0.124      1.162 r
  U13699/Y (AOI21X6MTR)                                  0.049      1.211 f
  U12310/Y (CLKNAND2X8MTR)                               0.052      1.263 r
  U9429/Y (CLKNAND2X4MTR)                                0.054      1.317 f
  U17458/Y (CLKNAND2X8MTR)                               0.048      1.365 r
  U27018/Y (NAND2X2MTR)                                  0.071      1.436 f
  U14785/Y (INVX4MTR)                                    0.064      1.500 r
  U18752/Y (INVX2MTR)                                    0.045      1.545 f
  U18720/Y (OAI211X2MTR)                                 0.090      1.635 r
  U0_BANK_TOP/vACC_3_reg_5__8_/D (DFFRHQX2MTR)           0.000      1.635 r
  data arrival time                                                 1.635

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_5__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.635
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.264


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20849/Y (OAI2B1X8MTR)                                 0.096      1.486 r
  U17391/Y (INVX4MTR)                                    0.047      1.534 f
  U17382/Y (INVX4MTR)                                    0.051      1.585 r
  U26422/Y (OAI22X2MTR)                                  0.061      1.646 f
  U0_BANK_TOP/vACC_1_reg_6__7_/D (DFFRHQX2MTR)           0.000      1.646 f
  data arrival time                                                 1.646

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.646
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.264


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20849/Y (OAI2B1X8MTR)                                 0.096      1.486 r
  U17391/Y (INVX4MTR)                                    0.047      1.534 f
  U17382/Y (INVX4MTR)                                    0.051      1.585 r
  U26423/Y (OAI22X2MTR)                                  0.061      1.646 f
  U0_BANK_TOP/vACC_1_reg_6__5_/D (DFFRHQX2MTR)           0.000      1.646 f
  data arrival time                                                 1.646

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.646
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.264


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U12314/Y (CLKNAND2X4MTR)                               0.084      1.308 f
  U17529/Y (INVX4MTR)                                    0.059      1.367 r
  U14246/Y (INVX6MTR)                                    0.042      1.409 f
  U17452/Y (NAND2X2MTR)                                  0.049      1.457 r
  U13669/Y (INVX4MTR)                                    0.042      1.500 f
  U20742/Y (AOI22X2MTR)                                  0.089      1.589 r
  U29734/Y (OAI21X2MTR)                                  0.060      1.649 f
  U0_BANK_TOP/vACC_2_reg_7__11_/D (DFFRHQX2MTR)          0.000      1.649 f
  data arrival time                                                 1.649

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.649
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.264


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U16468/Y (OAI21BX4MTR)                                 0.081      1.441 f
  U16459/Y (INVX4MTR)                                    0.064      1.505 r
  U28799/Y (NAND2X2MTR)                                  0.048      1.553 f
  U28800/Y (OAI21X2MTR)                                  0.035      1.587 r
  U0_BANK_TOP/vACC_0_reg_1__15_/D (DFFRQX4MTR)           0.000      1.587 r
  data arrival time                                                 1.587

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.587
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.263


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U14266/Y (NAND2X6MTR)                                  0.055      1.298 r
  U14261/Y (CLKNAND2X8MTR)                               0.059      1.357 f
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.407 r
  U20832/Y (OAI2B1X8MTR)                                 0.054      1.460 f
  U11854/Y (INVX8MTR)                                    0.038      1.498 r
  U11853/Y (INVX2MTR)                                    0.041      1.539 f
  U22719/Y (OAI22X1MTR)                                  0.049      1.588 r
  U0_BANK_TOP/vACC_1_reg_7__15_/D (DFFRQX2MTR)           0.000      1.588 r
  data arrival time                                                 1.588

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__15_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.175      1.325
  data required time                                                1.325
  --------------------------------------------------------------------------
  data required time                                                1.325
  data arrival time                                                -1.588
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.263


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U13695/Y (INVX2MTR)                                    0.043      1.267 f
  U16381/Y (NOR2X6MTR)                                   0.072      1.339 r
  U17449/Y (BUFX4MTR)                                    0.100      1.439 r
  U26519/Y (MXI2X2MTR)                                   0.097      1.536 r
  U12224/Y (OAI22X1MTR)                                  0.105      1.640 f
  U0_BANK_TOP/vACC_3_reg_2__0_/D (DFFRHQX2MTR)           0.000      1.640 f
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U13695/Y (INVX2MTR)                                    0.043      1.267 f
  U16381/Y (NOR2X6MTR)                                   0.072      1.339 r
  U17449/Y (BUFX4MTR)                                    0.100      1.439 r
  U26519/Y (MXI2X2MTR)                                   0.097      1.536 r
  U22791/Y (OAI22X1MTR)                                  0.105      1.640 f
  U0_BANK_TOP/vACC_2_reg_2__0_/D (DFFRHQX2MTR)           0.000      1.640 f
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U13695/Y (INVX2MTR)                                    0.043      1.267 f
  U16381/Y (NOR2X6MTR)                                   0.072      1.339 r
  U17449/Y (BUFX4MTR)                                    0.100      1.439 r
  U26519/Y (MXI2X2MTR)                                   0.097      1.536 r
  U12223/Y (OAI22X1MTR)                                  0.105      1.640 f
  U0_BANK_TOP/vACC_1_reg_2__0_/D (DFFRHQX2MTR)           0.000      1.640 f
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.262


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U14244/Y (NOR2X4MTR)                                   0.069      1.460 r
  U23634/Y (INVX4MTR)                                    0.039      1.499 f
  U23372/Y (INVX4MTR)                                    0.048      1.546 r
  U28655/Y (AOI22X2MTR)                                  0.046      1.592 f
  U28656/Y (OAI21X2MTR)                                  0.044      1.637 r
  U0_BANK_TOP/vACC_1_reg_0__12_/D (DFFRHQX2MTR)          0.000      1.637 r
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.261


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.389 f
  U9280/Y (OAI2B1X4MTR)                                  0.124      1.512 r
  U23600/Y (INVX4MTR)                                    0.047      1.559 f
  U17428/Y (INVX4MTR)                                    0.055      1.614 r
  U26495/Y (OAI22X2MTR)                                  0.048      1.662 f
  U0_BANK_TOP/vACC_2_reg_7__7_/D (DFFRHQX4MTR)           0.000      1.662 f
  data arrival time                                                 1.662

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__7_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.099      1.401
  data required time                                                1.401
  --------------------------------------------------------------------------
  data required time                                                1.401
  data arrival time                                                -1.662
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.261


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U14244/Y (NOR2X4MTR)                                   0.069      1.460 r
  U23634/Y (INVX4MTR)                                    0.039      1.499 f
  U23372/Y (INVX4MTR)                                    0.048      1.546 r
  U28662/Y (AOI22X2MTR)                                  0.046      1.592 f
  U28663/Y (OAI21X2MTR)                                  0.044      1.636 r
  U0_BANK_TOP/vACC_1_reg_0__11_/D (DFFRHQX2MTR)          0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__11_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.261


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U14244/Y (NOR2X4MTR)                                   0.069      1.460 r
  U23634/Y (INVX4MTR)                                    0.039      1.499 f
  U23372/Y (INVX4MTR)                                    0.048      1.546 r
  U28690/Y (AOI22X2MTR)                                  0.046      1.592 f
  U28691/Y (OAI21X2MTR)                                  0.044      1.636 r
  U0_BANK_TOP/vACC_1_reg_0__13_/D (DFFRHQX2MTR)          0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.261


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U14244/Y (NOR2X4MTR)                                   0.069      1.460 r
  U23634/Y (INVX4MTR)                                    0.039      1.499 f
  U23372/Y (INVX4MTR)                                    0.048      1.546 r
  U28676/Y (AOI22X2MTR)                                  0.046      1.592 f
  U28677/Y (OAI21X2MTR)                                  0.044      1.636 r
  U0_BANK_TOP/vACC_1_reg_0__9_/D (DFFRHQX2MTR)           0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.261


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_118_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U26351/Y (NOR2X2MTR)                                   0.112      1.333 r
  U22225/Y (OAI21X1MTR)                                  0.092      1.425 f
  U18950/Y (NAND4BX2MTR)                                 0.063      1.488 r
  U18849/Y (AOI21X2MTR)                                  0.048      1.536 f
  U22887/Y (NOR2X1MTR)                                   0.057      1.593 r
  PIM_result_reg_118_/D (DFFRQX2MTR)                     0.000      1.593 r
  data arrival time                                                 1.593

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_118_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.593
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_246_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U26351/Y (NOR2X2MTR)                                   0.112      1.333 r
  U22225/Y (OAI21X1MTR)                                  0.092      1.425 f
  U18950/Y (NAND4BX2MTR)                                 0.063      1.488 r
  U18849/Y (AOI21X2MTR)                                  0.048      1.536 f
  U22886/Y (NOR2X1MTR)                                   0.057      1.593 r
  PIM_result_reg_246_/D (DFFRQX2MTR)                     0.000      1.593 r
  data arrival time                                                 1.593

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_246_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.593
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_374_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U26351/Y (NOR2X2MTR)                                   0.112      1.333 r
  U22225/Y (OAI21X1MTR)                                  0.092      1.425 f
  U18950/Y (NAND4BX2MTR)                                 0.063      1.488 r
  U18849/Y (AOI21X2MTR)                                  0.048      1.536 f
  U22885/Y (NOR2X1MTR)                                   0.057      1.593 r
  PIM_result_reg_374_/D (DFFRQX2MTR)                     0.000      1.593 r
  data arrival time                                                 1.593

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_374_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.593
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_502_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U26351/Y (NOR2X2MTR)                                   0.112      1.333 r
  U22225/Y (OAI21X1MTR)                                  0.092      1.425 f
  U18950/Y (NAND4BX2MTR)                                 0.063      1.488 r
  U18849/Y (AOI21X2MTR)                                  0.048      1.536 f
  U22884/Y (NOR2X1MTR)                                   0.057      1.593 r
  PIM_result_reg_502_/D (DFFRQX2MTR)                     0.000      1.593 r
  data arrival time                                                 1.593

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_502_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.167      1.333
  data required time                                                1.333
  --------------------------------------------------------------------------
  data required time                                                1.333
  data arrival time                                                -1.593
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_117_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U26351/Y (NOR2X2MTR)                                   0.112      1.333 r
  U26520/Y (NAND2X2MTR)                                  0.068      1.401 f
  U22406/Y (OAI22X1MTR)                                  0.083      1.484 r
  U18857/Y (NOR2X2MTR)                                   0.059      1.543 f
  U22891/Y (NOR2X1MTR)                                   0.051      1.594 r
  PIM_result_reg_117_/D (DFFRQX2MTR)                     0.000      1.594 r
  data arrival time                                                 1.594

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_117_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.594
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_245_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U26351/Y (NOR2X2MTR)                                   0.112      1.333 r
  U26520/Y (NAND2X2MTR)                                  0.068      1.401 f
  U22406/Y (OAI22X1MTR)                                  0.083      1.484 r
  U18857/Y (NOR2X2MTR)                                   0.059      1.543 f
  U22890/Y (NOR2X1MTR)                                   0.051      1.594 r
  PIM_result_reg_245_/D (DFFRQX2MTR)                     0.000      1.594 r
  data arrival time                                                 1.594

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_245_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.594
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_373_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U26351/Y (NOR2X2MTR)                                   0.112      1.333 r
  U26520/Y (NAND2X2MTR)                                  0.068      1.401 f
  U22406/Y (OAI22X1MTR)                                  0.083      1.484 r
  U18857/Y (NOR2X2MTR)                                   0.059      1.543 f
  U22889/Y (NOR2X1MTR)                                   0.051      1.594 r
  PIM_result_reg_373_/D (DFFRQX2MTR)                     0.000      1.594 r
  data arrival time                                                 1.594

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_373_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.594
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_501_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U10721/Y (NAND3X8MTR)                                  0.076      1.221 f
  U26351/Y (NOR2X2MTR)                                   0.112      1.333 r
  U26520/Y (NAND2X2MTR)                                  0.068      1.401 f
  U22406/Y (OAI22X1MTR)                                  0.083      1.484 r
  U18857/Y (NOR2X2MTR)                                   0.059      1.543 f
  U22888/Y (NOR2X1MTR)                                   0.051      1.594 r
  PIM_result_reg_501_/D (DFFRQX2MTR)                     0.000      1.594 r
  data arrival time                                                 1.594

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_501_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.594
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11536/Y (INVX12MTR)                                   0.044      0.365 r
  U10650/Y (INVX8MTR)                                    0.032      0.397 f
  U11550/Y (AOI22X2MTR)                                  0.061      0.458 r
  U11156/Y (AOI21X2MTR)                                  0.077      0.535 f
  U20426/Y (NOR2X4MTR)                                   0.083      0.618 r
  U12115/Y (NAND3X8MTR)                                  0.076      0.694 f
  U20303/Y (CLKNAND2X16MTR)                              0.068      0.762 r
  U11379/Y (CLKNAND2X12MTR)                              0.053      0.815 f
  U14401/Y (INVX8MTR)                                    0.047      0.861 r
  U9998/Y (NOR2X8MTR)                                    0.033      0.894 f
  U9635/Y (XNOR2X4MTR)                                   0.097      0.991 r
  U20550/Y (XNOR2X8MTR)                                  0.119      1.110 r
  U20549/Y (XNOR2X8MTR)                                  0.106      1.216 r
  U11153/Y (XNOR2X8MTR)                                  0.098      1.314 r
  U23733/Y (INVX4MTR)                                    0.043      1.358 f
  U9332/Y (NOR2X6MTR)                                    0.076      1.433 r
  U23957/Y (INVX1MTR)                                    0.048      1.482 f
  U16356/Y (NAND2BX2MTR)                                 0.043      1.525 r
  U20300/Y (XNOR2X1MTR)                                  0.065      1.590 r
  U22822/Y (NOR2X1MTR)                                   0.055      1.644 f
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_4_/D (DFFRHQX2MTR)
                                                         0.000      1.644 f
  data arrival time                                                 1.644

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_4__BFLOAT_ALU/ADD0_in_mant_reg_4_/CK (DFFRHQX2MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.644
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.260


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U15462/Y (CLKNAND2X4MTR)                               0.055      1.297 f
  U15435/Y (INVX4MTR)                                    0.053      1.349 r
  U18833/Y (INVX4MTR)                                    0.048      1.397 f
  U26431/Y (NAND2X2MTR)                                  0.054      1.451 r
  U12983/Y (INVX4MTR)                                    0.045      1.496 f
  U13654/Y (AOI22X2MTR)                                  0.091      1.586 r
  U17392/Y (OAI21X2MTR)                                  0.058      1.645 f
  U0_BANK_TOP/vACC_0_reg_4__10_/D (DFFRHQX2MTR)          0.000      1.645 f
  data arrival time                                                 1.645

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__10_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.645
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U15462/Y (CLKNAND2X4MTR)                               0.055      1.297 f
  U15435/Y (INVX4MTR)                                    0.053      1.349 r
  U18833/Y (INVX4MTR)                                    0.048      1.397 f
  U26431/Y (NAND2X2MTR)                                  0.054      1.451 r
  U12983/Y (INVX4MTR)                                    0.045      1.496 f
  U29437/Y (AOI22X2MTR)                                  0.091      1.586 r
  U29438/Y (OAI21X2MTR)                                  0.058      1.644 f
  U0_BANK_TOP/vACC_0_reg_4__13_/D (DFFRHQX2MTR)          0.000      1.644 f
  data arrival time                                                 1.644

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.644
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26663/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15421/Y (BUFX4MTR)                                    0.107      1.587 r
  U26718/Y (OAI22X2MTR)                                  0.057      1.644 f
  U0_BANK_TOP/vACC_3_reg_0__15_/D (DFFRHQX2MTR)          0.000      1.644 f
  data arrival time                                                 1.644

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.644
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26623/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15404/Y (BUFX4MTR)                                    0.107      1.587 r
  U26716/Y (OAI22X2MTR)                                  0.057      1.644 f
  U0_BANK_TOP/vACC_1_reg_0__15_/D (DFFRHQX2MTR)          0.000      1.644 f
  data arrival time                                                 1.644

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.644
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26610/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15402/Y (BUFX4MTR)                                    0.107      1.587 r
  U26720/Y (OAI22X2MTR)                                  0.057      1.644 f
  U0_BANK_TOP/vACC_0_reg_0__15_/D (DFFRHQX2MTR)          0.000      1.644 f
  data arrival time                                                 1.644

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.644
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_85_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U26019/Y (INVX2MTR)                                    0.067      1.262 r
  U26244/Y (NAND4X4MTR)                                  0.091      1.354 f
  U16450/Y (OAI211X2MTR)                                 0.125      1.478 r
  U18938/Y (NOR2X2MTR)                                   0.063      1.542 f
  U22954/Y (NOR2X1MTR)                                   0.052      1.593 r
  PIM_result_reg_85_/D (DFFRQX2MTR)                      0.000      1.593 r
  data arrival time                                                 1.593

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_85_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.593
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_213_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U26019/Y (INVX2MTR)                                    0.067      1.262 r
  U26244/Y (NAND4X4MTR)                                  0.091      1.354 f
  U16450/Y (OAI211X2MTR)                                 0.125      1.478 r
  U18938/Y (NOR2X2MTR)                                   0.063      1.542 f
  U22953/Y (NOR2X1MTR)                                   0.052      1.593 r
  PIM_result_reg_213_/D (DFFRQX2MTR)                     0.000      1.593 r
  data arrival time                                                 1.593

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_213_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.593
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_341_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U26019/Y (INVX2MTR)                                    0.067      1.262 r
  U26244/Y (NAND4X4MTR)                                  0.091      1.354 f
  U16450/Y (OAI211X2MTR)                                 0.125      1.478 r
  U18938/Y (NOR2X2MTR)                                   0.063      1.542 f
  U22952/Y (NOR2X1MTR)                                   0.052      1.593 r
  PIM_result_reg_341_/D (DFFRQX2MTR)                     0.000      1.593 r
  data arrival time                                                 1.593

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_341_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.593
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_469_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U26019/Y (INVX2MTR)                                    0.067      1.262 r
  U26244/Y (NAND4X4MTR)                                  0.091      1.354 f
  U16450/Y (OAI211X2MTR)                                 0.125      1.478 r
  U18938/Y (NOR2X2MTR)                                   0.063      1.542 f
  U22951/Y (NOR2X1MTR)                                   0.052      1.593 r
  PIM_result_reg_469_/D (DFFRQX2MTR)                     0.000      1.593 r
  data arrival time                                                 1.593

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_469_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.593
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12740/Y (BUFX14MTR)                                   0.074      0.499 r
  U25223/Y (INVX4MTR)                                    0.041      0.540 f
  U15897/Y (NAND2X2MTR)                                  0.042      0.582 r
  U18068/Y (NAND4X4MTR)                                  0.087      0.669 f
  U15807/Y (NOR2X2MTR)                                   0.100      0.769 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.835 f
  U25231/Y (NOR2X4MTR)                                   0.082      0.917 r
  U25238/Y (CLKNAND2X4MTR)                               0.059      0.976 f
  U12393/Y (NOR2X4MTR)                                   0.074      1.050 r
  U13067/Y (NAND3X4MTR)                                  0.068      1.118 f
  U13062/Y (INVX2MTR)                                    0.063      1.181 r
  U25377/Y (CLKNAND2X4MTR)                               0.057      1.238 f
  U19053/Y (NAND2X2MTR)                                  0.055      1.293 r
  U14274/Y (NAND2BX2MTR)                                 0.081      1.374 r
  U17528/Y (NOR2X4MTR)                                   0.043      1.417 f
  U18882/Y (NAND2X2MTR)                                  0.040      1.457 r
  U17467/Y (MXI2X2MTR)                                   0.074      1.530 f
  U23184/Y (NOR2X1MTR)                                   0.061      1.591 r
  PIM_result_reg_10_/D (DFFRQX2MTR)                      0.000      1.591 r
  data arrival time                                                 1.591

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_10_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.591
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_138_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12740/Y (BUFX14MTR)                                   0.074      0.499 r
  U25223/Y (INVX4MTR)                                    0.041      0.540 f
  U15897/Y (NAND2X2MTR)                                  0.042      0.582 r
  U18068/Y (NAND4X4MTR)                                  0.087      0.669 f
  U15807/Y (NOR2X2MTR)                                   0.100      0.769 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.835 f
  U25231/Y (NOR2X4MTR)                                   0.082      0.917 r
  U25238/Y (CLKNAND2X4MTR)                               0.059      0.976 f
  U12393/Y (NOR2X4MTR)                                   0.074      1.050 r
  U13067/Y (NAND3X4MTR)                                  0.068      1.118 f
  U13062/Y (INVX2MTR)                                    0.063      1.181 r
  U25377/Y (CLKNAND2X4MTR)                               0.057      1.238 f
  U19053/Y (NAND2X2MTR)                                  0.055      1.293 r
  U14274/Y (NAND2BX2MTR)                                 0.081      1.374 r
  U17528/Y (NOR2X4MTR)                                   0.043      1.417 f
  U18882/Y (NAND2X2MTR)                                  0.040      1.457 r
  U17467/Y (MXI2X2MTR)                                   0.074      1.530 f
  U23183/Y (NOR2X1MTR)                                   0.061      1.591 r
  PIM_result_reg_138_/D (DFFRQX2MTR)                     0.000      1.591 r
  data arrival time                                                 1.591

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_138_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.591
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_266_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12740/Y (BUFX14MTR)                                   0.074      0.499 r
  U25223/Y (INVX4MTR)                                    0.041      0.540 f
  U15897/Y (NAND2X2MTR)                                  0.042      0.582 r
  U18068/Y (NAND4X4MTR)                                  0.087      0.669 f
  U15807/Y (NOR2X2MTR)                                   0.100      0.769 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.835 f
  U25231/Y (NOR2X4MTR)                                   0.082      0.917 r
  U25238/Y (CLKNAND2X4MTR)                               0.059      0.976 f
  U12393/Y (NOR2X4MTR)                                   0.074      1.050 r
  U13067/Y (NAND3X4MTR)                                  0.068      1.118 f
  U13062/Y (INVX2MTR)                                    0.063      1.181 r
  U25377/Y (CLKNAND2X4MTR)                               0.057      1.238 f
  U19053/Y (NAND2X2MTR)                                  0.055      1.293 r
  U14274/Y (NAND2BX2MTR)                                 0.081      1.374 r
  U17528/Y (NOR2X4MTR)                                   0.043      1.417 f
  U18882/Y (NAND2X2MTR)                                  0.040      1.457 r
  U17467/Y (MXI2X2MTR)                                   0.074      1.530 f
  U23182/Y (NOR2X1MTR)                                   0.061      1.591 r
  PIM_result_reg_266_/D (DFFRQX2MTR)                     0.000      1.591 r
  data arrival time                                                 1.591

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_266_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.591
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_394_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12740/Y (BUFX14MTR)                                   0.074      0.499 r
  U25223/Y (INVX4MTR)                                    0.041      0.540 f
  U15897/Y (NAND2X2MTR)                                  0.042      0.582 r
  U18068/Y (NAND4X4MTR)                                  0.087      0.669 f
  U15807/Y (NOR2X2MTR)                                   0.100      0.769 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.835 f
  U25231/Y (NOR2X4MTR)                                   0.082      0.917 r
  U25238/Y (CLKNAND2X4MTR)                               0.059      0.976 f
  U12393/Y (NOR2X4MTR)                                   0.074      1.050 r
  U13067/Y (NAND3X4MTR)                                  0.068      1.118 f
  U13062/Y (INVX2MTR)                                    0.063      1.181 r
  U25377/Y (CLKNAND2X4MTR)                               0.057      1.238 f
  U19053/Y (NAND2X2MTR)                                  0.055      1.293 r
  U14274/Y (NAND2BX2MTR)                                 0.081      1.374 r
  U17528/Y (NOR2X4MTR)                                   0.043      1.417 f
  U18882/Y (NAND2X2MTR)                                  0.040      1.457 r
  U17467/Y (MXI2X2MTR)                                   0.074      1.530 f
  U23181/Y (NOR2X1MTR)                                   0.061      1.591 r
  PIM_result_reg_394_/D (DFFRQX2MTR)                     0.000      1.591 r
  data arrival time                                                 1.591

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_394_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.591
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U16516/Y (BUFX6MTR)                                    0.099      1.350 f
  U9319/Y (NAND2X6MTR)                                   0.050      1.400 r
  U28797/Y (NAND2X2MTR)                                  0.107      1.507 f
  U17495/Y (OAI211X2MTR)                                 0.122      1.629 r
  U0_BANK_TOP/vACC_2_reg_1__12_/D (DFFRHQX2MTR)          0.000      1.629 r
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_1__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.259


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.166      0.166 r
  U20256/Y (INVX8MTR)                                    0.052      0.219 f
  U25012/Y (NAND2X2MTR)                                  0.086      0.305 r
  U21745/Y (OAI22X1MTR)                                  0.102      0.407 f
  U16076/Y (NOR3X2MTR)                                   0.143      0.550 r
  U20759/Y (OAI2BB1X4MTR)                                0.080      0.630 f
  U14599/Y (INVX3MTR)                                    0.051      0.680 r
  U13352/Y (NAND2X3MTR)                                  0.061      0.742 f
  U18043/Y (OAI21X2MTR)                                  0.091      0.833 r
  U18038/Y (INVX2MTR)                                    0.052      0.884 f
  U11627/Y (NAND2X6MTR)                                  0.046      0.930 r
  U11626/Y (CLKNAND2X4MTR)                               0.060      0.989 f
  U11864/Y (NAND2X6MTR)                                  0.051      1.041 r
  U14865/Y (AOI21X2MTR)                                  0.053      1.094 f
  U15525/Y (NAND2X2MTR)                                  0.048      1.142 r
  U16428/Y (NAND3X4MTR)                                  0.072      1.214 f
  U17504/Y (CLKNAND2X4MTR)                               0.053      1.267 r
  U15444/Y (NAND2X6MTR)                                  0.049      1.316 f
  U18808/Y (CLKNAND2X12MTR)                              0.053      1.369 r
  U16323/Y (OAI2B1X4MTR)                                 0.051      1.419 f
  U17413/Y (INVX4MTR)                                    0.054      1.473 r
  U15361/Y (INVX4MTR)                                    0.041      1.514 f
  U12228/Y (OAI22X1MTR)                                  0.064      1.578 r
  U0_BANK_TOP/vACC_1_reg_2__2_/D (DFFRQX4MTR)            0.000      1.578 r
  data arrival time                                                 1.578

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__2_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.180      1.320
  data required time                                                1.320
  --------------------------------------------------------------------------
  data required time                                                1.320
  data arrival time                                                -1.578
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.166      0.166 r
  U20256/Y (INVX8MTR)                                    0.052      0.219 f
  U25012/Y (NAND2X2MTR)                                  0.086      0.305 r
  U21745/Y (OAI22X1MTR)                                  0.102      0.407 f
  U16076/Y (NOR3X2MTR)                                   0.143      0.550 r
  U20759/Y (OAI2BB1X4MTR)                                0.080      0.630 f
  U14599/Y (INVX3MTR)                                    0.051      0.680 r
  U13352/Y (NAND2X3MTR)                                  0.061      0.742 f
  U18043/Y (OAI21X2MTR)                                  0.091      0.833 r
  U18038/Y (INVX2MTR)                                    0.052      0.884 f
  U11627/Y (NAND2X6MTR)                                  0.046      0.930 r
  U11626/Y (CLKNAND2X4MTR)                               0.060      0.989 f
  U11864/Y (NAND2X6MTR)                                  0.051      1.041 r
  U14865/Y (AOI21X2MTR)                                  0.053      1.094 f
  U15525/Y (NAND2X2MTR)                                  0.048      1.142 r
  U16428/Y (NAND3X4MTR)                                  0.072      1.214 f
  U17504/Y (CLKNAND2X4MTR)                               0.053      1.267 r
  U15444/Y (NAND2X6MTR)                                  0.049      1.316 f
  U18808/Y (CLKNAND2X12MTR)                              0.053      1.369 r
  U16323/Y (OAI2B1X4MTR)                                 0.051      1.419 f
  U17413/Y (INVX4MTR)                                    0.054      1.473 r
  U15361/Y (INVX4MTR)                                    0.041      1.514 f
  U12227/Y (OAI22X1MTR)                                  0.064      1.578 r
  U0_BANK_TOP/vACC_1_reg_2__4_/D (DFFRQX4MTR)            0.000      1.578 r
  data arrival time                                                 1.578

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__4_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.180      1.320
  data required time                                                1.320
  --------------------------------------------------------------------------
  data required time                                                1.320
  data arrival time                                                -1.578
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U12314/Y (CLKNAND2X4MTR)                               0.073      1.315 r
  U17529/Y (INVX4MTR)                                    0.043      1.358 f
  U12294/Y (INVX2MTR)                                    0.072      1.430 r
  U17474/Y (MXI2X2MTR)                                   0.112      1.542 r
  U22780/Y (OAI22X1MTR)                                  0.104      1.646 f
  U0_BANK_TOP/vACC_2_reg_7__6_/D (DFFRHQX4MTR)           0.000      1.646 f
  data arrival time                                                 1.646

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__6_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.112      1.388
  data required time                                                1.388
  --------------------------------------------------------------------------
  data required time                                                1.388
  data arrival time                                                -1.646
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_438_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U9369/Y (BUFX4MTR)                                     0.084      1.200 r
  U26224/Y (NAND2X2MTR)                                  0.054      1.254 f
  U12324/Y (INVX1MTR)                                    0.051      1.305 r
  U22292/Y (OAI21X1MTR)                                  0.070      1.375 f
  U18919/Y (OAI211X2MTR)                                 0.052      1.427 r
  U16375/Y (AOI2BB1X2MTR)                                0.045      1.472 f
  U18843/Y (OAI211X2MTR)                                 0.056      1.528 r
  U23038/Y (NOR2BX1MTR)                                  0.107      1.636 r
  PIM_result_reg_438_/D (DFFRHQX2MTR)                    0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_438_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_182_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U9369/Y (BUFX4MTR)                                     0.084      1.200 r
  U26224/Y (NAND2X2MTR)                                  0.054      1.254 f
  U12324/Y (INVX1MTR)                                    0.051      1.305 r
  U22292/Y (OAI21X1MTR)                                  0.070      1.375 f
  U18919/Y (OAI211X2MTR)                                 0.052      1.427 r
  U16375/Y (AOI2BB1X2MTR)                                0.045      1.472 f
  U18843/Y (OAI211X2MTR)                                 0.056      1.528 r
  U23040/Y (NOR2BX1MTR)                                  0.107      1.636 r
  PIM_result_reg_182_/D (DFFRHQX2MTR)                    0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_182_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_310_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U9369/Y (BUFX4MTR)                                     0.084      1.200 r
  U26224/Y (NAND2X2MTR)                                  0.054      1.254 f
  U12324/Y (INVX1MTR)                                    0.051      1.305 r
  U22292/Y (OAI21X1MTR)                                  0.070      1.375 f
  U18919/Y (OAI211X2MTR)                                 0.052      1.427 r
  U16375/Y (AOI2BB1X2MTR)                                0.045      1.472 f
  U18843/Y (OAI211X2MTR)                                 0.056      1.528 r
  U23039/Y (NOR2BX1MTR)                                  0.107      1.636 r
  PIM_result_reg_310_/D (DFFRHQX2MTR)                    0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_310_/CK (DFFRHQX2MTR)                   0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.258


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_54_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U9369/Y (BUFX4MTR)                                     0.084      1.200 r
  U26224/Y (NAND2X2MTR)                                  0.054      1.254 f
  U12324/Y (INVX1MTR)                                    0.051      1.305 r
  U22292/Y (OAI21X1MTR)                                  0.070      1.375 f
  U18919/Y (OAI211X2MTR)                                 0.052      1.427 r
  U16375/Y (AOI2BB1X2MTR)                                0.045      1.472 f
  U18843/Y (OAI211X2MTR)                                 0.056      1.528 r
  U23041/Y (NOR2BX1MTR)                                  0.107      1.636 r
  PIM_result_reg_54_/D (DFFRHQX2MTR)                     0.000      1.636 r
  data arrival time                                                 1.636

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_54_/CK (DFFRHQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.122      1.378
  data required time                                                1.378
  --------------------------------------------------------------------------
  data required time                                                1.378
  data arrival time                                                -1.636
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.257


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_42_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U15209/Y (BUFX8MTR)                                    0.069      0.477 r
  U25347/Y (INVX4MTR)                                    0.042      0.519 f
  U25348/Y (NAND2X2MTR)                                  0.045      0.563 r
  U15866/Y (NAND4X4MTR)                                  0.106      0.669 f
  U15032/Y (NOR2X4MTR)                                   0.101      0.770 r
  U13846/Y (AND3X4MTR)                                   0.119      0.888 r
  U13147/Y (NAND2X6MTR)                                  0.053      0.941 f
  U13123/Y (NOR2X8MTR)                                   0.061      1.002 r
  U13088/Y (CLKNAND2X4MTR)                               0.051      1.053 f
  U13736/Y (NOR2X4MTR)                                   0.082      1.136 r
  U16546/Y (CLKNAND2X4MTR)                               0.061      1.197 f
  U14870/Y (NOR2X4MTR)                                   0.067      1.264 r
  U14854/Y (NAND3X2MTR)                                  0.081      1.345 f
  U14275/Y (NAND2X2MTR)                                  0.063      1.408 r
  U17546/Y (NOR2X4MTR)                                   0.044      1.452 f
  U22352/Y (NAND2X2MTR)                                  0.045      1.497 r
  U18814/Y (MXI2X2MTR)                                   0.074      1.571 f
  U22536/Y (NOR2X1MTR)                                   0.066      1.637 r
  PIM_result_reg_42_/D (DFFRHQX4MTR)                     0.000      1.637 r
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_42_/CK (DFFRHQX4MTR)                    0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.257


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_170_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U15209/Y (BUFX8MTR)                                    0.069      0.477 r
  U25347/Y (INVX4MTR)                                    0.042      0.519 f
  U25348/Y (NAND2X2MTR)                                  0.045      0.563 r
  U15866/Y (NAND4X4MTR)                                  0.106      0.669 f
  U15032/Y (NOR2X4MTR)                                   0.101      0.770 r
  U13846/Y (AND3X4MTR)                                   0.119      0.888 r
  U13147/Y (NAND2X6MTR)                                  0.053      0.941 f
  U13123/Y (NOR2X8MTR)                                   0.061      1.002 r
  U13088/Y (CLKNAND2X4MTR)                               0.051      1.053 f
  U13736/Y (NOR2X4MTR)                                   0.082      1.136 r
  U16546/Y (CLKNAND2X4MTR)                               0.061      1.197 f
  U14870/Y (NOR2X4MTR)                                   0.067      1.264 r
  U14854/Y (NAND3X2MTR)                                  0.081      1.345 f
  U14275/Y (NAND2X2MTR)                                  0.063      1.408 r
  U17546/Y (NOR2X4MTR)                                   0.044      1.452 f
  U22352/Y (NAND2X2MTR)                                  0.045      1.497 r
  U18814/Y (MXI2X2MTR)                                   0.074      1.571 f
  U22535/Y (NOR2X1MTR)                                   0.066      1.637 r
  PIM_result_reg_170_/D (DFFRHQX4MTR)                    0.000      1.637 r
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_170_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.257


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_298_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U15209/Y (BUFX8MTR)                                    0.069      0.477 r
  U25347/Y (INVX4MTR)                                    0.042      0.519 f
  U25348/Y (NAND2X2MTR)                                  0.045      0.563 r
  U15866/Y (NAND4X4MTR)                                  0.106      0.669 f
  U15032/Y (NOR2X4MTR)                                   0.101      0.770 r
  U13846/Y (AND3X4MTR)                                   0.119      0.888 r
  U13147/Y (NAND2X6MTR)                                  0.053      0.941 f
  U13123/Y (NOR2X8MTR)                                   0.061      1.002 r
  U13088/Y (CLKNAND2X4MTR)                               0.051      1.053 f
  U13736/Y (NOR2X4MTR)                                   0.082      1.136 r
  U16546/Y (CLKNAND2X4MTR)                               0.061      1.197 f
  U14870/Y (NOR2X4MTR)                                   0.067      1.264 r
  U14854/Y (NAND3X2MTR)                                  0.081      1.345 f
  U14275/Y (NAND2X2MTR)                                  0.063      1.408 r
  U17546/Y (NOR2X4MTR)                                   0.044      1.452 f
  U22352/Y (NAND2X2MTR)                                  0.045      1.497 r
  U18814/Y (MXI2X2MTR)                                   0.074      1.571 f
  U22534/Y (NOR2X1MTR)                                   0.066      1.637 r
  PIM_result_reg_298_/D (DFFRHQX4MTR)                    0.000      1.637 r
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_298_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.257


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_426_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U15209/Y (BUFX8MTR)                                    0.069      0.477 r
  U25347/Y (INVX4MTR)                                    0.042      0.519 f
  U25348/Y (NAND2X2MTR)                                  0.045      0.563 r
  U15866/Y (NAND4X4MTR)                                  0.106      0.669 f
  U15032/Y (NOR2X4MTR)                                   0.101      0.770 r
  U13846/Y (AND3X4MTR)                                   0.119      0.888 r
  U13147/Y (NAND2X6MTR)                                  0.053      0.941 f
  U13123/Y (NOR2X8MTR)                                   0.061      1.002 r
  U13088/Y (CLKNAND2X4MTR)                               0.051      1.053 f
  U13736/Y (NOR2X4MTR)                                   0.082      1.136 r
  U16546/Y (CLKNAND2X4MTR)                               0.061      1.197 f
  U14870/Y (NOR2X4MTR)                                   0.067      1.264 r
  U14854/Y (NAND3X2MTR)                                  0.081      1.345 f
  U14275/Y (NAND2X2MTR)                                  0.063      1.408 r
  U17546/Y (NOR2X4MTR)                                   0.044      1.452 f
  U22352/Y (NAND2X2MTR)                                  0.045      1.497 r
  U18814/Y (MXI2X2MTR)                                   0.074      1.571 f
  U22533/Y (NOR2X1MTR)                                   0.066      1.637 r
  PIM_result_reg_426_/D (DFFRHQX4MTR)                    0.000      1.637 r
  data arrival time                                                 1.637

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_426_/CK (DFFRHQX4MTR)                   0.000      1.500 r
  library setup time                                    -0.121      1.379
  data required time                                                1.379
  --------------------------------------------------------------------------
  data required time                                                1.379
  data arrival time                                                -1.637
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.257


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U15462/Y (CLKNAND2X4MTR)                               0.055      1.297 f
  U15435/Y (INVX4MTR)                                    0.053      1.349 r
  U26295/Y (INVX4MTR)                                    0.048      1.397 f
  U26344/Y (NAND2X2MTR)                                  0.052      1.449 r
  U14185/Y (INVX4MTR)                                    0.044      1.494 f
  U29419/Y (AOI22X2MTR)                                  0.090      1.584 r
  U29420/Y (OAI21X2MTR)                                  0.058      1.642 f
  U0_BANK_TOP/vACC_1_reg_4__9_/D (DFFRHQX2MTR)           0.000      1.642 f
  data arrival time                                                 1.642

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.642
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.257


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_84_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U26019/Y (INVX2MTR)                                    0.067      1.262 r
  U26244/Y (NAND4X4MTR)                                  0.091      1.354 f
  U16454/Y (OAI211X2MTR)                                 0.126      1.480 r
  U22428/Y (NOR2X2MTR)                                   0.060      1.540 f
  U22958/Y (NOR2X1MTR)                                   0.051      1.591 r
  PIM_result_reg_84_/D (DFFRQX2MTR)                      0.000      1.591 r
  data arrival time                                                 1.591

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_84_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.591
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.257


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_212_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U26019/Y (INVX2MTR)                                    0.067      1.262 r
  U26244/Y (NAND4X4MTR)                                  0.091      1.354 f
  U16454/Y (OAI211X2MTR)                                 0.126      1.480 r
  U22428/Y (NOR2X2MTR)                                   0.060      1.540 f
  U22957/Y (NOR2X1MTR)                                   0.051      1.591 r
  PIM_result_reg_212_/D (DFFRQX2MTR)                     0.000      1.591 r
  data arrival time                                                 1.591

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_212_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.591
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.257


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_340_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U26019/Y (INVX2MTR)                                    0.067      1.262 r
  U26244/Y (NAND4X4MTR)                                  0.091      1.354 f
  U16454/Y (OAI211X2MTR)                                 0.126      1.480 r
  U22428/Y (NOR2X2MTR)                                   0.060      1.540 f
  U22956/Y (NOR2X1MTR)                                   0.051      1.591 r
  PIM_result_reg_340_/D (DFFRQX2MTR)                     0.000      1.591 r
  data arrival time                                                 1.591

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_340_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.591
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.257


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_468_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U26019/Y (INVX2MTR)                                    0.067      1.262 r
  U26244/Y (NAND4X4MTR)                                  0.091      1.354 f
  U16454/Y (OAI211X2MTR)                                 0.126      1.480 r
  U22428/Y (NOR2X2MTR)                                   0.060      1.540 f
  U22955/Y (NOR2X1MTR)                                   0.051      1.591 r
  PIM_result_reg_468_/D (DFFRQX2MTR)                     0.000      1.591 r
  data arrival time                                                 1.591

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_468_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.591
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.257


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_149_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12758/Y (BUFX10MTR)                                   0.076      0.501 r
  U25671/Y (INVX4MTR)                                    0.041      0.543 f
  U25672/Y (NAND2X2MTR)                                  0.041      0.584 r
  U23638/Y (NAND4X4MTR)                                  0.115      0.699 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.790 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.865 f
  U17846/Y (NOR2X4MTR)                                   0.072      0.937 r
  U25689/Y (CLKNAND2X4MTR)                               0.059      0.996 f
  U25695/Y (NOR2X4MTR)                                   0.082      1.079 r
  U13729/Y (NAND3X6MTR)                                  0.087      1.165 f
  U17637/Y (NOR2X2MTR)                                   0.090      1.256 r
  U26417/Y (NAND2X2MTR)                                  0.062      1.317 f
  U15490/Y (NOR2X2MTR)                                   0.078      1.396 r
  U26724/Y (NAND2X2MTR)                                  0.053      1.449 f
  U26727/Y (NAND4X2MTR)                                  0.054      1.503 r
  U18812/Y (INVX2MTR)                                    0.042      1.545 f
  U23137/Y (NOR2X1MTR)                                   0.045      1.590 r
  PIM_result_reg_149_/D (DFFRQX2MTR)                     0.000      1.590 r
  data arrival time                                                 1.590

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_149_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.590
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U11821/Y (INVX4MTR)                                    0.044      0.283 r
  U11822/Y (INVX4MTR)                                    0.046      0.329 f
  U11575/Y (AOI22X2MTR)                                  0.131      0.460 r
  U20753/Y (OAI211X8MTR)                                 0.086      0.546 f
  U20925/Y (OAI2BB1X4MTR)                                0.113      0.659 f
  U19478/Y (NOR2X4MTR)                                   0.087      0.745 r
  U20710/Y (OAI21X6MTR)                                  0.062      0.807 f
  U9986/Y (AOI21X6MTR)                                   0.097      0.904 r
  U11846/Y (OAI21X8MTR)                                  0.073      0.977 f
  U11844/Y (INVX4MTR)                                    0.040      1.017 r
  U11845/Y (INVX4MTR)                                    0.027      1.044 f
  U17792/Y (AOI21X2MTR)                                  0.076      1.120 r
  U17729/Y (XNOR2X1MTR)                                  0.086      1.206 r
  U19191/Y (AOI22X2MTR)                                  0.060      1.266 f
  U19109/Y (OAI2B1X2MTR)                                 0.057      1.322 r
  U9217/Y (BUFX2MTR)                                     0.115      1.437 r
  U26682/Y (MXI2X2MTR)                                   0.090      1.527 f
  U26691/Y (OAI22X2MTR)                                  0.098      1.625 r
  U0_BANK_TOP/vACC_3_reg_0__5_/D (DFFRHQX2MTR)           0.000      1.625 r
  data arrival time                                                 1.625

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.131      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.625
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U11821/Y (INVX4MTR)                                    0.044      0.283 r
  U11822/Y (INVX4MTR)                                    0.046      0.329 f
  U11575/Y (AOI22X2MTR)                                  0.131      0.460 r
  U20753/Y (OAI211X8MTR)                                 0.086      0.546 f
  U20925/Y (OAI2BB1X4MTR)                                0.113      0.659 f
  U19478/Y (NOR2X4MTR)                                   0.087      0.745 r
  U20710/Y (OAI21X6MTR)                                  0.062      0.807 f
  U9986/Y (AOI21X6MTR)                                   0.097      0.904 r
  U11846/Y (OAI21X8MTR)                                  0.073      0.977 f
  U11844/Y (INVX4MTR)                                    0.040      1.017 r
  U11845/Y (INVX4MTR)                                    0.027      1.044 f
  U17792/Y (AOI21X2MTR)                                  0.076      1.120 r
  U17729/Y (XNOR2X1MTR)                                  0.086      1.206 r
  U19191/Y (AOI22X2MTR)                                  0.060      1.266 f
  U19109/Y (OAI2B1X2MTR)                                 0.057      1.322 r
  U9217/Y (BUFX2MTR)                                     0.115      1.437 r
  U26682/Y (MXI2X2MTR)                                   0.090      1.527 f
  U26701/Y (OAI22X2MTR)                                  0.098      1.625 r
  U0_BANK_TOP/vACC_2_reg_0__5_/D (DFFRHQX2MTR)           0.000      1.625 r
  data arrival time                                                 1.625

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.131      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.625
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U11821/Y (INVX4MTR)                                    0.044      0.283 r
  U11822/Y (INVX4MTR)                                    0.046      0.329 f
  U11575/Y (AOI22X2MTR)                                  0.131      0.460 r
  U20753/Y (OAI211X8MTR)                                 0.086      0.546 f
  U20925/Y (OAI2BB1X4MTR)                                0.113      0.659 f
  U19478/Y (NOR2X4MTR)                                   0.087      0.745 r
  U20710/Y (OAI21X6MTR)                                  0.062      0.807 f
  U9986/Y (AOI21X6MTR)                                   0.097      0.904 r
  U11846/Y (OAI21X8MTR)                                  0.073      0.977 f
  U11844/Y (INVX4MTR)                                    0.040      1.017 r
  U11845/Y (INVX4MTR)                                    0.027      1.044 f
  U17792/Y (AOI21X2MTR)                                  0.076      1.120 r
  U17729/Y (XNOR2X1MTR)                                  0.086      1.206 r
  U19191/Y (AOI22X2MTR)                                  0.060      1.266 f
  U19109/Y (OAI2B1X2MTR)                                 0.057      1.322 r
  U9217/Y (BUFX2MTR)                                     0.115      1.437 r
  U26682/Y (MXI2X2MTR)                                   0.090      1.527 f
  U26693/Y (OAI22X2MTR)                                  0.098      1.625 r
  U0_BANK_TOP/vACC_1_reg_0__5_/D (DFFRHQX2MTR)           0.000      1.625 r
  data arrival time                                                 1.625

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.131      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.625
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U11821/Y (INVX4MTR)                                    0.044      0.283 r
  U11822/Y (INVX4MTR)                                    0.046      0.329 f
  U11575/Y (AOI22X2MTR)                                  0.131      0.460 r
  U20753/Y (OAI211X8MTR)                                 0.086      0.546 f
  U20925/Y (OAI2BB1X4MTR)                                0.113      0.659 f
  U19478/Y (NOR2X4MTR)                                   0.087      0.745 r
  U20710/Y (OAI21X6MTR)                                  0.062      0.807 f
  U9986/Y (AOI21X6MTR)                                   0.097      0.904 r
  U11846/Y (OAI21X8MTR)                                  0.073      0.977 f
  U11844/Y (INVX4MTR)                                    0.040      1.017 r
  U11845/Y (INVX4MTR)                                    0.027      1.044 f
  U17792/Y (AOI21X2MTR)                                  0.076      1.120 r
  U17729/Y (XNOR2X1MTR)                                  0.086      1.206 r
  U19191/Y (AOI22X2MTR)                                  0.060      1.266 f
  U19109/Y (OAI2B1X2MTR)                                 0.057      1.322 r
  U9217/Y (BUFX2MTR)                                     0.115      1.437 r
  U26682/Y (MXI2X2MTR)                                   0.090      1.527 f
  U26683/Y (OAI22X2MTR)                                  0.098      1.625 r
  U0_BANK_TOP/vACC_0_reg_0__5_/D (DFFRHQX2MTR)           0.000      1.625 r
  data arrival time                                                 1.625

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.131      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.625
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_277_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12758/Y (BUFX10MTR)                                   0.076      0.501 r
  U25671/Y (INVX4MTR)                                    0.041      0.543 f
  U25672/Y (NAND2X2MTR)                                  0.041      0.584 r
  U23638/Y (NAND4X4MTR)                                  0.115      0.699 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.790 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.865 f
  U17846/Y (NOR2X4MTR)                                   0.072      0.937 r
  U25689/Y (CLKNAND2X4MTR)                               0.059      0.996 f
  U25695/Y (NOR2X4MTR)                                   0.082      1.079 r
  U13729/Y (NAND3X6MTR)                                  0.087      1.165 f
  U17637/Y (NOR2X2MTR)                                   0.090      1.256 r
  U26417/Y (NAND2X2MTR)                                  0.062      1.317 f
  U15490/Y (NOR2X2MTR)                                   0.078      1.396 r
  U26724/Y (NAND2X2MTR)                                  0.053      1.449 f
  U26727/Y (NAND4X2MTR)                                  0.054      1.503 r
  U18812/Y (INVX2MTR)                                    0.042      1.545 f
  U23136/Y (NOR2X1MTR)                                   0.045      1.590 r
  PIM_result_reg_277_/D (DFFRQX2MTR)                     0.000      1.590 r
  data arrival time                                                 1.590

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_277_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.590
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_405_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12758/Y (BUFX10MTR)                                   0.076      0.501 r
  U25671/Y (INVX4MTR)                                    0.041      0.543 f
  U25672/Y (NAND2X2MTR)                                  0.041      0.584 r
  U23638/Y (NAND4X4MTR)                                  0.115      0.699 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.790 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.865 f
  U17846/Y (NOR2X4MTR)                                   0.072      0.937 r
  U25689/Y (CLKNAND2X4MTR)                               0.059      0.996 f
  U25695/Y (NOR2X4MTR)                                   0.082      1.079 r
  U13729/Y (NAND3X6MTR)                                  0.087      1.165 f
  U17637/Y (NOR2X2MTR)                                   0.090      1.256 r
  U26417/Y (NAND2X2MTR)                                  0.062      1.317 f
  U15490/Y (NOR2X2MTR)                                   0.078      1.396 r
  U26724/Y (NAND2X2MTR)                                  0.053      1.449 f
  U26727/Y (NAND4X2MTR)                                  0.054      1.503 r
  U18812/Y (INVX2MTR)                                    0.042      1.545 f
  U23135/Y (NOR2X1MTR)                                   0.045      1.590 r
  PIM_result_reg_405_/D (DFFRQX2MTR)                     0.000      1.590 r
  data arrival time                                                 1.590

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_405_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.590
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U12314/Y (CLKNAND2X4MTR)                               0.084      1.308 f
  U17529/Y (INVX4MTR)                                    0.059      1.367 r
  U14246/Y (INVX6MTR)                                    0.042      1.409 f
  U18818/Y (MXI2X2MTR)                                   0.086      1.495 f
  U22779/Y (OAI22X1MTR)                                  0.083      1.578 r
  U0_BANK_TOP/vACC_2_reg_7__0_/D (DFFRQX2MTR)            0.000      1.578 r
  data arrival time                                                 1.578

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__0_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.578
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U12314/Y (CLKNAND2X4MTR)                               0.084      1.308 f
  U17529/Y (INVX4MTR)                                    0.059      1.367 r
  U14246/Y (INVX6MTR)                                    0.042      1.409 f
  U18818/Y (MXI2X2MTR)                                   0.086      1.495 f
  U22777/Y (OAI22X1MTR)                                  0.083      1.578 r
  U0_BANK_TOP/vACC_0_reg_7__0_/D (DFFRQX2MTR)            0.000      1.578 r
  data arrival time                                                 1.578

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__0_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.177      1.323
  data required time                                                1.323
  --------------------------------------------------------------------------
  data required time                                                1.323
  data arrival time                                                -1.578
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11141/Y (INVX10MTR)                                   0.039      0.468 f
  U13477/Y (NOR2X4MTR)                                   0.044      0.513 r
  U10928/Y (NAND3BX4MTR)                                 0.075      0.587 r
  U10071/Y (NOR2BX2MTR)                                  0.141      0.728 r
  U24734/Y (NOR2X2MTR)                                   0.065      0.794 f
  U16865/Y (NOR2X2MTR)                                   0.084      0.877 r
  U24759/Y (NAND2X2MTR)                                  0.064      0.941 f
  U17898/Y (NOR2X2MTR)                                   0.088      1.029 r
  U17721/Y (AOI21X4MTR)                                  0.057      1.086 f
  U9487/Y (NAND2BX2MTR)                                  0.057      1.143 r
  U9439/Y (NAND3X6MTR)                                   0.079      1.222 f
  U9343/Y (CLKNAND2X4MTR)                                0.054      1.276 r
  U17558/Y (CLKNAND2X8MTR)                               0.052      1.327 f
  U20746/Y (OAI2BB1X4MTR)                                0.107      1.434 f
  U13686/Y (INVX3MTR)                                    0.062      1.496 r
  U29289/Y (NAND2X2MTR)                                  0.047      1.543 f
  U29290/Y (OAI21X2MTR)                                  0.034      1.578 r
  U0_BANK_TOP/vACC_0_reg_3__4_/D (DFFRQX4MTR)            0.000      1.578 r
  data arrival time                                                 1.578

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__4_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.178      1.322
  data required time                                                1.322
  --------------------------------------------------------------------------
  data required time                                                1.322
  data arrival time                                                -1.578
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12740/Y (BUFX14MTR)                                   0.074      0.499 r
  U25223/Y (INVX4MTR)                                    0.041      0.540 f
  U15897/Y (NAND2X2MTR)                                  0.042      0.582 r
  U18068/Y (NAND4X4MTR)                                  0.087      0.669 f
  U15807/Y (NOR2X2MTR)                                   0.100      0.769 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.835 f
  U25231/Y (NOR2X4MTR)                                   0.082      0.917 r
  U25238/Y (CLKNAND2X4MTR)                               0.059      0.976 f
  U12393/Y (NOR2X4MTR)                                   0.074      1.050 r
  U13067/Y (NAND3X4MTR)                                  0.068      1.118 f
  U13062/Y (INVX2MTR)                                    0.063      1.181 r
  U25377/Y (CLKNAND2X4MTR)                               0.057      1.238 f
  U19053/Y (NAND2X2MTR)                                  0.055      1.293 r
  U14274/Y (NAND2BX2MTR)                                 0.081      1.374 r
  U17528/Y (NOR2X4MTR)                                   0.043      1.417 f
  U18881/Y (AOI2BB1X2MTR)                                0.119      1.536 f
  U23180/Y (NOR2X1MTR)                                   0.053      1.589 r
  PIM_result_reg_11_/D (DFFRQX2MTR)                      0.000      1.589 r
  data arrival time                                                 1.589

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_11_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.589
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_139_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12740/Y (BUFX14MTR)                                   0.074      0.499 r
  U25223/Y (INVX4MTR)                                    0.041      0.540 f
  U15897/Y (NAND2X2MTR)                                  0.042      0.582 r
  U18068/Y (NAND4X4MTR)                                  0.087      0.669 f
  U15807/Y (NOR2X2MTR)                                   0.100      0.769 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.835 f
  U25231/Y (NOR2X4MTR)                                   0.082      0.917 r
  U25238/Y (CLKNAND2X4MTR)                               0.059      0.976 f
  U12393/Y (NOR2X4MTR)                                   0.074      1.050 r
  U13067/Y (NAND3X4MTR)                                  0.068      1.118 f
  U13062/Y (INVX2MTR)                                    0.063      1.181 r
  U25377/Y (CLKNAND2X4MTR)                               0.057      1.238 f
  U19053/Y (NAND2X2MTR)                                  0.055      1.293 r
  U14274/Y (NAND2BX2MTR)                                 0.081      1.374 r
  U17528/Y (NOR2X4MTR)                                   0.043      1.417 f
  U18881/Y (AOI2BB1X2MTR)                                0.119      1.536 f
  U23179/Y (NOR2X1MTR)                                   0.053      1.589 r
  PIM_result_reg_139_/D (DFFRQX2MTR)                     0.000      1.589 r
  data arrival time                                                 1.589

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_139_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.589
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_267_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12740/Y (BUFX14MTR)                                   0.074      0.499 r
  U25223/Y (INVX4MTR)                                    0.041      0.540 f
  U15897/Y (NAND2X2MTR)                                  0.042      0.582 r
  U18068/Y (NAND4X4MTR)                                  0.087      0.669 f
  U15807/Y (NOR2X2MTR)                                   0.100      0.769 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.835 f
  U25231/Y (NOR2X4MTR)                                   0.082      0.917 r
  U25238/Y (CLKNAND2X4MTR)                               0.059      0.976 f
  U12393/Y (NOR2X4MTR)                                   0.074      1.050 r
  U13067/Y (NAND3X4MTR)                                  0.068      1.118 f
  U13062/Y (INVX2MTR)                                    0.063      1.181 r
  U25377/Y (CLKNAND2X4MTR)                               0.057      1.238 f
  U19053/Y (NAND2X2MTR)                                  0.055      1.293 r
  U14274/Y (NAND2BX2MTR)                                 0.081      1.374 r
  U17528/Y (NOR2X4MTR)                                   0.043      1.417 f
  U18881/Y (AOI2BB1X2MTR)                                0.119      1.536 f
  U23178/Y (NOR2X1MTR)                                   0.053      1.589 r
  PIM_result_reg_267_/D (DFFRQX2MTR)                     0.000      1.589 r
  data arrival time                                                 1.589

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_267_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.589
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_395_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12740/Y (BUFX14MTR)                                   0.074      0.499 r
  U25223/Y (INVX4MTR)                                    0.041      0.540 f
  U15897/Y (NAND2X2MTR)                                  0.042      0.582 r
  U18068/Y (NAND4X4MTR)                                  0.087      0.669 f
  U15807/Y (NOR2X2MTR)                                   0.100      0.769 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.835 f
  U25231/Y (NOR2X4MTR)                                   0.082      0.917 r
  U25238/Y (CLKNAND2X4MTR)                               0.059      0.976 f
  U12393/Y (NOR2X4MTR)                                   0.074      1.050 r
  U13067/Y (NAND3X4MTR)                                  0.068      1.118 f
  U13062/Y (INVX2MTR)                                    0.063      1.181 r
  U25377/Y (CLKNAND2X4MTR)                               0.057      1.238 f
  U19053/Y (NAND2X2MTR)                                  0.055      1.293 r
  U14274/Y (NAND2BX2MTR)                                 0.081      1.374 r
  U17528/Y (NOR2X4MTR)                                   0.043      1.417 f
  U18881/Y (AOI2BB1X2MTR)                                0.119      1.536 f
  U23177/Y (NOR2X1MTR)                                   0.053      1.589 r
  PIM_result_reg_395_/D (DFFRQX2MTR)                     0.000      1.589 r
  data arrival time                                                 1.589

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_395_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.589
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20847/Y (OAI2B1X8MTR)                                 0.096      1.486 r
  U17398/Y (INVX4MTR)                                    0.047      1.534 f
  U16254/Y (INVX4MTR)                                    0.056      1.590 r
  U26275/Y (OAI22X2MTR)                                  0.050      1.640 f
  U0_BANK_TOP/vACC_3_reg_6__0_/D (DFFRHQX2MTR)           0.000      1.640 f
  data arrival time                                                 1.640

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.389 f
  U9187/Y (OAI2B1X2MTR)                                  0.147      1.536 r
  U13004/Y (OAI22X1MTR)                                  0.093      1.629 f
  U0_BANK_TOP/vACC_2_reg_7__15_/D (DFFRQX4MTR)           0.000      1.629 f
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__15_/CK (DFFRQX4MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.389 f
  U9187/Y (OAI2B1X2MTR)                                  0.147      1.536 r
  U22605/Y (OAI22X1MTR)                                  0.093      1.629 f
  U0_BANK_TOP/vACC_2_reg_7__2_/D (DFFRQX4MTR)            0.000      1.629 f
  data arrival time                                                 1.629

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__2_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_371_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U26198/Y (INVX2MTR)                                    0.061      1.206 f
  U26260/Y (NOR2X4MTR)                                   0.078      1.284 r
  U26261/Y (NAND2X2MTR)                                  0.063      1.347 f
  U26262/Y (INVX2MTR)                                    0.059      1.406 r
  U29767/Y (NAND2X2MTR)                                  0.045      1.452 f
  U29772/Y (NAND4X2MTR)                                  0.055      1.506 r
  U14206/Y (AND2X1MTR)                                   0.088      1.594 r
  PIM_result_reg_371_/D (DFFRQX2MTR)                     0.000      1.594 r
  data arrival time                                                 1.594

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_371_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.594
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_115_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U26198/Y (INVX2MTR)                                    0.061      1.206 f
  U26260/Y (NOR2X4MTR)                                   0.078      1.284 r
  U26261/Y (NAND2X2MTR)                                  0.063      1.347 f
  U26262/Y (INVX2MTR)                                    0.059      1.406 r
  U29767/Y (NAND2X2MTR)                                  0.045      1.452 f
  U29772/Y (NAND4X2MTR)                                  0.055      1.506 r
  U14208/Y (AND2X1MTR)                                   0.088      1.594 r
  PIM_result_reg_115_/D (DFFRQX2MTR)                     0.000      1.594 r
  data arrival time                                                 1.594

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_115_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.594
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_243_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U26198/Y (INVX2MTR)                                    0.061      1.206 f
  U26260/Y (NOR2X4MTR)                                   0.078      1.284 r
  U26261/Y (NAND2X2MTR)                                  0.063      1.347 f
  U26262/Y (INVX2MTR)                                    0.059      1.406 r
  U29767/Y (NAND2X2MTR)                                  0.045      1.452 f
  U29772/Y (NAND4X2MTR)                                  0.055      1.506 r
  U14207/Y (AND2X1MTR)                                   0.088      1.594 r
  PIM_result_reg_243_/D (DFFRQX2MTR)                     0.000      1.594 r
  data arrival time                                                 1.594

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_243_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.594
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_499_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.151      0.151 r
  U25205/Y (AND2X4MTR)                                   0.108      0.259 r
  U22232/Y (CLKNAND2X4MTR)                               0.039      0.299 f
  U23668/Y (CLKNAND2X4MTR)                               0.033      0.332 r
  U11558/Y (OAI2BB1X4MTR)                                0.057      0.389 f
  U14669/Y (BUFX10MTR)                                   0.083      0.472 f
  U14641/Y (BUFX16MTR)                                   0.067      0.539 f
  U13443/Y (INVX6MTR)                                    0.040      0.579 r
  U25617/Y (NAND2X2MTR)                                  0.050      0.629 f
  U10732/Y (CLKNAND2X4MTR)                               0.038      0.666 r
  U12616/Y (NOR2X4MTR)                                   0.042      0.708 f
  U25621/Y (CLKNAND2X4MTR)                               0.048      0.756 r
  U17940/Y (CLKNAND2X4MTR)                               0.048      0.805 f
  U17890/Y (NOR2X4MTR)                                   0.074      0.879 r
  U11634/Y (NAND2X6MTR)                                  0.055      0.934 f
  U11633/Y (NOR2X8MTR)                                   0.058      0.992 r
  U25636/Y (NAND3X4MTR)                                  0.067      1.059 f
  U26197/Y (NOR2X4MTR)                                   0.086      1.145 r
  U26198/Y (INVX2MTR)                                    0.061      1.206 f
  U26260/Y (NOR2X4MTR)                                   0.078      1.284 r
  U26261/Y (NAND2X2MTR)                                  0.063      1.347 f
  U26262/Y (INVX2MTR)                                    0.059      1.406 r
  U29767/Y (NAND2X2MTR)                                  0.045      1.452 f
  U29772/Y (NAND4X2MTR)                                  0.055      1.506 r
  U14204/Y (AND2X1MTR)                                   0.088      1.594 r
  PIM_result_reg_499_/D (DFFRQX2MTR)                     0.000      1.594 r
  data arrival time                                                 1.594

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_499_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.594
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.255


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U12314/Y (CLKNAND2X4MTR)                               0.073      1.315 r
  U17529/Y (INVX4MTR)                                    0.043      1.358 f
  U12294/Y (INVX2MTR)                                    0.072      1.430 r
  U17474/Y (MXI2X2MTR)                                   0.112      1.542 r
  U22599/Y (OAI22X1MTR)                                  0.104      1.646 f
  U0_BANK_TOP/vACC_0_reg_7__6_/D (DFFRHQX4MTR)           0.000      1.646 f
  data arrival time                                                 1.646

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__6_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.109      1.391
  data required time                                                1.391
  --------------------------------------------------------------------------
  data required time                                                1.391
  data arrival time                                                -1.646
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20788/Y (INVX8MTR)                                    0.045      1.435 r
  U16259/Y (CLKNAND2X4MTR)                               0.049      1.484 f
  U29574/Y (OAI222X2MTR)                                 0.106      1.591 r
  U0_BANK_TOP/vACC_3_reg_6__21_/D (DFFRHQX1MTR)          0.000      1.591 r
  data arrival time                                                 1.591

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__21_/CK (DFFRHQX1MTR)         0.000      1.500 r
  library setup time                                    -0.164      1.336
  data required time                                                1.336
  --------------------------------------------------------------------------
  data required time                                                1.336
  data arrival time                                                -1.591
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26663/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15419/Y (BUFX4MTR)                                    0.107      1.588 r
  U26686/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_3_reg_0__0_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26623/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15409/Y (BUFX4MTR)                                    0.107      1.588 r
  U26662/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_1_reg_0__0_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26610/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15403/Y (BUFX4MTR)                                    0.107      1.588 r
  U26615/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_0_reg_0__0_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26623/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15409/Y (BUFX4MTR)                                    0.107      1.588 r
  U26629/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_1_reg_0__6_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26610/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15403/Y (BUFX4MTR)                                    0.107      1.588 r
  U26674/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_0_reg_0__6_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26663/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15419/Y (BUFX4MTR)                                    0.107      1.588 r
  U26689/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_3_reg_0__3_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26623/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15409/Y (BUFX4MTR)                                    0.107      1.588 r
  U26649/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_1_reg_0__3_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26610/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15403/Y (BUFX4MTR)                                    0.107      1.588 r
  U26639/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_0_reg_0__3_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26694/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15426/Y (BUFX4MTR)                                    0.107      1.588 r
  U26704/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_2_reg_0__1_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26694/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15426/Y (BUFX4MTR)                                    0.107      1.588 r
  U26702/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_2_reg_0__7_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26694/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15426/Y (BUFX4MTR)                                    0.107      1.588 r
  U26698/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_2_reg_0__2_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26694/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15429/Y (BUFX4MTR)                                    0.107      1.587 r
  U26703/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_2_reg_0__0_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26663/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15421/Y (BUFX4MTR)                                    0.107      1.587 r
  U26685/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_3_reg_0__1_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26623/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15404/Y (BUFX4MTR)                                    0.107      1.587 r
  U26661/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_1_reg_0__1_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26610/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15402/Y (BUFX4MTR)                                    0.107      1.587 r
  U26687/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_0_reg_0__1_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26663/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15421/Y (BUFX4MTR)                                    0.107      1.587 r
  U26671/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_3_reg_0__7_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26623/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15404/Y (BUFX4MTR)                                    0.107      1.587 r
  U26672/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_1_reg_0__7_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26610/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15402/Y (BUFX4MTR)                                    0.107      1.587 r
  U26673/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_0_reg_0__7_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.254


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26663/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15421/Y (BUFX4MTR)                                    0.107      1.587 r
  U26688/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_3_reg_0__2_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_0__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26623/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15404/Y (BUFX4MTR)                                    0.107      1.587 r
  U26650/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_1_reg_0__2_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_0__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26610/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15402/Y (BUFX4MTR)                                    0.107      1.587 r
  U26622/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_0_reg_0__2_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_0__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26694/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15429/Y (BUFX4MTR)                                    0.107      1.587 r
  U26699/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_2_reg_0__6_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26694/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15429/Y (BUFX4MTR)                                    0.107      1.587 r
  U26705/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_2_reg_0__3_/D (DFFRHQX2MTR)           0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U12908/Y (INVX6MTR)                                    0.049      0.288 f
  U11874/Y (BUFX4MTR)                                    0.078      0.366 f
  U20665/Y (AOI21X2MTR)                                  0.067      0.434 r
  U18394/Y (OAI211X2MTR)                                 0.093      0.527 f
  U18320/Y (CLKNAND2X4MTR)                               0.066      0.592 r
  U26005/Y (NAND2X2MTR)                                  0.058      0.650 f
  U18082/Y (NOR2X2MTR)                                   0.073      0.723 r
  U21277/Y (INVX3MTR)                                    0.037      0.759 f
  U9967/Y (INVX2MTR)                                     0.081      0.840 r
  U9858/Y (INVX2MTR)                                     0.060      0.900 f
  U9778/Y (INVX2MTR)                                     0.037      0.937 r
  U9734/Y (OAI2B11X1MTR)                                 0.101      1.038 f
  U11742/Y (AOI21X2MTR)                                  0.124      1.162 r
  U13699/Y (AOI21X6MTR)                                  0.049      1.211 f
  U12310/Y (CLKNAND2X8MTR)                               0.052      1.263 r
  U9429/Y (CLKNAND2X4MTR)                                0.054      1.317 f
  U17458/Y (CLKNAND2X8MTR)                               0.048      1.365 r
  U27020/Y (INVX2MTR)                                    0.043      1.408 f
  U23563/Y (NOR2X4MTR)                                   0.075      1.484 r
  U18760/Y (INVX2MTR)                                    0.054      1.537 f
  U29542/Y (OAI211X2MTR)                                 0.085      1.622 r
  U0_BANK_TOP/vACC_1_reg_5__21_/D (DFFRHQX2MTR)          0.000      1.622 r
  data arrival time                                                 1.622

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.131      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.622
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U12314/Y (CLKNAND2X4MTR)                               0.084      1.308 f
  U17529/Y (INVX4MTR)                                    0.059      1.367 r
  U14246/Y (INVX6MTR)                                    0.042      1.409 f
  U26483/Y (MXI2X2MTR)                                   0.086      1.495 f
  U12979/Y (OAI22X1MTR)                                  0.081      1.576 r
  U0_BANK_TOP/vACC_1_reg_7__7_/D (DFFRQX2MTR)            0.000      1.576 r
  data arrival time                                                 1.576

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__7_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.176      1.324
  data required time                                                1.324
  --------------------------------------------------------------------------
  data required time                                                1.324
  data arrival time                                                -1.576
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U20618/Y (MXI2X12MTR)                                  0.089      0.273 r
  U20279/Y (CLKNAND2X16MTR)                              0.071      0.344 f
  U10897/Y (INVX16MTR)                                   0.046      0.390 r
  U11133/Y (CLKNAND2X12MTR)                              0.039      0.430 f
  U18522/Y (INVX4MTR)                                    0.047      0.476 r
  U20560/Y (OAI2BB1X4MTR)                                0.102      0.579 r
  U19764/Y (NOR2X8MTR)                                   0.039      0.618 f
  U20350/Y (CLKNAND2X16MTR)                              0.047      0.665 r
  U11280/Y (CLKNAND2X8MTR)                               0.067      0.732 f
  U12109/Y (CLKNAND2X8MTR)                               0.060      0.792 r
  U10056/Y (CLKNAND2X4MTR)                               0.073      0.865 f
  U11281/Y (CLKNAND2X4MTR)                               0.044      0.910 r
  U14934/Y (INVX2MTR)                                    0.043      0.952 f
  U11279/Y (OAI22X8MTR)                                  0.071      1.023 r
  U11278/Y (XNOR2X8MTR)                                  0.100      1.123 r
  U20304/Y (XNOR2X8MTR)                                  0.102      1.225 r
  U20348/Y (XNOR2X8MTR)                                  0.106      1.331 r
  U18931/Y (NOR2X4MTR)                                   0.045      1.376 f
  U16388/Y (NAND2BX2MTR)                                 0.099      1.474 f
  U23962/Y (XNOR2X1MTR)                                  0.071      1.545 f
  U18785/Y (NOR2X1MTR)                                   0.063      1.608 r
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_4_/D (DFFRHQX1MTR)
                                                         0.000      1.608 r
  data arrival time                                                 1.608

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_1__BFLOAT_ALU/ADD0_in_mant_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.145      1.355
  data required time                                                1.355
  --------------------------------------------------------------------------
  data required time                                                1.355
  data arrival time                                                -1.608
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.253


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U12314/Y (CLKNAND2X4MTR)                               0.073      1.315 r
  U17529/Y (INVX4MTR)                                    0.043      1.358 f
  U12294/Y (INVX2MTR)                                    0.072      1.430 r
  U17474/Y (MXI2X2MTR)                                   0.112      1.542 r
  U12231/Y (OAI22X1MTR)                                  0.104      1.646 f
  U0_BANK_TOP/vACC_1_reg_7__6_/D (DFFRHQX4MTR)           0.000      1.646 f
  data arrival time                                                 1.646

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__6_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.106      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.646
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11141/Y (INVX10MTR)                                   0.039      0.468 f
  U13477/Y (NOR2X4MTR)                                   0.044      0.513 r
  U10928/Y (NAND3BX4MTR)                                 0.075      0.587 r
  U10071/Y (NOR2BX2MTR)                                  0.141      0.728 r
  U24745/Y (NOR2X2MTR)                                   0.065      0.794 f
  U24746/Y (NOR2X2MTR)                                   0.087      0.881 r
  U24747/Y (NAND2X2MTR)                                  0.068      0.949 f
  U13133/Y (NOR2X2MTR)                                   0.069      1.019 r
  U10695/Y (OAI2BB1X2MTR)                                0.109      1.127 r
  U19175/Y (CLKNAND2X4MTR)                               0.046      1.173 f
  U9439/Y (NAND3X6MTR)                                   0.054      1.228 r
  U17590/Y (AND2X8MTR)                                   0.094      1.322 r
  U9267/Y (INVX2MTR)                                     0.065      1.387 f
  U29307/Y (MXI2X2MTR)                                   0.106      1.493 f
  U29311/Y (OAI21X2MTR)                                  0.081      1.575 r
  U0_BANK_TOP/vACC_3_reg_3__1_/D (DFFRQX4MTR)            0.000      1.575 r
  data arrival time                                                 1.575

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__1_/CK (DFFRQX4MTR)           0.000      1.500 r
  library setup time                                    -0.178      1.322
  data required time                                                1.322
  --------------------------------------------------------------------------
  data required time                                                1.322
  data arrival time                                                -1.575
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U10560/Y (BUFX10MTR)                                   0.075      0.314 f
  U11811/Y (BUFX10MTR)                                   0.070      0.384 f
  U15259/Y (NAND2X2MTR)                                  0.031      0.415 r
  U17188/Y (OAI2BB1X2MTR)                                0.054      0.469 f
  U11566/Y (OAI21X4MTR)                                  0.094      0.564 r
  U11565/Y (NAND2X6MTR)                                  0.064      0.627 f
  U15887/Y (NOR2X4MTR)                                   0.077      0.705 r
  U11434/Y (OAI21X6MTR)                                  0.059      0.763 f
  U11433/Y (CLKNAND2X4MTR)                               0.041      0.805 r
  U16788/Y (NOR2X4MTR)                                   0.028      0.833 f
  U10765/Y (NOR2X6MTR)                                   0.102      0.935 r
  U11515/Y (OAI21X4MTR)                                  0.075      1.010 f
  U12057/Y (AOI21X2MTR)                                  0.127      1.137 r
  U20735/Y (OAI211X8MTR)                                 0.105      1.243 f
  U12314/Y (CLKNAND2X4MTR)                               0.073      1.315 r
  U17529/Y (INVX4MTR)                                    0.043      1.358 f
  U12294/Y (INVX2MTR)                                    0.072      1.430 r
  U20936/Y (MXI2X2MTR)                                   0.112      1.542 r
  U12234/Y (OAI22X1MTR)                                  0.104      1.646 f
  U0_BANK_TOP/vACC_1_reg_7__4_/D (DFFRHQX4MTR)           0.000      1.646 f
  data arrival time                                                 1.646

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_7__4_/CK (DFFRHQX4MTR)          0.000      1.500 r
  library setup time                                    -0.106      1.394
  data required time                                                1.394
  --------------------------------------------------------------------------
  data required time                                                1.394
  data arrival time                                                -1.646
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U19098/Y (NOR2X2MTR)                                   0.062      1.421 f
  U9266/Y (INVX4MTR)                                     0.051      1.473 r
  U9230/Y (INVX2MTR)                                     0.053      1.526 f
  U29018/Y (NAND2X2MTR)                                  0.041      1.566 r
  U29019/Y (OAI211X2MTR)                                 0.065      1.632 f
  U0_BANK_TOP/vACC_0_reg_1__21_/D (DFFRHQX2MTR)          0.000      1.632 f
  data arrival time                                                 1.632

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.632
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_0__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11821/Y (INVX4MTR)                                    0.041      0.350 f
  U11822/Y (INVX4MTR)                                    0.052      0.402 r
  U11575/Y (AOI22X2MTR)                                  0.088      0.490 f
  U20753/Y (OAI211X8MTR)                                 0.054      0.544 r
  U20755/Y (NOR2BX8MTR)                                  0.103      0.647 r
  U26172/Y (NAND2X2MTR)                                  0.073      0.720 f
  U12029/Y (OAI21X3MTR)                                  0.108      0.829 r
  U13272/Y (AOI21X4MTR)                                  0.079      0.908 f
  U12030/Y (OA21X2MTR)                                   0.170      1.078 f
  U11848/Y (OAI2BB1X2MTR)                                0.050      1.128 r
  U14914/Y (CLKNAND2X4MTR)                               0.043      1.171 f
  U17659/Y (NAND3X4MTR)                                  0.055      1.225 r
  U19030/Y (CLKNAND2X4MTR)                               0.058      1.284 f
  U13031/Y (CLKNAND2X8MTR)                               0.047      1.331 r
  U14252/Y (CLKNAND2X16MTR)                              0.059      1.390 f
  U26694/Y (OAI2B1X8MTR)                                 0.090      1.481 r
  U15429/Y (BUFX4MTR)                                    0.107      1.587 r
  U26697/Y (OAI22X2MTR)                                  0.051      1.638 f
  U0_BANK_TOP/vACC_2_reg_0__15_/D (DFFRHQX2MTR)          0.000      1.638 f
  data arrival time                                                 1.638

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_0__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U26522/Y (OAI2B1X8MTR)                                 0.087      1.465 r
  U23601/Y (INVX4MTR)                                    0.049      1.514 f
  U23603/Y (INVX4MTR)                                    0.056      1.569 r
  U26592/Y (OAI22X2MTR)                                  0.063      1.633 f
  U0_BANK_TOP/vACC_3_reg_2__7_/D (DFFRHQX2MTR)           0.000      1.633 f
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U26522/Y (OAI2B1X8MTR)                                 0.087      1.465 r
  U23601/Y (INVX4MTR)                                    0.049      1.514 f
  U23603/Y (INVX4MTR)                                    0.056      1.569 r
  U26590/Y (OAI22X2MTR)                                  0.063      1.633 f
  U0_BANK_TOP/vACC_3_reg_2__5_/D (DFFRHQX2MTR)           0.000      1.633 f
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U26522/Y (OAI2B1X8MTR)                                 0.087      1.465 r
  U23601/Y (INVX4MTR)                                    0.049      1.514 f
  U23603/Y (INVX4MTR)                                    0.056      1.569 r
  U26594/Y (OAI22X2MTR)                                  0.063      1.633 f
  U0_BANK_TOP/vACC_3_reg_2__6_/D (DFFRHQX2MTR)           0.000      1.633 f
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.252


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_5__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20666/Y (NAND3X12MTR)                                 0.047      0.240 r
  U12908/Y (INVX6MTR)                                    0.049      0.288 f
  U11874/Y (BUFX4MTR)                                    0.078      0.366 f
  U20665/Y (AOI21X2MTR)                                  0.067      0.434 r
  U18394/Y (OAI211X2MTR)                                 0.093      0.527 f
  U18320/Y (CLKNAND2X4MTR)                               0.066      0.592 r
  U26005/Y (NAND2X2MTR)                                  0.058      0.650 f
  U18082/Y (NOR2X2MTR)                                   0.073      0.723 r
  U21277/Y (INVX3MTR)                                    0.037      0.759 f
  U9967/Y (INVX2MTR)                                     0.081      0.840 r
  U9858/Y (INVX2MTR)                                     0.060      0.900 f
  U9778/Y (INVX2MTR)                                     0.037      0.937 r
  U9734/Y (OAI2B11X1MTR)                                 0.101      1.038 f
  U11742/Y (AOI21X2MTR)                                  0.124      1.162 r
  U13699/Y (AOI21X6MTR)                                  0.049      1.211 f
  U12310/Y (CLKNAND2X8MTR)                               0.052      1.263 r
  U9429/Y (CLKNAND2X4MTR)                                0.054      1.317 f
  U17458/Y (CLKNAND2X8MTR)                               0.048      1.365 r
  U27020/Y (INVX2MTR)                                    0.043      1.408 f
  U23563/Y (NOR2X4MTR)                                   0.075      1.484 r
  U18760/Y (INVX2MTR)                                    0.054      1.537 f
  U29517/Y (OAI211X2MTR)                                 0.085      1.622 r
  U0_BANK_TOP/vACC_1_reg_5__8_/D (DFFRHQX2MTR)           0.000      1.622 r
  data arrival time                                                 1.622

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_5__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.622
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U26522/Y (OAI2B1X8MTR)                                 0.087      1.465 r
  U23601/Y (INVX4MTR)                                    0.049      1.514 f
  U23603/Y (INVX4MTR)                                    0.056      1.569 r
  U26596/Y (OAI22X2MTR)                                  0.063      1.633 f
  U0_BANK_TOP/vACC_3_reg_2__1_/D (DFFRHQX2MTR)           0.000      1.633 f
  data arrival time                                                 1.633

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.633
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12740/Y (BUFX14MTR)                                   0.074      0.499 r
  U25223/Y (INVX4MTR)                                    0.041      0.540 f
  U15897/Y (NAND2X2MTR)                                  0.042      0.582 r
  U18068/Y (NAND4X4MTR)                                  0.087      0.669 f
  U15807/Y (NOR2X2MTR)                                   0.100      0.769 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.835 f
  U25231/Y (NOR2X4MTR)                                   0.082      0.917 r
  U25238/Y (CLKNAND2X4MTR)                               0.059      0.976 f
  U12393/Y (NOR2X4MTR)                                   0.074      1.050 r
  U13067/Y (NAND3X4MTR)                                  0.068      1.118 f
  U13062/Y (INVX2MTR)                                    0.063      1.181 r
  U25377/Y (CLKNAND2X4MTR)                               0.057      1.238 f
  U19053/Y (NAND2X2MTR)                                  0.055      1.293 r
  U14274/Y (NAND2BX2MTR)                                 0.081      1.374 r
  U17528/Y (NOR2X4MTR)                                   0.043      1.417 f
  U12298/Y (AOI2BB1X2MTR)                                0.119      1.536 f
  U23176/Y (NOR2X1MTR)                                   0.050      1.586 r
  PIM_result_reg_12_/D (DFFRQX2MTR)                      0.000      1.586 r
  data arrival time                                                 1.586

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_12_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.586
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_140_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12740/Y (BUFX14MTR)                                   0.074      0.499 r
  U25223/Y (INVX4MTR)                                    0.041      0.540 f
  U15897/Y (NAND2X2MTR)                                  0.042      0.582 r
  U18068/Y (NAND4X4MTR)                                  0.087      0.669 f
  U15807/Y (NOR2X2MTR)                                   0.100      0.769 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.835 f
  U25231/Y (NOR2X4MTR)                                   0.082      0.917 r
  U25238/Y (CLKNAND2X4MTR)                               0.059      0.976 f
  U12393/Y (NOR2X4MTR)                                   0.074      1.050 r
  U13067/Y (NAND3X4MTR)                                  0.068      1.118 f
  U13062/Y (INVX2MTR)                                    0.063      1.181 r
  U25377/Y (CLKNAND2X4MTR)                               0.057      1.238 f
  U19053/Y (NAND2X2MTR)                                  0.055      1.293 r
  U14274/Y (NAND2BX2MTR)                                 0.081      1.374 r
  U17528/Y (NOR2X4MTR)                                   0.043      1.417 f
  U12298/Y (AOI2BB1X2MTR)                                0.119      1.536 f
  U23175/Y (NOR2X1MTR)                                   0.050      1.586 r
  PIM_result_reg_140_/D (DFFRQX2MTR)                     0.000      1.586 r
  data arrival time                                                 1.586

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_140_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.586
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_268_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12740/Y (BUFX14MTR)                                   0.074      0.499 r
  U25223/Y (INVX4MTR)                                    0.041      0.540 f
  U15897/Y (NAND2X2MTR)                                  0.042      0.582 r
  U18068/Y (NAND4X4MTR)                                  0.087      0.669 f
  U15807/Y (NOR2X2MTR)                                   0.100      0.769 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.835 f
  U25231/Y (NOR2X4MTR)                                   0.082      0.917 r
  U25238/Y (CLKNAND2X4MTR)                               0.059      0.976 f
  U12393/Y (NOR2X4MTR)                                   0.074      1.050 r
  U13067/Y (NAND3X4MTR)                                  0.068      1.118 f
  U13062/Y (INVX2MTR)                                    0.063      1.181 r
  U25377/Y (CLKNAND2X4MTR)                               0.057      1.238 f
  U19053/Y (NAND2X2MTR)                                  0.055      1.293 r
  U14274/Y (NAND2BX2MTR)                                 0.081      1.374 r
  U17528/Y (NOR2X4MTR)                                   0.043      1.417 f
  U12298/Y (AOI2BB1X2MTR)                                0.119      1.536 f
  U23174/Y (NOR2X1MTR)                                   0.050      1.586 r
  PIM_result_reg_268_/D (DFFRQX2MTR)                     0.000      1.586 r
  data arrival time                                                 1.586

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_268_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.586
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_396_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12740/Y (BUFX14MTR)                                   0.074      0.499 r
  U25223/Y (INVX4MTR)                                    0.041      0.540 f
  U15897/Y (NAND2X2MTR)                                  0.042      0.582 r
  U18068/Y (NAND4X4MTR)                                  0.087      0.669 f
  U15807/Y (NOR2X2MTR)                                   0.100      0.769 r
  U15010/Y (NAND2X2MTR)                                  0.066      0.835 f
  U25231/Y (NOR2X4MTR)                                   0.082      0.917 r
  U25238/Y (CLKNAND2X4MTR)                               0.059      0.976 f
  U12393/Y (NOR2X4MTR)                                   0.074      1.050 r
  U13067/Y (NAND3X4MTR)                                  0.068      1.118 f
  U13062/Y (INVX2MTR)                                    0.063      1.181 r
  U25377/Y (CLKNAND2X4MTR)                               0.057      1.238 f
  U19053/Y (NAND2X2MTR)                                  0.055      1.293 r
  U14274/Y (NAND2BX2MTR)                                 0.081      1.374 r
  U17528/Y (NOR2X4MTR)                                   0.043      1.417 f
  U12298/Y (AOI2BB1X2MTR)                                0.119      1.536 f
  U23173/Y (NOR2X1MTR)                                   0.050      1.586 r
  PIM_result_reg_396_/D (DFFRQX2MTR)                     0.000      1.586 r
  data arrival time                                                 1.586

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_396_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.165      1.335
  data required time                                                1.335
  --------------------------------------------------------------------------
  data required time                                                1.335
  data arrival time                                                -1.586
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U19098/Y (NOR2X2MTR)                                   0.062      1.421 f
  U9266/Y (INVX4MTR)                                     0.051      1.473 r
  U9230/Y (INVX2MTR)                                     0.053      1.526 f
  U28971/Y (NAND2X2MTR)                                  0.041      1.566 r
  U28972/Y (OAI211X2MTR)                                 0.065      1.632 f
  U0_BANK_TOP/vACC_0_reg_1__13_/D (DFFRHQX2MTR)          0.000      1.632 f
  data arrival time                                                 1.632

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__13_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.632
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U19098/Y (NOR2X2MTR)                                   0.062      1.421 f
  U9266/Y (INVX4MTR)                                     0.051      1.473 r
  U9230/Y (INVX2MTR)                                     0.053      1.526 f
  U28841/Y (NAND2X2MTR)                                  0.041      1.566 r
  U28842/Y (OAI211X2MTR)                                 0.065      1.632 f
  U0_BANK_TOP/vACC_0_reg_1__12_/D (DFFRHQX2MTR)          0.000      1.632 f
  data arrival time                                                 1.632

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__12_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.632
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.251


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U26522/Y (OAI2B1X8MTR)                                 0.087      1.465 r
  U23601/Y (INVX4MTR)                                    0.049      1.514 f
  U23602/Y (INVX4MTR)                                    0.055      1.568 r
  U26591/Y (OAI22X2MTR)                                  0.063      1.631 f
  U0_BANK_TOP/vACC_3_reg_2__3_/D (DFFRHQX2MTR)           0.000      1.631 f
  data arrival time                                                 1.631

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.631
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U26522/Y (OAI2B1X8MTR)                                 0.087      1.465 r
  U23601/Y (INVX4MTR)                                    0.049      1.514 f
  U23602/Y (INVX4MTR)                                    0.055      1.568 r
  U26595/Y (OAI22X2MTR)                                  0.063      1.631 f
  U0_BANK_TOP/vACC_3_reg_2__4_/D (DFFRHQX2MTR)           0.000      1.631 f
  data arrival time                                                 1.631

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.631
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U26522/Y (OAI2B1X8MTR)                                 0.087      1.465 r
  U23601/Y (INVX4MTR)                                    0.049      1.514 f
  U23602/Y (INVX4MTR)                                    0.055      1.568 r
  U26593/Y (OAI22X2MTR)                                  0.063      1.631 f
  U0_BANK_TOP/vACC_3_reg_2__2_/D (DFFRHQX2MTR)           0.000      1.631 f
  data arrival time                                                 1.631

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_2__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.631
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_90_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.278 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.354 f
  U26504/Y (NAND4X4MTR)                                  0.081      1.435 r
  U18927/Y (MXI2X2MTR)                                   0.086      1.521 f
  U22942/Y (NOR2X1MTR)                                   0.061      1.582 r
  PIM_result_reg_90_/D (DFFRQX2MTR)                      0.000      1.582 r
  data arrival time                                                 1.582

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_90_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.582
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_218_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.278 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.354 f
  U26504/Y (NAND4X4MTR)                                  0.081      1.435 r
  U18927/Y (MXI2X2MTR)                                   0.086      1.521 f
  U22941/Y (NOR2X1MTR)                                   0.061      1.582 r
  PIM_result_reg_218_/D (DFFRQX2MTR)                     0.000      1.582 r
  data arrival time                                                 1.582

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_218_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.582
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_346_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.278 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.354 f
  U26504/Y (NAND4X4MTR)                                  0.081      1.435 r
  U18927/Y (MXI2X2MTR)                                   0.086      1.521 f
  U22940/Y (NOR2X1MTR)                                   0.061      1.582 r
  PIM_result_reg_346_/D (DFFRQX2MTR)                     0.000      1.582 r
  data arrival time                                                 1.582

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_346_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.582
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_474_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U25719/Y (INVX4MTR)                                    0.039      0.548 f
  U25722/Y (NAND2X2MTR)                                  0.042      0.591 r
  U12584/Y (NAND4X4MTR)                                  0.132      0.722 f
  U9743/Y (NOR2X6MTR)                                    0.124      0.846 r
  U12514/Y (NAND3X8MTR)                                  0.076      0.922 f
  U13778/Y (NOR2X8MTR)                                   0.065      0.987 r
  U13758/Y (NAND2X6MTR)                                  0.061      1.048 f
  U14327/Y (NOR2X8MTR)                                   0.068      1.116 r
  U13070/Y (NAND3X8MTR)                                  0.079      1.195 f
  U12348/Y (NOR2X6MTR)                                   0.082      1.278 r
  U23680/Y (NAND4X4MTR)                                  0.077      1.354 f
  U26504/Y (NAND4X4MTR)                                  0.081      1.435 r
  U18927/Y (MXI2X2MTR)                                   0.086      1.521 f
  U22939/Y (NOR2X1MTR)                                   0.061      1.582 r
  PIM_result_reg_474_/D (DFFRQX2MTR)                     0.000      1.582 r
  data arrival time                                                 1.582

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_474_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.168      1.332
  data required time                                                1.332
  --------------------------------------------------------------------------
  data required time                                                1.332
  data arrival time                                                -1.582
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20848/Y (OAI2B1X4MTR)                                 0.078      1.468 r
  U17389/Y (INVX4MTR)                                    0.050      1.518 f
  U14170/Y (INVX3MTR)                                    0.052      1.570 r
  U26356/Y (OAI22X2MTR)                                  0.061      1.631 f
  U0_BANK_TOP/vACC_2_reg_6__4_/D (DFFRHQX2MTR)           0.000      1.631 f
  data arrival time                                                 1.631

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.631
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20848/Y (OAI2B1X4MTR)                                 0.078      1.468 r
  U17389/Y (INVX4MTR)                                    0.050      1.518 f
  U14170/Y (INVX3MTR)                                    0.052      1.570 r
  U26382/Y (OAI22X2MTR)                                  0.061      1.631 f
  U0_BANK_TOP/vACC_2_reg_6__6_/D (DFFRHQX2MTR)           0.000      1.631 f
  data arrival time                                                 1.631

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.631
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20846/Y (OAI2B1X8MTR)                                 0.077      1.467 r
  U11944/Y (INVX8MTR)                                    0.041      1.508 f
  U11945/Y (INVX8MTR)                                    0.038      1.546 r
  U29573/Y (OAI222X2MTR)                                 0.077      1.624 f
  U0_BANK_TOP/vACC_0_reg_6__21_/D (DFFRHQX2MTR)          0.000      1.624 f
  data arrival time                                                 1.624

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.624
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.250


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11141/Y (INVX10MTR)                                   0.039      0.468 f
  U13477/Y (NOR2X4MTR)                                   0.044      0.513 r
  U10928/Y (NAND3BX4MTR)                                 0.075      0.587 r
  U10071/Y (NOR2BX2MTR)                                  0.141      0.728 r
  U24734/Y (NOR2X2MTR)                                   0.065      0.794 f
  U16865/Y (NOR2X2MTR)                                   0.084      0.877 r
  U24759/Y (NAND2X2MTR)                                  0.064      0.941 f
  U17898/Y (NOR2X2MTR)                                   0.088      1.029 r
  U17721/Y (AOI21X4MTR)                                  0.057      1.086 f
  U9487/Y (NAND2BX2MTR)                                  0.057      1.143 r
  U9439/Y (NAND3X6MTR)                                   0.079      1.222 f
  U9343/Y (CLKNAND2X4MTR)                                0.054      1.276 r
  U17558/Y (CLKNAND2X8MTR)                               0.052      1.327 f
  U15477/Y (AO21X4MTR)                                   0.145      1.472 f
  U17499/Y (INVX4MTR)                                    0.060      1.532 r
  U29246/Y (NAND2X2MTR)                                  0.047      1.579 f
  U29250/Y (OAI211X2MTR)                                 0.040      1.619 r
  U0_BANK_TOP/vACC_1_reg_3__8_/D (DFFRHQX2MTR)           0.000      1.619 r
  data arrival time                                                 1.619

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.619
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.248


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11141/Y (INVX10MTR)                                   0.039      0.468 f
  U13477/Y (NOR2X4MTR)                                   0.044      0.513 r
  U10928/Y (NAND3BX4MTR)                                 0.075      0.587 r
  U10071/Y (NOR2BX2MTR)                                  0.141      0.728 r
  U24734/Y (NOR2X2MTR)                                   0.065      0.794 f
  U16865/Y (NOR2X2MTR)                                   0.084      0.877 r
  U24759/Y (NAND2X2MTR)                                  0.064      0.941 f
  U17898/Y (NOR2X2MTR)                                   0.088      1.029 r
  U17721/Y (AOI21X4MTR)                                  0.057      1.086 f
  U9487/Y (NAND2BX2MTR)                                  0.057      1.143 r
  U9439/Y (NAND3X6MTR)                                   0.079      1.222 f
  U9343/Y (CLKNAND2X4MTR)                                0.054      1.276 r
  U17558/Y (CLKNAND2X8MTR)                               0.052      1.327 f
  U15477/Y (AO21X4MTR)                                   0.145      1.472 f
  U17499/Y (INVX4MTR)                                    0.060      1.532 r
  U29331/Y (NAND2X2MTR)                                  0.047      1.579 f
  U29333/Y (OAI211X2MTR)                                 0.040      1.619 r
  U0_BANK_TOP/vACC_1_reg_3__21_/D (DFFRHQX2MTR)          0.000      1.619 r
  data arrival time                                                 1.619

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.619
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.248


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12758/Y (BUFX10MTR)                                   0.076      0.501 r
  U25671/Y (INVX4MTR)                                    0.041      0.543 f
  U25672/Y (NAND2X2MTR)                                  0.041      0.584 r
  U23638/Y (NAND4X4MTR)                                  0.115      0.699 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.790 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.865 f
  U17846/Y (NOR2X4MTR)                                   0.072      0.937 r
  U25689/Y (CLKNAND2X4MTR)                               0.059      0.996 f
  U25695/Y (NOR2X4MTR)                                   0.082      1.079 r
  U13729/Y (NAND3X6MTR)                                  0.087      1.165 f
  U17637/Y (NOR2X2MTR)                                   0.090      1.256 r
  U26417/Y (NAND2X2MTR)                                  0.062      1.317 f
  U15490/Y (NOR2X2MTR)                                   0.078      1.396 r
  U26724/Y (NAND2X2MTR)                                  0.053      1.449 f
  U26727/Y (NAND4X2MTR)                                  0.054      1.503 r
  U23138/Y (AND2X1MTR)                                   0.084      1.587 r
  PIM_result_reg_21_/D (DFFRQX2MTR)                      0.000      1.587 r
  data arrival time                                                 1.587

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_21_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.587
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.248


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20849/Y (OAI2B1X8MTR)                                 0.096      1.486 r
  U17391/Y (INVX4MTR)                                    0.047      1.534 f
  U17382/Y (INVX4MTR)                                    0.051      1.585 r
  U26276/Y (OAI22X2MTR)                                  0.047      1.632 f
  U0_BANK_TOP/vACC_1_reg_6__0_/D (DFFRHQX2MTR)           0.000      1.632 f
  data arrival time                                                 1.632

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.632
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.248


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U26515/Y (OAI2B1X8MTR)                                 0.096      1.473 r
  U23657/Y (BUFX6MTR)                                    0.095      1.569 r
  U26545/Y (OAI22X2MTR)                                  0.060      1.628 f
  U0_BANK_TOP/vACC_2_reg_2__5_/D (DFFRHQX2MTR)           0.000      1.628 f
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U26515/Y (OAI2B1X8MTR)                                 0.096      1.473 r
  U23657/Y (BUFX6MTR)                                    0.095      1.569 r
  U26568/Y (OAI22X2MTR)                                  0.060      1.628 f
  U0_BANK_TOP/vACC_2_reg_2__6_/D (DFFRHQX2MTR)           0.000      1.628 f
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U16516/Y (BUFX6MTR)                                    0.099      1.350 f
  U9319/Y (NAND2X6MTR)                                   0.050      1.400 r
  U9255/Y (CLKNAND2X4MTR)                                0.073      1.473 f
  U16414/Y (NOR2X1MTR)                                   0.066      1.539 r
  U15440/Y (AOI21X1MTR)                                  0.043      1.582 f
  U17454/Y (OAI2BB1X1MTR)                                0.046      1.628 r
  U0_BANK_TOP/vACC_0_reg_1__9_/D (DFFRHQX2MTR)           0.000      1.628 r
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__9_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U26515/Y (OAI2B1X8MTR)                                 0.096      1.473 r
  U18757/Y (BUFX6MTR)                                    0.095      1.568 r
  U26577/Y (OAI22X2MTR)                                  0.059      1.628 f
  U0_BANK_TOP/vACC_2_reg_2__7_/D (DFFRHQX2MTR)           0.000      1.628 f
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U26515/Y (OAI2B1X8MTR)                                 0.096      1.473 r
  U18757/Y (BUFX6MTR)                                    0.095      1.568 r
  U26554/Y (OAI22X2MTR)                                  0.059      1.628 f
  U0_BANK_TOP/vACC_2_reg_2__3_/D (DFFRHQX2MTR)           0.000      1.628 f
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U26515/Y (OAI2B1X8MTR)                                 0.096      1.473 r
  U18757/Y (BUFX6MTR)                                    0.095      1.568 r
  U26588/Y (OAI22X2MTR)                                  0.059      1.628 f
  U0_BANK_TOP/vACC_2_reg_2__1_/D (DFFRHQX2MTR)           0.000      1.628 f
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U16163/Y (INVX8MTR)                                    0.069      0.316 r
  U11920/Y (BUFX8MTR)                                    0.077      0.392 r
  U16133/Y (NAND2X2MTR)                                  0.039      0.431 f
  U18528/Y (OAI2BB1X2MTR)                                0.038      0.469 r
  U20809/Y (NAND3BX4MTR)                                 0.072      0.541 r
  U20851/Y (OAI2BB1X4MTR)                                0.099      0.640 r
  U15943/Y (NAND2BX4MTR)                                 0.085      0.725 r
  U13366/Y (INVX4MTR)                                    0.034      0.759 f
  U15058/Y (NAND2X2MTR)                                  0.035      0.794 r
  U13234/Y (NAND2X2MTR)                                  0.060      0.854 f
  U15756/Y (NAND2X2MTR)                                  0.048      0.902 r
  U15736/Y (NAND2X2MTR)                                  0.050      0.953 f
  U11519/Y (INVX4MTR)                                    0.044      0.997 r
  U11517/Y (CLKNAND2X4MTR)                               0.068      1.065 f
  U20861/Y (AOI21X2MTR)                                  0.091      1.157 r
  U19091/Y (XOR2X1MTR)                                   0.079      1.236 r
  U18993/Y (OAI2BB1X2MTR)                                0.123      1.359 r
  U18912/Y (BUFX4MTR)                                    0.083      1.442 r
  U26302/Y (MXI2X2MTR)                                   0.077      1.519 f
  U26309/Y (OAI22X2MTR)                                  0.097      1.616 r
  U0_BANK_TOP/vACC_0_reg_4__6_/D (DFFRHQX2MTR)           0.000      1.616 r
  data arrival time                                                 1.616

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.616
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.247


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U16323/Y (OAI2B1X4MTR)                                 0.077      1.455 r
  U17413/Y (INVX4MTR)                                    0.052      1.507 f
  U23604/Y (INVX4MTR)                                    0.057      1.564 r
  U26597/Y (OAI22X2MTR)                                  0.063      1.628 f
  U0_BANK_TOP/vACC_1_reg_2__7_/D (DFFRHQX2MTR)           0.000      1.628 f
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.246


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U16323/Y (OAI2B1X4MTR)                                 0.077      1.455 r
  U17413/Y (INVX4MTR)                                    0.052      1.507 f
  U23604/Y (INVX4MTR)                                    0.057      1.564 r
  U26599/Y (OAI22X2MTR)                                  0.063      1.628 f
  U0_BANK_TOP/vACC_1_reg_2__3_/D (DFFRHQX2MTR)           0.000      1.628 f
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.246


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U16323/Y (OAI2B1X4MTR)                                 0.077      1.455 r
  U17413/Y (INVX4MTR)                                    0.052      1.507 f
  U23604/Y (INVX4MTR)                                    0.057      1.564 r
  U26605/Y (OAI22X2MTR)                                  0.063      1.628 f
  U0_BANK_TOP/vACC_1_reg_2__6_/D (DFFRHQX2MTR)           0.000      1.628 f
  data arrival time                                                 1.628

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.628
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.246


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20862/Y (OAI2B1X8MTR)                                 0.093      1.491 r
  U9172/Y (BUFX6MTR)                                     0.093      1.585 r
  U26297/Y (OAI22X2MTR)                                  0.046      1.631 f
  U0_BANK_TOP/vACC_0_reg_4__1_/D (DFFRHQX2MTR)           0.000      1.631 f
  data arrival time                                                 1.631

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.631
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.246


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20862/Y (OAI2B1X8MTR)                                 0.093      1.491 r
  U9172/Y (BUFX6MTR)                                     0.093      1.585 r
  U16273/Y (OAI22X2MTR)                                  0.046      1.631 f
  U0_BANK_TOP/vACC_0_reg_4__7_/D (DFFRHQX2MTR)           0.000      1.631 f
  data arrival time                                                 1.631

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.631
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.246


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11946/Y (BUFX16MTR)                                   0.065      0.452 r
  U10398/Y (AOI22X2MTR)                                  0.059      0.511 f
  U19830/Y (OAI211X4MTR)                                 0.054      0.565 r
  U10659/Y (CLKNAND2X4MTR)                               0.065      0.630 f
  U10658/Y (OAI2B1X8MTR)                                 0.049      0.679 r
  U14542/Y (NOR2X3MTR)                                   0.049      0.728 f
  U12595/Y (NOR2X3MTR)                                   0.079      0.807 r
  U13880/Y (NAND2X2MTR)                                  0.051      0.858 f
  U14990/Y (INVX2MTR)                                    0.045      0.903 r
  U15644/Y (CLKNAND2X4MTR)                               0.058      0.961 f
  U11521/Y (NAND2X6MTR)                                  0.057      1.018 r
  U13052/Y (OAI2B1X4MTR)                                 0.119      1.137 r
  U16528/Y (CLKNAND2X4MTR)                               0.052      1.189 f
  U10906/Y (NAND3X6MTR)                                  0.052      1.242 r
  U10907/Y (NAND2X6MTR)                                  0.049      1.291 f
  U18901/Y (NAND2X6MTR)                                  0.046      1.337 r
  U18832/Y (CLKNAND2X12MTR)                              0.061      1.398 f
  U20862/Y (OAI2B1X8MTR)                                 0.093      1.491 r
  U9172/Y (BUFX6MTR)                                     0.093      1.585 r
  U26314/Y (OAI22X2MTR)                                  0.046      1.631 f
  U0_BANK_TOP/vACC_0_reg_4__2_/D (DFFRHQX2MTR)           0.000      1.631 f
  data arrival time                                                 1.631

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_4__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.115      1.385
  data required time                                                1.385
  --------------------------------------------------------------------------
  data required time                                                1.385
  data arrival time                                                -1.631
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.246


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_197_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U10653/Y (NOR2X6MTR)                                   0.060      1.307 r
  U16401/Y (CLKNAND2X4MTR)                               0.054      1.360 f
  U12297/Y (INVX1MTR)                                    0.043      1.403 r
  U17456/Y (NAND2X2MTR)                                  0.040      1.443 f
  U18797/Y (NAND3X2MTR)                                  0.055      1.498 r
  U22997/Y (AND2X1MTR)                                   0.086      1.585 r
  PIM_result_reg_197_/D (DFFRQX2MTR)                     0.000      1.585 r
  data arrival time                                                 1.585

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_197_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.585
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.246


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_69_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U10653/Y (NOR2X6MTR)                                   0.060      1.307 r
  U16401/Y (CLKNAND2X4MTR)                               0.054      1.360 f
  U12297/Y (INVX1MTR)                                    0.043      1.403 r
  U17456/Y (NAND2X2MTR)                                  0.040      1.443 f
  U18797/Y (NAND3X2MTR)                                  0.055      1.498 r
  U22998/Y (AND2X1MTR)                                   0.086      1.585 r
  PIM_result_reg_69_/D (DFFRQX2MTR)                      0.000      1.585 r
  data arrival time                                                 1.585

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_69_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.585
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.245


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_325_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U10653/Y (NOR2X6MTR)                                   0.060      1.307 r
  U16401/Y (CLKNAND2X4MTR)                               0.054      1.360 f
  U12297/Y (INVX1MTR)                                    0.043      1.403 r
  U17456/Y (NAND2X2MTR)                                  0.040      1.443 f
  U18797/Y (NAND3X2MTR)                                  0.055      1.498 r
  U22996/Y (AND2X1MTR)                                   0.086      1.585 r
  PIM_result_reg_325_/D (DFFRQX2MTR)                     0.000      1.585 r
  data arrival time                                                 1.585

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_325_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.585
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.245


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_453_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11031/Y (INVX12MTR)                                   0.030      0.294 f
  U25210/Y (MXI2X6MTR)                                   0.067      0.361 f
  U17155/Y (INVX12MTR)                                   0.048      0.408 r
  U10336/Y (INVX2MTR)                                    0.063      0.471 f
  U21313/Y (NAND2X1MTR)                                  0.059      0.529 r
  U25443/Y (NAND4X4MTR)                                  0.106      0.635 f
  U23631/Y (NOR2X4MTR)                                   0.089      0.725 r
  U16861/Y (CLKNAND2X4MTR)                               0.063      0.788 f
  U11007/Y (NOR2X8MTR)                                   0.059      0.847 r
  U11006/Y (NAND2X6MTR)                                  0.046      0.892 f
  U11793/Y (NOR2X6MTR)                                   0.064      0.957 r
  U11676/Y (NAND2X6MTR)                                  0.051      1.008 f
  U16582/Y (NOR2X4MTR)                                   0.064      1.071 r
  U21048/Y (CLKNAND2X4MTR)                               0.063      1.134 f
  U11012/Y (NOR2X8MTR)                                   0.063      1.197 r
  U10654/Y (NAND2X6MTR)                                  0.050      1.247 f
  U10653/Y (NOR2X6MTR)                                   0.060      1.307 r
  U16401/Y (CLKNAND2X4MTR)                               0.054      1.360 f
  U12297/Y (INVX1MTR)                                    0.043      1.403 r
  U17456/Y (NAND2X2MTR)                                  0.040      1.443 f
  U18797/Y (NAND3X2MTR)                                  0.055      1.498 r
  U22995/Y (AND2X1MTR)                                   0.086      1.585 r
  PIM_result_reg_453_/D (DFFRQX2MTR)                     0.000      1.585 r
  data arrival time                                                 1.585

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_453_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.161      1.339
  data required time                                                1.339
  --------------------------------------------------------------------------
  data required time                                                1.339
  data arrival time                                                -1.585
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.245


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.166      0.166 r
  U20256/Y (INVX8MTR)                                    0.052      0.219 f
  U25012/Y (NAND2X2MTR)                                  0.086      0.305 r
  U21745/Y (OAI22X1MTR)                                  0.102      0.407 f
  U16076/Y (NOR3X2MTR)                                   0.143      0.550 r
  U20759/Y (OAI2BB1X4MTR)                                0.080      0.630 f
  U14599/Y (INVX3MTR)                                    0.051      0.680 r
  U13352/Y (NAND2X3MTR)                                  0.061      0.742 f
  U18043/Y (OAI21X2MTR)                                  0.091      0.833 r
  U18038/Y (INVX2MTR)                                    0.052      0.884 f
  U11627/Y (NAND2X6MTR)                                  0.046      0.930 r
  U11626/Y (CLKNAND2X4MTR)                               0.060      0.989 f
  U11864/Y (NAND2X6MTR)                                  0.051      1.041 r
  U14865/Y (AOI21X2MTR)                                  0.053      1.094 f
  U15525/Y (NAND2X2MTR)                                  0.048      1.142 r
  U16428/Y (NAND3X4MTR)                                  0.072      1.214 f
  U13695/Y (INVX2MTR)                                    0.063      1.277 r
  U16381/Y (NOR2X6MTR)                                   0.041      1.318 f
  U17449/Y (BUFX4MTR)                                    0.092      1.411 f
  U26603/Y (NAND2BX4MTR)                                 0.105      1.515 f
  U26604/Y (OAI22X2MTR)                                  0.101      1.616 r
  U0_BANK_TOP/vACC_2_reg_2__15_/D (DFFRHQX2MTR)          0.000      1.616 r
  data arrival time                                                 1.616

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.616
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.245


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11141/Y (INVX10MTR)                                   0.039      0.468 f
  U13477/Y (NOR2X4MTR)                                   0.044      0.513 r
  U10928/Y (NAND3BX4MTR)                                 0.075      0.587 r
  U10071/Y (NOR2BX2MTR)                                  0.141      0.728 r
  U24734/Y (NOR2X2MTR)                                   0.065      0.794 f
  U16865/Y (NOR2X2MTR)                                   0.084      0.877 r
  U24759/Y (NAND2X2MTR)                                  0.064      0.941 f
  U17898/Y (NOR2X2MTR)                                   0.088      1.029 r
  U17721/Y (AOI21X4MTR)                                  0.057      1.086 f
  U9487/Y (NAND2BX2MTR)                                  0.057      1.143 r
  U9439/Y (NAND3X6MTR)                                   0.079      1.222 f
  U9343/Y (CLKNAND2X4MTR)                                0.054      1.276 r
  U17558/Y (CLKNAND2X8MTR)                               0.052      1.327 f
  U15477/Y (AO21X4MTR)                                   0.145      1.472 f
  U17501/Y (INVX4MTR)                                    0.063      1.535 r
  U29275/Y (NAND2X2MTR)                                  0.048      1.583 f
  U29276/Y (OAI21X2MTR)                                  0.036      1.619 r
  U0_BANK_TOP/vACC_1_reg_3__5_/D (DFFRHQX2MTR)           0.000      1.619 r
  data arrival time                                                 1.619

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.619
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.245


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11141/Y (INVX10MTR)                                   0.039      0.468 f
  U13477/Y (NOR2X4MTR)                                   0.044      0.513 r
  U10928/Y (NAND3BX4MTR)                                 0.075      0.587 r
  U10071/Y (NOR2BX2MTR)                                  0.141      0.728 r
  U24734/Y (NOR2X2MTR)                                   0.065      0.794 f
  U16865/Y (NOR2X2MTR)                                   0.084      0.877 r
  U24759/Y (NAND2X2MTR)                                  0.064      0.941 f
  U17898/Y (NOR2X2MTR)                                   0.088      1.029 r
  U17721/Y (AOI21X4MTR)                                  0.057      1.086 f
  U9487/Y (NAND2BX2MTR)                                  0.057      1.143 r
  U9439/Y (NAND3X6MTR)                                   0.079      1.222 f
  U9343/Y (CLKNAND2X4MTR)                                0.054      1.276 r
  U17558/Y (CLKNAND2X8MTR)                               0.052      1.327 f
  U15477/Y (AO21X4MTR)                                   0.145      1.472 f
  U17501/Y (INVX4MTR)                                    0.063      1.535 r
  U29284/Y (NAND2X2MTR)                                  0.048      1.583 f
  U29285/Y (OAI21X2MTR)                                  0.036      1.619 r
  U0_BANK_TOP/vACC_1_reg_3__4_/D (DFFRHQX2MTR)           0.000      1.619 r
  data arrival time                                                 1.619

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.619
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.245


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11141/Y (INVX10MTR)                                   0.039      0.468 f
  U13477/Y (NOR2X4MTR)                                   0.044      0.513 r
  U10928/Y (NAND3BX4MTR)                                 0.075      0.587 r
  U10071/Y (NOR2BX2MTR)                                  0.141      0.728 r
  U24734/Y (NOR2X2MTR)                                   0.065      0.794 f
  U16865/Y (NOR2X2MTR)                                   0.084      0.877 r
  U24759/Y (NAND2X2MTR)                                  0.064      0.941 f
  U17898/Y (NOR2X2MTR)                                   0.088      1.029 r
  U17721/Y (AOI21X4MTR)                                  0.057      1.086 f
  U9487/Y (NAND2BX2MTR)                                  0.057      1.143 r
  U9439/Y (NAND3X6MTR)                                   0.079      1.222 f
  U9343/Y (CLKNAND2X4MTR)                                0.054      1.276 r
  U17558/Y (CLKNAND2X8MTR)                               0.052      1.327 f
  U15477/Y (AO21X4MTR)                                   0.145      1.472 f
  U17501/Y (INVX4MTR)                                    0.063      1.535 r
  U29292/Y (NAND2X2MTR)                                  0.048      1.583 f
  U29293/Y (OAI21X2MTR)                                  0.036      1.619 r
  U0_BANK_TOP/vACC_1_reg_3__3_/D (DFFRHQX2MTR)           0.000      1.619 r
  data arrival time                                                 1.619

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.619
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.245


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11141/Y (INVX10MTR)                                   0.039      0.468 f
  U13477/Y (NOR2X4MTR)                                   0.044      0.513 r
  U10928/Y (NAND3BX4MTR)                                 0.075      0.587 r
  U10071/Y (NOR2BX2MTR)                                  0.141      0.728 r
  U24734/Y (NOR2X2MTR)                                   0.065      0.794 f
  U16865/Y (NOR2X2MTR)                                   0.084      0.877 r
  U24759/Y (NAND2X2MTR)                                  0.064      0.941 f
  U17898/Y (NOR2X2MTR)                                   0.088      1.029 r
  U17721/Y (AOI21X4MTR)                                  0.057      1.086 f
  U9487/Y (NAND2BX2MTR)                                  0.057      1.143 r
  U9439/Y (NAND3X6MTR)                                   0.079      1.222 f
  U9343/Y (CLKNAND2X4MTR)                                0.054      1.276 r
  U17558/Y (CLKNAND2X8MTR)                               0.052      1.327 f
  U15477/Y (AO21X4MTR)                                   0.145      1.472 f
  U17501/Y (INVX4MTR)                                    0.063      1.535 r
  U29300/Y (NAND2X2MTR)                                  0.048      1.583 f
  U29301/Y (OAI21X2MTR)                                  0.036      1.619 r
  U0_BANK_TOP/vACC_1_reg_3__2_/D (DFFRHQX2MTR)           0.000      1.619 r
  data arrival time                                                 1.619

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.619
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.245


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11141/Y (INVX10MTR)                                   0.039      0.468 f
  U13477/Y (NOR2X4MTR)                                   0.044      0.513 r
  U10928/Y (NAND3BX4MTR)                                 0.075      0.587 r
  U10071/Y (NOR2BX2MTR)                                  0.141      0.728 r
  U24734/Y (NOR2X2MTR)                                   0.065      0.794 f
  U16865/Y (NOR2X2MTR)                                   0.084      0.877 r
  U24759/Y (NAND2X2MTR)                                  0.064      0.941 f
  U17898/Y (NOR2X2MTR)                                   0.088      1.029 r
  U17721/Y (AOI21X4MTR)                                  0.057      1.086 f
  U9487/Y (NAND2BX2MTR)                                  0.057      1.143 r
  U9439/Y (NAND3X6MTR)                                   0.079      1.222 f
  U9343/Y (CLKNAND2X4MTR)                                0.054      1.276 r
  U17558/Y (CLKNAND2X8MTR)                               0.052      1.327 f
  U15477/Y (AO21X4MTR)                                   0.145      1.472 f
  U17501/Y (INVX4MTR)                                    0.063      1.535 r
  U29266/Y (NAND2X2MTR)                                  0.048      1.583 f
  U29267/Y (OAI21X2MTR)                                  0.036      1.619 r
  U0_BANK_TOP/vACC_1_reg_3__6_/D (DFFRHQX2MTR)           0.000      1.619 r
  data arrival time                                                 1.619

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.619
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.245


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_55_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U11022/Y (INVX4MTR)                                    0.045      1.367 r
  U16363/Y (CLKNAND2X4MTR)                               0.042      1.409 f
  U22452/Y (NOR2X1MTR)                                   0.063      1.473 r
  U15383/Y (NOR3X2MTR)                                   0.053      1.526 f
  U23049/Y (NOR2X1MTR)                                   0.053      1.579 r
  PIM_result_reg_55_/D (DFFRQX2MTR)                      0.000      1.579 r
  data arrival time                                                 1.579

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_55_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.579
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.245


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_183_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U11022/Y (INVX4MTR)                                    0.045      1.367 r
  U16363/Y (CLKNAND2X4MTR)                               0.042      1.409 f
  U22452/Y (NOR2X1MTR)                                   0.063      1.473 r
  U15383/Y (NOR3X2MTR)                                   0.053      1.526 f
  U23048/Y (NOR2X1MTR)                                   0.053      1.579 r
  PIM_result_reg_183_/D (DFFRQX2MTR)                     0.000      1.579 r
  data arrival time                                                 1.579

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_183_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.579
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.245


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_311_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U11022/Y (INVX4MTR)                                    0.045      1.367 r
  U16363/Y (CLKNAND2X4MTR)                               0.042      1.409 f
  U22452/Y (NOR2X1MTR)                                   0.063      1.473 r
  U15383/Y (NOR3X2MTR)                                   0.053      1.526 f
  U23047/Y (NOR2X1MTR)                                   0.053      1.579 r
  PIM_result_reg_311_/D (DFFRQX2MTR)                     0.000      1.579 r
  data arrival time                                                 1.579

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_311_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.579
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.245


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_439_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U16524/Y (CLKNAND2X4MTR)                               0.064      1.181 f
  U11010/Y (NOR2X8MTR)                                   0.064      1.244 r
  U16430/Y (NAND3X4MTR)                                  0.078      1.322 f
  U11022/Y (INVX4MTR)                                    0.045      1.367 r
  U16363/Y (CLKNAND2X4MTR)                               0.042      1.409 f
  U22452/Y (NOR2X1MTR)                                   0.063      1.473 r
  U15383/Y (NOR3X2MTR)                                   0.053      1.526 f
  U23046/Y (NOR2X1MTR)                                   0.053      1.579 r
  PIM_result_reg_439_/D (DFFRQX2MTR)                     0.000      1.579 r
  data arrival time                                                 1.579

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_439_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.579
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.245


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20848/Y (OAI2B1X4MTR)                                 0.078      1.468 r
  U17389/Y (INVX4MTR)                                    0.050      1.518 f
  U14169/Y (INVX4MTR)                                    0.048      1.566 r
  U26373/Y (OAI22X2MTR)                                  0.059      1.625 f
  U0_BANK_TOP/vACC_2_reg_6__7_/D (DFFRHQX2MTR)           0.000      1.625 f
  data arrival time                                                 1.625

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.625
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.244


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20846/Y (OAI2B1X8MTR)                                 0.077      1.467 r
  U11944/Y (INVX8MTR)                                    0.041      1.508 f
  U9184/Y (INVX4MTR)                                     0.053      1.561 r
  U26420/Y (OAI22X2MTR)                                  0.063      1.624 f
  U0_BANK_TOP/vACC_0_reg_6__1_/D (DFFRHQX2MTR)           0.000      1.624 f
  data arrival time                                                 1.624

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.624
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.243


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20846/Y (OAI2B1X8MTR)                                 0.077      1.467 r
  U11944/Y (INVX8MTR)                                    0.041      1.508 f
  U9184/Y (INVX4MTR)                                     0.053      1.561 r
  U26372/Y (OAI22X2MTR)                                  0.063      1.624 f
  U0_BANK_TOP/vACC_0_reg_6__7_/D (DFFRHQX2MTR)           0.000      1.624 f
  data arrival time                                                 1.624

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.624
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.243


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20846/Y (OAI2B1X8MTR)                                 0.077      1.467 r
  U11944/Y (INVX8MTR)                                    0.041      1.508 f
  U9184/Y (INVX4MTR)                                     0.053      1.561 r
  U26403/Y (OAI22X2MTR)                                  0.063      1.624 f
  U0_BANK_TOP/vACC_0_reg_6__5_/D (DFFRHQX2MTR)           0.000      1.624 f
  data arrival time                                                 1.624

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.624
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.243


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20846/Y (OAI2B1X8MTR)                                 0.077      1.467 r
  U11944/Y (INVX8MTR)                                    0.041      1.508 f
  U9184/Y (INVX4MTR)                                     0.053      1.561 r
  U26392/Y (OAI22X2MTR)                                  0.063      1.624 f
  U0_BANK_TOP/vACC_0_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.624 f
  data arrival time                                                 1.624

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.624
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.243


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U23566/Y (INVX2MTR)                                    0.046      0.285 r
  U19951/Y (INVX4MTR)                                    0.041      0.326 f
  U11819/Y (INVX6MTR)                                    0.037      0.363 r
  U11615/Y (NOR2X4MTR)                                   0.023      0.386 f
  U11816/Y (AOI21X2MTR)                                  0.071      0.457 r
  U12205/Y (OAI21X4MTR)                                  0.061      0.519 f
  U11670/Y (OAI21X6MTR)                                  0.086      0.605 r
  U13937/Y (CLKNAND2X4MTR)                               0.069      0.673 f
  U15071/Y (CLKNAND2X4MTR)                               0.054      0.727 r
  U15055/Y (INVX2MTR)                                    0.036      0.764 f
  U14995/Y (NOR2X3MTR)                                   0.069      0.833 r
  U9789/Y (NAND2X2MTR)                                   0.084      0.917 f
  U10724/Y (OAI21X3MTR)                                  0.110      1.027 r
  U20787/Y (AOI21X2MTR)                                  0.064      1.091 f
  U9577/Y (NAND2X2MTR)                                   0.052      1.144 r
  U9507/Y (NAND3X4MTR)                                   0.085      1.228 f
  U9435/Y (INVX4MTR)                                     0.056      1.285 r
  U11720/Y (NOR2X8MTR)                                   0.032      1.317 f
  U15379/Y (BUFX4MTR)                                    0.094      1.411 f
  U15368/Y (NAND2BX4MTR)                                 0.104      1.515 f
  U26429/Y (OAI22X2MTR)                                  0.099      1.613 r
  U0_BANK_TOP/vACC_0_reg_6__15_/D (DFFRHQX2MTR)          0.000      1.613 r
  data arrival time                                                 1.613

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.613
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.243


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_7__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U11918/Y (CLKNAND2X16MTR)                              0.050      1.389 f
  U9213/Y (NOR2X4MTR)                                    0.101      1.490 r
  U12999/Y (AOI22X1MTR)                                  0.077      1.566 f
  U14192/Y (OAI21X1MTR)                                  0.051      1.617 r
  U0_BANK_TOP/vACC_2_reg_7__21_/D (DFFRHQX2MTR)          0.000      1.617 r
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_7__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.125      1.375
  data required time                                                1.375
  --------------------------------------------------------------------------
  data required time                                                1.375
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.242


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U23566/Y (INVX2MTR)                                    0.046      0.285 r
  U19951/Y (INVX4MTR)                                    0.041      0.326 f
  U11819/Y (INVX6MTR)                                    0.037      0.363 r
  U11615/Y (NOR2X4MTR)                                   0.023      0.386 f
  U11816/Y (AOI21X2MTR)                                  0.071      0.457 r
  U12205/Y (OAI21X4MTR)                                  0.061      0.519 f
  U11670/Y (OAI21X6MTR)                                  0.086      0.605 r
  U13937/Y (CLKNAND2X4MTR)                               0.069      0.673 f
  U15071/Y (CLKNAND2X4MTR)                               0.054      0.727 r
  U15055/Y (INVX2MTR)                                    0.036      0.764 f
  U14995/Y (NOR2X3MTR)                                   0.069      0.833 r
  U9789/Y (NAND2X2MTR)                                   0.084      0.917 f
  U10724/Y (OAI21X3MTR)                                  0.110      1.027 r
  U20787/Y (AOI21X2MTR)                                  0.064      1.091 f
  U9577/Y (NAND2X2MTR)                                   0.052      1.144 r
  U9507/Y (NAND3X4MTR)                                   0.085      1.228 f
  U9435/Y (INVX4MTR)                                     0.056      1.285 r
  U11720/Y (NOR2X8MTR)                                   0.032      1.317 f
  U15376/Y (BUFX4MTR)                                    0.093      1.410 f
  U12000/Y (NOR2X2MTR)                                   0.096      1.506 r
  U29632/Y (OAI222X2MTR)                                 0.107      1.613 f
  U0_BANK_TOP/vACC_1_reg_6__8_/D (DFFRHQX2MTR)           0.000      1.613 f
  data arrival time                                                 1.613

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.613
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.242


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U16468/Y (OAI21BX4MTR)                                 0.081      1.441 f
  U11919/Y (INVX2MTR)                                    0.080      1.521 r
  U28958/Y (NAND2X2MTR)                                  0.054      1.575 f
  U28959/Y (OAI21X2MTR)                                  0.039      1.614 r
  U0_BANK_TOP/vACC_0_reg_1__0_/D (DFFRHQX2MTR)           0.000      1.614 r
  data arrival time                                                 1.614

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.614
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.240


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U16468/Y (OAI21BX4MTR)                                 0.081      1.441 f
  U11919/Y (INVX2MTR)                                    0.080      1.521 r
  U28897/Y (NAND2X2MTR)                                  0.054      1.575 f
  U28898/Y (OAI21X2MTR)                                  0.039      1.614 r
  U0_BANK_TOP/vACC_0_reg_1__7_/D (DFFRHQX2MTR)           0.000      1.614 r
  data arrival time                                                 1.614

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.614
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.240


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11528/Y (INVX2MTR)                                    0.041      0.284 f
  U10387/Y (INVX2MTR)                                    0.083      0.367 r
  U13556/Y (OAI22X2MTR)                                  0.074      0.441 f
  U16035/Y (AOI21X3MTR)                                  0.093      0.533 r
  U14057/Y (NAND3X4MTR)                                  0.100      0.633 f
  U14023/Y (NOR2X4MTR)                                   0.094      0.727 r
  U13949/Y (INVX3MTR)                                    0.048      0.775 f
  U12520/Y (OAI21X3MTR)                                  0.107      0.882 r
  U11842/Y (AOI21X8MTR)                                  0.047      0.929 f
  U11840/Y (OAI21X8MTR)                                  0.095      1.025 r
  U11841/Y (NAND3X2MTR)                                  0.093      1.118 f
  U17746/Y (NAND3X4MTR)                                  0.057      1.175 r
  U17698/Y (NAND3X6MTR)                                  0.076      1.251 f
  U20808/Y (AOI21X8MTR)                                  0.109      1.359 r
  U16468/Y (OAI21BX4MTR)                                 0.081      1.441 f
  U11919/Y (INVX2MTR)                                    0.080      1.521 r
  U28905/Y (NAND2X2MTR)                                  0.054      1.575 f
  U28906/Y (OAI21X2MTR)                                  0.039      1.614 r
  U0_BANK_TOP/vACC_0_reg_1__6_/D (DFFRHQX2MTR)           0.000      1.614 r
  data arrival time                                                 1.614

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_1__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.614
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.240


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U16323/Y (OAI2B1X4MTR)                                 0.077      1.455 r
  U17413/Y (INVX4MTR)                                    0.052      1.507 f
  U23605/Y (INVX4MTR)                                    0.052      1.559 r
  U26598/Y (OAI22X2MTR)                                  0.061      1.620 f
  U0_BANK_TOP/vACC_1_reg_2__5_/D (DFFRHQX2MTR)           0.000      1.620 f
  data arrival time                                                 1.620

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__5_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.620
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.239


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U17504/Y (CLKNAND2X4MTR)                               0.052      1.277 f
  U15444/Y (NAND2X6MTR)                                  0.046      1.323 r
  U18808/Y (CLKNAND2X12MTR)                              0.055      1.377 f
  U16323/Y (OAI2B1X4MTR)                                 0.077      1.455 r
  U17413/Y (INVX4MTR)                                    0.052      1.507 f
  U23605/Y (INVX4MTR)                                    0.052      1.559 r
  U26600/Y (OAI22X2MTR)                                  0.061      1.620 f
  U0_BANK_TOP/vACC_1_reg_2__1_/D (DFFRHQX2MTR)           0.000      1.620 f
  data arrival time                                                 1.620

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_2__1_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.620
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.239


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U16365/Y (NAND2X6MTR)                                  0.058      1.397 f
  U14234/Y (OAI2B1X4MTR)                                 0.124      1.520 r
  U22596/Y (OAI22X1MTR)                                  0.083      1.603 f
  U0_BANK_TOP/vACC_0_reg_7__2_/D (DFFRQX2MTR)            0.000      1.603 f
  data arrival time                                                 1.603

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__2_/CK (DFFRQX2MTR)           0.000      1.500 r
  library setup time                                    -0.135      1.365
  data required time                                                1.365
  --------------------------------------------------------------------------
  data required time                                                1.365
  data arrival time                                                -1.603
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.238


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_3__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11141/Y (INVX10MTR)                                   0.039      0.468 f
  U13477/Y (NOR2X4MTR)                                   0.044      0.513 r
  U10928/Y (NAND3BX4MTR)                                 0.075      0.587 r
  U10071/Y (NOR2BX2MTR)                                  0.141      0.728 r
  U24734/Y (NOR2X2MTR)                                   0.065      0.794 f
  U16865/Y (NOR2X2MTR)                                   0.084      0.877 r
  U24759/Y (NAND2X2MTR)                                  0.064      0.941 f
  U17898/Y (NOR2X2MTR)                                   0.088      1.029 r
  U17721/Y (AOI21X4MTR)                                  0.057      1.086 f
  U9487/Y (NAND2BX2MTR)                                  0.057      1.143 r
  U9439/Y (NAND3X6MTR)                                   0.079      1.222 f
  U9343/Y (CLKNAND2X4MTR)                                0.054      1.276 r
  U17558/Y (CLKNAND2X8MTR)                               0.052      1.327 f
  U20746/Y (OAI2BB1X4MTR)                                0.107      1.434 f
  U13686/Y (INVX3MTR)                                    0.062      1.496 r
  U13672/Y (NAND2X1MTR)                                  0.065      1.561 f
  U29185/Y (OAI211X2MTR)                                 0.048      1.609 r
  U0_BANK_TOP/vACC_0_reg_3__21_/D (DFFRHQX2MTR)          0.000      1.609 r
  data arrival time                                                 1.609

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_3__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.609
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.238


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_2_/Q (DFFRHQX8MTR)
                                                         0.153      0.153 r
  U11509/Y (NOR2X8MTR)                                   0.054      0.206 f
  U11907/Y (INVX2MTR)                                    0.052      0.259 r
  U11909/Y (INVX4MTR)                                    0.053      0.312 f
  U10605/Y (NAND2X2MTR)                                  0.050      0.362 r
  U16063/Y (NAND3X4MTR)                                  0.067      0.429 f
  U10534/Y (OAI21X4MTR)                                  0.076      0.505 r
  U11679/Y (CLKNAND2X4MTR)                               0.058      0.563 f
  U10863/Y (NOR2X8MTR)                                   0.058      0.621 r
  U10881/Y (CLKNAND2X8MTR)                               0.059      0.680 f
  U20375/Y (CLKNAND2X16MTR)                              0.065      0.745 r
  U11800/Y (CLKNAND2X8MTR)                               0.070      0.815 f
  U10007/Y (NAND2X2MTR)                                  0.077      0.892 r
  U11801/Y (XOR2X8MTR)                                   0.097      0.989 r
  U9718/Y (XNOR2X4MTR)                                   0.127      1.116 r
  U20492/Y (XNOR2X8MTR)                                  0.113      1.229 r
  U20344/Y (XNOR2X8MTR)                                  0.108      1.337 r
  U11068/Y (NOR2X8MTR)                                   0.045      1.382 f
  U16439/Y (NAND2BX2MTR)                                 0.100      1.482 f
  U20345/Y (XNOR2X1MTR)                                  0.071      1.553 f
  U22639/Y (NOR2X1MTR)                                   0.063      1.617 r
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_4_/D (DFFRHQX4MTR)
                                                         0.000      1.617 r
  data arrival time                                                 1.617

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_5__BFLOAT_ALU/ADD0_in_mant_reg_4_/CK (DFFRHQX4MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.120      1.380
  data required time                                                1.380
  --------------------------------------------------------------------------
  data required time                                                1.380
  data arrival time                                                -1.617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.237


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U16163/Y (INVX8MTR)                                    0.069      0.316 r
  U11920/Y (BUFX8MTR)                                    0.077      0.392 r
  U16133/Y (NAND2X2MTR)                                  0.039      0.431 f
  U18528/Y (OAI2BB1X2MTR)                                0.038      0.469 r
  U20809/Y (NAND3BX4MTR)                                 0.072      0.541 r
  U20851/Y (OAI2BB1X4MTR)                                0.099      0.640 r
  U15943/Y (NAND2BX4MTR)                                 0.085      0.725 r
  U13366/Y (INVX4MTR)                                    0.034      0.759 f
  U15058/Y (NAND2X2MTR)                                  0.035      0.794 r
  U13234/Y (NAND2X2MTR)                                  0.060      0.854 f
  U15756/Y (NAND2X2MTR)                                  0.048      0.902 r
  U15736/Y (NAND2X2MTR)                                  0.050      0.953 f
  U11519/Y (INVX4MTR)                                    0.044      0.997 r
  U11517/Y (CLKNAND2X4MTR)                               0.068      1.065 f
  U20861/Y (AOI21X2MTR)                                  0.091      1.157 r
  U19091/Y (XOR2X1MTR)                                   0.079      1.236 r
  U18993/Y (OAI2BB1X2MTR)                                0.123      1.359 r
  U18912/Y (BUFX4MTR)                                    0.083      1.442 r
  U26302/Y (MXI2X2MTR)                                   0.077      1.519 f
  U14190/Y (OAI22X1MTR)                                  0.088      1.607 r
  U0_BANK_TOP/vACC_1_reg_4__6_/D (DFFRHQX2MTR)           0.000      1.607 r
  data arrival time                                                 1.607

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_4__6_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.130      1.370
  data required time                                                1.370
  --------------------------------------------------------------------------
  data required time                                                1.370
  data arrival time                                                -1.607
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.237


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11141/Y (INVX10MTR)                                   0.039      0.468 f
  U13477/Y (NOR2X4MTR)                                   0.044      0.513 r
  U10928/Y (NAND3BX4MTR)                                 0.075      0.587 r
  U10071/Y (NOR2BX2MTR)                                  0.141      0.728 r
  U24734/Y (NOR2X2MTR)                                   0.065      0.794 f
  U16865/Y (NOR2X2MTR)                                   0.084      0.877 r
  U24759/Y (NAND2X2MTR)                                  0.064      0.941 f
  U17898/Y (NOR2X2MTR)                                   0.088      1.029 r
  U17721/Y (AOI21X4MTR)                                  0.057      1.086 f
  U9487/Y (NAND2BX2MTR)                                  0.057      1.143 r
  U9439/Y (NAND3X6MTR)                                   0.079      1.222 f
  U9343/Y (CLKNAND2X4MTR)                                0.054      1.276 r
  U17558/Y (CLKNAND2X8MTR)                               0.052      1.327 f
  U17522/Y (AO21X4MTR)                                   0.136      1.463 f
  U23656/Y (INVX4MTR)                                    0.056      1.519 r
  U16358/Y (NAND2X2MTR)                                  0.046      1.565 f
  U29255/Y (OAI211X2MTR)                                 0.040      1.605 r
  U0_BANK_TOP/vACC_2_reg_3__8_/D (DFFRHQX2MTR)           0.000      1.605 r
  data arrival time                                                 1.605

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__8_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.129      1.371
  data required time                                                1.371
  --------------------------------------------------------------------------
  data required time                                                1.371
  data arrival time                                                -1.605
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.234


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11141/Y (INVX10MTR)                                   0.039      0.468 f
  U13477/Y (NOR2X4MTR)                                   0.044      0.513 r
  U10928/Y (NAND3BX4MTR)                                 0.075      0.587 r
  U10071/Y (NOR2BX2MTR)                                  0.141      0.728 r
  U24745/Y (NOR2X2MTR)                                   0.065      0.794 f
  U24746/Y (NOR2X2MTR)                                   0.087      0.881 r
  U24747/Y (NAND2X2MTR)                                  0.068      0.949 f
  U13133/Y (NOR2X2MTR)                                   0.069      1.019 r
  U10695/Y (OAI2BB1X2MTR)                                0.109      1.127 r
  U19175/Y (CLKNAND2X4MTR)                               0.046      1.173 f
  U9439/Y (NAND3X6MTR)                                   0.054      1.228 r
  U9343/Y (CLKNAND2X4MTR)                                0.052      1.280 f
  U17558/Y (CLKNAND2X8MTR)                               0.047      1.327 r
  U15477/Y (AO21X4MTR)                                   0.139      1.466 r
  U17502/Y (INVX2MTR)                                    0.050      1.515 f
  U29258/Y (NAND2X2MTR)                                  0.037      1.552 r
  U14804/Y (OAI21X1MTR)                                  0.060      1.612 f
  U0_BANK_TOP/vACC_1_reg_3__7_/D (DFFRHQX2MTR)           0.000      1.612 f
  data arrival time                                                 1.612

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_3__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.612
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.231


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_51_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U9369/Y (BUFX4MTR)                                     0.084      1.200 r
  U26224/Y (NAND2X2MTR)                                  0.054      1.254 f
  U19080/Y (NOR2X2MTR)                                   0.096      1.350 r
  U14272/Y (NAND2X2MTR)                                  0.057      1.407 f
  U18911/Y (OAI211X2MTR)                                 0.046      1.453 r
  U18871/Y (AOI2BB1X2MTR)                                0.060      1.514 f
  U23053/Y (NOR2X1MTR)                                   0.051      1.565 r
  PIM_result_reg_51_/D (DFFRQX2MTR)                      0.000      1.565 r
  data arrival time                                                 1.565

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_51_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.565
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.230


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_179_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U9369/Y (BUFX4MTR)                                     0.084      1.200 r
  U26224/Y (NAND2X2MTR)                                  0.054      1.254 f
  U19080/Y (NOR2X2MTR)                                   0.096      1.350 r
  U14272/Y (NAND2X2MTR)                                  0.057      1.407 f
  U18911/Y (OAI211X2MTR)                                 0.046      1.453 r
  U18871/Y (AOI2BB1X2MTR)                                0.060      1.514 f
  U23052/Y (NOR2X1MTR)                                   0.051      1.565 r
  PIM_result_reg_179_/D (DFFRQX2MTR)                     0.000      1.565 r
  data arrival time                                                 1.565

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_179_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.565
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.230


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_307_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U9369/Y (BUFX4MTR)                                     0.084      1.200 r
  U26224/Y (NAND2X2MTR)                                  0.054      1.254 f
  U19080/Y (NOR2X2MTR)                                   0.096      1.350 r
  U14272/Y (NAND2X2MTR)                                  0.057      1.407 f
  U18911/Y (OAI211X2MTR)                                 0.046      1.453 r
  U18871/Y (AOI2BB1X2MTR)                                0.060      1.514 f
  U23051/Y (NOR2X1MTR)                                   0.051      1.565 r
  PIM_result_reg_307_/D (DFFRQX2MTR)                     0.000      1.565 r
  data arrival time                                                 1.565

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_307_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.565
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.230


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_435_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U11041/Y (BUFX10MTR)                                   0.080      0.264 r
  U11558/Y (OAI2BB1X4MTR)                                0.106      0.369 r
  U14669/Y (BUFX10MTR)                                   0.075      0.445 r
  U14641/Y (BUFX16MTR)                                   0.064      0.509 r
  U10210/Y (INVX2MTR)                                    0.060      0.569 f
  U25396/Y (NAND2X2MTR)                                  0.047      0.616 r
  U25398/Y (NAND2X2MTR)                                  0.048      0.664 f
  U25400/Y (NOR2X4MTR)                                   0.085      0.749 r
  U25401/Y (NAND3X4MTR)                                  0.086      0.835 f
  U16702/Y (INVX4MTR)                                    0.044      0.878 r
  U19325/Y (CLKNAND2X4MTR)                               0.043      0.921 f
  U16632/Y (NOR2X4MTR)                                   0.077      0.999 r
  U15612/Y (CLKNAND2X4MTR)                               0.054      1.053 f
  U15568/Y (NOR2X4MTR)                                   0.064      1.116 r
  U9369/Y (BUFX4MTR)                                     0.084      1.200 r
  U26224/Y (NAND2X2MTR)                                  0.054      1.254 f
  U19080/Y (NOR2X2MTR)                                   0.096      1.350 r
  U14272/Y (NAND2X2MTR)                                  0.057      1.407 f
  U18911/Y (OAI211X2MTR)                                 0.046      1.453 r
  U18871/Y (AOI2BB1X2MTR)                                0.060      1.514 f
  U23050/Y (NOR2X1MTR)                                   0.051      1.565 r
  PIM_result_reg_435_/D (DFFRQX2MTR)                     0.000      1.565 r
  data arrival time                                                 1.565

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_435_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.166      1.334
  data required time                                                1.334
  --------------------------------------------------------------------------
  data required time                                                1.334
  data arrival time                                                -1.565
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.230


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U20618/Y (MXI2X12MTR)                                  0.089      0.273 r
  U20279/Y (CLKNAND2X16MTR)                              0.071      0.344 f
  U10897/Y (INVX16MTR)                                   0.046      0.390 r
  U11133/Y (CLKNAND2X12MTR)                              0.039      0.430 f
  U18522/Y (INVX4MTR)                                    0.047      0.476 r
  U20560/Y (OAI2BB1X4MTR)                                0.102      0.579 r
  U19764/Y (NOR2X8MTR)                                   0.039      0.618 f
  U20350/Y (CLKNAND2X16MTR)                              0.047      0.665 r
  U11487/Y (CLKNAND2X16MTR)                              0.054      0.719 f
  U12088/Y (CLKNAND2X16MTR)                              0.047      0.766 r
  U10025/Y (INVX4MTR)                                    0.037      0.804 f
  U20519/Y (NOR2X12MTR)                                  0.056      0.860 r
  U21301/Y (INVX2MTR)                                    0.053      0.913 f
  U20544/Y (OAI2B1X8MTR)                                 0.089      1.002 r
  U20556/Y (XNOR2X8MTR)                                  0.100      1.103 r
  U20520/Y (XNOR2X8MTR)                                  0.100      1.203 r
  U20552/Y (XNOR2X8MTR)                                  0.105      1.308 r
  U11301/Y (NOR2X4MTR)                                   0.045      1.353 f
  U28649/Y (NAND2BX2MTR)                                 0.099      1.452 f
  U20648/Y (XNOR2X1MTR)                                  0.071      1.523 f
  U22840/Y (NOR2X1MTR)                                   0.063      1.586 r
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_4_/D (DFFRHQX1MTR)
                                                         0.000      1.586 r
  data arrival time                                                 1.586

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_0__BFLOAT_ALU/ADD0_in_mant_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.145      1.355
  data required time                                                1.355
  --------------------------------------------------------------------------
  data required time                                                1.355
  data arrival time                                                -1.586
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.230


  Startpoint: U0_BANK_TOP/is_tanh_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/is_tanh_reg/CK (DFFRHQX8MTR)               0.000 #    0.000 r
  U0_BANK_TOP/is_tanh_reg/Q (DFFRHQX8MTR)                0.113      0.113 f
  U23895/Y (NOR2X12MTR)                                  0.071      0.184 r
  U20618/Y (MXI2X12MTR)                                  0.089      0.273 r
  U20279/Y (CLKNAND2X16MTR)                              0.071      0.344 f
  U10897/Y (INVX16MTR)                                   0.046      0.390 r
  U11133/Y (CLKNAND2X12MTR)                              0.039      0.430 f
  U18522/Y (INVX4MTR)                                    0.047      0.476 r
  U20560/Y (OAI2BB1X4MTR)                                0.102      0.579 r
  U19764/Y (NOR2X8MTR)                                   0.039      0.618 f
  U20350/Y (CLKNAND2X16MTR)                              0.047      0.665 r
  U11286/Y (CLKNAND2X16MTR)                              0.051      0.716 f
  U10278/Y (NAND2X6MTR)                                  0.056      0.772 r
  U11344/Y (CLKNAND2X4MTR)                               0.045      0.817 f
  U15727/Y (INVX4MTR)                                    0.050      0.866 r
  U20631/Y (XNOR2X8MTR)                                  0.087      0.953 r
  U20630/Y (XNOR2X8MTR)                                  0.096      1.049 r
  U10934/Y (BUFX6MTR)                                    0.085      1.134 r
  U11631/Y (XOR2X8MTR)                                   0.069      1.203 r
  U20408/Y (XNOR2X8MTR)                                  0.105      1.308 r
  U14839/Y (NOR2X4MTR)                                   0.044      1.353 f
  U16399/Y (NAND2BX2MTR)                                 0.099      1.452 f
  U18875/Y (XNOR2X1MTR)                                  0.071      1.523 f
  U22806/Y (NOR2X1MTR)                                   0.063      1.585 r
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_4_/D (DFFRHQX1MTR)
                                                         0.000      1.585 r
  data arrival time                                                 1.585

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_7__BFLOAT_ALU/ADD0_in_mant_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.145      1.355
  data required time                                                1.355
  --------------------------------------------------------------------------
  data required time                                                1.355
  data arrival time                                                -1.585
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.230


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_1_reg_6__21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20788/Y (INVX8MTR)                                    0.045      1.435 r
  U16265/Y (CLKNAND2X4MTR)                               0.049      1.484 f
  U29660/Y (OAI222X2MTR)                                 0.104      1.588 r
  U0_BANK_TOP/vACC_1_reg_6__21_/D (DFFRHQX2MTR)          0.000      1.588 r
  data arrival time                                                 1.588

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_1_reg_6__21_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.142      1.358
  data required time                                                1.358
  --------------------------------------------------------------------------
  data required time                                                1.358
  data arrival time                                                -1.588
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.230


  Startpoint: U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_SCAL_gran_r_reg_1_/Q (DFFRHQX8MTR)
                                                         0.138      0.138 r
  U11496/Y (INVX12MTR)                                   0.038      0.175 f
  U11510/Y (CLKNAND2X12MTR)                              0.040      0.216 r
  U11504/Y (INVX12MTR)                                   0.034      0.249 f
  U11547/Y (INVX24MTR)                                   0.038      0.287 r
  U10616/Y (INVX16MTR)                                   0.034      0.321 f
  U11136/Y (CLKNAND2X8MTR)                               0.026      0.348 r
  U16086/Y (NAND3X4MTR)                                  0.049      0.397 f
  U16051/Y (AOI21X4MTR)                                  0.084      0.481 r
  U20260/Y (OAI211X8MTR)                                 0.084      0.565 f
  U11290/Y (NOR2X8MTR)                                   0.059      0.624 r
  U12135/Y (CLKNAND2X8MTR)                               0.053      0.677 f
  U20261/Y (CLKNAND2X16MTR)                              0.066      0.743 r
  U9943/Y (CLKNAND2X8MTR)                                0.068      0.810 f
  U11497/Y (CLKNAND2X4MTR)                               0.062      0.873 r
  U13135/Y (INVX2MTR)                                    0.041      0.913 f
  U20396/Y (OAI21X2MTR)                                  0.094      1.007 r
  U10671/Y (OAI2BB1X4MTR)                                0.076      1.083 f
  U11269/Y (OAI2B1X4MTR)                                 0.042      1.125 r
  U9486/Y (CLKNAND2X4MTR)                                0.066      1.191 f
  U9422/Y (OAI21X2MTR)                                   0.055      1.246 r
  U23729/Y (OAI2BB1X4MTR)                                0.082      1.328 f
  U20608/Y (NOR2X8MTR)                                   0.072      1.400 r
  U20619/Y (INVX1MTR)                                    0.042      1.442 f
  U16379/Y (NAND2X2MTR)                                  0.041      1.482 r
  U20367/Y (XNOR2X1MTR)                                  0.039      1.521 f
  U22831/Y (NOR2X1MTR)                                   0.063      1.584 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_4_/D (DFFRHQX1MTR)
                                                         0.000      1.584 r
  data arrival time                                                 1.584

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_mant_reg_4_/CK (DFFRHQX1MTR)
                                                         0.000      1.500 r
  library setup time                                    -0.145      1.355
  data required time                                                1.355
  --------------------------------------------------------------------------
  data required time                                                1.355
  data arrival time                                                -1.584
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.229


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_26_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12758/Y (BUFX10MTR)                                   0.076      0.501 r
  U25671/Y (INVX4MTR)                                    0.041      0.543 f
  U25672/Y (NAND2X2MTR)                                  0.041      0.584 r
  U23638/Y (NAND4X4MTR)                                  0.115      0.699 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.790 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.865 f
  U17846/Y (NOR2X4MTR)                                   0.072      0.937 r
  U25689/Y (CLKNAND2X4MTR)                               0.059      0.996 f
  U25695/Y (NOR2X4MTR)                                   0.082      1.079 r
  U13729/Y (NAND3X6MTR)                                  0.087      1.165 f
  U13713/Y (INVX4MTR)                                    0.051      1.216 r
  U16483/Y (OAI21X4MTR)                                  0.064      1.280 f
  U16444/Y (NOR2BX2MTR)                                  0.099      1.379 f
  U18949/Y (MXI2X2MTR)                                   0.088      1.467 r
  U23126/Y (AND2X1MTR)                                   0.100      1.567 r
  PIM_result_reg_26_/D (DFFRQX2MTR)                      0.000      1.567 r
  data arrival time                                                 1.567

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_26_/CK (DFFRQX2MTR)                     0.000      1.500 r
  library setup time                                    -0.162      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.567
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.228


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_154_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12758/Y (BUFX10MTR)                                   0.076      0.501 r
  U25671/Y (INVX4MTR)                                    0.041      0.543 f
  U25672/Y (NAND2X2MTR)                                  0.041      0.584 r
  U23638/Y (NAND4X4MTR)                                  0.115      0.699 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.790 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.865 f
  U17846/Y (NOR2X4MTR)                                   0.072      0.937 r
  U25689/Y (CLKNAND2X4MTR)                               0.059      0.996 f
  U25695/Y (NOR2X4MTR)                                   0.082      1.079 r
  U13729/Y (NAND3X6MTR)                                  0.087      1.165 f
  U13713/Y (INVX4MTR)                                    0.051      1.216 r
  U16483/Y (OAI21X4MTR)                                  0.064      1.280 f
  U16444/Y (NOR2BX2MTR)                                  0.099      1.379 f
  U18949/Y (MXI2X2MTR)                                   0.088      1.467 r
  U23125/Y (AND2X1MTR)                                   0.100      1.567 r
  PIM_result_reg_154_/D (DFFRQX2MTR)                     0.000      1.567 r
  data arrival time                                                 1.567

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_154_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.162      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.567
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.228


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_282_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12758/Y (BUFX10MTR)                                   0.076      0.501 r
  U25671/Y (INVX4MTR)                                    0.041      0.543 f
  U25672/Y (NAND2X2MTR)                                  0.041      0.584 r
  U23638/Y (NAND4X4MTR)                                  0.115      0.699 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.790 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.865 f
  U17846/Y (NOR2X4MTR)                                   0.072      0.937 r
  U25689/Y (CLKNAND2X4MTR)                               0.059      0.996 f
  U25695/Y (NOR2X4MTR)                                   0.082      1.079 r
  U13729/Y (NAND3X6MTR)                                  0.087      1.165 f
  U13713/Y (INVX4MTR)                                    0.051      1.216 r
  U16483/Y (OAI21X4MTR)                                  0.064      1.280 f
  U16444/Y (NOR2BX2MTR)                                  0.099      1.379 f
  U18949/Y (MXI2X2MTR)                                   0.088      1.467 r
  U23124/Y (AND2X1MTR)                                   0.100      1.567 r
  PIM_result_reg_282_/D (DFFRQX2MTR)                     0.000      1.567 r
  data arrival time                                                 1.567

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_282_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.162      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.567
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.228


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_410_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12758/Y (BUFX10MTR)                                   0.076      0.501 r
  U25671/Y (INVX4MTR)                                    0.041      0.543 f
  U25672/Y (NAND2X2MTR)                                  0.041      0.584 r
  U23638/Y (NAND4X4MTR)                                  0.115      0.699 f
  U17918/Y (NOR2X4MTR)                                   0.092      0.790 r
  U25685/Y (NAND3X4MTR)                                  0.075      0.865 f
  U17846/Y (NOR2X4MTR)                                   0.072      0.937 r
  U25689/Y (CLKNAND2X4MTR)                               0.059      0.996 f
  U25695/Y (NOR2X4MTR)                                   0.082      1.079 r
  U13729/Y (NAND3X6MTR)                                  0.087      1.165 f
  U13713/Y (INVX4MTR)                                    0.051      1.216 r
  U16483/Y (OAI21X4MTR)                                  0.064      1.280 f
  U16444/Y (NOR2BX2MTR)                                  0.099      1.379 f
  U18949/Y (MXI2X2MTR)                                   0.088      1.467 r
  U23123/Y (AND2X1MTR)                                   0.100      1.567 r
  PIM_result_reg_410_/D (DFFRQX2MTR)                     0.000      1.567 r
  data arrival time                                                 1.567

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_410_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.162      1.338
  data required time                                                1.338
  --------------------------------------------------------------------------
  data required time                                                1.338
  data arrival time                                                -1.567
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.228


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_114_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12758/Y (BUFX10MTR)                                   0.076      0.501 r
  U25622/Y (INVX4MTR)                                    0.042      0.544 f
  U18117/Y (NAND2X2MTR)                                  0.037      0.580 r
  U19612/Y (NAND2X2MTR)                                  0.051      0.631 f
  U25624/Y (NOR2X4MTR)                                   0.077      0.708 r
  U25654/Y (INVX2MTR)                                    0.054      0.762 f
  U19346/Y (NOR2BX4MTR)                                  0.087      0.849 f
  U25656/Y (AOI21X2MTR)                                  0.104      0.952 r
  U25657/Y (NOR2X2MTR)                                   0.076      1.028 f
  U22029/Y (NAND2X1MTR)                                  0.049      1.077 r
  U26263/Y (OAI211X2MTR)                                 0.066      1.143 f
  U21478/Y (AOI21X1MTR)                                  0.071      1.214 r
  U26265/Y (OAI211X2MTR)                                 0.073      1.287 f
  U22408/Y (AOI21X1MTR)                                  0.074      1.361 r
  U26267/Y (OAI211X2MTR)                                 0.077      1.437 f
  U26268/Y (AOI21X2MTR)                                  0.113      1.550 r
  U18813/Y (NOR2X1MTR)                                   0.051      1.602 f
  PIM_result_reg_114_/D (DFFRQX2MTR)                     0.000      1.602 f
  data arrival time                                                 1.602

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_114_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.602
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.228


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_242_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12758/Y (BUFX10MTR)                                   0.076      0.501 r
  U25622/Y (INVX4MTR)                                    0.042      0.544 f
  U18117/Y (NAND2X2MTR)                                  0.037      0.580 r
  U19612/Y (NAND2X2MTR)                                  0.051      0.631 f
  U25624/Y (NOR2X4MTR)                                   0.077      0.708 r
  U25654/Y (INVX2MTR)                                    0.054      0.762 f
  U19346/Y (NOR2BX4MTR)                                  0.087      0.849 f
  U25656/Y (AOI21X2MTR)                                  0.104      0.952 r
  U25657/Y (NOR2X2MTR)                                   0.076      1.028 f
  U22029/Y (NAND2X1MTR)                                  0.049      1.077 r
  U26263/Y (OAI211X2MTR)                                 0.066      1.143 f
  U21478/Y (AOI21X1MTR)                                  0.071      1.214 r
  U26265/Y (OAI211X2MTR)                                 0.073      1.287 f
  U22408/Y (AOI21X1MTR)                                  0.074      1.361 r
  U26267/Y (OAI211X2MTR)                                 0.077      1.437 f
  U26268/Y (AOI21X2MTR)                                  0.113      1.550 r
  U18811/Y (NOR2X1MTR)                                   0.051      1.602 f
  PIM_result_reg_242_/D (DFFRQX2MTR)                     0.000      1.602 f
  data arrival time                                                 1.602

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_242_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.602
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.228


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_370_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12758/Y (BUFX10MTR)                                   0.076      0.501 r
  U25622/Y (INVX4MTR)                                    0.042      0.544 f
  U18117/Y (NAND2X2MTR)                                  0.037      0.580 r
  U19612/Y (NAND2X2MTR)                                  0.051      0.631 f
  U25624/Y (NOR2X4MTR)                                   0.077      0.708 r
  U25654/Y (INVX2MTR)                                    0.054      0.762 f
  U19346/Y (NOR2BX4MTR)                                  0.087      0.849 f
  U25656/Y (AOI21X2MTR)                                  0.104      0.952 r
  U25657/Y (NOR2X2MTR)                                   0.076      1.028 f
  U22029/Y (NAND2X1MTR)                                  0.049      1.077 r
  U26263/Y (OAI211X2MTR)                                 0.066      1.143 f
  U21478/Y (AOI21X1MTR)                                  0.071      1.214 r
  U26265/Y (OAI211X2MTR)                                 0.073      1.287 f
  U22408/Y (AOI21X1MTR)                                  0.074      1.361 r
  U26267/Y (OAI211X2MTR)                                 0.077      1.437 f
  U26268/Y (AOI21X2MTR)                                  0.113      1.550 r
  U18810/Y (NOR2X1MTR)                                   0.051      1.602 f
  PIM_result_reg_370_/D (DFFRQX2MTR)                     0.000      1.602 f
  data arrival time                                                 1.602

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_370_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.602
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.228


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rrrr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: PIM_result_reg_498_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/CK (DFFRHQX1MTR)     0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rrrr_reg/Q (DFFRHQX1MTR)      0.148      0.148 f
  U25205/Y (AND2X4MTR)                                   0.094      0.242 f
  U11985/Y (NAND2X2MTR)                                  0.050      0.291 r
  U12006/Y (CLKMX2X8MTR)                                 0.134      0.426 r
  U12758/Y (BUFX10MTR)                                   0.076      0.501 r
  U25622/Y (INVX4MTR)                                    0.042      0.544 f
  U18117/Y (NAND2X2MTR)                                  0.037      0.580 r
  U19612/Y (NAND2X2MTR)                                  0.051      0.631 f
  U25624/Y (NOR2X4MTR)                                   0.077      0.708 r
  U25654/Y (INVX2MTR)                                    0.054      0.762 f
  U19346/Y (NOR2BX4MTR)                                  0.087      0.849 f
  U25656/Y (AOI21X2MTR)                                  0.104      0.952 r
  U25657/Y (NOR2X2MTR)                                   0.076      1.028 f
  U22029/Y (NAND2X1MTR)                                  0.049      1.077 r
  U26263/Y (OAI211X2MTR)                                 0.066      1.143 f
  U21478/Y (AOI21X1MTR)                                  0.071      1.214 r
  U26265/Y (OAI211X2MTR)                                 0.073      1.287 f
  U22408/Y (AOI21X1MTR)                                  0.074      1.361 r
  U26267/Y (OAI211X2MTR)                                 0.077      1.437 f
  U26268/Y (AOI21X2MTR)                                  0.113      1.550 r
  U18809/Y (NOR2X1MTR)                                   0.051      1.602 f
  PIM_result_reg_498_/D (DFFRQX2MTR)                     0.000      1.602 f
  data arrival time                                                 1.602

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  PIM_result_reg_498_/CK (DFFRQX2MTR)                    0.000      1.500 r
  library setup time                                    -0.127      1.373
  data required time                                                1.373
  --------------------------------------------------------------------------
  data required time                                                1.373
  data arrival time                                                -1.602
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.228


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9435/Y (INVX4MTR)                                     0.037      1.268 f
  U11720/Y (NOR2X8MTR)                                   0.055      1.323 r
  U15379/Y (BUFX4MTR)                                    0.092      1.415 r
  U18756/Y (MXI2X2MTR)                                   0.098      1.513 r
  U22785/Y (OAI22X1MTR)                                  0.091      1.604 f
  U0_BANK_TOP/vACC_3_reg_6__3_/D (DFFRHQX2MTR)           0.000      1.604 f
  data arrival time                                                 1.604

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.124      1.376
  data required time                                                1.376
  --------------------------------------------------------------------------
  data required time                                                1.376
  data arrival time                                                -1.604
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.228


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11016/Y (INVX8MTR)                                    0.034      0.343 f
  U11827/Y (INVX12MTR)                                   0.038      0.381 r
  U10407/Y (OAI2BB2X2MTR)                                0.103      0.484 r
  U10358/Y (NAND2X2MTR)                                  0.051      0.535 f
  U15221/Y (INVX2MTR)                                    0.037      0.572 r
  U13444/Y (NOR2X2MTR)                                   0.031      0.602 f
  U14013/Y (CLKNAND2X4MTR)                               0.043      0.645 r
  U10092/Y (NOR2X2MTR)                                   0.045      0.690 f
  U10034/Y (NOR2X2MTR)                                   0.081      0.772 r
  U11307/Y (CLKNAND2X4MTR)                               0.066      0.838 f
  U10719/Y (NAND2BX8MTR)                                 0.056      0.893 r
  U20786/Y (OAI2BB1X4MTR)                                0.096      0.989 r
  U19193/Y (AOI21X2MTR)                                  0.052      1.041 f
  U16535/Y (XOR2X1MTR)                                   0.078      1.119 f
  U17648/Y (AOI22X2MTR)                                  0.116      1.235 r
  U19077/Y (OAI2B1X4MTR)                                 0.081      1.316 f
  U23476/Y (BUFX2MTR)                                    0.119      1.435 f
  U29291/Y (MXI2X2MTR)                                   0.104      1.539 r
  U16300/Y (OAI21X2MTR)                                  0.075      1.613 f
  U0_BANK_TOP/vACC_3_reg_3__3_/D (DFFRHQX2MTR)           0.000      1.613 f
  data arrival time                                                 1.613

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_3__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.613
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.228


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U11016/Y (INVX8MTR)                                    0.034      0.343 f
  U11827/Y (INVX12MTR)                                   0.038      0.381 r
  U10407/Y (OAI2BB2X2MTR)                                0.103      0.484 r
  U10358/Y (NAND2X2MTR)                                  0.051      0.535 f
  U15221/Y (INVX2MTR)                                    0.037      0.572 r
  U13444/Y (NOR2X2MTR)                                   0.031      0.602 f
  U14013/Y (CLKNAND2X4MTR)                               0.043      0.645 r
  U10092/Y (NOR2X2MTR)                                   0.045      0.690 f
  U10034/Y (NOR2X2MTR)                                   0.081      0.772 r
  U11307/Y (CLKNAND2X4MTR)                               0.066      0.838 f
  U10719/Y (NAND2BX8MTR)                                 0.056      0.893 r
  U20786/Y (OAI2BB1X4MTR)                                0.096      0.989 r
  U19193/Y (AOI21X2MTR)                                  0.052      1.041 f
  U16535/Y (XOR2X1MTR)                                   0.078      1.119 f
  U17648/Y (AOI22X2MTR)                                  0.116      1.235 r
  U19077/Y (OAI2B1X4MTR)                                 0.081      1.316 f
  U23476/Y (BUFX2MTR)                                    0.119      1.435 f
  U29291/Y (MXI2X2MTR)                                   0.104      1.539 r
  U29296/Y (OAI21X2MTR)                                  0.075      1.613 f
  U0_BANK_TOP/vACC_2_reg_3__3_/D (DFFRHQX2MTR)           0.000      1.613 f
  data arrival time                                                 1.613

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__3_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.114      1.386
  data required time                                                1.386
  --------------------------------------------------------------------------
  data required time                                                1.386
  data arrival time                                                -1.613
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.228


  Startpoint: U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/CK (DFFRHQX8MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/global_burst_cnt_VEC_gran_rr_reg_1_/Q (DFFRHQX8MTR)
                                                         0.150      0.150 r
  U13637/Y (INVX12MTR)                                   0.043      0.193 f
  U20921/Y (NAND3X12MTR)                                 0.051      0.244 r
  U11591/Y (BUFX20MTR)                                   0.077      0.321 r
  U11914/Y (BUFX14MTR)                                   0.070      0.391 r
  U11833/Y (INVX12MTR)                                   0.028      0.419 f
  U11100/Y (AOI21X4MTR)                                  0.057      0.476 r
  U15192/Y (NAND3X2MTR)                                  0.085      0.561 f
  U15130/Y (NAND2X2MTR)                                  0.060      0.621 r
  U10243/Y (CLKNAND2X4MTR)                               0.066      0.687 f
  U16760/Y (NOR2X4MTR)                                   0.076      0.763 r
  U15735/Y (OAI21X6MTR)                                  0.071      0.833 f
  U13101/Y (NAND2X3MTR)                                  0.048      0.881 r
  U13738/Y (NAND2X2MTR)                                  0.049      0.931 f
  U10972/Y (CLKNAND2X4MTR)                               0.036      0.967 r
  U15519/Y (CLKNAND2X4MTR)                               0.056      1.023 f
  U17566/Y (AOI21X2MTR)                                  0.085      1.108 r
  U24998/Y (NAND2X2MTR)                                  0.060      1.168 f
  U9507/Y (NAND3X4MTR)                                   0.064      1.232 r
  U9372/Y (CLKNAND2X4MTR)                                0.059      1.291 f
  U12263/Y (CLKNAND2X8MTR)                               0.048      1.339 r
  U12257/Y (CLKNAND2X16MTR)                              0.051      1.390 f
  U20848/Y (OAI2B1X4MTR)                                 0.078      1.468 r
  U17389/Y (INVX4MTR)                                    0.050      1.518 f
  U14169/Y (INVX4MTR)                                    0.048      1.566 r
  U16229/Y (OAI22X2MTR)                                  0.046      1.612 f
  U0_BANK_TOP/vACC_2_reg_6__0_/D (DFFRHQX2MTR)           0.000      1.612 f
  data arrival time                                                 1.612

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_6__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.116      1.384
  data required time                                                1.384
  --------------------------------------------------------------------------
  data required time                                                1.384
  data arrival time                                                -1.612
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.228


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11141/Y (INVX10MTR)                                   0.039      0.468 f
  U13477/Y (NOR2X4MTR)                                   0.044      0.513 r
  U10928/Y (NAND3BX4MTR)                                 0.075      0.587 r
  U10071/Y (NOR2BX2MTR)                                  0.141      0.728 r
  U24734/Y (NOR2X2MTR)                                   0.065      0.794 f
  U16865/Y (NOR2X2MTR)                                   0.084      0.877 r
  U24759/Y (NAND2X2MTR)                                  0.064      0.941 f
  U17898/Y (NOR2X2MTR)                                   0.088      1.029 r
  U17721/Y (AOI21X4MTR)                                  0.057      1.086 f
  U9487/Y (NAND2BX2MTR)                                  0.057      1.143 r
  U9439/Y (NAND3X6MTR)                                   0.079      1.222 f
  U9343/Y (CLKNAND2X4MTR)                                0.054      1.276 r
  U17558/Y (CLKNAND2X8MTR)                               0.052      1.327 f
  U17522/Y (AO21X4MTR)                                   0.136      1.463 f
  U23656/Y (INVX4MTR)                                    0.056      1.519 r
  U29287/Y (NAND2X2MTR)                                  0.046      1.565 f
  U29288/Y (OAI21X2MTR)                                  0.036      1.601 r
  U0_BANK_TOP/vACC_2_reg_3__4_/D (DFFRHQX2MTR)           0.000      1.601 r
  data arrival time                                                 1.601

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.601
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.227


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U20817/Y (NAND3X12MTR)                                 0.087      0.247 f
  U20019/Y (INVX8MTR)                                    0.048      0.294 r
  U11938/Y (BUFX20MTR)                                   0.067      0.362 r
  U11937/Y (BUFX16MTR)                                   0.068      0.430 r
  U11141/Y (INVX10MTR)                                   0.039      0.468 f
  U13477/Y (NOR2X4MTR)                                   0.044      0.513 r
  U10928/Y (NAND3BX4MTR)                                 0.075      0.587 r
  U10071/Y (NOR2BX2MTR)                                  0.141      0.728 r
  U24734/Y (NOR2X2MTR)                                   0.065      0.794 f
  U16865/Y (NOR2X2MTR)                                   0.084      0.877 r
  U24759/Y (NAND2X2MTR)                                  0.064      0.941 f
  U17898/Y (NOR2X2MTR)                                   0.088      1.029 r
  U17721/Y (AOI21X4MTR)                                  0.057      1.086 f
  U9487/Y (NAND2BX2MTR)                                  0.057      1.143 r
  U9439/Y (NAND3X6MTR)                                   0.079      1.222 f
  U9343/Y (CLKNAND2X4MTR)                                0.054      1.276 r
  U17558/Y (CLKNAND2X8MTR)                               0.052      1.327 f
  U17522/Y (AO21X4MTR)                                   0.136      1.463 f
  U23656/Y (INVX4MTR)                                    0.056      1.519 r
  U29261/Y (NAND2X2MTR)                                  0.046      1.565 f
  U29262/Y (OAI21X2MTR)                                  0.036      1.601 r
  U0_BANK_TOP/vACC_2_reg_3__7_/D (DFFRHQX2MTR)           0.000      1.601 r
  data arrival time                                                 1.601

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_3__7_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.126      1.374
  data required time                                                1.374
  --------------------------------------------------------------------------
  data required time                                                1.374
  data arrival time                                                -1.601
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.227


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U13695/Y (INVX2MTR)                                    0.043      1.267 f
  U16381/Y (NOR2X6MTR)                                   0.072      1.339 r
  U17449/Y (BUFX4MTR)                                    0.100      1.439 r
  U23471/Y (MXI2X2MTR)                                   0.101      1.540 r
  U26584/Y (OAI22X2MTR)                                  0.068      1.609 f
  U0_BANK_TOP/vACC_2_reg_2__4_/D (DFFRHQX2MTR)           0.000      1.609 f
  data arrival time                                                 1.609

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__4_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.609
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.227


  Startpoint: U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_2_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/CK (DFFRHQX4MTR)
                                                         0.000 #    0.000 r
  U0_BANK_TOP/BFLOAT16_ALU_2__BFLOAT_ALU/ADD0_in_acc_diff_case_reg_0_/Q (DFFRHQX4MTR)
                                                         0.157      0.157 f
  U23641/Y (NOR2BX4MTR)                                  0.103      0.260 r
  U25040/Y (NAND2X2MTR)                                  0.057      0.318 f
  U25041/Y (OAI21X2MTR)                                  0.042      0.360 r
  U23782/Y (NOR2X2MTR)                                   0.048      0.408 f
  U21010/Y (NAND2BX2MTR)                                 0.094      0.501 f
  U18516/Y (AND2X4MTR)                                   0.081      0.582 f
  U15193/Y (CLKNAND2X4MTR)                               0.034      0.616 r
  U14009/Y (INVX3MTR)                                    0.034      0.651 f
  U15100/Y (INVX2MTR)                                    0.037      0.688 r
  U11081/Y (CLKNAND2X4MTR)                               0.043      0.731 f
  U13197/Y (NAND2X2MTR)                                  0.038      0.769 r
  U13141/Y (NAND2X2MTR)                                  0.055      0.824 f
  U11628/Y (CLKNAND2X4MTR)                               0.046      0.871 r
  U11627/Y (NAND2X6MTR)                                  0.054      0.925 f
  U11626/Y (CLKNAND2X4MTR)                               0.052      0.977 r
  U11864/Y (NAND2X6MTR)                                  0.052      1.029 f
  U14865/Y (AOI21X2MTR)                                  0.079      1.108 r
  U15525/Y (NAND2X2MTR)                                  0.060      1.168 f
  U16428/Y (NAND3X4MTR)                                  0.056      1.224 r
  U13695/Y (INVX2MTR)                                    0.043      1.267 f
  U16381/Y (NOR2X6MTR)                                   0.072      1.339 r
  U17449/Y (BUFX4MTR)                                    0.100      1.439 r
  U26560/Y (MXI2X2MTR)                                   0.101      1.540 r
  U26561/Y (OAI22X2MTR)                                  0.068      1.609 f
  U0_BANK_TOP/vACC_2_reg_2__2_/D (DFFRHQX2MTR)           0.000      1.609 f
  data arrival time                                                 1.609

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_2_reg_2__2_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.119      1.381
  data required time                                                1.381
  --------------------------------------------------------------------------
  data required time                                                1.381
  data arrival time                                                -1.609
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.227


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_7__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.159      0.159 r
  U17312/Y (NAND3X6MTR)                                  0.092      0.251 f
  U10791/Y (INVX12MTR)                                   0.057      0.308 r
  U10560/Y (BUFX10MTR)                                   0.079      0.388 r
  U11811/Y (BUFX10MTR)                                   0.068      0.455 r
  U15259/Y (NAND2X2MTR)                                  0.037      0.493 f
  U17188/Y (OAI2BB1X2MTR)                                0.046      0.539 r
  U11566/Y (OAI21X4MTR)                                  0.060      0.599 f
  U11565/Y (NAND2X6MTR)                                  0.049      0.648 r
  U11952/Y (NAND2X2MTR)                                  0.071      0.719 f
  U11434/Y (OAI21X6MTR)                                  0.048      0.767 r
  U11433/Y (CLKNAND2X4MTR)                               0.052      0.819 f
  U16788/Y (NOR2X4MTR)                                   0.060      0.880 r
  U10765/Y (NOR2X6MTR)                                   0.052      0.931 f
  U11515/Y (OAI21X4MTR)                                  0.093      1.025 r
  U12057/Y (AOI21X2MTR)                                  0.089      1.114 f
  U20735/Y (OAI211X8MTR)                                 0.110      1.224 r
  U14266/Y (NAND2X6MTR)                                  0.061      1.285 f
  U14261/Y (CLKNAND2X8MTR)                               0.053      1.338 r
  U16365/Y (NAND2X6MTR)                                  0.058      1.397 f
  U14812/Y (OAI2B1X4MTR)                                 0.106      1.502 r
  U22685/Y (OAI22X1MTR)                                  0.088      1.591 f
  U0_BANK_TOP/vACC_0_reg_7__15_/D (DFFRQX2MTR)           0.000      1.591 f
  data arrival time                                                 1.591

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_7__15_/CK (DFFRQX2MTR)          0.000      1.500 r
  library setup time                                    -0.136      1.364
  data required time                                                1.364
  --------------------------------------------------------------------------
  data required time                                                1.364
  data arrival time                                                -1.591
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.226


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_3_reg_6__15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U23566/Y (INVX2MTR)                                    0.046      0.285 r
  U19951/Y (INVX4MTR)                                    0.041      0.326 f
  U11819/Y (INVX6MTR)                                    0.037      0.363 r
  U11615/Y (NOR2X4MTR)                                   0.023      0.386 f
  U11816/Y (AOI21X2MTR)                                  0.071      0.457 r
  U12205/Y (OAI21X4MTR)                                  0.061      0.519 f
  U11670/Y (OAI21X6MTR)                                  0.086      0.605 r
  U13937/Y (CLKNAND2X4MTR)                               0.069      0.673 f
  U15071/Y (CLKNAND2X4MTR)                               0.054      0.727 r
  U15055/Y (INVX2MTR)                                    0.036      0.764 f
  U14995/Y (NOR2X3MTR)                                   0.069      0.833 r
  U9789/Y (NAND2X2MTR)                                   0.084      0.917 f
  U10724/Y (OAI21X3MTR)                                  0.110      1.027 r
  U20787/Y (AOI21X2MTR)                                  0.064      1.091 f
  U9577/Y (NAND2X2MTR)                                   0.052      1.144 r
  U9507/Y (NAND3X4MTR)                                   0.085      1.228 f
  U9435/Y (INVX4MTR)                                     0.056      1.285 r
  U11720/Y (NOR2X8MTR)                                   0.032      1.317 f
  U17427/Y (BUFX4MTR)                                    0.090      1.406 f
  U16281/Y (NAND2BX4MTR)                                 0.101      1.507 f
  U22744/Y (OAI22X1MTR)                                  0.091      1.598 r
  U0_BANK_TOP/vACC_3_reg_6__15_/D (DFFRHQX2MTR)          0.000      1.598 r
  data arrival time                                                 1.598

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_3_reg_6__15_/CK (DFFRHQX2MTR)         0.000      1.500 r
  library setup time                                    -0.128      1.372
  data required time                                                1.372
  --------------------------------------------------------------------------
  data required time                                                1.372
  data arrival time                                                -1.598
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.226


  Startpoint: U0_BANK_TOP/PIM_ALU_proc_rr_reg
              (rising edge-triggered flip-flop clocked by clk_ext)
  Endpoint: U0_BANK_TOP/vACC_0_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/CK (DFFRHQX8MTR)       0.000 #    0.000 r
  U0_BANK_TOP/PIM_ALU_proc_rr_reg/Q (DFFRHQX8MTR)        0.140      0.140 f
  U17312/Y (NAND3X6MTR)                                  0.062      0.201 r
  U10791/Y (INVX12MTR)                                   0.038      0.239 f
  U23566/Y (INVX2MTR)                                    0.046      0.285 r
  U19951/Y (INVX4MTR)                                    0.041      0.326 f
  U11819/Y (INVX6MTR)                                    0.037      0.363 r
  U11615/Y (NOR2X4MTR)                                   0.023      0.386 f
  U11816/Y (AOI21X2MTR)                                  0.071      0.457 r
  U12205/Y (OAI21X4MTR)                                  0.061      0.519 f
  U11670/Y (OAI21X6MTR)                                  0.086      0.605 r
  U13937/Y (CLKNAND2X4MTR)                               0.069      0.673 f
  U15071/Y (CLKNAND2X4MTR)                               0.054      0.727 r
  U15055/Y (INVX2MTR)                                    0.036      0.764 f
  U14995/Y (NOR2X3MTR)                                   0.069      0.833 r
  U9789/Y (NAND2X2MTR)                                   0.084      0.917 f
  U10724/Y (OAI21X3MTR)                                  0.110      1.027 r
  U20787/Y (AOI21X2MTR)                                  0.064      1.091 f
  U9577/Y (NAND2X2MTR)                                   0.052      1.144 r
  U9507/Y (NAND3X4MTR)                                   0.085      1.228 f
  U9435/Y (INVX4MTR)                                     0.056      1.285 r
  U11720/Y (NOR2X8MTR)                                   0.032      1.317 f
  U17431/Y (BUFX4MTR)                                    0.092      1.408 f
  U18755/Y (MXI2X2MTR)                                   0.089      1.498 f
  U26274/Y (OAI22X2MTR)                                  0.098      1.596 r
  U0_BANK_TOP/vACC_0_reg_6__0_/D (DFFRHQX2MTR)           0.000      1.596 r
  data arrival time                                                 1.596

  clock clk_ext (rise edge)                              1.500      1.500
  clock network delay (ideal)                            0.000      1.500
  U0_BANK_TOP/vACC_0_reg_6__0_/CK (DFFRHQX2MTR)          0.000      1.500 r
  library setup time                                    -0.131      1.369
  data required time                                                1.369
  --------------------------------------------------------------------------
  data required time                                                1.369
  data arrival time                                                -1.596
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.226


1
