FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"VCC\G";
2"ECL_OUT\I";
3"UN$1$DS90LV019$I1$ROUT";
4"LVDSL_IN\I";
5"LVDSH_IN\I";
%"DS90LV019"
"1","(-200,3525)","0","misc","I1";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-175";
"ROUT"3;
"RE"4;
"RI* \B"5;
"RI"0;
"DOUT* \B"0;
"DOUT"0;
"DE"0;
"DIN"0;
%"MC10H124"
"1","(1075,3400)","0","ecl","I2";
;
CDS_LMAN_SYM_OUTLINE"-125,100,25,-100"
CDS_LIB"ecl"
PACK_TYPE"PLCC";
"IN"3;
"OUT"2;
"COMMON"1;
"OUT* \B"0;
END.
