Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Tue Dec  4 13:17:37 2018
| Host         : a13p1 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file Basys3V6_timing_summary_routed.rpt -pb Basys3V6_timing_summary_routed.pb -rpx Basys3V6_timing_summary_routed.rpx -warn_on_violation
| Design       : Basys3V6
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: UART_Wrapper/uart_baudClock_inst/baud_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 4800 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.583        0.000                      0                 6189        0.038        0.000                      0                 6189        3.000        0.000                       0                  4808  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
mclk                {0.000 5.000}      10.000          100.000         
  clk_out1_timer    {0.000 5.000}      10.000          100.000         
  clk_out2_timer    {0.000 10.000}     20.000          50.000          
  clkfbout_timer    {0.000 5.000}      10.000          100.000         
sys_clk_pin         {0.000 5.000}      10.000          100.000         
  clk_out1_timer_1  {0.000 5.000}      10.000          100.000         
  clk_out2_timer_1  {0.000 10.000}     20.000          50.000          
  clkfbout_timer_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mclk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_timer          4.579        0.000                      0                   80        0.156        0.000                      0                   80        4.500        0.000                       0                    55  
  clk_out2_timer          2.583        0.000                      0                 6089        0.122        0.000                      0                 6089        8.750        0.000                       0                  4749  
  clkfbout_timer                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_timer_1        4.580        0.000                      0                   80        0.156        0.000                      0                   80        4.500        0.000                       0                    55  
  clk_out2_timer_1        2.585        0.000                      0                 6089        0.122        0.000                      0                 6089        8.750        0.000                       0                  4749  
  clkfbout_timer_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_timer_1  clk_out1_timer          4.579        0.000                      0                   80        0.081        0.000                      0                   80  
clk_out1_timer    clk_out2_timer          4.861        0.000                      0                   13        0.126        0.000                      0                   13  
clk_out1_timer_1  clk_out2_timer          4.861        0.000                      0                   13        0.126        0.000                      0                   13  
clk_out2_timer_1  clk_out2_timer          2.583        0.000                      0                 6089        0.038        0.000                      0                 6089  
clk_out1_timer    clk_out1_timer_1        4.579        0.000                      0                   80        0.081        0.000                      0                   80  
clk_out1_timer    clk_out2_timer_1        4.863        0.000                      0                   13        0.128        0.000                      0                   13  
clk_out2_timer    clk_out2_timer_1        2.583        0.000                      0                 6089        0.038        0.000                      0                 6089  
clk_out1_timer_1  clk_out2_timer_1        4.863        0.000                      0                   13        0.128        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_timer     clk_out1_timer           3.238        0.000                      0                   15        1.808        0.000                      0                   15  
**async_default**  clk_out2_timer_1   clk_out1_timer           3.240        0.000                      0                   15        1.810        0.000                      0                   15  
**async_default**  clk_out2_timer     clk_out1_timer_1         3.238        0.000                      0                   15        1.808        0.000                      0                   15  
**async_default**  clk_out2_timer_1   clk_out1_timer_1         3.240        0.000                      0                   15        1.810        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.291ns (26.770%)  route 3.532ns (73.230%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.912     3.865    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.436     8.440    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.602     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524     8.444    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.291ns (26.770%)  route 3.532ns (73.230%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.912     3.865    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.436     8.440    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.602     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524     8.444    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.291ns (26.770%)  route 3.532ns (73.230%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.912     3.865    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.436     8.440    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.602     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524     8.444    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.291ns (26.770%)  route 3.532ns (73.230%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.912     3.865    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.436     8.440    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.602     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524     8.444    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.291ns (26.770%)  route 3.532ns (73.230%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.912     3.865    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.436     8.440    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.602     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524     8.444    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.291ns (28.085%)  route 3.306ns (71.915%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.686     3.639    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.610     8.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.491     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429     8.602    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.291ns (28.085%)  route 3.306ns (71.915%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.686     3.639    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.610     8.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.491     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429     8.602    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.291ns (28.085%)  route 3.306ns (71.915%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.686     3.639    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.610     8.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.491     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429     8.602    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.291ns (28.085%)  route 3.306ns (71.915%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.686     3.639    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.610     8.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.491     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429     8.602    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.291ns (28.085%)  route 3.306ns (71.915%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.686     3.639    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.610     8.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.491     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429     8.602    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  4.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.056    -0.408    Inst_debounce4/delay2[3]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.242    -0.628    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.064    -0.564    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.664%)  route 0.112ns (44.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.112    -0.375    Inst_debounce4/delay1[1]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.255    -0.615    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.076    -0.539    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.068    -0.396    Inst_debounce4/delay2[4]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.242    -0.628    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.064    -0.564    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.070    -0.394    Inst_debounce4/delay2[0]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.242    -0.628    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.060    -0.568    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.068    -0.396    Inst_debounce4/delay2[1]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.242    -0.628    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.053    -0.575    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.551    -0.630    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.124    -0.366    Inst_debounce4/delay1[2]
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.817    -0.873    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.242    -0.630    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.070    -0.560    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.592%)  route 0.116ns (41.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.586    -0.595    My_E190/clk_out1
    SLICE_X64Y29         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.116    -0.315    My_E190/Q1
    SLICE_X62Y29         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.855    -0.835    My_E190/clk_out1
    SLICE_X62Y29         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.253    -0.581    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.070    -0.511    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.209%)  route 0.185ns (56.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.551    -0.630    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.185    -0.304    Inst_debounce4/delay2[2]
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.255    -0.615    
    SLICE_X37Y27         FDCE (Hold_fdce_C_D)         0.066    -0.549    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.028%)  route 0.177ns (51.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[0]/Q
                         net (fo=2, routed)           0.177    -0.255    D7seg_display/my_anodes_reg[0]_0[0]
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.090    -0.506    D7seg_display/my_anodes_reg[1]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.063%)  route 0.220ns (60.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.551    -0.630    Inst_debounce4/clk_out1
    SLICE_X37Y26         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.220    -0.269    Inst_debounce4/delay1[0]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.255    -0.615    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.090    -0.525    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_timer
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y34     D7seg_display/cpt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y34     D7seg_display/cpt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y26     Inst_debounce4/delay1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y27     Inst_debounce4/delay1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y26     Inst_debounce4/delay1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y27     Inst_debounce4/delay1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y26     Inst_debounce4/delay1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y26     Inst_debounce4/delay1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y26     Inst_debounce4/delay1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y27     Inst_debounce4/delay2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y27     Inst_debounce4/delay1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y27     Inst_debounce4/delay2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y27     Inst_debounce4/delay2_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y27     Inst_debounce4/delay2_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y27     Inst_debounce4/delay2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y27     Inst_debounce4/delay3_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y27     Inst_debounce4/delay3_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y27     Inst_debounce4/delay3_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y27     Inst_debounce4/delay3_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y27     Inst_debounce4/delay3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        2.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram1/ram_reg_0_15_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.037ns  (logic 6.744ns (39.584%)  route 10.293ns (60.416%))
  Logic Levels:           18  (CARRY4=8 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.177 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/O[3]
                         net (fo=1, routed)           0.798     5.976    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[3]
    SLICE_X45Y28         LUT2 (Prop_lut2_I1_O)        0.306     6.282 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.282    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.832 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.832    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.166 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.651     7.817    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     8.120 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.120    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.670 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.670    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.004 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/O[1]
                         net (fo=2, routed)           0.877     9.880    my_Master/Mmul16.Inst_IP_mul16/multX[17]
    SLICE_X46Y32         LUT2 (Prop_lut2_I0_O)        0.303    10.183 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25/O
                         net (fo=1, routed)           0.000    10.183    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.716    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.039 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/O[1]
                         net (fo=1, routed)           0.896    11.935    my_Master/HCU_Master/plusOp[21]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.241 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_12/O
                         net (fo=1, routed)           0.883    13.124    my_Master/HCU_Master/ram_reg_0_15_21_21_i_12_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.124    13.248 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_6/O
                         net (fo=1, routed)           0.648    13.896    my_Master/HCU_Master/ram_reg_0_15_21_21_i_6_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.152    14.048 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_3/O
                         net (fo=4, routed)           1.032    15.081    my_Master/HCU_Master/Tbusst[21]
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.332    15.413 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_1__0/O
                         net (fo=2, routed)           0.678    16.091    Stack_Master/ram1/ram_reg_0_15_21_21/D
    SLICE_X42Y43         RAMS32                                       r  Stack_Master/ram1/ram_reg_0_15_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    Stack_Master/ram1/ram_reg_0_15_21_21/WCLK
    SLICE_X42Y43         RAMS32                                       r  Stack_Master/ram1/ram_reg_0_15_21_21/SP/CLK
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X42Y43         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.674    Stack_Master/ram1/ram_reg_0_15_21_21/SP
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -16.091    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.328ns  (logic 6.896ns (39.797%)  route 10.432ns (60.203%))
  Logic Levels:           19  (CARRY4=8 LUT2=5 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.177 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/O[3]
                         net (fo=1, routed)           0.798     5.976    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[3]
    SLICE_X45Y28         LUT2 (Prop_lut2_I1_O)        0.306     6.282 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.282    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.832 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.832    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.166 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.651     7.817    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     8.120 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.120    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.670 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.670    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.004 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/O[1]
                         net (fo=2, routed)           0.877     9.880    my_Master/Mmul16.Inst_IP_mul16/multX[17]
    SLICE_X46Y32         LUT2 (Prop_lut2_I0_O)        0.303    10.183 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25/O
                         net (fo=1, routed)           0.000    10.183    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.716    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.039 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/O[1]
                         net (fo=1, routed)           0.896    11.935    my_Master/HCU_Master/plusOp[21]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.241 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_12/O
                         net (fo=1, routed)           0.883    13.124    my_Master/HCU_Master/ram_reg_0_15_21_21_i_12_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.124    13.248 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_6/O
                         net (fo=1, routed)           0.648    13.896    my_Master/HCU_Master/ram_reg_0_15_21_21_i_6_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.152    14.048 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_3/O
                         net (fo=4, routed)           1.032    15.081    my_Master/HCU_Master/Tbusst[21]
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.332    15.413 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_1__0/O
                         net (fo=2, routed)           0.817    16.229    my_Master/HCU_Master/I1[21]
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.152    16.381 r  my_Master/HCU_Master/q[21]_i_1__0/O
                         net (fo=1, routed)           0.000    16.381    my_Master/Stack_Master/R1/shortIP_reg_0[21]
    SLICE_X41Y44         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R1/clk_out2
    SLICE_X41Y44         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[21]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.075    19.007    my_Master/Stack_Master/R1/q_reg[21]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                         -16.381    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.240ns  (logic 6.831ns (39.622%)  route 10.409ns (60.378%))
  Logic Levels:           20  (CARRY4=10 LUT2=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.177 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.177    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.500 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_20/O[1]
                         net (fo=1, routed)           0.610    12.109    my_Master/HCU_Master/plusOp[29]
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.415 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_12/O
                         net (fo=1, routed)           0.934    13.350    my_Master/HCU_Master/ram_reg_0_15_29_29_i_12_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.124    13.474 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_7/O
                         net (fo=1, routed)           0.574    14.047    my_Master/HCU_Master/ram_reg_0_15_29_29_i_7_n_0
    SLICE_X55Y48         LUT2 (Prop_lut2_I0_O)        0.124    14.171 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_3/O
                         net (fo=4, routed)           0.912    15.084    my_Master/HCU_Master/Tbusst[29]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.124    15.208 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__0/O
                         net (fo=2, routed)           0.936    16.144    my_Master/HCU_Master/I1[29]
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.150    16.294 r  my_Master/HCU_Master/q[29]_i_1__0/O
                         net (fo=1, routed)           0.000    16.294    my_Master/Stack_Master/R1/shortIP_reg_0[29]
    SLICE_X41Y45         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R1/clk_out2
    SLICE_X41Y45         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[29]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.075    19.007    my_Master/Stack_Master/R1/q_reg[29]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                         -16.294    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.839ns  (logic 6.674ns (39.633%)  route 10.165ns (60.367%))
  Logic Levels:           19  (CARRY4=10 LUT2=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.177 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.177    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.492 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_20/O[3]
                         net (fo=1, routed)           0.990    12.482    my_Master/HCU_Master/plusOp[31]
    SLICE_X47Y46         LUT4 (Prop_lut4_I0_O)        0.307    12.789 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_12/O
                         net (fo=1, routed)           0.554    13.343    my_Master/HCU_Master/ram_reg_0_15_31_31_i_12_n_0
    SLICE_X53Y47         LUT3 (Prop_lut3_I0_O)        0.124    13.467 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_6/O
                         net (fo=1, routed)           0.402    13.870    my_Master/HCU_Master/ram_reg_0_15_31_31_i_6_n_0
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    13.994 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_3/O
                         net (fo=4, routed)           0.872    14.866    my_Master/HCU_Master/Tbusst[31]
    SLICE_X38Y48         LUT6 (Prop_lut6_I4_O)        0.124    14.990 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.903    15.893    Stack_Master/ram3/ram_reg_0_15_31_31/D
    SLICE_X34Y38         RAMS32                                       r  Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.446    Stack_Master/ram3/ram_reg_0_15_31_31/WCLK
    SLICE_X34Y38         RAMS32                                       r  Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.937    
                         clock uncertainty           -0.084    18.854    
    SLICE_X34Y38         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.646    Stack_Master/ram3/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -15.893    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram2/ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.866ns  (logic 6.681ns (39.612%)  route 10.185ns (60.388%))
  Logic Levels:           19  (CARRY4=10 LUT2=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.177 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.177    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.500 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_20/O[1]
                         net (fo=1, routed)           0.610    12.109    my_Master/HCU_Master/plusOp[29]
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.415 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_12/O
                         net (fo=1, routed)           0.934    13.350    my_Master/HCU_Master/ram_reg_0_15_29_29_i_12_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.124    13.474 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_7/O
                         net (fo=1, routed)           0.574    14.047    my_Master/HCU_Master/ram_reg_0_15_29_29_i_7_n_0
    SLICE_X55Y48         LUT2 (Prop_lut2_I0_O)        0.124    14.171 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_3/O
                         net (fo=4, routed)           0.763    14.934    my_Master/HCU_Master/Tbusst[29]
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.124    15.058 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__1/O
                         net (fo=2, routed)           0.861    15.920    Stack_Master/ram2/ram_reg_0_15_29_29/D
    SLICE_X46Y43         RAMS32                                       r  Stack_Master/ram2/ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.448    18.453    Stack_Master/ram2/ram_reg_0_15_29_29/WCLK
    SLICE_X46Y43         RAMS32                                       r  Stack_Master/ram2/ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.564    19.016    
                         clock uncertainty           -0.084    18.933    
    SLICE_X46Y43         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.675    Stack_Master/ram2/ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                         18.675    
                         arrival time                         -15.920    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.829ns  (logic 6.674ns (39.657%)  route 10.155ns (60.343%))
  Logic Levels:           19  (CARRY4=10 LUT2=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.177 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.177    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.492 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_20/O[3]
                         net (fo=1, routed)           0.990    12.482    my_Master/HCU_Master/plusOp[31]
    SLICE_X47Y46         LUT4 (Prop_lut4_I0_O)        0.307    12.789 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_12/O
                         net (fo=1, routed)           0.554    13.343    my_Master/HCU_Master/ram_reg_0_15_31_31_i_12_n_0
    SLICE_X53Y47         LUT3 (Prop_lut3_I0_O)        0.124    13.467 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_6/O
                         net (fo=1, routed)           0.402    13.870    my_Master/HCU_Master/ram_reg_0_15_31_31_i_6_n_0
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    13.994 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_3/O
                         net (fo=4, routed)           0.861    14.855    my_Master/HCU_Master/Tbusst[31]
    SLICE_X38Y48         LUT6 (Prop_lut6_I4_O)        0.124    14.979 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__1/O
                         net (fo=2, routed)           0.904    15.883    Stack_Master/ram2/ram_reg_0_15_31_31/D
    SLICE_X34Y35         RAMS32                                       r  Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.439    18.444    Stack_Master/ram2/ram_reg_0_15_31_31/WCLK
    SLICE_X34Y35         RAMS32                                       r  Stack_Master/ram2/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.935    
                         clock uncertainty           -0.084    18.852    
    SLICE_X34Y35         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.644    Stack_Master/ram2/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                         -15.883    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram3/ram_reg_0_15_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.776ns  (logic 6.744ns (40.200%)  route 10.032ns (59.800%))
  Logic Levels:           18  (CARRY4=8 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.177 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/O[3]
                         net (fo=1, routed)           0.798     5.976    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[3]
    SLICE_X45Y28         LUT2 (Prop_lut2_I1_O)        0.306     6.282 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.282    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.832 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.832    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.166 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.651     7.817    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     8.120 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.120    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.670 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.670    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.004 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/O[1]
                         net (fo=2, routed)           0.877     9.880    my_Master/Mmul16.Inst_IP_mul16/multX[17]
    SLICE_X46Y32         LUT2 (Prop_lut2_I0_O)        0.303    10.183 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25/O
                         net (fo=1, routed)           0.000    10.183    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.716    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.039 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/O[1]
                         net (fo=1, routed)           0.896    11.935    my_Master/HCU_Master/plusOp[21]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.241 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_12/O
                         net (fo=1, routed)           0.883    13.124    my_Master/HCU_Master/ram_reg_0_15_21_21_i_12_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.124    13.248 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_6/O
                         net (fo=1, routed)           0.648    13.896    my_Master/HCU_Master/ram_reg_0_15_21_21_i_6_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.152    14.048 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_3/O
                         net (fo=4, routed)           0.883    14.932    my_Master/HCU_Master/Tbusst[21]
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.332    15.264 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_1__2/O
                         net (fo=2, routed)           0.566    15.830    Stack_Master/ram3/ram_reg_0_15_21_21/D
    SLICE_X34Y45         RAMS32                                       r  Stack_Master/ram3/ram_reg_0_15_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.444    18.449    Stack_Master/ram3/ram_reg_0_15_21_21/WCLK
    SLICE_X34Y45         RAMS32                                       r  Stack_Master/ram3/ram_reg_0_15_21_21/SP/CLK
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.084    18.857    
    SLICE_X34Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.599    Stack_Master/ram3/ram_reg_0_15_21_21/SP
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                         -15.830    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram1/ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.798ns  (logic 6.681ns (39.772%)  route 10.117ns (60.228%))
  Logic Levels:           19  (CARRY4=10 LUT2=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.177 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.177    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.500 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_20/O[1]
                         net (fo=1, routed)           0.610    12.109    my_Master/HCU_Master/plusOp[29]
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.415 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_12/O
                         net (fo=1, routed)           0.934    13.350    my_Master/HCU_Master/ram_reg_0_15_29_29_i_12_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.124    13.474 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_7/O
                         net (fo=1, routed)           0.574    14.047    my_Master/HCU_Master/ram_reg_0_15_29_29_i_7_n_0
    SLICE_X55Y48         LUT2 (Prop_lut2_I0_O)        0.124    14.171 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_3/O
                         net (fo=4, routed)           0.912    15.084    my_Master/HCU_Master/Tbusst[29]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.124    15.208 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__0/O
                         net (fo=2, routed)           0.644    15.852    Stack_Master/ram1/ram_reg_0_15_29_29/D
    SLICE_X38Y45         RAMS32                                       r  Stack_Master/ram1/ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.445    18.450    Stack_Master/ram1/ram_reg_0_15_29_29/WCLK
    SLICE_X38Y45         RAMS32                                       r  Stack_Master/ram1/ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.582    19.031    
                         clock uncertainty           -0.084    18.948    
    SLICE_X38Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.690    Stack_Master/ram1/ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                         18.690    
                         arrival time                         -15.852    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram0/ram_reg_0_15_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.771ns  (logic 6.744ns (40.212%)  route 10.027ns (59.788%))
  Logic Levels:           18  (CARRY4=8 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.177 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/O[3]
                         net (fo=1, routed)           0.798     5.976    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[3]
    SLICE_X45Y28         LUT2 (Prop_lut2_I1_O)        0.306     6.282 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.282    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.832 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.832    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.166 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.651     7.817    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     8.120 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.120    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.670 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.670    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.004 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/O[1]
                         net (fo=2, routed)           0.877     9.880    my_Master/Mmul16.Inst_IP_mul16/multX[17]
    SLICE_X46Y32         LUT2 (Prop_lut2_I0_O)        0.303    10.183 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25/O
                         net (fo=1, routed)           0.000    10.183    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.716    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.039 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/O[1]
                         net (fo=1, routed)           0.896    11.935    my_Master/HCU_Master/plusOp[21]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.241 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_12/O
                         net (fo=1, routed)           0.883    13.124    my_Master/HCU_Master/ram_reg_0_15_21_21_i_12_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.124    13.248 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_6/O
                         net (fo=1, routed)           0.648    13.896    my_Master/HCU_Master/ram_reg_0_15_21_21_i_6_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.152    14.048 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_3/O
                         net (fo=4, routed)           0.920    14.969    my_Master/HCU_Master/Tbusst[21]
    SLICE_X41Y46         LUT6 (Prop_lut6_I2_O)        0.332    15.301 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_1/O
                         net (fo=2, routed)           0.524    15.825    Stack_Master/ram0/ram_reg_0_15_21_21/D
    SLICE_X42Y46         RAMS32                                       r  Stack_Master/ram0/ram_reg_0_15_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    Stack_Master/ram0/ram_reg_0_15_21_21/WCLK
    SLICE_X42Y46         RAMS32                                       r  Stack_Master/ram0/ram_reg_0_15_21_21/SP/CLK
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X42Y46         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.674    Stack_Master/ram0/ram_reg_0_15_21_21/SP
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -15.825    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.103ns  (logic 6.816ns (39.852%)  route 10.287ns (60.149%))
  Logic Levels:           19  (CARRY4=9 LUT2=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.279 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/O[0]
                         net (fo=1, routed)           1.031    12.310    my_Master/HCU_Master/plusOp[24]
    SLICE_X53Y44         LUT4 (Prop_lut4_I0_O)        0.295    12.605 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_11/O
                         net (fo=1, routed)           0.588    13.194    my_Master/HCU_Master/ram_reg_0_15_24_24_i_11_n_0
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.124    13.318 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_6/O
                         net (fo=1, routed)           0.475    13.793    my_Master/HCU_Master/ram_reg_0_15_24_24_i_6_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.117    13.910 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_3/O
                         net (fo=4, routed)           1.003    14.913    my_Master/HCU_Master/Tbusst[24]
    SLICE_X44Y46         LUT6 (Prop_lut6_I1_O)        0.348    15.261 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_1__0/O
                         net (fo=2, routed)           0.746    16.007    my_Master/HCU_Master/I1[24]
    SLICE_X43Y45         LUT3 (Prop_lut3_I2_O)        0.150    16.157 r  my_Master/HCU_Master/q[24]_i_1__0/O
                         net (fo=1, routed)           0.000    16.157    my_Master/Stack_Master/R1/shortIP_reg_0[24]
    SLICE_X43Y45         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R1/clk_out2
    SLICE_X43Y45         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[24]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X43Y45         FDRE (Setup_fdre_C_D)        0.075    19.007    my_Master/Stack_Master/R1/q_reg[24]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                         -16.157    
  -------------------------------------------------------------------
                         slack                                  2.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.056    -0.423    next_state_reg_inv_n_0
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827    -0.862    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.242    -0.620    
    SLICE_X57Y66         FDRE (Hold_fdre_C_D)         0.075    -0.545    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/inslocal_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.564    -0.617    my_Master/HCU_Master/clk_out2
    SLICE_X49Y54         FDRE                                         r  my_Master/HCU_Master/inslocal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  my_Master/HCU_Master/inslocal_reg[12]/Q
                         net (fo=1, routed)           0.058    -0.418    my_Master/HCU_Master/inslocal_reg_n_0_[12]
    SLICE_X48Y54         LUT4 (Prop_lut4_I1_O)        0.045    -0.373 r  my_Master/HCU_Master/Y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    my_Master/HCU_Master/Y[1]_i_1_n_0
    SLICE_X48Y54         FDRE                                         r  my_Master/HCU_Master/Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    my_Master/HCU_Master/clk_out2
    SLICE_X48Y54         FDRE                                         r  my_Master/HCU_Master/Y_reg[1]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.092    -0.512    my_Master/HCU_Master/Y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/inslocal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.564    -0.617    my_Master/HCU_Master/clk_out2
    SLICE_X49Y54         FDRE                                         r  my_Master/HCU_Master/inslocal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  my_Master/HCU_Master/inslocal_reg[13]/Q
                         net (fo=1, routed)           0.058    -0.418    my_Master/HCU_Master/p_3_in[0]
    SLICE_X48Y54         LUT4 (Prop_lut4_I1_O)        0.045    -0.373 r  my_Master/HCU_Master/X[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    my_Master/HCU_Master/X[0]_i_1_n_0
    SLICE_X48Y54         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    my_Master/HCU_Master/clk_out2
    SLICE_X48Y54         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.091    -0.513    my_Master/HCU_Master/X_reg[0]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.727    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.727    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.727    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.727    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.727    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -9.727    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.727    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.727    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.727    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -9.727    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.727    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.727    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/ADR0
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
    SLICE_X52Y66         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.314     9.727    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -9.727    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_timer
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y34     my_Master/BufO_reg/q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y34     my_Master/BufO_reg/q_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y34     my_Master/BufO_reg/q_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y35     my_Master/BufO_reg/q_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y35     my_Master/BufO_reg/q_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y35     my_Master/BufO_reg/q_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y35     my_Master/BufO_reg/q_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y55     my_Master/HCU_Master/FSM_sequential_etat_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y41     Stack_Master/ram0/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y41     Stack_Master/ram0/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y41     Stack_Master/ram0/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y41     Stack_Master/ram0/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y46     Stack_Master/ram0/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y46     Stack_Master/ram0/ram_reg_0_15_18_18/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y46     Stack_Master/ram0/ram_reg_0_15_19_19/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y46     Stack_Master/ram0/ram_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y46     Stack_Master/ram0/ram_reg_0_15_20_20/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y46     Stack_Master/ram0/ram_reg_0_15_21_21/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y66     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y66     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y66     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y66     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y66     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y66     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y66     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y66     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y67     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y67     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_timer
  To Clock:  clkfbout_timer

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_timer
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        4.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.291ns (26.770%)  route 3.532ns (73.230%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.912     3.865    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.436     8.440    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.602     9.042    
                         clock uncertainty           -0.074     8.969    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524     8.445    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.291ns (26.770%)  route 3.532ns (73.230%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.912     3.865    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.436     8.440    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.602     9.042    
                         clock uncertainty           -0.074     8.969    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524     8.445    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.291ns (26.770%)  route 3.532ns (73.230%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.912     3.865    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.436     8.440    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.602     9.042    
                         clock uncertainty           -0.074     8.969    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524     8.445    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.291ns (26.770%)  route 3.532ns (73.230%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.912     3.865    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.436     8.440    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.602     9.042    
                         clock uncertainty           -0.074     8.969    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524     8.445    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.291ns (26.770%)  route 3.532ns (73.230%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.912     3.865    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.436     8.440    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.602     9.042    
                         clock uncertainty           -0.074     8.969    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524     8.445    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.291ns (28.085%)  route 3.306ns (71.915%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.686     3.639    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.610     8.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.491     9.105    
                         clock uncertainty           -0.074     9.032    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429     8.603    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.291ns (28.085%)  route 3.306ns (71.915%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.686     3.639    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.610     8.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.491     9.105    
                         clock uncertainty           -0.074     9.032    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429     8.603    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.291ns (28.085%)  route 3.306ns (71.915%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.686     3.639    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.610     8.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.491     9.105    
                         clock uncertainty           -0.074     9.032    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429     8.603    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.291ns (28.085%)  route 3.306ns (71.915%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.686     3.639    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.610     8.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.491     9.105    
                         clock uncertainty           -0.074     9.032    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429     8.603    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.291ns (28.085%)  route 3.306ns (71.915%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.686     3.639    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.610     8.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.491     9.105    
                         clock uncertainty           -0.074     9.032    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429     8.603    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  4.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.056    -0.408    Inst_debounce4/delay2[3]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.242    -0.628    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.064    -0.564    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.664%)  route 0.112ns (44.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.112    -0.375    Inst_debounce4/delay1[1]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.255    -0.615    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.076    -0.539    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.068    -0.396    Inst_debounce4/delay2[4]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.242    -0.628    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.064    -0.564    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.070    -0.394    Inst_debounce4/delay2[0]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.242    -0.628    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.060    -0.568    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.068    -0.396    Inst_debounce4/delay2[1]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.242    -0.628    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.053    -0.575    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.551    -0.630    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.124    -0.366    Inst_debounce4/delay1[2]
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.817    -0.873    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.242    -0.630    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.070    -0.560    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.592%)  route 0.116ns (41.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.586    -0.595    My_E190/clk_out1
    SLICE_X64Y29         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.116    -0.315    My_E190/Q1
    SLICE_X62Y29         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.855    -0.835    My_E190/clk_out1
    SLICE_X62Y29         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.253    -0.581    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.070    -0.511    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.209%)  route 0.185ns (56.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.551    -0.630    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.185    -0.304    Inst_debounce4/delay2[2]
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.255    -0.615    
    SLICE_X37Y27         FDCE (Hold_fdce_C_D)         0.066    -0.549    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.028%)  route 0.177ns (51.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[0]/Q
                         net (fo=2, routed)           0.177    -0.255    D7seg_display/my_anodes_reg[0]_0[0]
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.090    -0.506    D7seg_display/my_anodes_reg[1]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.063%)  route 0.220ns (60.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.551    -0.630    Inst_debounce4/clk_out1
    SLICE_X37Y26         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.220    -0.269    Inst_debounce4/delay1[0]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.255    -0.615    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.090    -0.525    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_timer_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y34     D7seg_display/cpt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y34     D7seg_display/cpt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y27     D7seg_display/my_anodes_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y26     Inst_debounce4/delay1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y27     Inst_debounce4/delay1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y27     D7seg_display/my_anodes_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y26     Inst_debounce4/delay1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y27     Inst_debounce4/delay1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y26     Inst_debounce4/delay1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y26     Inst_debounce4/delay1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y26     Inst_debounce4/delay1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y27     Inst_debounce4/delay2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y27     Inst_debounce4/delay1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y27     Inst_debounce4/delay2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y27     Inst_debounce4/delay2_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y27     Inst_debounce4/delay2_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y27     Inst_debounce4/delay2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y27     Inst_debounce4/delay3_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y27     Inst_debounce4/delay3_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y27     Inst_debounce4/delay3_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y27     Inst_debounce4/delay3_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y27     Inst_debounce4/delay3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer_1
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        2.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram1/ram_reg_0_15_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.037ns  (logic 6.744ns (39.584%)  route 10.293ns (60.416%))
  Logic Levels:           18  (CARRY4=8 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.177 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/O[3]
                         net (fo=1, routed)           0.798     5.976    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[3]
    SLICE_X45Y28         LUT2 (Prop_lut2_I1_O)        0.306     6.282 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.282    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.832 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.832    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.166 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.651     7.817    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     8.120 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.120    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.670 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.670    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.004 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/O[1]
                         net (fo=2, routed)           0.877     9.880    my_Master/Mmul16.Inst_IP_mul16/multX[17]
    SLICE_X46Y32         LUT2 (Prop_lut2_I0_O)        0.303    10.183 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25/O
                         net (fo=1, routed)           0.000    10.183    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.716    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.039 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/O[1]
                         net (fo=1, routed)           0.896    11.935    my_Master/HCU_Master/plusOp[21]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.241 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_12/O
                         net (fo=1, routed)           0.883    13.124    my_Master/HCU_Master/ram_reg_0_15_21_21_i_12_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.124    13.248 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_6/O
                         net (fo=1, routed)           0.648    13.896    my_Master/HCU_Master/ram_reg_0_15_21_21_i_6_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.152    14.048 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_3/O
                         net (fo=4, routed)           1.032    15.081    my_Master/HCU_Master/Tbusst[21]
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.332    15.413 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_1__0/O
                         net (fo=2, routed)           0.678    16.091    Stack_Master/ram1/ram_reg_0_15_21_21/D
    SLICE_X42Y43         RAMS32                                       r  Stack_Master/ram1/ram_reg_0_15_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    Stack_Master/ram1/ram_reg_0_15_21_21/WCLK
    SLICE_X42Y43         RAMS32                                       r  Stack_Master/ram1/ram_reg_0_15_21_21/SP/CLK
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.082    18.934    
    SLICE_X42Y43         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.676    Stack_Master/ram1/ram_reg_0_15_21_21/SP
  -------------------------------------------------------------------
                         required time                         18.676    
                         arrival time                         -16.091    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.328ns  (logic 6.896ns (39.797%)  route 10.432ns (60.203%))
  Logic Levels:           19  (CARRY4=8 LUT2=5 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.177 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/O[3]
                         net (fo=1, routed)           0.798     5.976    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[3]
    SLICE_X45Y28         LUT2 (Prop_lut2_I1_O)        0.306     6.282 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.282    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.832 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.832    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.166 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.651     7.817    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     8.120 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.120    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.670 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.670    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.004 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/O[1]
                         net (fo=2, routed)           0.877     9.880    my_Master/Mmul16.Inst_IP_mul16/multX[17]
    SLICE_X46Y32         LUT2 (Prop_lut2_I0_O)        0.303    10.183 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25/O
                         net (fo=1, routed)           0.000    10.183    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.716    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.039 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/O[1]
                         net (fo=1, routed)           0.896    11.935    my_Master/HCU_Master/plusOp[21]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.241 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_12/O
                         net (fo=1, routed)           0.883    13.124    my_Master/HCU_Master/ram_reg_0_15_21_21_i_12_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.124    13.248 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_6/O
                         net (fo=1, routed)           0.648    13.896    my_Master/HCU_Master/ram_reg_0_15_21_21_i_6_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.152    14.048 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_3/O
                         net (fo=4, routed)           1.032    15.081    my_Master/HCU_Master/Tbusst[21]
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.332    15.413 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_1__0/O
                         net (fo=2, routed)           0.817    16.229    my_Master/HCU_Master/I1[21]
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.152    16.381 r  my_Master/HCU_Master/q[21]_i_1__0/O
                         net (fo=1, routed)           0.000    16.381    my_Master/Stack_Master/R1/shortIP_reg_0[21]
    SLICE_X41Y44         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R1/clk_out2
    SLICE_X41Y44         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[21]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.082    18.934    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.075    19.009    my_Master/Stack_Master/R1/q_reg[21]
  -------------------------------------------------------------------
                         required time                         19.009    
                         arrival time                         -16.381    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.240ns  (logic 6.831ns (39.622%)  route 10.409ns (60.378%))
  Logic Levels:           20  (CARRY4=10 LUT2=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.177 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.177    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.500 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_20/O[1]
                         net (fo=1, routed)           0.610    12.109    my_Master/HCU_Master/plusOp[29]
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.415 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_12/O
                         net (fo=1, routed)           0.934    13.350    my_Master/HCU_Master/ram_reg_0_15_29_29_i_12_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.124    13.474 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_7/O
                         net (fo=1, routed)           0.574    14.047    my_Master/HCU_Master/ram_reg_0_15_29_29_i_7_n_0
    SLICE_X55Y48         LUT2 (Prop_lut2_I0_O)        0.124    14.171 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_3/O
                         net (fo=4, routed)           0.912    15.084    my_Master/HCU_Master/Tbusst[29]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.124    15.208 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__0/O
                         net (fo=2, routed)           0.936    16.144    my_Master/HCU_Master/I1[29]
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.150    16.294 r  my_Master/HCU_Master/q[29]_i_1__0/O
                         net (fo=1, routed)           0.000    16.294    my_Master/Stack_Master/R1/shortIP_reg_0[29]
    SLICE_X41Y45         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R1/clk_out2
    SLICE_X41Y45         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[29]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.082    18.934    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.075    19.009    my_Master/Stack_Master/R1/q_reg[29]
  -------------------------------------------------------------------
                         required time                         19.009    
                         arrival time                         -16.294    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.839ns  (logic 6.674ns (39.633%)  route 10.165ns (60.367%))
  Logic Levels:           19  (CARRY4=10 LUT2=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.177 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.177    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.492 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_20/O[3]
                         net (fo=1, routed)           0.990    12.482    my_Master/HCU_Master/plusOp[31]
    SLICE_X47Y46         LUT4 (Prop_lut4_I0_O)        0.307    12.789 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_12/O
                         net (fo=1, routed)           0.554    13.343    my_Master/HCU_Master/ram_reg_0_15_31_31_i_12_n_0
    SLICE_X53Y47         LUT3 (Prop_lut3_I0_O)        0.124    13.467 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_6/O
                         net (fo=1, routed)           0.402    13.870    my_Master/HCU_Master/ram_reg_0_15_31_31_i_6_n_0
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    13.994 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_3/O
                         net (fo=4, routed)           0.872    14.866    my_Master/HCU_Master/Tbusst[31]
    SLICE_X38Y48         LUT6 (Prop_lut6_I4_O)        0.124    14.990 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.903    15.893    Stack_Master/ram3/ram_reg_0_15_31_31/D
    SLICE_X34Y38         RAMS32                                       r  Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.446    Stack_Master/ram3/ram_reg_0_15_31_31/WCLK
    SLICE_X34Y38         RAMS32                                       r  Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.937    
                         clock uncertainty           -0.082    18.856    
    SLICE_X34Y38         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.648    Stack_Master/ram3/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.648    
                         arrival time                         -15.893    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram2/ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.866ns  (logic 6.681ns (39.612%)  route 10.185ns (60.388%))
  Logic Levels:           19  (CARRY4=10 LUT2=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.177 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.177    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.500 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_20/O[1]
                         net (fo=1, routed)           0.610    12.109    my_Master/HCU_Master/plusOp[29]
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.415 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_12/O
                         net (fo=1, routed)           0.934    13.350    my_Master/HCU_Master/ram_reg_0_15_29_29_i_12_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.124    13.474 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_7/O
                         net (fo=1, routed)           0.574    14.047    my_Master/HCU_Master/ram_reg_0_15_29_29_i_7_n_0
    SLICE_X55Y48         LUT2 (Prop_lut2_I0_O)        0.124    14.171 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_3/O
                         net (fo=4, routed)           0.763    14.934    my_Master/HCU_Master/Tbusst[29]
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.124    15.058 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__1/O
                         net (fo=2, routed)           0.861    15.920    Stack_Master/ram2/ram_reg_0_15_29_29/D
    SLICE_X46Y43         RAMS32                                       r  Stack_Master/ram2/ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.448    18.453    Stack_Master/ram2/ram_reg_0_15_29_29/WCLK
    SLICE_X46Y43         RAMS32                                       r  Stack_Master/ram2/ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.564    19.016    
                         clock uncertainty           -0.082    18.935    
    SLICE_X46Y43         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.677    Stack_Master/ram2/ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                         18.677    
                         arrival time                         -15.920    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.763ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.829ns  (logic 6.674ns (39.657%)  route 10.155ns (60.343%))
  Logic Levels:           19  (CARRY4=10 LUT2=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.177 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.177    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.492 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_20/O[3]
                         net (fo=1, routed)           0.990    12.482    my_Master/HCU_Master/plusOp[31]
    SLICE_X47Y46         LUT4 (Prop_lut4_I0_O)        0.307    12.789 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_12/O
                         net (fo=1, routed)           0.554    13.343    my_Master/HCU_Master/ram_reg_0_15_31_31_i_12_n_0
    SLICE_X53Y47         LUT3 (Prop_lut3_I0_O)        0.124    13.467 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_6/O
                         net (fo=1, routed)           0.402    13.870    my_Master/HCU_Master/ram_reg_0_15_31_31_i_6_n_0
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    13.994 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_3/O
                         net (fo=4, routed)           0.861    14.855    my_Master/HCU_Master/Tbusst[31]
    SLICE_X38Y48         LUT6 (Prop_lut6_I4_O)        0.124    14.979 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__1/O
                         net (fo=2, routed)           0.904    15.883    Stack_Master/ram2/ram_reg_0_15_31_31/D
    SLICE_X34Y35         RAMS32                                       r  Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.439    18.444    Stack_Master/ram2/ram_reg_0_15_31_31/WCLK
    SLICE_X34Y35         RAMS32                                       r  Stack_Master/ram2/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.935    
                         clock uncertainty           -0.082    18.854    
    SLICE_X34Y35         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.646    Stack_Master/ram2/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -15.883    
  -------------------------------------------------------------------
                         slack                                  2.763    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram3/ram_reg_0_15_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.776ns  (logic 6.744ns (40.200%)  route 10.032ns (59.800%))
  Logic Levels:           18  (CARRY4=8 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.177 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/O[3]
                         net (fo=1, routed)           0.798     5.976    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[3]
    SLICE_X45Y28         LUT2 (Prop_lut2_I1_O)        0.306     6.282 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.282    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.832 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.832    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.166 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.651     7.817    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     8.120 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.120    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.670 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.670    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.004 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/O[1]
                         net (fo=2, routed)           0.877     9.880    my_Master/Mmul16.Inst_IP_mul16/multX[17]
    SLICE_X46Y32         LUT2 (Prop_lut2_I0_O)        0.303    10.183 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25/O
                         net (fo=1, routed)           0.000    10.183    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.716    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.039 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/O[1]
                         net (fo=1, routed)           0.896    11.935    my_Master/HCU_Master/plusOp[21]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.241 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_12/O
                         net (fo=1, routed)           0.883    13.124    my_Master/HCU_Master/ram_reg_0_15_21_21_i_12_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.124    13.248 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_6/O
                         net (fo=1, routed)           0.648    13.896    my_Master/HCU_Master/ram_reg_0_15_21_21_i_6_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.152    14.048 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_3/O
                         net (fo=4, routed)           0.883    14.932    my_Master/HCU_Master/Tbusst[21]
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.332    15.264 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_1__2/O
                         net (fo=2, routed)           0.566    15.830    Stack_Master/ram3/ram_reg_0_15_21_21/D
    SLICE_X34Y45         RAMS32                                       r  Stack_Master/ram3/ram_reg_0_15_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.444    18.449    Stack_Master/ram3/ram_reg_0_15_21_21/WCLK
    SLICE_X34Y45         RAMS32                                       r  Stack_Master/ram3/ram_reg_0_15_21_21/SP/CLK
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.082    18.859    
    SLICE_X34Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.601    Stack_Master/ram3/ram_reg_0_15_21_21/SP
  -------------------------------------------------------------------
                         required time                         18.601    
                         arrival time                         -15.830    
  -------------------------------------------------------------------
                         slack                                  2.771    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram1/ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.798ns  (logic 6.681ns (39.772%)  route 10.117ns (60.228%))
  Logic Levels:           19  (CARRY4=10 LUT2=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.177 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.177    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.500 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_20/O[1]
                         net (fo=1, routed)           0.610    12.109    my_Master/HCU_Master/plusOp[29]
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.415 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_12/O
                         net (fo=1, routed)           0.934    13.350    my_Master/HCU_Master/ram_reg_0_15_29_29_i_12_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.124    13.474 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_7/O
                         net (fo=1, routed)           0.574    14.047    my_Master/HCU_Master/ram_reg_0_15_29_29_i_7_n_0
    SLICE_X55Y48         LUT2 (Prop_lut2_I0_O)        0.124    14.171 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_3/O
                         net (fo=4, routed)           0.912    15.084    my_Master/HCU_Master/Tbusst[29]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.124    15.208 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__0/O
                         net (fo=2, routed)           0.644    15.852    Stack_Master/ram1/ram_reg_0_15_29_29/D
    SLICE_X38Y45         RAMS32                                       r  Stack_Master/ram1/ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.445    18.450    Stack_Master/ram1/ram_reg_0_15_29_29/WCLK
    SLICE_X38Y45         RAMS32                                       r  Stack_Master/ram1/ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.582    19.031    
                         clock uncertainty           -0.082    18.950    
    SLICE_X38Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.692    Stack_Master/ram1/ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                         18.692    
                         arrival time                         -15.852    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram0/ram_reg_0_15_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.771ns  (logic 6.744ns (40.212%)  route 10.027ns (59.788%))
  Logic Levels:           18  (CARRY4=8 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.177 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/O[3]
                         net (fo=1, routed)           0.798     5.976    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[3]
    SLICE_X45Y28         LUT2 (Prop_lut2_I1_O)        0.306     6.282 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.282    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.832 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.832    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.166 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.651     7.817    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     8.120 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.120    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.670 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.670    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.004 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/O[1]
                         net (fo=2, routed)           0.877     9.880    my_Master/Mmul16.Inst_IP_mul16/multX[17]
    SLICE_X46Y32         LUT2 (Prop_lut2_I0_O)        0.303    10.183 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25/O
                         net (fo=1, routed)           0.000    10.183    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.716    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.039 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/O[1]
                         net (fo=1, routed)           0.896    11.935    my_Master/HCU_Master/plusOp[21]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.241 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_12/O
                         net (fo=1, routed)           0.883    13.124    my_Master/HCU_Master/ram_reg_0_15_21_21_i_12_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.124    13.248 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_6/O
                         net (fo=1, routed)           0.648    13.896    my_Master/HCU_Master/ram_reg_0_15_21_21_i_6_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.152    14.048 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_3/O
                         net (fo=4, routed)           0.920    14.969    my_Master/HCU_Master/Tbusst[21]
    SLICE_X41Y46         LUT6 (Prop_lut6_I2_O)        0.332    15.301 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_1/O
                         net (fo=2, routed)           0.524    15.825    Stack_Master/ram0/ram_reg_0_15_21_21/D
    SLICE_X42Y46         RAMS32                                       r  Stack_Master/ram0/ram_reg_0_15_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    Stack_Master/ram0/ram_reg_0_15_21_21/WCLK
    SLICE_X42Y46         RAMS32                                       r  Stack_Master/ram0/ram_reg_0_15_21_21/SP/CLK
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.082    18.934    
    SLICE_X42Y46         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.676    Stack_Master/ram0/ram_reg_0_15_21_21/SP
  -------------------------------------------------------------------
                         required time                         18.676    
                         arrival time                         -15.825    
  -------------------------------------------------------------------
                         slack                                  2.851    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.103ns  (logic 6.816ns (39.852%)  route 10.287ns (60.149%))
  Logic Levels:           19  (CARRY4=9 LUT2=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.279 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/O[0]
                         net (fo=1, routed)           1.031    12.310    my_Master/HCU_Master/plusOp[24]
    SLICE_X53Y44         LUT4 (Prop_lut4_I0_O)        0.295    12.605 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_11/O
                         net (fo=1, routed)           0.588    13.194    my_Master/HCU_Master/ram_reg_0_15_24_24_i_11_n_0
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.124    13.318 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_6/O
                         net (fo=1, routed)           0.475    13.793    my_Master/HCU_Master/ram_reg_0_15_24_24_i_6_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.117    13.910 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_3/O
                         net (fo=4, routed)           1.003    14.913    my_Master/HCU_Master/Tbusst[24]
    SLICE_X44Y46         LUT6 (Prop_lut6_I1_O)        0.348    15.261 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_1__0/O
                         net (fo=2, routed)           0.746    16.007    my_Master/HCU_Master/I1[24]
    SLICE_X43Y45         LUT3 (Prop_lut3_I2_O)        0.150    16.157 r  my_Master/HCU_Master/q[24]_i_1__0/O
                         net (fo=1, routed)           0.000    16.157    my_Master/Stack_Master/R1/shortIP_reg_0[24]
    SLICE_X43Y45         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R1/clk_out2
    SLICE_X43Y45         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[24]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.082    18.934    
    SLICE_X43Y45         FDRE (Setup_fdre_C_D)        0.075    19.009    my_Master/Stack_Master/R1/q_reg[24]
  -------------------------------------------------------------------
                         required time                         19.009    
                         arrival time                         -16.157    
  -------------------------------------------------------------------
                         slack                                  2.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.056    -0.423    next_state_reg_inv_n_0
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827    -0.862    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.242    -0.620    
    SLICE_X57Y66         FDRE (Hold_fdre_C_D)         0.075    -0.545    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/inslocal_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.564    -0.617    my_Master/HCU_Master/clk_out2
    SLICE_X49Y54         FDRE                                         r  my_Master/HCU_Master/inslocal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  my_Master/HCU_Master/inslocal_reg[12]/Q
                         net (fo=1, routed)           0.058    -0.418    my_Master/HCU_Master/inslocal_reg_n_0_[12]
    SLICE_X48Y54         LUT4 (Prop_lut4_I1_O)        0.045    -0.373 r  my_Master/HCU_Master/Y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    my_Master/HCU_Master/Y[1]_i_1_n_0
    SLICE_X48Y54         FDRE                                         r  my_Master/HCU_Master/Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    my_Master/HCU_Master/clk_out2
    SLICE_X48Y54         FDRE                                         r  my_Master/HCU_Master/Y_reg[1]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.092    -0.512    my_Master/HCU_Master/Y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/inslocal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.564    -0.617    my_Master/HCU_Master/clk_out2
    SLICE_X49Y54         FDRE                                         r  my_Master/HCU_Master/inslocal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  my_Master/HCU_Master/inslocal_reg[13]/Q
                         net (fo=1, routed)           0.058    -0.418    my_Master/HCU_Master/p_3_in[0]
    SLICE_X48Y54         LUT4 (Prop_lut4_I1_O)        0.045    -0.373 r  my_Master/HCU_Master/X[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    my_Master/HCU_Master/X[0]_i_1_n_0
    SLICE_X48Y54         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    my_Master/HCU_Master/clk_out2
    SLICE_X48Y54         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.091    -0.513    my_Master/HCU_Master/X_reg[0]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.727    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.727    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.727    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.727    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.727    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -9.727    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.727    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.727    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.727    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -9.727    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.727    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.727    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/ADR0
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
    SLICE_X52Y66         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.314     9.727    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -9.727    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_timer_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y34     my_Master/BufO_reg/q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y34     my_Master/BufO_reg/q_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y34     my_Master/BufO_reg/q_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y35     my_Master/BufO_reg/q_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y35     my_Master/BufO_reg/q_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y35     my_Master/BufO_reg/q_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y35     my_Master/BufO_reg/q_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y55     my_Master/HCU_Master/FSM_sequential_etat_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y41     Stack_Master/ram0/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y41     Stack_Master/ram0/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y41     Stack_Master/ram0/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y41     Stack_Master/ram0/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y46     Stack_Master/ram0/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y46     Stack_Master/ram0/ram_reg_0_15_18_18/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y46     Stack_Master/ram0/ram_reg_0_15_19_19/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y46     Stack_Master/ram0/ram_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y46     Stack_Master/ram0/ram_reg_0_15_20_20/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y46     Stack_Master/ram0/ram_reg_0_15_21_21/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y66     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y66     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y66     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y66     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y66     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y66     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y66     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y66     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y67     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y67     my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_timer_1
  To Clock:  clkfbout_timer_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_timer_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.291ns (26.770%)  route 3.532ns (73.230%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.912     3.865    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.436     8.440    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.602     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524     8.444    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.291ns (26.770%)  route 3.532ns (73.230%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.912     3.865    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.436     8.440    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.602     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524     8.444    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.291ns (26.770%)  route 3.532ns (73.230%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.912     3.865    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.436     8.440    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.602     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524     8.444    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.291ns (26.770%)  route 3.532ns (73.230%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.912     3.865    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.436     8.440    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.602     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524     8.444    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.291ns (26.770%)  route 3.532ns (73.230%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.912     3.865    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.436     8.440    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.602     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524     8.444    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.291ns (28.085%)  route 3.306ns (71.915%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.686     3.639    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.610     8.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.491     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429     8.602    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.291ns (28.085%)  route 3.306ns (71.915%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.686     3.639    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.610     8.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.491     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429     8.602    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.291ns (28.085%)  route 3.306ns (71.915%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.686     3.639    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.610     8.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.491     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429     8.602    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.291ns (28.085%)  route 3.306ns (71.915%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.686     3.639    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.610     8.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.491     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429     8.602    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.291ns (28.085%)  route 3.306ns (71.915%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.686     3.639    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.610     8.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.491     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429     8.602    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  4.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.056    -0.408    Inst_debounce4/delay2[3]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.242    -0.628    
                         clock uncertainty            0.074    -0.554    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.064    -0.490    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.664%)  route 0.112ns (44.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.112    -0.375    Inst_debounce4/delay1[1]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.255    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.076    -0.465    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.068    -0.396    Inst_debounce4/delay2[4]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.242    -0.628    
                         clock uncertainty            0.074    -0.554    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.064    -0.490    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.070    -0.394    Inst_debounce4/delay2[0]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.242    -0.628    
                         clock uncertainty            0.074    -0.554    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.060    -0.494    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.068    -0.396    Inst_debounce4/delay2[1]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.242    -0.628    
                         clock uncertainty            0.074    -0.554    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.053    -0.501    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.551    -0.630    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.124    -0.366    Inst_debounce4/delay1[2]
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.817    -0.873    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.242    -0.630    
                         clock uncertainty            0.074    -0.556    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.070    -0.486    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.592%)  route 0.116ns (41.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.586    -0.595    My_E190/clk_out1
    SLICE_X64Y29         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.116    -0.315    My_E190/Q1
    SLICE_X62Y29         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.855    -0.835    My_E190/clk_out1
    SLICE_X62Y29         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.070    -0.437    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.209%)  route 0.185ns (56.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.551    -0.630    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.185    -0.304    Inst_debounce4/delay2[2]
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.255    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X37Y27         FDCE (Hold_fdce_C_D)         0.066    -0.475    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.028%)  route 0.177ns (51.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[0]/Q
                         net (fo=2, routed)           0.177    -0.255    D7seg_display/my_anodes_reg[0]_0[0]
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.090    -0.432    D7seg_display/my_anodes_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.063%)  route 0.220ns (60.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.551    -0.630    Inst_debounce4/clk_out1
    SLICE_X37Y26         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.220    -0.269    Inst_debounce4/delay1[0]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.255    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.090    -0.451    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        4.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.537ns  (logic 0.766ns (16.882%)  route 3.771ns (83.118%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.239    12.870    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124    12.994 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.580    13.574    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X48Y56         FDRE (Setup_fdre_C_CE)      -0.205    18.435    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                         -13.574    
  -------------------------------------------------------------------
                         slack                                  4.861    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.348ns  (logic 0.766ns (17.617%)  route 3.582ns (82.383%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.239    12.870    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124    12.994 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.390    13.385    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X49Y56         FDRE (Setup_fdre_C_CE)      -0.205    18.435    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.348ns  (logic 0.766ns (17.617%)  route 3.582ns (82.383%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.239    12.870    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124    12.994 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.390    13.385    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X49Y56         FDRE (Setup_fdre_C_CE)      -0.205    18.435    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.348ns  (logic 0.766ns (17.617%)  route 3.582ns (82.383%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.239    12.870    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124    12.994 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.390    13.385    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X49Y56         FDRE (Setup_fdre_C_CE)      -0.205    18.435    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.953ns  (logic 0.766ns (19.378%)  route 3.187ns (80.622%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.234    12.865    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I2_O)        0.124    12.989 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.989    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X49Y56         FDRE (Setup_fdre_C_D)        0.031    18.671    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -12.989    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.793ns  (logic 0.766ns (20.196%)  route 3.027ns (79.804%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.074    12.705    My_arbitre/Btn[0]
    SLICE_X48Y56         LUT5 (Prop_lut5_I3_O)        0.124    12.829 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.829    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X48Y56         FDRE (Setup_fdre_C_D)        0.029    18.669    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -12.829    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.780ns  (logic 0.766ns (20.265%)  route 3.014ns (79.735%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.061    12.692    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I1_O)        0.124    12.816 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.816    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X49Y56         FDRE (Setup_fdre_C_D)        0.029    18.669    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -12.816    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.612ns  (logic 0.766ns (21.209%)  route 2.846ns (78.791%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.893    12.524    My_arbitre/Btn[0]
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.648 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.648    My_arbitre/it_homade_i[0]
    SLICE_X49Y55         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y55         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X49Y55         FDRE (Setup_fdre_C_D)        0.029    18.669    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.222ns  (logic 0.642ns (19.924%)  route 2.580ns (80.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.627    12.259    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X44Y29         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X44Y29         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.204    18.637    
    SLICE_X44Y29         FDRE (Setup_fdre_C_D)       -0.067    18.570    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.570    
                         arrival time                         -12.259    
  -------------------------------------------------------------------
                         slack                                  6.311    

Slack (MET) :             7.187ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.438ns  (logic 0.642ns (26.334%)  route 1.796ns (73.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           1.796    11.350    Inst_debounce4/delay2[3]
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.124    11.474 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000    11.474    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.431    18.436    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.204    18.631    
    SLICE_X39Y27         FDRE (Setup_fdre_C_D)        0.031    18.662    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  7.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.246ns (33.477%)  route 0.489ns (66.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 r  Inst_debounce4/delay3_reg[3]/Q
                         net (fo=1, routed)           0.489     0.008    Inst_debounce4/delay3[3]
    SLICE_X39Y27         LUT3 (Prop_lut3_I2_O)        0.098     0.106 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.106    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.819    -0.871    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.092    -0.020    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.985%)  route 0.538ns (72.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.538     0.073    Inst_debounce4/delay2[1]
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.045     0.118 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.118    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.819    -0.871    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.091    -0.021    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.209ns (25.274%)  route 0.618ns (74.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.618     0.154    Inst_debounce4/delay2[0]
    SLICE_X38Y28         LUT3 (Prop_lut3_I1_O)        0.045     0.199 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.199    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X38Y28         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.820    -0.870    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X38Y28         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.204    -0.111    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.120     0.009    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.441%)  route 0.643ns (77.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.551    -0.630    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.643     0.153    Inst_debounce4/delay1[2]
    SLICE_X36Y27         LUT3 (Prop_lut3_I0_O)        0.045     0.198 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.198    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X36Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.819    -0.871    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X36Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.091    -0.021    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.246ns (21.437%)  route 0.902ns (78.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.758     0.519    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X44Y29         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.823    -0.867    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X44Y29         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.204    -0.108    
    SLICE_X44Y29         FDRE (Hold_fdre_C_D)         0.070    -0.038    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.291ns (23.833%)  route 0.930ns (76.167%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.787     0.548    My_arbitre/Btn[0]
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.045     0.593 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.593    My_arbitre/it_homade_i[0]
    SLICE_X49Y55         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    My_arbitre/clk_out2
    SLICE_X49Y55         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.204    -0.097    
    SLICE_X49Y55         FDRE (Hold_fdre_C_D)         0.091    -0.006    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.291ns (22.331%)  route 1.012ns (77.669%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.869     0.630    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I1_O)        0.045     0.675 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.675    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.204    -0.097    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.091    -0.006    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.291ns (22.112%)  route 1.025ns (77.888%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.882     0.643    My_arbitre/Btn[0]
    SLICE_X48Y56         LUT5 (Prop_lut5_I3_O)        0.045     0.688 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.688    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    My_arbitre/clk_out2
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.204    -0.097    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.091    -0.006    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.291ns (21.254%)  route 1.078ns (78.746%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.935     0.696    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I2_O)        0.045     0.741 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.741    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.204    -0.097    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.092    -0.005    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.291ns (19.434%)  route 1.206ns (80.566%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.936     0.697    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.045     0.742 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.127     0.869    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.204    -0.097    
    SLICE_X49Y56         FDRE (Hold_fdre_C_CE)       -0.039    -0.136    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  1.005    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        4.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.537ns  (logic 0.766ns (16.882%)  route 3.771ns (83.118%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.239    12.870    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124    12.994 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.580    13.574    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X48Y56         FDRE (Setup_fdre_C_CE)      -0.205    18.435    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                         -13.574    
  -------------------------------------------------------------------
                         slack                                  4.861    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.348ns  (logic 0.766ns (17.617%)  route 3.582ns (82.383%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.239    12.870    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124    12.994 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.390    13.385    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X49Y56         FDRE (Setup_fdre_C_CE)      -0.205    18.435    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.348ns  (logic 0.766ns (17.617%)  route 3.582ns (82.383%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.239    12.870    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124    12.994 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.390    13.385    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X49Y56         FDRE (Setup_fdre_C_CE)      -0.205    18.435    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.348ns  (logic 0.766ns (17.617%)  route 3.582ns (82.383%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.239    12.870    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124    12.994 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.390    13.385    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X49Y56         FDRE (Setup_fdre_C_CE)      -0.205    18.435    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.953ns  (logic 0.766ns (19.378%)  route 3.187ns (80.622%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.234    12.865    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I2_O)        0.124    12.989 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.989    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X49Y56         FDRE (Setup_fdre_C_D)        0.031    18.671    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -12.989    
  -------------------------------------------------------------------
                         slack                                  5.681    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.793ns  (logic 0.766ns (20.196%)  route 3.027ns (79.804%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.074    12.705    My_arbitre/Btn[0]
    SLICE_X48Y56         LUT5 (Prop_lut5_I3_O)        0.124    12.829 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.829    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X48Y56         FDRE (Setup_fdre_C_D)        0.029    18.669    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -12.829    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.780ns  (logic 0.766ns (20.265%)  route 3.014ns (79.735%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.061    12.692    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I1_O)        0.124    12.816 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.816    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X49Y56         FDRE (Setup_fdre_C_D)        0.029    18.669    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -12.816    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.612ns  (logic 0.766ns (21.209%)  route 2.846ns (78.791%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.893    12.524    My_arbitre/Btn[0]
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.648 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.648    My_arbitre/it_homade_i[0]
    SLICE_X49Y55         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y55         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.204    18.640    
    SLICE_X49Y55         FDRE (Setup_fdre_C_D)        0.029    18.669    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.669    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.222ns  (logic 0.642ns (19.924%)  route 2.580ns (80.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.627    12.259    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X44Y29         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X44Y29         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.204    18.637    
    SLICE_X44Y29         FDRE (Setup_fdre_C_D)       -0.067    18.570    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.570    
                         arrival time                         -12.259    
  -------------------------------------------------------------------
                         slack                                  6.311    

Slack (MET) :             7.187ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.438ns  (logic 0.642ns (26.334%)  route 1.796ns (73.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           1.796    11.350    Inst_debounce4/delay2[3]
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.124    11.474 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000    11.474    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.431    18.436    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.204    18.631    
    SLICE_X39Y27         FDRE (Setup_fdre_C_D)        0.031    18.662    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  7.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.246ns (33.477%)  route 0.489ns (66.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 r  Inst_debounce4/delay3_reg[3]/Q
                         net (fo=1, routed)           0.489     0.008    Inst_debounce4/delay3[3]
    SLICE_X39Y27         LUT3 (Prop_lut3_I2_O)        0.098     0.106 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.106    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.819    -0.871    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.092    -0.020    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.985%)  route 0.538ns (72.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.538     0.073    Inst_debounce4/delay2[1]
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.045     0.118 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.118    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.819    -0.871    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.091    -0.021    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.209ns (25.274%)  route 0.618ns (74.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.618     0.154    Inst_debounce4/delay2[0]
    SLICE_X38Y28         LUT3 (Prop_lut3_I1_O)        0.045     0.199 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.199    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X38Y28         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.820    -0.870    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X38Y28         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.204    -0.111    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.120     0.009    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.441%)  route 0.643ns (77.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.551    -0.630    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.643     0.153    Inst_debounce4/delay1[2]
    SLICE_X36Y27         LUT3 (Prop_lut3_I0_O)        0.045     0.198 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.198    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X36Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.819    -0.871    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X36Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.091    -0.021    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.246ns (21.437%)  route 0.902ns (78.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.758     0.519    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X44Y29         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.823    -0.867    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X44Y29         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.204    -0.108    
    SLICE_X44Y29         FDRE (Hold_fdre_C_D)         0.070    -0.038    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.291ns (23.833%)  route 0.930ns (76.167%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.787     0.548    My_arbitre/Btn[0]
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.045     0.593 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.593    My_arbitre/it_homade_i[0]
    SLICE_X49Y55         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    My_arbitre/clk_out2
    SLICE_X49Y55         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.204    -0.097    
    SLICE_X49Y55         FDRE (Hold_fdre_C_D)         0.091    -0.006    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.291ns (22.331%)  route 1.012ns (77.669%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.869     0.630    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I1_O)        0.045     0.675 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.675    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.204    -0.097    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.091    -0.006    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.291ns (22.112%)  route 1.025ns (77.888%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.882     0.643    My_arbitre/Btn[0]
    SLICE_X48Y56         LUT5 (Prop_lut5_I3_O)        0.045     0.688 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.688    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    My_arbitre/clk_out2
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.204    -0.097    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.091    -0.006    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.291ns (21.254%)  route 1.078ns (78.746%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.935     0.696    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I2_O)        0.045     0.741 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.741    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.204    -0.097    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.092    -0.005    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.291ns (19.434%)  route 1.206ns (80.566%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.936     0.697    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.045     0.742 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.127     0.869    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.204    -0.097    
    SLICE_X49Y56         FDRE (Hold_fdre_C_CE)       -0.039    -0.136    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  1.005    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer_1
  To Clock:  clk_out2_timer

Setup :            0  Failing Endpoints,  Worst Slack        2.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram1/ram_reg_0_15_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.037ns  (logic 6.744ns (39.584%)  route 10.293ns (60.416%))
  Logic Levels:           18  (CARRY4=8 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.177 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/O[3]
                         net (fo=1, routed)           0.798     5.976    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[3]
    SLICE_X45Y28         LUT2 (Prop_lut2_I1_O)        0.306     6.282 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.282    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.832 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.832    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.166 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.651     7.817    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     8.120 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.120    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.670 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.670    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.004 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/O[1]
                         net (fo=2, routed)           0.877     9.880    my_Master/Mmul16.Inst_IP_mul16/multX[17]
    SLICE_X46Y32         LUT2 (Prop_lut2_I0_O)        0.303    10.183 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25/O
                         net (fo=1, routed)           0.000    10.183    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.716    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.039 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/O[1]
                         net (fo=1, routed)           0.896    11.935    my_Master/HCU_Master/plusOp[21]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.241 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_12/O
                         net (fo=1, routed)           0.883    13.124    my_Master/HCU_Master/ram_reg_0_15_21_21_i_12_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.124    13.248 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_6/O
                         net (fo=1, routed)           0.648    13.896    my_Master/HCU_Master/ram_reg_0_15_21_21_i_6_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.152    14.048 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_3/O
                         net (fo=4, routed)           1.032    15.081    my_Master/HCU_Master/Tbusst[21]
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.332    15.413 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_1__0/O
                         net (fo=2, routed)           0.678    16.091    Stack_Master/ram1/ram_reg_0_15_21_21/D
    SLICE_X42Y43         RAMS32                                       r  Stack_Master/ram1/ram_reg_0_15_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    Stack_Master/ram1/ram_reg_0_15_21_21/WCLK
    SLICE_X42Y43         RAMS32                                       r  Stack_Master/ram1/ram_reg_0_15_21_21/SP/CLK
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X42Y43         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.674    Stack_Master/ram1/ram_reg_0_15_21_21/SP
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -16.091    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.328ns  (logic 6.896ns (39.797%)  route 10.432ns (60.203%))
  Logic Levels:           19  (CARRY4=8 LUT2=5 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.177 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/O[3]
                         net (fo=1, routed)           0.798     5.976    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[3]
    SLICE_X45Y28         LUT2 (Prop_lut2_I1_O)        0.306     6.282 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.282    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.832 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.832    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.166 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.651     7.817    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     8.120 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.120    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.670 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.670    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.004 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/O[1]
                         net (fo=2, routed)           0.877     9.880    my_Master/Mmul16.Inst_IP_mul16/multX[17]
    SLICE_X46Y32         LUT2 (Prop_lut2_I0_O)        0.303    10.183 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25/O
                         net (fo=1, routed)           0.000    10.183    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.716    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.039 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/O[1]
                         net (fo=1, routed)           0.896    11.935    my_Master/HCU_Master/plusOp[21]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.241 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_12/O
                         net (fo=1, routed)           0.883    13.124    my_Master/HCU_Master/ram_reg_0_15_21_21_i_12_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.124    13.248 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_6/O
                         net (fo=1, routed)           0.648    13.896    my_Master/HCU_Master/ram_reg_0_15_21_21_i_6_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.152    14.048 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_3/O
                         net (fo=4, routed)           1.032    15.081    my_Master/HCU_Master/Tbusst[21]
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.332    15.413 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_1__0/O
                         net (fo=2, routed)           0.817    16.229    my_Master/HCU_Master/I1[21]
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.152    16.381 r  my_Master/HCU_Master/q[21]_i_1__0/O
                         net (fo=1, routed)           0.000    16.381    my_Master/Stack_Master/R1/shortIP_reg_0[21]
    SLICE_X41Y44         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R1/clk_out2
    SLICE_X41Y44         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[21]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.075    19.007    my_Master/Stack_Master/R1/q_reg[21]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                         -16.381    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.240ns  (logic 6.831ns (39.622%)  route 10.409ns (60.378%))
  Logic Levels:           20  (CARRY4=10 LUT2=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.177 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.177    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.500 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_20/O[1]
                         net (fo=1, routed)           0.610    12.109    my_Master/HCU_Master/plusOp[29]
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.415 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_12/O
                         net (fo=1, routed)           0.934    13.350    my_Master/HCU_Master/ram_reg_0_15_29_29_i_12_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.124    13.474 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_7/O
                         net (fo=1, routed)           0.574    14.047    my_Master/HCU_Master/ram_reg_0_15_29_29_i_7_n_0
    SLICE_X55Y48         LUT2 (Prop_lut2_I0_O)        0.124    14.171 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_3/O
                         net (fo=4, routed)           0.912    15.084    my_Master/HCU_Master/Tbusst[29]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.124    15.208 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__0/O
                         net (fo=2, routed)           0.936    16.144    my_Master/HCU_Master/I1[29]
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.150    16.294 r  my_Master/HCU_Master/q[29]_i_1__0/O
                         net (fo=1, routed)           0.000    16.294    my_Master/Stack_Master/R1/shortIP_reg_0[29]
    SLICE_X41Y45         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R1/clk_out2
    SLICE_X41Y45         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[29]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.075    19.007    my_Master/Stack_Master/R1/q_reg[29]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                         -16.294    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.839ns  (logic 6.674ns (39.633%)  route 10.165ns (60.367%))
  Logic Levels:           19  (CARRY4=10 LUT2=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.177 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.177    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.492 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_20/O[3]
                         net (fo=1, routed)           0.990    12.482    my_Master/HCU_Master/plusOp[31]
    SLICE_X47Y46         LUT4 (Prop_lut4_I0_O)        0.307    12.789 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_12/O
                         net (fo=1, routed)           0.554    13.343    my_Master/HCU_Master/ram_reg_0_15_31_31_i_12_n_0
    SLICE_X53Y47         LUT3 (Prop_lut3_I0_O)        0.124    13.467 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_6/O
                         net (fo=1, routed)           0.402    13.870    my_Master/HCU_Master/ram_reg_0_15_31_31_i_6_n_0
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    13.994 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_3/O
                         net (fo=4, routed)           0.872    14.866    my_Master/HCU_Master/Tbusst[31]
    SLICE_X38Y48         LUT6 (Prop_lut6_I4_O)        0.124    14.990 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.903    15.893    Stack_Master/ram3/ram_reg_0_15_31_31/D
    SLICE_X34Y38         RAMS32                                       r  Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.446    Stack_Master/ram3/ram_reg_0_15_31_31/WCLK
    SLICE_X34Y38         RAMS32                                       r  Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.937    
                         clock uncertainty           -0.084    18.854    
    SLICE_X34Y38         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.646    Stack_Master/ram3/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -15.893    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram2/ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.866ns  (logic 6.681ns (39.612%)  route 10.185ns (60.388%))
  Logic Levels:           19  (CARRY4=10 LUT2=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.177 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.177    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.500 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_20/O[1]
                         net (fo=1, routed)           0.610    12.109    my_Master/HCU_Master/plusOp[29]
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.415 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_12/O
                         net (fo=1, routed)           0.934    13.350    my_Master/HCU_Master/ram_reg_0_15_29_29_i_12_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.124    13.474 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_7/O
                         net (fo=1, routed)           0.574    14.047    my_Master/HCU_Master/ram_reg_0_15_29_29_i_7_n_0
    SLICE_X55Y48         LUT2 (Prop_lut2_I0_O)        0.124    14.171 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_3/O
                         net (fo=4, routed)           0.763    14.934    my_Master/HCU_Master/Tbusst[29]
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.124    15.058 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__1/O
                         net (fo=2, routed)           0.861    15.920    Stack_Master/ram2/ram_reg_0_15_29_29/D
    SLICE_X46Y43         RAMS32                                       r  Stack_Master/ram2/ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.448    18.453    Stack_Master/ram2/ram_reg_0_15_29_29/WCLK
    SLICE_X46Y43         RAMS32                                       r  Stack_Master/ram2/ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.564    19.016    
                         clock uncertainty           -0.084    18.933    
    SLICE_X46Y43         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.675    Stack_Master/ram2/ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                         18.675    
                         arrival time                         -15.920    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.829ns  (logic 6.674ns (39.657%)  route 10.155ns (60.343%))
  Logic Levels:           19  (CARRY4=10 LUT2=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.177 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.177    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.492 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_20/O[3]
                         net (fo=1, routed)           0.990    12.482    my_Master/HCU_Master/plusOp[31]
    SLICE_X47Y46         LUT4 (Prop_lut4_I0_O)        0.307    12.789 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_12/O
                         net (fo=1, routed)           0.554    13.343    my_Master/HCU_Master/ram_reg_0_15_31_31_i_12_n_0
    SLICE_X53Y47         LUT3 (Prop_lut3_I0_O)        0.124    13.467 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_6/O
                         net (fo=1, routed)           0.402    13.870    my_Master/HCU_Master/ram_reg_0_15_31_31_i_6_n_0
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    13.994 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_3/O
                         net (fo=4, routed)           0.861    14.855    my_Master/HCU_Master/Tbusst[31]
    SLICE_X38Y48         LUT6 (Prop_lut6_I4_O)        0.124    14.979 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__1/O
                         net (fo=2, routed)           0.904    15.883    Stack_Master/ram2/ram_reg_0_15_31_31/D
    SLICE_X34Y35         RAMS32                                       r  Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.439    18.444    Stack_Master/ram2/ram_reg_0_15_31_31/WCLK
    SLICE_X34Y35         RAMS32                                       r  Stack_Master/ram2/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.935    
                         clock uncertainty           -0.084    18.852    
    SLICE_X34Y35         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.644    Stack_Master/ram2/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                         -15.883    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram3/ram_reg_0_15_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.776ns  (logic 6.744ns (40.200%)  route 10.032ns (59.800%))
  Logic Levels:           18  (CARRY4=8 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.177 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/O[3]
                         net (fo=1, routed)           0.798     5.976    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[3]
    SLICE_X45Y28         LUT2 (Prop_lut2_I1_O)        0.306     6.282 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.282    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.832 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.832    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.166 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.651     7.817    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     8.120 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.120    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.670 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.670    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.004 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/O[1]
                         net (fo=2, routed)           0.877     9.880    my_Master/Mmul16.Inst_IP_mul16/multX[17]
    SLICE_X46Y32         LUT2 (Prop_lut2_I0_O)        0.303    10.183 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25/O
                         net (fo=1, routed)           0.000    10.183    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.716    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.039 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/O[1]
                         net (fo=1, routed)           0.896    11.935    my_Master/HCU_Master/plusOp[21]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.241 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_12/O
                         net (fo=1, routed)           0.883    13.124    my_Master/HCU_Master/ram_reg_0_15_21_21_i_12_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.124    13.248 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_6/O
                         net (fo=1, routed)           0.648    13.896    my_Master/HCU_Master/ram_reg_0_15_21_21_i_6_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.152    14.048 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_3/O
                         net (fo=4, routed)           0.883    14.932    my_Master/HCU_Master/Tbusst[21]
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.332    15.264 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_1__2/O
                         net (fo=2, routed)           0.566    15.830    Stack_Master/ram3/ram_reg_0_15_21_21/D
    SLICE_X34Y45         RAMS32                                       r  Stack_Master/ram3/ram_reg_0_15_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.444    18.449    Stack_Master/ram3/ram_reg_0_15_21_21/WCLK
    SLICE_X34Y45         RAMS32                                       r  Stack_Master/ram3/ram_reg_0_15_21_21/SP/CLK
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.084    18.857    
    SLICE_X34Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.599    Stack_Master/ram3/ram_reg_0_15_21_21/SP
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                         -15.830    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram1/ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.798ns  (logic 6.681ns (39.772%)  route 10.117ns (60.228%))
  Logic Levels:           19  (CARRY4=10 LUT2=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.177 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.177    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.500 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_20/O[1]
                         net (fo=1, routed)           0.610    12.109    my_Master/HCU_Master/plusOp[29]
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.415 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_12/O
                         net (fo=1, routed)           0.934    13.350    my_Master/HCU_Master/ram_reg_0_15_29_29_i_12_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.124    13.474 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_7/O
                         net (fo=1, routed)           0.574    14.047    my_Master/HCU_Master/ram_reg_0_15_29_29_i_7_n_0
    SLICE_X55Y48         LUT2 (Prop_lut2_I0_O)        0.124    14.171 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_3/O
                         net (fo=4, routed)           0.912    15.084    my_Master/HCU_Master/Tbusst[29]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.124    15.208 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__0/O
                         net (fo=2, routed)           0.644    15.852    Stack_Master/ram1/ram_reg_0_15_29_29/D
    SLICE_X38Y45         RAMS32                                       r  Stack_Master/ram1/ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.445    18.450    Stack_Master/ram1/ram_reg_0_15_29_29/WCLK
    SLICE_X38Y45         RAMS32                                       r  Stack_Master/ram1/ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.582    19.031    
                         clock uncertainty           -0.084    18.948    
    SLICE_X38Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.690    Stack_Master/ram1/ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                         18.690    
                         arrival time                         -15.852    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram0/ram_reg_0_15_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        16.771ns  (logic 6.744ns (40.212%)  route 10.027ns (59.788%))
  Logic Levels:           18  (CARRY4=8 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.177 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/O[3]
                         net (fo=1, routed)           0.798     5.976    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[3]
    SLICE_X45Y28         LUT2 (Prop_lut2_I1_O)        0.306     6.282 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.282    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.832 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.832    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.166 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.651     7.817    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     8.120 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.120    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.670 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.670    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.004 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/O[1]
                         net (fo=2, routed)           0.877     9.880    my_Master/Mmul16.Inst_IP_mul16/multX[17]
    SLICE_X46Y32         LUT2 (Prop_lut2_I0_O)        0.303    10.183 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25/O
                         net (fo=1, routed)           0.000    10.183    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.716    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.039 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/O[1]
                         net (fo=1, routed)           0.896    11.935    my_Master/HCU_Master/plusOp[21]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.241 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_12/O
                         net (fo=1, routed)           0.883    13.124    my_Master/HCU_Master/ram_reg_0_15_21_21_i_12_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.124    13.248 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_6/O
                         net (fo=1, routed)           0.648    13.896    my_Master/HCU_Master/ram_reg_0_15_21_21_i_6_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.152    14.048 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_3/O
                         net (fo=4, routed)           0.920    14.969    my_Master/HCU_Master/Tbusst[21]
    SLICE_X41Y46         LUT6 (Prop_lut6_I2_O)        0.332    15.301 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_1/O
                         net (fo=2, routed)           0.524    15.825    Stack_Master/ram0/ram_reg_0_15_21_21/D
    SLICE_X42Y46         RAMS32                                       r  Stack_Master/ram0/ram_reg_0_15_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    Stack_Master/ram0/ram_reg_0_15_21_21/WCLK
    SLICE_X42Y46         RAMS32                                       r  Stack_Master/ram0/ram_reg_0_15_21_21/SP/CLK
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X42Y46         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.674    Stack_Master/ram0/ram_reg_0_15_21_21/SP
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -15.825    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer rise@20.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        17.103ns  (logic 6.816ns (39.852%)  route 10.287ns (60.149%))
  Logic Levels:           19  (CARRY4=9 LUT2=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.279 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/O[0]
                         net (fo=1, routed)           1.031    12.310    my_Master/HCU_Master/plusOp[24]
    SLICE_X53Y44         LUT4 (Prop_lut4_I0_O)        0.295    12.605 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_11/O
                         net (fo=1, routed)           0.588    13.194    my_Master/HCU_Master/ram_reg_0_15_24_24_i_11_n_0
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.124    13.318 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_6/O
                         net (fo=1, routed)           0.475    13.793    my_Master/HCU_Master/ram_reg_0_15_24_24_i_6_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.117    13.910 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_3/O
                         net (fo=4, routed)           1.003    14.913    my_Master/HCU_Master/Tbusst[24]
    SLICE_X44Y46         LUT6 (Prop_lut6_I1_O)        0.348    15.261 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_1__0/O
                         net (fo=2, routed)           0.746    16.007    my_Master/HCU_Master/I1[24]
    SLICE_X43Y45         LUT3 (Prop_lut3_I2_O)        0.150    16.157 r  my_Master/HCU_Master/q[24]_i_1__0/O
                         net (fo=1, routed)           0.000    16.157    my_Master/Stack_Master/R1/shortIP_reg_0[24]
    SLICE_X43Y45         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R1/clk_out2
    SLICE_X43Y45         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[24]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X43Y45         FDRE (Setup_fdre_C_D)        0.075    19.007    my_Master/Stack_Master/R1/q_reg[24]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                         -16.157    
  -------------------------------------------------------------------
                         slack                                  2.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.056    -0.423    next_state_reg_inv_n_0
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827    -0.862    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.242    -0.620    
                         clock uncertainty            0.084    -0.537    
    SLICE_X57Y66         FDRE (Hold_fdre_C_D)         0.075    -0.462    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/inslocal_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.564    -0.617    my_Master/HCU_Master/clk_out2
    SLICE_X49Y54         FDRE                                         r  my_Master/HCU_Master/inslocal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  my_Master/HCU_Master/inslocal_reg[12]/Q
                         net (fo=1, routed)           0.058    -0.418    my_Master/HCU_Master/inslocal_reg_n_0_[12]
    SLICE_X48Y54         LUT4 (Prop_lut4_I1_O)        0.045    -0.373 r  my_Master/HCU_Master/Y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    my_Master/HCU_Master/Y[1]_i_1_n_0
    SLICE_X48Y54         FDRE                                         r  my_Master/HCU_Master/Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    my_Master/HCU_Master/clk_out2
    SLICE_X48Y54         FDRE                                         r  my_Master/HCU_Master/Y_reg[1]/C
                         clock pessimism              0.252    -0.604    
                         clock uncertainty            0.084    -0.521    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.092    -0.429    my_Master/HCU_Master/Y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/inslocal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.564    -0.617    my_Master/HCU_Master/clk_out2
    SLICE_X49Y54         FDRE                                         r  my_Master/HCU_Master/inslocal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  my_Master/HCU_Master/inslocal_reg[13]/Q
                         net (fo=1, routed)           0.058    -0.418    my_Master/HCU_Master/p_3_in[0]
    SLICE_X48Y54         LUT4 (Prop_lut4_I1_O)        0.045    -0.373 r  my_Master/HCU_Master/X[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    my_Master/HCU_Master/X[0]_i_1_n_0
    SLICE_X48Y54         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    my_Master/HCU_Master/clk_out2
    SLICE_X48Y54         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/C
                         clock pessimism              0.252    -0.604    
                         clock uncertainty            0.084    -0.521    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.091    -0.430    my_Master/HCU_Master/X_reg[0]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
                         clock uncertainty            0.084     9.496    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.810    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.810    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
                         clock uncertainty            0.084     9.496    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.810    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.810    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
                         clock uncertainty            0.084     9.496    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.810    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -9.810    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
                         clock uncertainty            0.084     9.496    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.810    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.810    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
                         clock uncertainty            0.084     9.496    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.810    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -9.810    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
                         clock uncertainty            0.084     9.496    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.810    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.810    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/ADR0
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer fall@10.000ns - clk_out2_timer_1 fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
                         clock uncertainty            0.084     9.496    
    SLICE_X52Y66         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.314     9.810    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -9.810    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.291ns (26.770%)  route 3.532ns (73.230%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.912     3.865    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.436     8.440    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                         clock pessimism              0.602     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524     8.444    UART_Wrapper/uart_baudClock_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.291ns (26.770%)  route 3.532ns (73.230%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.912     3.865    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.436     8.440    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[6]/C
                         clock pessimism              0.602     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524     8.444    UART_Wrapper/uart_baudClock_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.291ns (26.770%)  route 3.532ns (73.230%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.912     3.865    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.436     8.440    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[7]/C
                         clock pessimism              0.602     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524     8.444    UART_Wrapper/uart_baudClock_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.291ns (26.770%)  route 3.532ns (73.230%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.912     3.865    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.436     8.440    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[8]/C
                         clock pessimism              0.602     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524     8.444    UART_Wrapper/uart_baudClock_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.291ns (26.770%)  route 3.532ns (73.230%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.912     3.865    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.436     8.440    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[9]/C
                         clock pessimism              0.602     9.042    
                         clock uncertainty           -0.074     8.968    
    SLICE_X30Y99         FDRE (Setup_fdre_C_R)       -0.524     8.444    UART_Wrapper/uart_baudClock_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.291ns (28.085%)  route 3.306ns (71.915%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.686     3.639    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.610     8.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[1]/C
                         clock pessimism              0.491     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429     8.602    UART_Wrapper/uart_baudClock_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.291ns (28.085%)  route 3.306ns (71.915%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.686     3.639    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.610     8.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[2]/C
                         clock pessimism              0.491     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429     8.602    UART_Wrapper/uart_baudClock_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.291ns (28.085%)  route 3.306ns (71.915%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.686     3.639    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.610     8.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[3]/C
                         clock pessimism              0.491     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429     8.602    UART_Wrapper/uart_baudClock_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.291ns (28.085%)  route 3.306ns (71.915%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.686     3.639    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.610     8.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[4]/C
                         clock pessimism              0.491     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429     8.602    UART_Wrapper/uart_baudClock_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.291ns (28.085%)  route 3.306ns (71.915%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 8.615 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.554    -0.958    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.440 f  UART_Wrapper/uart_baudClock_inst/count_reg[0]/Q
                         net (fo=10, routed)          1.286     0.846    UART_Wrapper/uart_baudClock_inst/count_reg__0[0]
    SLICE_X32Y100        LUT6 (Prop_lut6_I2_O)        0.124     0.970 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_4/O
                         net (fo=7, routed)           0.590     1.560    UART_Wrapper/uart_baudClock_inst/count[10]_i_4_n_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124     1.684 r  UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.684    UART_Wrapper/uart_baudClock_inst/i__carry_i_1__0_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.085 r  UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry/CO[3]
                         net (fo=2, routed)           0.744     2.829    UART_Wrapper/uart_baudClock_inst/count0_inferred__1/i__carry_n_0
    SLICE_X30Y100        LUT2 (Prop_lut2_I1_O)        0.124     2.953 r  UART_Wrapper/uart_baudClock_inst/count[10]_i_1/O
                         net (fo=11, routed)          0.686     3.639    UART_Wrapper/uart_baudClock_inst/count
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.610     8.615    UART_Wrapper/uart_baudClock_inst/clk_out1
    SLICE_X32Y100        FDRE                                         r  UART_Wrapper/uart_baudClock_inst/count_reg[5]/C
                         clock pessimism              0.491     9.105    
                         clock uncertainty           -0.074     9.031    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.429     8.602    UART_Wrapper/uart_baudClock_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.602    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  4.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           0.056    -0.408    Inst_debounce4/delay2[3]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.242    -0.628    
                         clock uncertainty            0.074    -0.554    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.064    -0.490    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.664%)  route 0.112ns (44.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  Inst_debounce4/delay1_reg[1]/Q
                         net (fo=2, routed)           0.112    -0.375    Inst_debounce4/delay1[1]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.255    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.076    -0.465    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.068    -0.396    Inst_debounce4/delay2[4]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.242    -0.628    
                         clock uncertainty            0.074    -0.554    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.064    -0.490    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.070    -0.394    Inst_debounce4/delay2[0]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.242    -0.628    
                         clock uncertainty            0.074    -0.554    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.060    -0.494    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.068    -0.396    Inst_debounce4/delay2[1]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.242    -0.628    
                         clock uncertainty            0.074    -0.554    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.053    -0.501    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.551    -0.630    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.124    -0.366    Inst_debounce4/delay1[2]
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.817    -0.873    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.242    -0.630    
                         clock uncertainty            0.074    -0.556    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.070    -0.486    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 My_E190/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_E190/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.592%)  route 0.116ns (41.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.586    -0.595    My_E190/clk_out1
    SLICE_X64Y29         FDRE                                         r  My_E190/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  My_E190/Q1_reg/Q
                         net (fo=2, routed)           0.116    -0.315    My_E190/Q1
    SLICE_X62Y29         FDRE                                         r  My_E190/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.855    -0.835    My_E190/clk_out1
    SLICE_X62Y29         FDRE                                         r  My_E190/Q2_reg/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.070    -0.437    My_E190/Q2_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.209%)  route 0.185ns (56.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.551    -0.630    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  Inst_debounce4/delay2_reg[2]/Q
                         net (fo=2, routed)           0.185    -0.304    Inst_debounce4/delay2[2]
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.255    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X37Y27         FDCE (Hold_fdce_C_D)         0.066    -0.475    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 D7seg_display/my_anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D7seg_display/my_anodes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.028%)  route 0.177ns (51.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.585    -0.596    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  D7seg_display/my_anodes_reg[0]/Q
                         net (fo=2, routed)           0.177    -0.255    D7seg_display/my_anodes_reg[0]_0[0]
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.853    -0.837    D7seg_display/clk_out1
    SLICE_X64Y27         FDRE                                         r  D7seg_display/my_anodes_reg[1]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.090    -0.432    D7seg_display/my_anodes_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.063%)  route 0.220ns (60.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.551    -0.630    Inst_debounce4/clk_out1
    SLICE_X37Y26         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  Inst_debounce4/delay1_reg[0]/Q
                         net (fo=2, routed)           0.220    -0.269    Inst_debounce4/delay1[0]
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.255    -0.615    
                         clock uncertainty            0.074    -0.541    
    SLICE_X38Y27         FDCE (Hold_fdce_C_D)         0.090    -0.451    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        4.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.537ns  (logic 0.766ns (16.882%)  route 3.771ns (83.118%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.239    12.870    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124    12.994 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.580    13.574    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X48Y56         FDRE (Setup_fdre_C_CE)      -0.205    18.437    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -13.574    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.348ns  (logic 0.766ns (17.617%)  route 3.582ns (82.383%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.239    12.870    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124    12.994 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.390    13.385    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X49Y56         FDRE (Setup_fdre_C_CE)      -0.205    18.437    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                  5.052    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.348ns  (logic 0.766ns (17.617%)  route 3.582ns (82.383%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.239    12.870    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124    12.994 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.390    13.385    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X49Y56         FDRE (Setup_fdre_C_CE)      -0.205    18.437    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                  5.052    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        4.348ns  (logic 0.766ns (17.617%)  route 3.582ns (82.383%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.239    12.870    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124    12.994 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.390    13.385    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X49Y56         FDRE (Setup_fdre_C_CE)      -0.205    18.437    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                  5.052    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.953ns  (logic 0.766ns (19.378%)  route 3.187ns (80.622%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.234    12.865    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I2_O)        0.124    12.989 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.989    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X49Y56         FDRE (Setup_fdre_C_D)        0.031    18.673    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.673    
                         arrival time                         -12.989    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.793ns  (logic 0.766ns (20.196%)  route 3.027ns (79.804%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.074    12.705    My_arbitre/Btn[0]
    SLICE_X48Y56         LUT5 (Prop_lut5_I3_O)        0.124    12.829 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.829    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X48Y56         FDRE (Setup_fdre_C_D)        0.029    18.671    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -12.829    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.780ns  (logic 0.766ns (20.265%)  route 3.014ns (79.735%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.061    12.692    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I1_O)        0.124    12.816 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.816    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X49Y56         FDRE (Setup_fdre_C_D)        0.029    18.671    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -12.816    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.612ns  (logic 0.766ns (21.209%)  route 2.846ns (78.791%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.893    12.524    My_arbitre/Btn[0]
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.648 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.648    My_arbitre/it_homade_i[0]
    SLICE_X49Y55         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y55         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X49Y55         FDRE (Setup_fdre_C_D)        0.029    18.671    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        3.222ns  (logic 0.642ns (19.924%)  route 2.580ns (80.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.627    12.259    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X44Y29         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X44Y29         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.202    18.639    
    SLICE_X44Y29         FDRE (Setup_fdre_C_D)       -0.067    18.572    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                         -12.259    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer rise@10.000ns)
  Data Path Delay:        2.438ns  (logic 0.642ns (26.334%)  route 1.796ns (73.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           1.796    11.350    Inst_debounce4/delay2[3]
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.124    11.474 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000    11.474    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.431    18.436    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.202    18.633    
    SLICE_X39Y27         FDRE (Setup_fdre_C_D)        0.031    18.664    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.664    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  7.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.246ns (33.477%)  route 0.489ns (66.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 r  Inst_debounce4/delay3_reg[3]/Q
                         net (fo=1, routed)           0.489     0.008    Inst_debounce4/delay3[3]
    SLICE_X39Y27         LUT3 (Prop_lut3_I2_O)        0.098     0.106 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.106    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.819    -0.871    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.092    -0.022    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.985%)  route 0.538ns (72.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.538     0.073    Inst_debounce4/delay2[1]
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.045     0.118 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.118    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.819    -0.871    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.091    -0.023    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.209ns (25.274%)  route 0.618ns (74.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.618     0.154    Inst_debounce4/delay2[0]
    SLICE_X38Y28         LUT3 (Prop_lut3_I1_O)        0.045     0.199 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.199    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X38Y28         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.820    -0.870    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X38Y28         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.202    -0.113    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.120     0.007    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.441%)  route 0.643ns (77.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.551    -0.630    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.643     0.153    Inst_debounce4/delay1[2]
    SLICE_X36Y27         LUT3 (Prop_lut3_I0_O)        0.045     0.198 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.198    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X36Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.819    -0.871    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X36Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.091    -0.023    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.246ns (21.437%)  route 0.902ns (78.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.758     0.519    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X44Y29         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.823    -0.867    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X44Y29         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.202    -0.110    
    SLICE_X44Y29         FDRE (Hold_fdre_C_D)         0.070    -0.040    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.291ns (23.833%)  route 0.930ns (76.167%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.787     0.548    My_arbitre/Btn[0]
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.045     0.593 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.593    My_arbitre/it_homade_i[0]
    SLICE_X49Y55         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    My_arbitre/clk_out2
    SLICE_X49Y55         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.202    -0.099    
    SLICE_X49Y55         FDRE (Hold_fdre_C_D)         0.091    -0.008    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.291ns (22.331%)  route 1.012ns (77.669%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.869     0.630    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I1_O)        0.045     0.675 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.675    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.202    -0.099    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.091    -0.008    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.291ns (22.112%)  route 1.025ns (77.888%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.882     0.643    My_arbitre/Btn[0]
    SLICE_X48Y56         LUT5 (Prop_lut5_I3_O)        0.045     0.688 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.688    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    My_arbitre/clk_out2
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.202    -0.099    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.091    -0.008    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.291ns (21.254%)  route 1.078ns (78.746%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.935     0.696    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I2_O)        0.045     0.741 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.741    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.202    -0.099    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.092    -0.007    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.291ns (19.434%)  route 1.206ns (80.566%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.936     0.697    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.045     0.742 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.127     0.869    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.202    -0.099    
    SLICE_X49Y56         FDRE (Hold_fdre_C_CE)       -0.039    -0.138    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  1.007    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_timer
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        2.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram1/ram_reg_0_15_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.037ns  (logic 6.744ns (39.584%)  route 10.293ns (60.416%))
  Logic Levels:           18  (CARRY4=8 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.177 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/O[3]
                         net (fo=1, routed)           0.798     5.976    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[3]
    SLICE_X45Y28         LUT2 (Prop_lut2_I1_O)        0.306     6.282 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.282    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.832 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.832    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.166 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.651     7.817    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     8.120 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.120    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.670 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.670    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.004 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/O[1]
                         net (fo=2, routed)           0.877     9.880    my_Master/Mmul16.Inst_IP_mul16/multX[17]
    SLICE_X46Y32         LUT2 (Prop_lut2_I0_O)        0.303    10.183 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25/O
                         net (fo=1, routed)           0.000    10.183    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.716    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.039 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/O[1]
                         net (fo=1, routed)           0.896    11.935    my_Master/HCU_Master/plusOp[21]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.241 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_12/O
                         net (fo=1, routed)           0.883    13.124    my_Master/HCU_Master/ram_reg_0_15_21_21_i_12_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.124    13.248 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_6/O
                         net (fo=1, routed)           0.648    13.896    my_Master/HCU_Master/ram_reg_0_15_21_21_i_6_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.152    14.048 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_3/O
                         net (fo=4, routed)           1.032    15.081    my_Master/HCU_Master/Tbusst[21]
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.332    15.413 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_1__0/O
                         net (fo=2, routed)           0.678    16.091    Stack_Master/ram1/ram_reg_0_15_21_21/D
    SLICE_X42Y43         RAMS32                                       r  Stack_Master/ram1/ram_reg_0_15_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    Stack_Master/ram1/ram_reg_0_15_21_21/WCLK
    SLICE_X42Y43         RAMS32                                       r  Stack_Master/ram1/ram_reg_0_15_21_21/SP/CLK
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X42Y43         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.674    Stack_Master/ram1/ram_reg_0_15_21_21/SP
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -16.091    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.328ns  (logic 6.896ns (39.797%)  route 10.432ns (60.203%))
  Logic Levels:           19  (CARRY4=8 LUT2=5 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.177 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/O[3]
                         net (fo=1, routed)           0.798     5.976    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[3]
    SLICE_X45Y28         LUT2 (Prop_lut2_I1_O)        0.306     6.282 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.282    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.832 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.832    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.166 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.651     7.817    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     8.120 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.120    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.670 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.670    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.004 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/O[1]
                         net (fo=2, routed)           0.877     9.880    my_Master/Mmul16.Inst_IP_mul16/multX[17]
    SLICE_X46Y32         LUT2 (Prop_lut2_I0_O)        0.303    10.183 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25/O
                         net (fo=1, routed)           0.000    10.183    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.716    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.039 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/O[1]
                         net (fo=1, routed)           0.896    11.935    my_Master/HCU_Master/plusOp[21]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.241 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_12/O
                         net (fo=1, routed)           0.883    13.124    my_Master/HCU_Master/ram_reg_0_15_21_21_i_12_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.124    13.248 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_6/O
                         net (fo=1, routed)           0.648    13.896    my_Master/HCU_Master/ram_reg_0_15_21_21_i_6_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.152    14.048 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_3/O
                         net (fo=4, routed)           1.032    15.081    my_Master/HCU_Master/Tbusst[21]
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.332    15.413 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_1__0/O
                         net (fo=2, routed)           0.817    16.229    my_Master/HCU_Master/I1[21]
    SLICE_X41Y44         LUT3 (Prop_lut3_I2_O)        0.152    16.381 r  my_Master/HCU_Master/q[21]_i_1__0/O
                         net (fo=1, routed)           0.000    16.381    my_Master/Stack_Master/R1/shortIP_reg_0[21]
    SLICE_X41Y44         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R1/clk_out2
    SLICE_X41Y44         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[21]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.075    19.007    my_Master/Stack_Master/R1/q_reg[21]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                         -16.381    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.240ns  (logic 6.831ns (39.622%)  route 10.409ns (60.378%))
  Logic Levels:           20  (CARRY4=10 LUT2=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.177 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.177    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.500 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_20/O[1]
                         net (fo=1, routed)           0.610    12.109    my_Master/HCU_Master/plusOp[29]
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.415 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_12/O
                         net (fo=1, routed)           0.934    13.350    my_Master/HCU_Master/ram_reg_0_15_29_29_i_12_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.124    13.474 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_7/O
                         net (fo=1, routed)           0.574    14.047    my_Master/HCU_Master/ram_reg_0_15_29_29_i_7_n_0
    SLICE_X55Y48         LUT2 (Prop_lut2_I0_O)        0.124    14.171 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_3/O
                         net (fo=4, routed)           0.912    15.084    my_Master/HCU_Master/Tbusst[29]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.124    15.208 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__0/O
                         net (fo=2, routed)           0.936    16.144    my_Master/HCU_Master/I1[29]
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.150    16.294 r  my_Master/HCU_Master/q[29]_i_1__0/O
                         net (fo=1, routed)           0.000    16.294    my_Master/Stack_Master/R1/shortIP_reg_0[29]
    SLICE_X41Y45         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R1/clk_out2
    SLICE_X41Y45         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[29]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.075    19.007    my_Master/Stack_Master/R1/q_reg[29]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                         -16.294    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.753ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.839ns  (logic 6.674ns (39.633%)  route 10.165ns (60.367%))
  Logic Levels:           19  (CARRY4=10 LUT2=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.177 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.177    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.492 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_20/O[3]
                         net (fo=1, routed)           0.990    12.482    my_Master/HCU_Master/plusOp[31]
    SLICE_X47Y46         LUT4 (Prop_lut4_I0_O)        0.307    12.789 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_12/O
                         net (fo=1, routed)           0.554    13.343    my_Master/HCU_Master/ram_reg_0_15_31_31_i_12_n_0
    SLICE_X53Y47         LUT3 (Prop_lut3_I0_O)        0.124    13.467 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_6/O
                         net (fo=1, routed)           0.402    13.870    my_Master/HCU_Master/ram_reg_0_15_31_31_i_6_n_0
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    13.994 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_3/O
                         net (fo=4, routed)           0.872    14.866    my_Master/HCU_Master/Tbusst[31]
    SLICE_X38Y48         LUT6 (Prop_lut6_I4_O)        0.124    14.990 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__2/O
                         net (fo=2, routed)           0.903    15.893    Stack_Master/ram3/ram_reg_0_15_31_31/D
    SLICE_X34Y38         RAMS32                                       r  Stack_Master/ram3/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.446    Stack_Master/ram3/ram_reg_0_15_31_31/WCLK
    SLICE_X34Y38         RAMS32                                       r  Stack_Master/ram3/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.937    
                         clock uncertainty           -0.084    18.854    
    SLICE_X34Y38         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.646    Stack_Master/ram3/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.646    
                         arrival time                         -15.893    
  -------------------------------------------------------------------
                         slack                                  2.753    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram2/ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.866ns  (logic 6.681ns (39.612%)  route 10.185ns (60.388%))
  Logic Levels:           19  (CARRY4=10 LUT2=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.177 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.177    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.500 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_20/O[1]
                         net (fo=1, routed)           0.610    12.109    my_Master/HCU_Master/plusOp[29]
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.415 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_12/O
                         net (fo=1, routed)           0.934    13.350    my_Master/HCU_Master/ram_reg_0_15_29_29_i_12_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.124    13.474 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_7/O
                         net (fo=1, routed)           0.574    14.047    my_Master/HCU_Master/ram_reg_0_15_29_29_i_7_n_0
    SLICE_X55Y48         LUT2 (Prop_lut2_I0_O)        0.124    14.171 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_3/O
                         net (fo=4, routed)           0.763    14.934    my_Master/HCU_Master/Tbusst[29]
    SLICE_X44Y49         LUT6 (Prop_lut6_I4_O)        0.124    15.058 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__1/O
                         net (fo=2, routed)           0.861    15.920    Stack_Master/ram2/ram_reg_0_15_29_29/D
    SLICE_X46Y43         RAMS32                                       r  Stack_Master/ram2/ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.448    18.453    Stack_Master/ram2/ram_reg_0_15_29_29/WCLK
    SLICE_X46Y43         RAMS32                                       r  Stack_Master/ram2/ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.564    19.016    
                         clock uncertainty           -0.084    18.933    
    SLICE_X46Y43         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.675    Stack_Master/ram2/ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                         18.675    
                         arrival time                         -15.920    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.761ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.829ns  (logic 6.674ns (39.657%)  route 10.155ns (60.343%))
  Logic Levels:           19  (CARRY4=10 LUT2=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.177 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.177    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.492 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_20/O[3]
                         net (fo=1, routed)           0.990    12.482    my_Master/HCU_Master/plusOp[31]
    SLICE_X47Y46         LUT4 (Prop_lut4_I0_O)        0.307    12.789 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_12/O
                         net (fo=1, routed)           0.554    13.343    my_Master/HCU_Master/ram_reg_0_15_31_31_i_12_n_0
    SLICE_X53Y47         LUT3 (Prop_lut3_I0_O)        0.124    13.467 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_6/O
                         net (fo=1, routed)           0.402    13.870    my_Master/HCU_Master/ram_reg_0_15_31_31_i_6_n_0
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.124    13.994 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_3/O
                         net (fo=4, routed)           0.861    14.855    my_Master/HCU_Master/Tbusst[31]
    SLICE_X38Y48         LUT6 (Prop_lut6_I4_O)        0.124    14.979 r  my_Master/HCU_Master/ram_reg_0_15_31_31_i_1__1/O
                         net (fo=2, routed)           0.904    15.883    Stack_Master/ram2/ram_reg_0_15_31_31/D
    SLICE_X34Y35         RAMS32                                       r  Stack_Master/ram2/ram_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.439    18.444    Stack_Master/ram2/ram_reg_0_15_31_31/WCLK
    SLICE_X34Y35         RAMS32                                       r  Stack_Master/ram2/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.492    18.935    
                         clock uncertainty           -0.084    18.852    
    SLICE_X34Y35         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    18.644    Stack_Master/ram2/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         18.644    
                         arrival time                         -15.883    
  -------------------------------------------------------------------
                         slack                                  2.761    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram3/ram_reg_0_15_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.776ns  (logic 6.744ns (40.200%)  route 10.032ns (59.800%))
  Logic Levels:           18  (CARRY4=8 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.177 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/O[3]
                         net (fo=1, routed)           0.798     5.976    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[3]
    SLICE_X45Y28         LUT2 (Prop_lut2_I1_O)        0.306     6.282 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.282    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.832 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.832    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.166 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.651     7.817    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     8.120 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.120    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.670 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.670    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.004 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/O[1]
                         net (fo=2, routed)           0.877     9.880    my_Master/Mmul16.Inst_IP_mul16/multX[17]
    SLICE_X46Y32         LUT2 (Prop_lut2_I0_O)        0.303    10.183 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25/O
                         net (fo=1, routed)           0.000    10.183    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.716    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.039 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/O[1]
                         net (fo=1, routed)           0.896    11.935    my_Master/HCU_Master/plusOp[21]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.241 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_12/O
                         net (fo=1, routed)           0.883    13.124    my_Master/HCU_Master/ram_reg_0_15_21_21_i_12_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.124    13.248 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_6/O
                         net (fo=1, routed)           0.648    13.896    my_Master/HCU_Master/ram_reg_0_15_21_21_i_6_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.152    14.048 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_3/O
                         net (fo=4, routed)           0.883    14.932    my_Master/HCU_Master/Tbusst[21]
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.332    15.264 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_1__2/O
                         net (fo=2, routed)           0.566    15.830    Stack_Master/ram3/ram_reg_0_15_21_21/D
    SLICE_X34Y45         RAMS32                                       r  Stack_Master/ram3/ram_reg_0_15_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.444    18.449    Stack_Master/ram3/ram_reg_0_15_21_21/WCLK
    SLICE_X34Y45         RAMS32                                       r  Stack_Master/ram3/ram_reg_0_15_21_21/SP/CLK
                         clock pessimism              0.492    18.940    
                         clock uncertainty           -0.084    18.857    
    SLICE_X34Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.599    Stack_Master/ram3/ram_reg_0_15_21_21/SP
  -------------------------------------------------------------------
                         required time                         18.599    
                         arrival time                         -15.830    
  -------------------------------------------------------------------
                         slack                                  2.769    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram1/ram_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.798ns  (logic 6.681ns (39.772%)  route 10.117ns (60.228%))
  Logic Levels:           19  (CARRY4=10 LUT2=4 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 18.450 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.177 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.177    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.500 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_28_28_i_20/O[1]
                         net (fo=1, routed)           0.610    12.109    my_Master/HCU_Master/plusOp[29]
    SLICE_X47Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.415 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_12/O
                         net (fo=1, routed)           0.934    13.350    my_Master/HCU_Master/ram_reg_0_15_29_29_i_12_n_0
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.124    13.474 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_7/O
                         net (fo=1, routed)           0.574    14.047    my_Master/HCU_Master/ram_reg_0_15_29_29_i_7_n_0
    SLICE_X55Y48         LUT2 (Prop_lut2_I0_O)        0.124    14.171 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_3/O
                         net (fo=4, routed)           0.912    15.084    my_Master/HCU_Master/Tbusst[29]
    SLICE_X42Y49         LUT6 (Prop_lut6_I2_O)        0.124    15.208 r  my_Master/HCU_Master/ram_reg_0_15_29_29_i_1__0/O
                         net (fo=2, routed)           0.644    15.852    Stack_Master/ram1/ram_reg_0_15_29_29/D
    SLICE_X38Y45         RAMS32                                       r  Stack_Master/ram1/ram_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.445    18.450    Stack_Master/ram1/ram_reg_0_15_29_29/WCLK
    SLICE_X38Y45         RAMS32                                       r  Stack_Master/ram1/ram_reg_0_15_29_29/SP/CLK
                         clock pessimism              0.582    19.031    
                         clock uncertainty           -0.084    18.948    
    SLICE_X38Y45         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.690    Stack_Master/ram1/ram_reg_0_15_29_29/SP
  -------------------------------------------------------------------
                         required time                         18.690    
                         arrival time                         -15.852    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Stack_Master/ram0/ram_reg_0_15_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        16.771ns  (logic 6.744ns (40.212%)  route 10.027ns (59.788%))
  Logic Levels:           18  (CARRY4=8 LUT2=5 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.177 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/O[3]
                         net (fo=1, routed)           0.798     5.976    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[3]
    SLICE_X45Y28         LUT2 (Prop_lut2_I1_O)        0.306     6.282 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.282    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_8_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.832 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.832    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[8]_INST_0_i_1_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.166 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.651     7.817    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[9]
    SLICE_X44Y35         LUT2 (Prop_lut2_I0_O)        0.303     8.120 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.120    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_4_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.670 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.670    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.004 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/O[1]
                         net (fo=2, routed)           0.877     9.880    my_Master/Mmul16.Inst_IP_mul16/multX[17]
    SLICE_X46Y32         LUT2 (Prop_lut2_I0_O)        0.303    10.183 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25/O
                         net (fo=1, routed)           0.000    10.183    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_25_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.716    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_16_16_i_20_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.039 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/O[1]
                         net (fo=1, routed)           0.896    11.935    my_Master/HCU_Master/plusOp[21]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.306    12.241 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_12/O
                         net (fo=1, routed)           0.883    13.124    my_Master/HCU_Master/ram_reg_0_15_21_21_i_12_n_0
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.124    13.248 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_6/O
                         net (fo=1, routed)           0.648    13.896    my_Master/HCU_Master/ram_reg_0_15_21_21_i_6_n_0
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.152    14.048 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_3/O
                         net (fo=4, routed)           0.920    14.969    my_Master/HCU_Master/Tbusst[21]
    SLICE_X41Y46         LUT6 (Prop_lut6_I2_O)        0.332    15.301 r  my_Master/HCU_Master/ram_reg_0_15_21_21_i_1/O
                         net (fo=2, routed)           0.524    15.825    Stack_Master/ram0/ram_reg_0_15_21_21/D
    SLICE_X42Y46         RAMS32                                       r  Stack_Master/ram0/ram_reg_0_15_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    Stack_Master/ram0/ram_reg_0_15_21_21/WCLK
    SLICE_X42Y46         RAMS32                                       r  Stack_Master/ram0/ram_reg_0_15_21_21/SP/CLK
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X42Y46         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    18.674    Stack_Master/ram0/ram_reg_0_15_21_21/SP
  -------------------------------------------------------------------
                         required time                         18.674    
                         arrival time                         -15.825    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 my_Master/Stack_Master/update_counter/count_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/Stack_Master/R1/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        17.103ns  (logic 6.816ns (39.852%)  route 10.287ns (60.149%))
  Logic Levels:           19  (CARRY4=9 LUT2=4 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.565    -0.947    my_Master/Stack_Master/update_counter/clk_out2
    SLICE_X39Y45         FDRE                                         r  my_Master/Stack_Master/update_counter/count_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  my_Master/Stack_Master/update_counter/count_out_reg[1]/Q
                         net (fo=213, routed)         1.775     1.284    my_Master/Stack_Master/update_counter/Q[1]
    SLICE_X48Y34         LUT6 (Prop_lut6_I1_O)        0.124     1.408 r  my_Master/Stack_Master/update_counter/mul_x_i_12/O
                         net (fo=42, routed)          1.392     2.800    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/B[4]
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.124     2.924 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     2.924    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig100_out
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.567 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4/O[3]
                         net (fo=2, routed)           0.664     4.230    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[3].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.307     4.537 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.537    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_13_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.087 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.087    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[4]_INST_0_i_10_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.400 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_16/O[3]
                         net (fo=1, routed)           0.798     6.199    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5_out[7]
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.306     6.505 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     6.505    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.055 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.055    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[12]_INST_0_i_1_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.389 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_i_1/O[1]
                         net (fo=2, routed)           0.841     8.229    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp2_out[13]
    SLICE_X44Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     8.915 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.915    my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[16]_INST_0_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.249 r  my_Master/Mmul16.Inst_IP_mul16/mul_x/U0/i_mult/gLUT.gLUT_speed.iLUT/P[20]_INST_0/O[1]
                         net (fo=2, routed)           0.974    10.224    my_Master/Mmul16.Inst_IP_mul16/multX[21]
    SLICE_X46Y33         LUT2 (Prop_lut2_I0_O)        0.303    10.527 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25/O
                         net (fo=1, routed)           0.000    10.527    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_25_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.060 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.060    my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_20_20_i_20_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.279 r  my_Master/Mmul16.Inst_IP_mul16/ram_reg_0_15_24_24_i_19/O[0]
                         net (fo=1, routed)           1.031    12.310    my_Master/HCU_Master/plusOp[24]
    SLICE_X53Y44         LUT4 (Prop_lut4_I0_O)        0.295    12.605 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_11/O
                         net (fo=1, routed)           0.588    13.194    my_Master/HCU_Master/ram_reg_0_15_24_24_i_11_n_0
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.124    13.318 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_6/O
                         net (fo=1, routed)           0.475    13.793    my_Master/HCU_Master/ram_reg_0_15_24_24_i_6_n_0
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.117    13.910 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_3/O
                         net (fo=4, routed)           1.003    14.913    my_Master/HCU_Master/Tbusst[24]
    SLICE_X44Y46         LUT6 (Prop_lut6_I1_O)        0.348    15.261 r  my_Master/HCU_Master/ram_reg_0_15_24_24_i_1__0/O
                         net (fo=2, routed)           0.746    16.007    my_Master/HCU_Master/I1[24]
    SLICE_X43Y45         LUT3 (Prop_lut3_I2_O)        0.150    16.157 r  my_Master/HCU_Master/q[24]_i_1__0/O
                         net (fo=1, routed)           0.000    16.157    my_Master/Stack_Master/R1/shortIP_reg_0[24]
    SLICE_X43Y45         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.447    18.452    my_Master/Stack_Master/R1/clk_out2
    SLICE_X43Y45         FDRE                                         r  my_Master/Stack_Master/R1/q_reg[24]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X43Y45         FDRE (Setup_fdre_C_D)        0.075    19.007    my_Master/Stack_Master/R1/q_reg[24]
  -------------------------------------------------------------------
                         required time                         19.007    
                         arrival time                         -16.157    
  -------------------------------------------------------------------
                         slack                                  2.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 next_state_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_Homade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  next_state_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  next_state_reg_inv/Q
                         net (fo=1, routed)           0.056    -0.423    next_state_reg_inv_n_0
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827    -0.862    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
                         clock pessimism              0.242    -0.620    
                         clock uncertainty            0.084    -0.537    
    SLICE_X57Y66         FDRE (Hold_fdre_C_D)         0.075    -0.462    reset_Homade_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/inslocal_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.564    -0.617    my_Master/HCU_Master/clk_out2
    SLICE_X49Y54         FDRE                                         r  my_Master/HCU_Master/inslocal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  my_Master/HCU_Master/inslocal_reg[12]/Q
                         net (fo=1, routed)           0.058    -0.418    my_Master/HCU_Master/inslocal_reg_n_0_[12]
    SLICE_X48Y54         LUT4 (Prop_lut4_I1_O)        0.045    -0.373 r  my_Master/HCU_Master/Y[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    my_Master/HCU_Master/Y[1]_i_1_n_0
    SLICE_X48Y54         FDRE                                         r  my_Master/HCU_Master/Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    my_Master/HCU_Master/clk_out2
    SLICE_X48Y54         FDRE                                         r  my_Master/HCU_Master/Y_reg[1]/C
                         clock pessimism              0.252    -0.604    
                         clock uncertainty            0.084    -0.521    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.092    -0.429    my_Master/HCU_Master/Y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/inslocal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.564    -0.617    my_Master/HCU_Master/clk_out2
    SLICE_X49Y54         FDRE                                         r  my_Master/HCU_Master/inslocal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  my_Master/HCU_Master/inslocal_reg[13]/Q
                         net (fo=1, routed)           0.058    -0.418    my_Master/HCU_Master/p_3_in[0]
    SLICE_X48Y54         LUT4 (Prop_lut4_I1_O)        0.045    -0.373 r  my_Master/HCU_Master/X[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.373    my_Master/HCU_Master/X[0]_i_1_n_0
    SLICE_X48Y54         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    my_Master/HCU_Master/clk_out2
    SLICE_X48Y54         FDRE                                         r  my_Master/HCU_Master/X_reg[0]/C
                         clock pessimism              0.252    -0.604    
                         clock uncertainty            0.084    -0.521    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.091    -0.430    my_Master/HCU_Master/X_reg[0]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
                         clock uncertainty            0.084     9.496    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.810    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -9.810    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
                         clock uncertainty            0.084     9.496    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.810    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -9.810    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
                         clock uncertainty            0.084     9.496    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.810    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -9.810    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
                         clock uncertainty            0.084     9.496    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.810    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -9.810    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
                         clock uncertainty            0.084     9.496    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.810    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -9.810    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/WADR0
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMD32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
                         clock uncertainty            0.084     9.496    
    SLICE_X52Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.314     9.810    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -9.810    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/ADR0
                            (falling edge-triggered cell RAMS32 clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 fall@10.000ns - clk_out2_timer fall@10.000ns)
  Data Path Delay:        0.497ns  (logic 0.146ns (29.359%)  route 0.351ns (70.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns = ( 9.138 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 9.378 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360     8.307 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486     8.793    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     8.819 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.559     9.378    my_Master/HCU_Master/Inst_returnstack/clk_out2
    SLICE_X49Y66         FDRE                                         r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.146     9.524 r  my_Master/HCU_Master/Inst_returnstack/stack_ptr_reg[0]/Q
                         net (fo=26, routed)          0.351     9.875    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/ADDRD0
    SLICE_X52Y66         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142     7.752 f  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530     8.282    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.827     9.138    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/WCLK
    SLICE_X52Y66         RAMS32                                       r  my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.275     9.413    
                         clock uncertainty            0.084     9.496    
    SLICE_X52Y66         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.314     9.810    my_Master/HCU_Master/Inst_returnstack/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -9.810    
                         arrival time                           9.875    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_timer_1
  To Clock:  clk_out2_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        4.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.537ns  (logic 0.766ns (16.882%)  route 3.771ns (83.118%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.239    12.870    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124    12.994 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.580    13.574    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X48Y56         FDRE (Setup_fdre_C_CE)      -0.205    18.437    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -13.574    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.348ns  (logic 0.766ns (17.617%)  route 3.582ns (82.383%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.239    12.870    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124    12.994 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.390    13.385    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X49Y56         FDRE (Setup_fdre_C_CE)      -0.205    18.437    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                  5.052    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.348ns  (logic 0.766ns (17.617%)  route 3.582ns (82.383%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.239    12.870    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124    12.994 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.390    13.385    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X49Y56         FDRE (Setup_fdre_C_CE)      -0.205    18.437    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                  5.052    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        4.348ns  (logic 0.766ns (17.617%)  route 3.582ns (82.383%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.239    12.870    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.124    12.994 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.390    13.385    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X49Y56         FDRE (Setup_fdre_C_CE)      -0.205    18.437    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.437    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                  5.052    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.953ns  (logic 0.766ns (19.378%)  route 3.187ns (80.622%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.234    12.865    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I2_O)        0.124    12.989 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.989    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X49Y56         FDRE (Setup_fdre_C_D)        0.031    18.673    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.673    
                         arrival time                         -12.989    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.793ns  (logic 0.766ns (20.196%)  route 3.027ns (79.804%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 f  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.074    12.705    My_arbitre/Btn[0]
    SLICE_X48Y56         LUT5 (Prop_lut5_I3_O)        0.124    12.829 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.829    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X48Y56         FDRE (Setup_fdre_C_D)        0.029    18.671    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -12.829    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.780ns  (logic 0.766ns (20.265%)  route 3.014ns (79.735%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           2.061    12.692    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I1_O)        0.124    12.816 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000    12.816    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X49Y56         FDRE (Setup_fdre_C_D)        0.029    18.671    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -12.816    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.612ns  (logic 0.766ns (21.209%)  route 2.846ns (78.791%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.893    12.524    My_arbitre/Btn[0]
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.648 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000    12.648    My_arbitre/it_homade_i[0]
    SLICE_X49Y55         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.441    18.445    My_arbitre/clk_out2
    SLICE_X49Y55         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.398    18.843    
                         clock uncertainty           -0.202    18.642    
    SLICE_X49Y55         FDRE (Setup_fdre_C_D)        0.029    18.671    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        3.222ns  (logic 0.642ns (19.924%)  route 2.580ns (80.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 18.442 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[4]/Q
                         net (fo=2, routed)           0.953    10.508    Inst_debounce4/delay2[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.632 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           1.627    12.259    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X44Y29         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.437    18.442    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X44Y29         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.398    18.840    
                         clock uncertainty           -0.202    18.639    
    SLICE_X44Y29         FDRE (Setup_fdre_C_D)       -0.067    18.572    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.572    
                         arrival time                         -12.259    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 Inst_debounce4/delay2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_timer_1 rise@20.000ns - clk_out1_timer_1 rise@10.000ns)
  Data Path Delay:        2.438ns  (logic 0.642ns (26.334%)  route 1.796ns (73.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 18.436 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.392    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.488 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.548     9.036    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.518     9.554 r  Inst_debounce4/delay2_reg[3]/Q
                         net (fo=2, routed)           1.796    11.350    Inst_debounce4/delay2[3]
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.124    11.474 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000    11.474    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  mclk (IN)
                         net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    15.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    16.914    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.431    18.436    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.398    18.834    
                         clock uncertainty           -0.202    18.633    
    SLICE_X39Y27         FDRE (Setup_fdre_C_D)        0.031    18.664    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                         18.664    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  7.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.246ns (33.477%)  route 0.489ns (66.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 r  Inst_debounce4/delay3_reg[3]/Q
                         net (fo=1, routed)           0.489     0.008    Inst_debounce4/delay3[3]
    SLICE_X39Y27         LUT3 (Prop_lut3_I2_O)        0.098     0.106 r  Inst_debounce4/Q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.106    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Btn[0]
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.819    -0.871    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/clk_out2
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.092    -0.022    my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.985%)  route 0.538ns (72.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[1]/Q
                         net (fo=2, routed)           0.538     0.073    Inst_debounce4/delay2[1]
    SLICE_X39Y27         LUT3 (Prop_lut3_I1_O)        0.045     0.118 r  Inst_debounce4/Q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.118    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Btn[0]
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.819    -0.871    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/clk_out2
    SLICE_X39Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.091    -0.023    my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.209ns (25.274%)  route 0.618ns (74.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  Inst_debounce4/delay2_reg[0]/Q
                         net (fo=2, routed)           0.618     0.154    Inst_debounce4/delay2[0]
    SLICE_X38Y28         LUT3 (Prop_lut3_I1_O)        0.045     0.199 r  Inst_debounce4/Q1_i_1/O
                         net (fo=1, routed)           0.000     0.199    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Btn[0]
    SLICE_X38Y28         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.820    -0.870    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/clk_out2
    SLICE_X38Y28         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg/C
                         clock pessimism              0.555    -0.315    
                         clock uncertainty            0.202    -0.113    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.120     0.007    my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/Q1_reg
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.441%)  route 0.643ns (77.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.551    -0.630    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  Inst_debounce4/delay1_reg[2]/Q
                         net (fo=2, routed)           0.643     0.153    Inst_debounce4/delay1[2]
    SLICE_X36Y27         LUT3 (Prop_lut3_I0_O)        0.045     0.198 r  Inst_debounce4/Q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.198    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Btn[0]
    SLICE_X36Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.819    -0.871    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/clk_out2
    SLICE_X36Y27         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.091    -0.023    my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.246ns (21.437%)  route 0.902ns (78.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.758     0.519    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Btn[0]
    SLICE_X44Y29         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.823    -0.867    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/clk_out2
    SLICE_X44Y29         FDRE                                         r  my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg/C
                         clock pessimism              0.555    -0.312    
                         clock uncertainty            0.202    -0.110    
    SLICE_X44Y29         FDRE (Hold_fdre_C_D)         0.070    -0.040    my_Master/Mwaitbtn.Inst_IPwaitBt/pls4/Q1_reg
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/it_homade_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.291ns (23.833%)  route 0.930ns (76.167%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.787     0.548    My_arbitre/Btn[0]
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.045     0.593 r  My_arbitre/it_homade[0]_i_1/O
                         net (fo=1, routed)           0.000     0.593    My_arbitre/it_homade_i[0]
    SLICE_X49Y55         FDRE                                         r  My_arbitre/it_homade_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    My_arbitre/clk_out2
    SLICE_X49Y55         FDRE                                         r  My_arbitre/it_homade_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.202    -0.099    
    SLICE_X49Y55         FDRE (Hold_fdre_C_D)         0.091    -0.008    My_arbitre/it_homade_reg[0]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.291ns (22.331%)  route 1.012ns (77.669%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.869     0.630    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I1_O)        0.045     0.675 r  My_arbitre/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.675    My_arbitre/FSM_sequential_state[3]_i_2_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.202    -0.099    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.091    -0.008    My_arbitre/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.291ns (22.112%)  route 1.025ns (77.888%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.882     0.643    My_arbitre/Btn[0]
    SLICE_X48Y56         LUT5 (Prop_lut5_I3_O)        0.045     0.688 r  My_arbitre/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.688    My_arbitre/FSM_sequential_state[2]_i_1_n_0
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    My_arbitre/clk_out2
    SLICE_X48Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.202    -0.099    
    SLICE_X48Y56         FDRE (Hold_fdre_C_D)         0.091    -0.008    My_arbitre/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.291ns (21.254%)  route 1.078ns (78.746%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 f  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 f  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.935     0.696    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I2_O)        0.045     0.741 r  My_arbitre/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.741    My_arbitre/FSM_sequential_state[1]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.202    -0.099    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.092    -0.007    My_arbitre/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 Inst_debounce4/delay3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            My_arbitre/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_timer_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_timer_1 rise@0.000ns - clk_out1_timer_1 rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.291ns (19.434%)  route 1.206ns (80.566%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.553    -0.628    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.148    -0.480 r  Inst_debounce4/delay3_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.337    Inst_debounce4/delay3[4]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.239 r  Inst_debounce4/Q1_i_1__3/O
                         net (fo=6, routed)           0.936     0.697    My_arbitre/Btn[0]
    SLICE_X49Y56         LUT6 (Prop_lut6_I1_O)        0.045     0.742 r  My_arbitre/FSM_sequential_state[3]_i_1/O
                         net (fo=4, routed)           0.127     0.869    My_arbitre/FSM_sequential_state[3]_i_1_n_0
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.833    -0.856    My_arbitre/clk_out2
    SLICE_X49Y56         FDRE                                         r  My_arbitre/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.202    -0.099    
    SLICE_X49Y56         FDRE (Hold_fdre_C_CE)       -0.039    -0.138    My_arbitre/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  1.007    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        3.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.808ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.419ns (7.259%)  route 5.353ns (92.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.353     4.811    Inst_debounce4/reset
    SLICE_X36Y26         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.430     8.435    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.204     8.630    
    SLICE_X36Y26         FDCE (Recov_fdce_C_CLR)     -0.580     8.050    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.050    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.419ns (7.259%)  route 5.353ns (92.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.353     4.811    Inst_debounce4/reset
    SLICE_X36Y26         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.430     8.435    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.204     8.630    
    SLICE_X36Y26         FDCE (Recov_fdce_C_CLR)     -0.580     8.050    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.050    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.419ns (7.259%)  route 5.353ns (92.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.353     4.811    Inst_debounce4/reset
    SLICE_X36Y26         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.430     8.435    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.204     8.630    
    SLICE_X36Y26         FDCE (Recov_fdce_C_CLR)     -0.580     8.050    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.050    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.419ns (7.264%)  route 5.349ns (92.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.349     4.807    Inst_debounce4/reset
    SLICE_X37Y26         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.430     8.435    Inst_debounce4/clk_out1
    SLICE_X37Y26         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.204     8.630    
    SLICE_X37Y26         FDCE (Recov_fdce_C_CLR)     -0.580     8.050    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.050    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.419ns (7.264%)  route 5.349ns (92.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.349     4.807    Inst_debounce4/reset
    SLICE_X37Y26         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.430     8.435    Inst_debounce4/clk_out1
    SLICE_X37Y26         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.204     8.630    
    SLICE_X37Y26         FDCE (Recov_fdce_C_CLR)     -0.580     8.050    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.050    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 0.419ns (7.645%)  route 5.062ns (92.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.062     4.520    Inst_debounce4/reset
    SLICE_X37Y27         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431     8.436    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.204     8.631    
    SLICE_X37Y27         FDCE (Recov_fdce_C_CLR)     -0.580     8.051    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.051    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 0.419ns (7.645%)  route 5.062ns (92.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.062     4.520    Inst_debounce4/reset
    SLICE_X37Y27         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431     8.436    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.204     8.631    
    SLICE_X37Y27         FDCE (Recov_fdce_C_CLR)     -0.580     8.051    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.051    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.419ns (8.110%)  route 4.747ns (91.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         4.747     4.205    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431     8.436    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.204     8.631    
    SLICE_X38Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.095    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.095    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.419ns (8.110%)  route 4.747ns (91.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         4.747     4.205    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431     8.436    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.204     8.631    
    SLICE_X38Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.095    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.095    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.419ns (8.110%)  route 4.747ns (91.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         4.747     4.205    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431     8.436    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.204     8.631    
    SLICE_X38Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.095    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.095    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  3.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.233    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.233    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.233    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.233    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.233    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.233    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.233    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.233    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.971ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.128ns (5.487%)  route 2.205ns (94.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.205     1.713    Inst_debounce4/reset
    SLICE_X37Y27         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X37Y27         FDCE (Remov_fdce_C_CLR)     -0.146    -0.258    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.971ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.128ns (5.487%)  route 2.205ns (94.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.205     1.713    Inst_debounce4/reset
    SLICE_X37Y27         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X37Y27         FDCE (Remov_fdce_C_CLR)     -0.146    -0.258    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  1.971    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer_1
  To Clock:  clk_out1_timer

Setup :            0  Failing Endpoints,  Worst Slack        3.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.810ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.419ns (7.259%)  route 5.353ns (92.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.353     4.811    Inst_debounce4/reset
    SLICE_X36Y26         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.430     8.435    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.202     8.632    
    SLICE_X36Y26         FDCE (Recov_fdce_C_CLR)     -0.580     8.052    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.052    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.419ns (7.259%)  route 5.353ns (92.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.353     4.811    Inst_debounce4/reset
    SLICE_X36Y26         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.430     8.435    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.202     8.632    
    SLICE_X36Y26         FDCE (Recov_fdce_C_CLR)     -0.580     8.052    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.052    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.419ns (7.259%)  route 5.353ns (92.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.353     4.811    Inst_debounce4/reset
    SLICE_X36Y26         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.430     8.435    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.202     8.632    
    SLICE_X36Y26         FDCE (Recov_fdce_C_CLR)     -0.580     8.052    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.052    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.419ns (7.264%)  route 5.349ns (92.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.349     4.807    Inst_debounce4/reset
    SLICE_X37Y26         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.430     8.435    Inst_debounce4/clk_out1
    SLICE_X37Y26         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.202     8.632    
    SLICE_X37Y26         FDCE (Recov_fdce_C_CLR)     -0.580     8.052    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.052    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.419ns (7.264%)  route 5.349ns (92.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.349     4.807    Inst_debounce4/reset
    SLICE_X37Y26         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.430     8.435    Inst_debounce4/clk_out1
    SLICE_X37Y26         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.202     8.632    
    SLICE_X37Y26         FDCE (Recov_fdce_C_CLR)     -0.580     8.052    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.052    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 0.419ns (7.645%)  route 5.062ns (92.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.062     4.520    Inst_debounce4/reset
    SLICE_X37Y27         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431     8.436    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.202     8.633    
    SLICE_X37Y27         FDCE (Recov_fdce_C_CLR)     -0.580     8.053    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.053    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 0.419ns (7.645%)  route 5.062ns (92.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.062     4.520    Inst_debounce4/reset
    SLICE_X37Y27         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431     8.436    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.202     8.633    
    SLICE_X37Y27         FDCE (Recov_fdce_C_CLR)     -0.580     8.053    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.053    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.419ns (8.110%)  route 4.747ns (91.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         4.747     4.205    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431     8.436    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.202     8.633    
    SLICE_X38Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.097    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.419ns (8.110%)  route 4.747ns (91.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         4.747     4.205    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431     8.436    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.202     8.633    
    SLICE_X38Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.097    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.419ns (8.110%)  route 4.747ns (91.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         4.747     4.205    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431     8.436    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.202     8.633    
    SLICE_X38Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.097    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  3.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.235    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.235    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.235    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.235    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.235    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.235    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.235    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.235    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.973ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.128ns (5.487%)  route 2.205ns (94.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.205     1.713    Inst_debounce4/reset
    SLICE_X37Y27         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X37Y27         FDCE (Remov_fdce_C_CLR)     -0.146    -0.260    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.973ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.128ns (5.487%)  route 2.205ns (94.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.205     1.713    Inst_debounce4/reset
    SLICE_X37Y27         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X37Y27         FDCE (Remov_fdce_C_CLR)     -0.146    -0.260    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  1.973    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        3.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.808ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.419ns (7.259%)  route 5.353ns (92.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.353     4.811    Inst_debounce4/reset
    SLICE_X36Y26         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.430     8.435    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.204     8.630    
    SLICE_X36Y26         FDCE (Recov_fdce_C_CLR)     -0.580     8.050    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.050    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.419ns (7.259%)  route 5.353ns (92.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.353     4.811    Inst_debounce4/reset
    SLICE_X36Y26         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.430     8.435    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.204     8.630    
    SLICE_X36Y26         FDCE (Recov_fdce_C_CLR)     -0.580     8.050    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.050    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.419ns (7.259%)  route 5.353ns (92.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.353     4.811    Inst_debounce4/reset
    SLICE_X36Y26         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.430     8.435    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.204     8.630    
    SLICE_X36Y26         FDCE (Recov_fdce_C_CLR)     -0.580     8.050    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.050    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.419ns (7.264%)  route 5.349ns (92.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.349     4.807    Inst_debounce4/reset
    SLICE_X37Y26         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.430     8.435    Inst_debounce4/clk_out1
    SLICE_X37Y26         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.204     8.630    
    SLICE_X37Y26         FDCE (Recov_fdce_C_CLR)     -0.580     8.050    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.050    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.419ns (7.264%)  route 5.349ns (92.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.349     4.807    Inst_debounce4/reset
    SLICE_X37Y26         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.430     8.435    Inst_debounce4/clk_out1
    SLICE_X37Y26         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.204     8.630    
    SLICE_X37Y26         FDCE (Recov_fdce_C_CLR)     -0.580     8.050    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.050    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 0.419ns (7.645%)  route 5.062ns (92.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.062     4.520    Inst_debounce4/reset
    SLICE_X37Y27         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431     8.436    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.204     8.631    
    SLICE_X37Y27         FDCE (Recov_fdce_C_CLR)     -0.580     8.051    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.051    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 0.419ns (7.645%)  route 5.062ns (92.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.062     4.520    Inst_debounce4/reset
    SLICE_X37Y27         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431     8.436    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.204     8.631    
    SLICE_X37Y27         FDCE (Recov_fdce_C_CLR)     -0.580     8.051    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.051    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.419ns (8.110%)  route 4.747ns (91.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         4.747     4.205    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431     8.436    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.204     8.631    
    SLICE_X38Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.095    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.095    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.419ns (8.110%)  route 4.747ns (91.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         4.747     4.205    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431     8.436    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.204     8.631    
    SLICE_X38Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.095    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.095    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.419ns (8.110%)  route 4.747ns (91.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         4.747     4.205    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431     8.436    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.204     8.631    
    SLICE_X38Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.095    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.095    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  3.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.233    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.233    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.233    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.233    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.233    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.233    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.233    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.808ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.233    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.971ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.128ns (5.487%)  route 2.205ns (94.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.205     1.713    Inst_debounce4/reset
    SLICE_X37Y27         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X37Y27         FDCE (Remov_fdce_C_CLR)     -0.146    -0.258    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             1.971ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.128ns (5.487%)  route 2.205ns (94.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.205     1.713    Inst_debounce4/reset
    SLICE_X37Y27         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.204    -0.112    
    SLICE_X37Y27         FDCE (Remov_fdce_C_CLR)     -0.146    -0.258    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  1.971    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_timer_1
  To Clock:  clk_out1_timer_1

Setup :            0  Failing Endpoints,  Worst Slack        3.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.810ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.419ns (7.259%)  route 5.353ns (92.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.353     4.811    Inst_debounce4/reset
    SLICE_X36Y26         FDCE                                         f  Inst_debounce4/delay1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.430     8.435    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay1_reg[2]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.202     8.632    
    SLICE_X36Y26         FDCE (Recov_fdce_C_CLR)     -0.580     8.052    Inst_debounce4/delay1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.052    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.419ns (7.259%)  route 5.353ns (92.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.353     4.811    Inst_debounce4/reset
    SLICE_X36Y26         FDCE                                         f  Inst_debounce4/delay1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.430     8.435    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay1_reg[3]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.202     8.632    
    SLICE_X36Y26         FDCE (Recov_fdce_C_CLR)     -0.580     8.052    Inst_debounce4/delay1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.052    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 0.419ns (7.259%)  route 5.353ns (92.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.353     4.811    Inst_debounce4/reset
    SLICE_X36Y26         FDCE                                         f  Inst_debounce4/delay2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.430     8.435    Inst_debounce4/clk_out1
    SLICE_X36Y26         FDCE                                         r  Inst_debounce4/delay2_reg[2]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.202     8.632    
    SLICE_X36Y26         FDCE (Recov_fdce_C_CLR)     -0.580     8.052    Inst_debounce4/delay2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.052    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.419ns (7.264%)  route 5.349ns (92.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.349     4.807    Inst_debounce4/reset
    SLICE_X37Y26         FDCE                                         f  Inst_debounce4/delay1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.430     8.435    Inst_debounce4/clk_out1
    SLICE_X37Y26         FDCE                                         r  Inst_debounce4/delay1_reg[0]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.202     8.632    
    SLICE_X37Y26         FDCE (Recov_fdce_C_CLR)     -0.580     8.052    Inst_debounce4/delay1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.052    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 0.419ns (7.264%)  route 5.349ns (92.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.349     4.807    Inst_debounce4/reset
    SLICE_X37Y26         FDCE                                         f  Inst_debounce4/delay1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.430     8.435    Inst_debounce4/clk_out1
    SLICE_X37Y26         FDCE                                         r  Inst_debounce4/delay1_reg[4]/C
                         clock pessimism              0.398     8.833    
                         clock uncertainty           -0.202     8.632    
    SLICE_X37Y26         FDCE (Recov_fdce_C_CLR)     -0.580     8.052    Inst_debounce4/delay1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.052    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 0.419ns (7.645%)  route 5.062ns (92.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.062     4.520    Inst_debounce4/reset
    SLICE_X37Y27         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431     8.436    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.202     8.633    
    SLICE_X37Y27         FDCE (Recov_fdce_C_CLR)     -0.580     8.053    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.053    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 0.419ns (7.645%)  route 5.062ns (92.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         5.062     4.520    Inst_debounce4/reset
    SLICE_X37Y27         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431     8.436    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.202     8.633    
    SLICE_X37Y27         FDCE (Recov_fdce_C_CLR)     -0.580     8.053    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          8.053    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.419ns (8.110%)  route 4.747ns (91.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         4.747     4.205    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431     8.436    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.202     8.633    
    SLICE_X38Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.097    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.419ns (8.110%)  route 4.747ns (91.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         4.747     4.205    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431     8.436    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.202     8.633    
    SLICE_X38Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.097    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_timer_1 rise@10.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 0.419ns (8.110%)  route 4.747ns (91.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        1.551    -0.961    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  reset_Homade_reg/Q
                         net (fo=114, routed)         4.747     4.205    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          1.431     8.436    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.398     8.834    
                         clock uncertainty           -0.202     8.633    
    SLICE_X38Y27         FDCE (Recov_fdce_C_CLR)     -0.536     8.097    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  3.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[0]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.235    Inst_debounce4/delay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[1]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.235    Inst_debounce4/delay2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[3]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.235    Inst_debounce4/delay2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay2_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay2_reg[4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.235    Inst_debounce4/delay2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[0]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.235    Inst_debounce4/delay3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[1]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.235    Inst_debounce4/delay3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[3]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.235    Inst_debounce4/delay3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.128ns (5.830%)  route 2.067ns (94.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.067     1.575    Inst_debounce4/reset
    SLICE_X38Y27         FDCE                                         f  Inst_debounce4/delay3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X38Y27         FDCE                                         r  Inst_debounce4/delay3_reg[4]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X38Y27         FDCE (Remov_fdce_C_CLR)     -0.121    -0.235    Inst_debounce4/delay3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.973ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.128ns (5.487%)  route 2.205ns (94.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.205     1.713    Inst_debounce4/reset
    SLICE_X37Y27         FDCE                                         f  Inst_debounce4/delay1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay1_reg[1]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X37Y27         FDCE (Remov_fdce_C_CLR)     -0.146    -0.260    Inst_debounce4/delay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.973ns  (arrival time - required time)
  Source:                 reset_Homade_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_timer_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_debounce4/delay3_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_timer_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_timer_1 rise@0.000ns - clk_out2_timer_1 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.128ns (5.487%)  route 2.205ns (94.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_gen/inst/clk_out2_timer
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen/inst/clkout2_buf/O
                         net (fo=4747, routed)        0.561    -0.620    clk50
    SLICE_X57Y66         FDRE                                         r  reset_Homade_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.492 f  reset_Homade_reg/Q
                         net (fo=114, routed)         2.205     1.713    Inst_debounce4/reset
    SLICE_X37Y27         FDCE                                         f  Inst_debounce4/delay3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_timer_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen/inst/clk_in1_timer
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen/inst/clk_out1_timer
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen/inst/clkout1_buf/O
                         net (fo=53, routed)          0.819    -0.871    Inst_debounce4/clk_out1
    SLICE_X37Y27         FDCE                                         r  Inst_debounce4/delay3_reg[2]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.202    -0.114    
    SLICE_X37Y27         FDCE (Remov_fdce_C_CLR)     -0.146    -0.260    Inst_debounce4/delay3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  1.973    





