0.6
2019.2
Nov  6 2019
21:57:16
D:/Dev/CENG342/Lab_12/Lab_12.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Dev/CENG342/Lab_12/Lab_12.srcs/sim_1/imports/Computer_package/Computer_testbench.vhdl,1588613128,vhdl,,,,computer_testbench,,,,,,,,
D:/Dev/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/Computer_package/Memory_NO_DDR.vhdl,1588613128,vhdl,,,,\blk_mem_gen_prim_width__parameterized0\;\blk_mem_gen_prim_width__parameterized10\;\blk_mem_gen_prim_width__parameterized11\;\blk_mem_gen_prim_width__parameterized12\;\blk_mem_gen_prim_width__parameterized13\;\blk_mem_gen_prim_width__parameterized14\;\blk_mem_gen_prim_width__parameterized15\;\blk_mem_gen_prim_width__parameterized16\;\blk_mem_gen_prim_width__parameterized17\;\blk_mem_gen_prim_width__parameterized18\;\blk_mem_gen_prim_width__parameterized19\;\blk_mem_gen_prim_width__parameterized1\;\blk_mem_gen_prim_width__parameterized20\;\blk_mem_gen_prim_width__parameterized21\;\blk_mem_gen_prim_width__parameterized22\;\blk_mem_gen_prim_width__parameterized23\;\blk_mem_gen_prim_width__parameterized24\;\blk_mem_gen_prim_width__parameterized25\;\blk_mem_gen_prim_width__parameterized26\;\blk_mem_gen_prim_width__parameterized27\;\blk_mem_gen_prim_width__parameterized28\;\blk_mem_gen_prim_width__parameterized29\;\blk_mem_gen_prim_width__parameterized2\;\blk_mem_gen_prim_width__parameterized30\;\blk_mem_gen_prim_width__parameterized31\;\blk_mem_gen_prim_width__parameterized32\;\blk_mem_gen_prim_width__parameterized33\;\blk_mem_gen_prim_width__parameterized34\;\blk_mem_gen_prim_width__parameterized35\;\blk_mem_gen_prim_width__parameterized36\;\blk_mem_gen_prim_width__parameterized37\;\blk_mem_gen_prim_width__parameterized38\;\blk_mem_gen_prim_width__parameterized39\;\blk_mem_gen_prim_width__parameterized3\;\blk_mem_gen_prim_width__parameterized40\;\blk_mem_gen_prim_width__parameterized41\;\blk_mem_gen_prim_width__parameterized42\;\blk_mem_gen_prim_width__parameterized43\;\blk_mem_gen_prim_width__parameterized44\;\blk_mem_gen_prim_width__parameterized45\;\blk_mem_gen_prim_width__parameterized46\;\blk_mem_gen_prim_width__parameterized47\;\blk_mem_gen_prim_width__parameterized48\;\blk_mem_gen_prim_width__parameterized49\;\blk_mem_gen_prim_width__parameterized4\;\blk_mem_gen_prim_width__parameterized50\;\blk_mem_gen_prim_width__parameterized51\;\blk_mem_gen_prim_width__parameterized52\;\blk_mem_gen_prim_width__parameterized53\;\blk_mem_gen_prim_width__parameterized54\;\blk_mem_gen_prim_width__parameterized55\;\blk_mem_gen_prim_width__parameterized56\;\blk_mem_gen_prim_width__parameterized57\;\blk_mem_gen_prim_width__parameterized58\;\blk_mem_gen_prim_width__parameterized59\;\blk_mem_gen_prim_width__parameterized5\;\blk_mem_gen_prim_width__parameterized60\;\blk_mem_gen_prim_width__parameterized61\;\blk_mem_gen_prim_width__parameterized62\;\blk_mem_gen_prim_width__parameterized6\;\blk_mem_gen_prim_width__parameterized7\;\blk_mem_gen_prim_width__parameterized8\;\blk_mem_gen_prim_width__parameterized9\;\blk_mem_gen_prim_wrapper__parameterized0\;\blk_mem_gen_prim_wrapper__parameterized10\;\blk_mem_gen_prim_wrapper__parameterized11\;\blk_mem_gen_prim_wrapper__parameterized12\;\blk_mem_gen_prim_wrapper__parameterized13\;\blk_mem_gen_prim_wrapper__parameterized14\;\blk_mem_gen_prim_wrapper__parameterized15\;\blk_mem_gen_prim_wrapper__parameterized16\;\blk_mem_gen_prim_wrapper__parameterized17\;\blk_mem_gen_prim_wrapper__parameterized18\;\blk_mem_gen_prim_wrapper__parameterized19\;\blk_mem_gen_prim_wrapper__parameterized1\;\blk_mem_gen_prim_wrapper__parameterized20\;\blk_mem_gen_prim_wrapper__parameterized21\;\blk_mem_gen_prim_wrapper__parameterized22\;\blk_mem_gen_prim_wrapper__parameterized23\;\blk_mem_gen_prim_wrapper__parameterized24\;\blk_mem_gen_prim_wrapper__parameterized25\;\blk_mem_gen_prim_wrapper__parameterized26\;\blk_mem_gen_prim_wrapper__parameterized27\;\blk_mem_gen_prim_wrapper__parameterized28\;\blk_mem_gen_prim_wrapper__parameterized29\;\blk_mem_gen_prim_wrapper__parameterized2\;\blk_mem_gen_prim_wrapper__parameterized30\;\blk_mem_gen_prim_wrapper__parameterized31\;\blk_mem_gen_prim_wrapper__parameterized32\;\blk_mem_gen_prim_wrapper__parameterized33\;\blk_mem_gen_prim_wrapper__parameterized34\;\blk_mem_gen_prim_wrapper__parameterized35\;\blk_mem_gen_prim_wrapper__parameterized36\;\blk_mem_gen_prim_wrapper__parameterized37\;\blk_mem_gen_prim_wrapper__parameterized38\;\blk_mem_gen_prim_wrapper__parameterized39\;\blk_mem_gen_prim_wrapper__parameterized3\;\blk_mem_gen_prim_wrapper__parameterized40\;\blk_mem_gen_prim_wrapper__parameterized41\;\blk_mem_gen_prim_wrapper__parameterized42\;\blk_mem_gen_prim_wrapper__parameterized43\;\blk_mem_gen_prim_wrapper__parameterized44\;\blk_mem_gen_prim_wrapper__parameterized45\;\blk_mem_gen_prim_wrapper__parameterized46\;\blk_mem_gen_prim_wrapper__parameterized47\;\blk_mem_gen_prim_wrapper__parameterized48\;\blk_mem_gen_prim_wrapper__parameterized49\;\blk_mem_gen_prim_wrapper__parameterized4\;\blk_mem_gen_prim_wrapper__parameterized50\;\blk_mem_gen_prim_wrapper__parameterized51\;\blk_mem_gen_prim_wrapper__parameterized52\;\blk_mem_gen_prim_wrapper__parameterized53\;\blk_mem_gen_prim_wrapper__parameterized54\;\blk_mem_gen_prim_wrapper__parameterized55\;\blk_mem_gen_prim_wrapper__parameterized56\;\blk_mem_gen_prim_wrapper__parameterized57\;\blk_mem_gen_prim_wrapper__parameterized58\;\blk_mem_gen_prim_wrapper__parameterized59\;\blk_mem_gen_prim_wrapper__parameterized5\;\blk_mem_gen_prim_wrapper__parameterized60\;\blk_mem_gen_prim_wrapper__parameterized61\;\blk_mem_gen_prim_wrapper__parameterized62\;\blk_mem_gen_prim_wrapper__parameterized6\;\blk_mem_gen_prim_wrapper__parameterized7\;\blk_mem_gen_prim_wrapper__parameterized8\;\blk_mem_gen_prim_wrapper__parameterized9\;\generic_register__parameterized0\;\generic_register__parameterized0_1\;\generic_register__parameterized0_2\;\generic_register__parameterized0_3\;\generic_register__parameterized0_4\;\generic_register__parameterized0_5\;\generic_register__parameterized0_6\;\generic_register__parameterized0_7\;\generic_register__parameterized1\;\generic_register__parameterized1_0\;\generic_register__parameterized2\;\gh_counter_integer_down__parameterized1\;\gh_counter_integer_down__parameterized1_44\;\gh_register_ce__parameterized2\;\gh_register_ce__parameterized2_34\;\gh_register_ce__parameterized2_35\;\gh_register_ce__parameterized2_37\;\gh_register_ce__parameterized2_38\;\gh_register_ce__parameterized4\;blk_mem_gen_0;blk_mem_gen_generic_cstr;blk_mem_gen_mux;blk_mem_gen_prim_width;blk_mem_gen_prim_wrapper;blk_mem_gen_top;blk_mem_gen_v8_4_4;blk_mem_gen_v8_4_4_synth;block_ram;buttons;generic_counter;generic_register;generic_register_file_5;gh_baud_rate_gen;gh_counter_down_ce_ld;gh_counter_down_ce_ld_tc;gh_counter_integer_down;gh_counter_integer_down_43;gh_edge_det;gh_edge_det_13;gh_edge_det_16;gh_edge_det_17;gh_edge_det_19;gh_edge_det_20;gh_edge_det_21;gh_edge_det_22;gh_edge_det_23;gh_edge_det_28;gh_edge_det_30;gh_edge_det_32;gh_edge_det_xcd;gh_edge_det_xcd_26;gh_fifo_async16_rcsr_wf;gh_fifo_async16_sr;gh_jkff;gh_jkff_10;gh_jkff_11;gh_jkff_12;gh_jkff_14;gh_jkff_15;gh_jkff_18;gh_jkff_24;gh_jkff_25;gh_jkff_27;gh_jkff_29;gh_jkff_31;gh_jkff_39;gh_jkff_40;gh_jkff_41;gh_jkff_8;gh_jkff_9;gh_parity_gen_serial;gh_parity_gen_serial_42;gh_register_ce;gh_register_ce_33;gh_register_ce_36;gh_shift_reg_pl_sl;gh_shift_reg_se_sl;gh_uart_16550;gh_uart_rx_8bit;gh_uart_tx_8bit;hexdisplay;io;leds;memory_no_ddr;rgb_leds;switches,,,,,,,,
D:/Dev/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/Computer_package/ddr2_model.v,1588613128,verilog,,,D:/Dev/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/Computer_package/ddr2_model_parameters.vh,ddr2_model,,,../../../../Lab_12.srcs/sources_1/imports/Computer_package;../../../../Lab_12.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Dev/CENG342/Lab_12/Lab_12.srcs/sources_1/imports/Computer_package/ddr2_model_parameters.vh,1588613128,verilog,,,,,,,,,,,,
D:/Dev/CENG342/Lab_12/Lab_12.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl,1588634084,vhdl,,,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz,,,,,,,,
