Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /CMC/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 1efbf69e71ff4c43b1d765196858b6e4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot b2b_adder_TB_behav xil_defaultlib.b2b_adder_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'rst' has no actual or default value [/home/shuhangtan/Ece_498/CORDIC/b2b_adder/b2b_adder.srcs/sources_1/imports/new/A_S_TOP_LEVEL.vhd:38]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit b2b_adder_tb in library work failed.
