/*
 * MMSP2 (MP2520F) Registers
 *  Only listed needed regs for HW blit stuff
 *
 * 2005-12-20 Paeryn
 */
  

#ifndef _MMSP2_REG_H_
#define _MMSP2_REG_H_

/*
 * Blitter registers
 */

#define MESGDSTCTRL      (0x0000>>2)
#define   MESG_DSTENB      (1<<6)
#define   MESG_BSTBPP       0x60
#define   MESG_DSTBPP_8    (0<<5)
#define   MESG_DSTBPP_16   (1<<5)

#define MESGDSTADDR      (0x0004>>2)
#define MESGDSTSTRIDE    (0x0008>>2)
#define MESGSRCCTRL      (0x000C>>2)
#define   MESG_INVIDEO     (1<<8)
#define   MESG_SRCENB      (1<<7)
#define   MESG_SRCBPP       0x60
#define   MESG_SRCBPP_8    (0<<5)
#define   MESG_SRCBPP_16   (1<<5)
#define   MESG_SRCBPP_1    (1<<6)

#define MESGSRCADDR      (0x0010>>2)
#define MESGSRCSTRIDE    (0x0014>>2)
#define MESGSRCFORCOLOR  (0x0018>>2)
#define MESGSRCBACKCOLOR (0x001C>>2)
#define MESGPATCTRL      (0x0020>>2)
#define   MESG_PATMONO     (1<<6)
#define   MESG_PATENB      (1<<5)
#define   MESG_PATBPP       0x18
#define   MESG_PATBPP_8    (0<<3)
#define   MESG_PATBPP_16   (1<<3)
#define   MESG_PATBPP_1    (1<<4)
#define   MESG_YOFFSET      0x07

#define MESGFORCOLOR     (0x0024>>2)
#define MESGBACKCOLOR    (0x0028>>2)
#define MESGSIZE         (0x002C>>2)
#define   MESG_HEIGHT       16
#define   MESG_WIDTH         0

#define MESGCTRL         (0x0030>>2)
#define   MESG_TRANSPCOLOR  16
#define   MESG_TRANSPEN    (1<<11)
#define   MESG_FFCLR       (1<<10)
#define   MESG_YDIR        (1<< 9)
#define   MESG_YDIR_NEG    (0<< 9)
#define   MESG_YDIR_POS    (1<< 9)
#define   MESG_XDIR        (1<< 8)
#define   MESG_XDIR_NEG    (0<< 8)
#define   MESG_XDIR_POS    (1<< 8)
#define   MESG_ROP          0xFF

#define MESGSTATUS       (0x0034>>2)
#define   MESG_BUSY        (1<<0)

#define MESGFIFOSTATUS   (0x0038>>2)
#define   MESG_FULL       (1<<31)
#define   MESG_REMAIN      0x1f

#define MESGFIFO         (0x003C>>2)
#define MESGPAT          (0x0080>>2)

/*
 * Basic ROPs
 */
#define MESG_ROP_NULL 0xAA
#define MESG_ROP_COPY 0xCC
#define MESG_ROP_PAT  0xF0


/*
 * Control registers
 */
#define SYSCLKENREG      (0x0904>>1)
#define   FASTIOCLK        (1<<10)

#define VCLKENREG        (0x090A>>1)
#define   GRPCLK           (1<<2)

#define SC_STATUS        (0x1802>>1)
#define   SC_DISP_FIELD    (1<<7)

#define GPIOB_PINLVL     (0x1182>>1)
#define   GPIOB_VSYNC      (1<<4)

#define DPC_CNTL         (0x2800>>1)
#define   DPC_INTERLACE    (1<<5)
#define DPC_X_MAX        (0x2816>>1)
#define DPC_Y_MAX        (0x2818>>1)
#define DPC_V_SYNC       (0x2920>>1)
#define   DPC_VSFLDPOL     (1<<6)
#define   DPC_VSFLDEN      (1<<7)
#define DPC_CLKCNTL      (0x2848>>1)

#define MLC_OVLAY_CNTR   (0x2880>>1)
#define   DISP_BOTH_PATH   (1<<15)
#define   DISP_OVLY2SCALE  (1<<14)
#define   DISP_FLD_POL     (1<<13)
#define   DISP_GAMM_BYPATH (1<<12)
#define   DISP_SWAP        (1<<11)
#define   DISP_CURSOR      (1<< 9)
#define   DISP_SUBPICTURE  (1<< 8)
#define   DISP_OSD         (1<< 7)
#define   DISP_STL5EN      (1<< 6)
#define   DISP_STL4EN      (1<< 5)
#define   DISP_STL3EN      (1<< 4)
#define   DISP_STL2EN      (1<< 3)
#define   DISP_STL1EN      (1<< 2)
#define   DISP_VLBON       (1<< 1)
#define   DISP_VLAON       (1<< 0)

//senquack - new registers undefined before:
#define MLC_YUV_CNTL		(0x2884>>1)
#define MLC_YUVA_TP_HSC	(0x2886>>1)	// bits 15:12 must be 0
#define MLC_YUVA_BT_HSC	(0x2888>>1)	// bits 15:12 must be 0
#define MLC_VLA_ENDX		(0x2898>>1)
#define MLC_VLA_TP_VSCL		(0x288A>>1)
#define MLC_VLA_TP_VSCH		(0x288C>>1) 		// bits 15:9 of this are reserved
#define MLC_YUVA_TP_PXW	(0x2892>>1)
#define MLC_YUVA_BT_PXW	(0x2894>>1)


#define MLC_STL_CNTL     (0x28DA>>1)
#define   MLC_STL_BPP       9
#define   MLC_STL_BPP_4     0x00AA
#define   MLC_STL_BPP_8     0x02AA
#define   MLC_STL_BPP_16    0x04AA
#define   MLC_STL_BPP_24    0x06AA
#define   MLC_STL5ACT      (1<<8)
#define   MLC_STL4ACT      (1<<6)
#define   MLC_STL3ACT      (1<<6)
#define   MLC_STL2ACT      (1<<4)
#define   MLC_STL1ACT      (1<<0)
#define   MLC_STL_DEFAULT   0xAA

#define MLC_STL_MIXMUX   (0x28DC>>1)
#define   MLC_STL5_MIXMUX   8
#define   MLC_STL4_MIXMUX   6
#define   MLC_STL3_MIXMUX   4
#define   MLC_STL2_MIXMUX   2
#define   MLC_STL1_MIXMUX   0

#define MLC_STL_ALPHAL   (0x28DE>>1)
#define   MLC_STL3_ALPHA    8
#define   MLC_STL2_ALPHA    4
#define   MLC_STL1_ALPHA    0

#define MLC_STL_ALPHAH   (0x28E0>>1)
#define   MLC_STL5_ALPHA    4;
#define   MLC_STL4_ALPHA    0;

#define MLC_STL1_STX     (0x28E2>>1)
#define MLC_STL1_ENDX    (0x28E4>>1)
#define MLC_STL1_STY     (0x28E6>>1)
#define MLC_STL1_ENDY    (0x28E8>>1)
#define MLC_STL2_STX     (0x28EA>>1)
#define MLC_STL2_ENDX    (0x28EC>>1)
#define MLC_STL2_STY     (0x28EE>>1)
#define MLC_STL2_ENDY    (0x28F0>>1)
#define MLC_STL3_STX     (0x28F2>>1)
#define MLC_STL3_ENDX    (0x28F4>>1)
#define MLC_STL3_STY     (0x28F6>>1)
#define MLC_STL3_ENDY    (0x28F8>>1)
#define MLC_STL4_STX     (0x28FA>>1)
#define MLC_STL4_ENDX    (0x28FC>>1)
#define MLC_STL4_STY     (0x28FE>>1)
#define MLC_STL4_ENDY    (0x2900>>1)
#define MLC_STL_CKEY_GB  (0x2902>>1)
#define   MLC_STL_CKEYG     8
#define   MLC_STL_CKEYB     0
#define MLC_STL_CKEY_R   (0x2904>>1)
#define MLC_STL_HSC      (0x2906>>1)
#define MLC_STL_VSCL     (0x2908>>1)
#define MLC_STL_VSCH     (0x290A>>1)
#define MLC_STL_HW       (0x290C>>1)
#define MLC_STL_OADRL    (0x290E>>1)
#define MLC_STL_OADRH    (0x2910>>1)
#define MLC_STL_EADRL    (0x2912>>1)
#define MLC_STL_EADRH    (0x2914>>1)
#define MLC_STL_PALLT_A  (0x2958>>1)
#define MLC_STL_PALLT_D  (0x295A>>1)

#define MLC_HWC_CNTL     (0x291E>>1)
#define MLC_HWC_STX      (0x2920>>1)
#define MLC_HWC_STY      (0x2922>>1)
#define MLC_HWC_FGR      (0x2924>>1)
#define MLC_HWC_FB       (0x2926>>1)
#define MLC_HWC_BGR      (0x2928>>1)
#define MLC_HWC_BB       (0x292A>>1)
#define MLC_HWC_OADRL    (0x292C>>1)
#define MLC_HWC_OADRH    (0x292E>>1)
#define MLC_HWC_EADRL    (0x2930>>1)
#define MLC_HWC_EADRH    (0x2932>>1)

#endif
