// Seed: 1495306242
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  assign module_1.id_9 = 0;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = id_4;
  assign id_6 = id_5;
endmodule
module module_1 #(
    parameter id_11 = 32'd50,
    parameter id_7  = 32'd58,
    parameter id_9  = 32'd98
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    _id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire _id_11;
  inout wire id_10;
  inout wire _id_9;
  output wire id_8;
  output wire _id_7;
  output tri id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout logic [7:0] id_2;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_6,
      id_10,
      id_4,
      id_3
  );
  output wire id_1;
  assign id_12 = id_2;
  assign id_6  = -1;
  wire [id_11 : -1 'b0] id_16;
  assign id_4 = id_2[-1'h0];
  assign id_9 = id_4;
  logic [id_7 : id_9] id_17;
  wire id_18;
  wire id_19;
  parameter id_20 = 1;
endmodule
