library IEEE;
use IEEE.Std_logic_1164.all;
use IEEE.Numeric_Std.all;



entity ADC_TESTING is
  port (
		CLK_27    		: in 	std_logic;
		S_CLK    		: out std_logic;
		DATA	   		: in 	std_logic;
		CS					: out std_logic;
		SHDN				: out std_logic;
		LEDS	   		: out std_logic_vector(11 downto 0)
    );
end entity ADC_TESTING;


architecture rtl of ADC_TESTING is
signal CLK_1MHz	: std_logic := '0';
signal LED_out		: std_logic_vector(11 downto 0);

	
begin
LEDS <= LED_out;
SHDN <= '1';
process(CLK_27)
	variable counter : integer range 0 to 27 := 0;
	begin
		if rising_edge(CLK_27) then
			counter := counter + 1;
			if counter = 15 then
				counter := 0;
				CLK_1MHz <= not CLK_1MHz;
			end if;
		end if;
end process;

process(CLK_1MHz)
	variable wait_counter 	: integer range 0 to 1000000 := 0;
	variable wait_flag		: std_logic := '0';
	variable done_flag		: std_logic := '0';
	variable wait_conv		: std_logic := '0';
	variable first_clock		: std_logic := '1';
	variable data_counter	: integer range 0 to 12 := 0;
	begin
		if CLK_1MHz'event and CLK_1MHz = '1' then
			wait_counter := wait_counter + 1;
			if wait_counter = 1000 then -- set flag to 1 when a second has passed
				wait_counter := 0;
				wait_flag := '1';
			end if;
			
			if wait_flag = '1' then -- take a sample each second
				CS <= '0';
				
				if wait_conv = '0' then
					if DATA = '1' then
						wait_conv := '1';
					end if;
				else
				  S_CLK <= '1';
					if first_clock = '1' then
						first_clock := '0';
					else
						LED_out(11 - data_counter) <= DATA;
						data_counter := data_counter + 1;
						if data_counter = 12 then
							done_flag := '1';
						end if;
					end if;
				end if;
				
				if done_flag = '1' then
					wait_flag := '0';
					done_flag := '0';
					CS <= '1';
					data_counter := 0;
					first_clock := '1';
				end if;
			end if;
		end if;
		if falling_edge(CLK_1MHz) then
		  S_CLK <= '0';
		end if;
		end process;
end architecture;

-- END OF FILE --