{
  "module_name": "clk-mt7622.c",
  "hash_id": "880024b81ac45e8a79435dadcd73cfe42b83bbc9c5f02165e978481d631d504e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt7622.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n\n#include \"clk-cpumux.h\"\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\n#include <dt-bindings/clock/mt7622-clk.h>\n#include <linux/clk.h>  \n\n#define GATE_TOP0(_id, _name, _parent, _shift)\t\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &top0_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr)\n\n#define GATE_TOP1(_id, _name, _parent, _shift)\t\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &top1_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr)\n\n#define GATE_PERI0(_id, _name, _parent, _shift)\t\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &peri0_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\n#define GATE_PERI0_AO(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK_FLAGS(_id, _name, _parent, &peri0_cg_regs, _shift,\t\\\n\t\t &mtk_clk_gate_ops_setclr, CLK_IS_CRITICAL)\n\n#define GATE_PERI1(_id, _name, _parent, _shift)\t\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &peri1_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\nstatic DEFINE_SPINLOCK(mt7622_clk_lock);\n\nstatic const char * const axi_parents[] = {\n\t\"clkxtal\",\n\t\"syspll1_d2\",\n\t\"syspll_d5\",\n\t\"syspll1_d4\",\n\t\"univpll_d5\",\n\t\"univpll2_d2\",\n\t\"univpll_d7\"\n};\n\nstatic const char * const mem_parents[] = {\n\t\"clkxtal\",\n\t\"dmpll_ck\"\n};\n\nstatic const char * const ddrphycfg_parents[] = {\n\t\"clkxtal\",\n\t\"syspll1_d8\"\n};\n\nstatic const char * const eth_parents[] = {\n\t\"clkxtal\",\n\t\"syspll1_d2\",\n\t\"univpll1_d2\",\n\t\"syspll1_d4\",\n\t\"univpll_d5\",\n\t\"clk_null\",\n\t\"univpll_d7\"\n};\n\nstatic const char * const pwm_parents[] = {\n\t\"clkxtal\",\n\t\"univpll2_d4\"\n};\n\nstatic const char * const f10m_ref_parents[] = {\n\t\"clkxtal\",\n\t\"syspll4_d16\"\n};\n\nstatic const char * const nfi_infra_parents[] = {\n\t\"clkxtal\",\n\t\"clkxtal\",\n\t\"clkxtal\",\n\t\"clkxtal\",\n\t\"clkxtal\",\n\t\"clkxtal\",\n\t\"clkxtal\",\n\t\"clkxtal\",\n\t\"univpll2_d8\",\n\t\"syspll1_d8\",\n\t\"univpll1_d8\",\n\t\"syspll4_d2\",\n\t\"univpll2_d4\",\n\t\"univpll3_d2\",\n\t\"syspll1_d4\"\n};\n\nstatic const char * const flash_parents[] = {\n\t\"clkxtal\",\n\t\"univpll_d80_d4\",\n\t\"syspll2_d8\",\n\t\"syspll3_d4\",\n\t\"univpll3_d4\",\n\t\"univpll1_d8\",\n\t\"syspll2_d4\",\n\t\"univpll2_d4\"\n};\n\nstatic const char * const uart_parents[] = {\n\t\"clkxtal\",\n\t\"univpll2_d8\"\n};\n\nstatic const char * const spi0_parents[] = {\n\t\"clkxtal\",\n\t\"syspll3_d2\",\n\t\"clkxtal\",\n\t\"syspll2_d4\",\n\t\"syspll4_d2\",\n\t\"univpll2_d4\",\n\t\"univpll1_d8\",\n\t\"clkxtal\"\n};\n\nstatic const char * const spi1_parents[] = {\n\t\"clkxtal\",\n\t\"syspll3_d2\",\n\t\"clkxtal\",\n\t\"syspll4_d4\",\n\t\"syspll4_d2\",\n\t\"univpll2_d4\",\n\t\"univpll1_d8\",\n\t\"clkxtal\"\n};\n\nstatic const char * const msdc30_0_parents[] = {\n\t\"clkxtal\",\n\t\"univpll2_d16\",\n\t\"univ48m\"\n};\n\nstatic const char * const a1sys_hp_parents[] = {\n\t\"clkxtal\",\n\t\"aud1pll_ck\",\n\t\"aud2pll_ck\",\n\t\"clkxtal\"\n};\n\nstatic const char * const intdir_parents[] = {\n\t\"clkxtal\",\n\t\"syspll_d2\",\n\t\"univpll_d2\",\n\t\"sgmiipll_ck\"\n};\n\nstatic const char * const aud_intbus_parents[] = {\n\t\"clkxtal\",\n\t\"syspll1_d4\",\n\t\"syspll4_d2\",\n\t\"syspll3_d2\"\n};\n\nstatic const char * const pmicspi_parents[] = {\n\t\"clkxtal\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"univpll2_d16\"\n};\n\nstatic const char * const atb_parents[] = {\n\t\"clkxtal\",\n\t\"syspll1_d2\",\n\t\"syspll_d5\"\n};\n\nstatic const char * const audio_parents[] = {\n\t\"clkxtal\",\n\t\"syspll3_d4\",\n\t\"syspll4_d4\",\n\t\"univpll1_d16\"\n};\n\nstatic const char * const usb20_parents[] = {\n\t\"clkxtal\",\n\t\"univpll3_d4\",\n\t\"syspll1_d8\",\n\t\"clkxtal\"\n};\n\nstatic const char * const aud1_parents[] = {\n\t\"clkxtal\",\n\t\"aud1pll_ck\"\n};\n\nstatic const char * const aud2_parents[] = {\n\t\"clkxtal\",\n\t\"aud2pll_ck\"\n};\n\nstatic const char * const asm_l_parents[] = {\n\t\"clkxtal\",\n\t\"syspll_d5\",\n\t\"univpll2_d2\",\n\t\"univpll2_d4\"\n};\n\nstatic const char * const apll1_ck_parents[] = {\n\t\"aud1_sel\",\n\t\"aud2_sel\"\n};\n\nstatic const char * const peribus_ck_parents[] = {\n\t\"syspll1_d8\",\n\t\"syspll1_d4\"\n};\n\nstatic const struct mtk_gate_regs top0_cg_regs = {\n\t.set_ofs = 0x120,\n\t.clr_ofs = 0x120,\n\t.sta_ofs = 0x120,\n};\n\nstatic const struct mtk_gate_regs top1_cg_regs = {\n\t.set_ofs = 0x128,\n\t.clr_ofs = 0x128,\n\t.sta_ofs = 0x128,\n};\n\nstatic const struct mtk_gate_regs peri0_cg_regs = {\n\t.set_ofs = 0x8,\n\t.clr_ofs = 0x10,\n\t.sta_ofs = 0x18,\n};\n\nstatic const struct mtk_gate_regs peri1_cg_regs = {\n\t.set_ofs = 0xC,\n\t.clr_ofs = 0x14,\n\t.sta_ofs = 0x1C,\n};\n\nstatic const struct mtk_fixed_clk top_fixed_clks[] = {\n\tFIXED_CLK(CLK_TOP_TO_U2_PHY, \"to_u2_phy\", \"clkxtal\",\n\t\t  31250000),\n\tFIXED_CLK(CLK_TOP_TO_U2_PHY_1P, \"to_u2_phy_1p\", \"clkxtal\",\n\t\t  31250000),\n\tFIXED_CLK(CLK_TOP_PCIE0_PIPE_EN, \"pcie0_pipe_en\", \"clkxtal\",\n\t\t  125000000),\n\tFIXED_CLK(CLK_TOP_PCIE1_PIPE_EN, \"pcie1_pipe_en\", \"clkxtal\",\n\t\t  125000000),\n\tFIXED_CLK(CLK_TOP_SSUSB_TX250M, \"ssusb_tx250m\", \"clkxtal\",\n\t\t  250000000),\n\tFIXED_CLK(CLK_TOP_SSUSB_EQ_RX250M, \"ssusb_eq_rx250m\", \"clkxtal\",\n\t\t  250000000),\n\tFIXED_CLK(CLK_TOP_SSUSB_CDR_REF, \"ssusb_cdr_ref\", \"clkxtal\",\n\t\t  33333333),\n\tFIXED_CLK(CLK_TOP_SSUSB_CDR_FB, \"ssusb_cdr_fb\", \"clkxtal\",\n\t\t  50000000),\n\tFIXED_CLK(CLK_TOP_SATA_ASIC, \"sata_asic\", \"clkxtal\",\n\t\t  50000000),\n\tFIXED_CLK(CLK_TOP_SATA_RBC, \"sata_rbc\", \"clkxtal\",\n\t\t  50000000),\n};\n\nstatic const struct mtk_fixed_factor top_divs[] = {\n\tFACTOR(CLK_TOP_TO_USB3_SYS, \"to_usb3_sys\", \"eth1pll\", 1, 4),\n\tFACTOR(CLK_TOP_P1_1MHZ, \"p1_1mhz\", \"eth1pll\", 1, 500),\n\tFACTOR(CLK_TOP_4MHZ, \"free_run_4mhz\", \"eth1pll\", 1, 125),\n\tFACTOR(CLK_TOP_P0_1MHZ, \"p0_1mhz\", \"eth1pll\", 1, 500),\n\tFACTOR(CLK_TOP_TXCLK_SRC_PRE, \"txclk_src_pre\", \"sgmiipll_d2\", 1, 1),\n\tFACTOR(CLK_TOP_RTC, \"rtc\", \"clkxtal\", 1, 1024),\n\tFACTOR(CLK_TOP_MEMPLL, \"mempll\", \"clkxtal\", 32, 1),\n\tFACTOR(CLK_TOP_DMPLL, \"dmpll_ck\", \"mempll\", 1, 1),\n\tFACTOR(CLK_TOP_SYSPLL_D2, \"syspll_d2\", \"mainpll\", 1, 2),\n\tFACTOR(CLK_TOP_SYSPLL1_D2, \"syspll1_d2\", \"mainpll\", 1, 4),\n\tFACTOR(CLK_TOP_SYSPLL1_D4, \"syspll1_d4\", \"mainpll\", 1, 8),\n\tFACTOR(CLK_TOP_SYSPLL1_D8, \"syspll1_d8\", \"mainpll\", 1, 16),\n\tFACTOR(CLK_TOP_SYSPLL2_D4, \"syspll2_d4\", \"mainpll\", 1, 12),\n\tFACTOR(CLK_TOP_SYSPLL2_D8, \"syspll2_d8\", \"mainpll\", 1, 24),\n\tFACTOR(CLK_TOP_SYSPLL_D5, \"syspll_d5\", \"mainpll\", 1, 5),\n\tFACTOR(CLK_TOP_SYSPLL3_D2, \"syspll3_d2\", \"mainpll\", 1, 10),\n\tFACTOR(CLK_TOP_SYSPLL3_D4, \"syspll3_d4\", \"mainpll\", 1, 20),\n\tFACTOR(CLK_TOP_SYSPLL4_D2, \"syspll4_d2\", \"mainpll\", 1, 14),\n\tFACTOR(CLK_TOP_SYSPLL4_D4, \"syspll4_d4\", \"mainpll\", 1, 28),\n\tFACTOR(CLK_TOP_SYSPLL4_D16, \"syspll4_d16\", \"mainpll\", 1, 112),\n\tFACTOR(CLK_TOP_UNIVPLL, \"univpll\", \"univ2pll\", 1, 2),\n\tFACTOR(CLK_TOP_UNIVPLL_D2, \"univpll_d2\", \"univpll\", 1, 2),\n\tFACTOR(CLK_TOP_UNIVPLL1_D2, \"univpll1_d2\", \"univpll\", 1, 4),\n\tFACTOR(CLK_TOP_UNIVPLL1_D4, \"univpll1_d4\", \"univpll\", 1, 8),\n\tFACTOR(CLK_TOP_UNIVPLL1_D8, \"univpll1_d8\", \"univpll\", 1, 16),\n\tFACTOR(CLK_TOP_UNIVPLL1_D16, \"univpll1_d16\", \"univpll\", 1, 32),\n\tFACTOR(CLK_TOP_UNIVPLL2_D2, \"univpll2_d2\", \"univpll\", 1, 6),\n\tFACTOR(CLK_TOP_UNIVPLL2_D4, \"univpll2_d4\", \"univpll\", 1, 12),\n\tFACTOR(CLK_TOP_UNIVPLL2_D8, \"univpll2_d8\", \"univpll\", 1, 24),\n\tFACTOR(CLK_TOP_UNIVPLL2_D16, \"univpll2_d16\", \"univpll\", 1, 48),\n\tFACTOR(CLK_TOP_UNIVPLL_D5, \"univpll_d5\", \"univpll\", 1, 5),\n\tFACTOR(CLK_TOP_UNIVPLL3_D2, \"univpll3_d2\", \"univpll\", 1, 10),\n\tFACTOR(CLK_TOP_UNIVPLL3_D4, \"univpll3_d4\", \"univpll\", 1, 20),\n\tFACTOR(CLK_TOP_UNIVPLL3_D16, \"univpll3_d16\", \"univpll\", 1, 80),\n\tFACTOR(CLK_TOP_UNIVPLL_D7, \"univpll_d7\", \"univpll\", 1, 7),\n\tFACTOR(CLK_TOP_UNIVPLL_D80_D4, \"univpll_d80_d4\", \"univpll\", 1, 320),\n\tFACTOR(CLK_TOP_UNIV48M, \"univ48m\", \"univpll\", 1, 25),\n\tFACTOR(CLK_TOP_SGMIIPLL, \"sgmiipll_ck\", \"sgmipll\", 1, 1),\n\tFACTOR(CLK_TOP_SGMIIPLL_D2, \"sgmiipll_d2\", \"sgmipll\", 1, 2),\n\tFACTOR(CLK_TOP_AUD1PLL, \"aud1pll_ck\", \"aud1pll\", 1, 1),\n\tFACTOR(CLK_TOP_AUD2PLL, \"aud2pll_ck\", \"aud2pll\", 1, 1),\n\tFACTOR(CLK_TOP_AUD_I2S2_MCK, \"aud_i2s2_mck\", \"i2s2_mck_sel\", 1, 2),\n\tFACTOR(CLK_TOP_TO_USB3_REF, \"to_usb3_ref\", \"univpll2_d4\", 1, 4),\n\tFACTOR(CLK_TOP_PCIE1_MAC_EN, \"pcie1_mac_en\", \"univpll1_d4\", 1, 1),\n\tFACTOR(CLK_TOP_PCIE0_MAC_EN, \"pcie0_mac_en\", \"univpll1_d4\", 1, 1),\n\tFACTOR(CLK_TOP_ETH_500M, \"eth_500m\", \"eth1pll\", 1, 1),\n};\n\nstatic const struct mtk_gate top_clks[] = {\n\t \n\tGATE_TOP0(CLK_TOP_APLL1_DIV_PD, \"apll1_ck_div_pd\", \"apll1_ck_div\", 0),\n\tGATE_TOP0(CLK_TOP_APLL2_DIV_PD, \"apll2_ck_div_pd\", \"apll2_ck_div\", 1),\n\tGATE_TOP0(CLK_TOP_I2S0_MCK_DIV_PD, \"i2s0_mck_div_pd\", \"i2s0_mck_div\",\n\t\t  2),\n\tGATE_TOP0(CLK_TOP_I2S1_MCK_DIV_PD, \"i2s1_mck_div_pd\", \"i2s1_mck_div\",\n\t\t  3),\n\tGATE_TOP0(CLK_TOP_I2S2_MCK_DIV_PD, \"i2s2_mck_div_pd\", \"i2s2_mck_div\",\n\t\t  4),\n\tGATE_TOP0(CLK_TOP_I2S3_MCK_DIV_PD, \"i2s3_mck_div_pd\", \"i2s3_mck_div\",\n\t\t  5),\n\n\t \n\tGATE_TOP1(CLK_TOP_A1SYS_HP_DIV_PD, \"a1sys_div_pd\", \"a1sys_div\", 0),\n\tGATE_TOP1(CLK_TOP_A2SYS_HP_DIV_PD, \"a2sys_div_pd\", \"a2sys_div\", 16),\n};\n\nstatic const struct mtk_clk_divider top_adj_divs[] = {\n\tDIV_ADJ(CLK_TOP_APLL1_DIV, \"apll1_ck_div\", \"apll1_ck_sel\",\n\t\t0x120, 24, 3),\n\tDIV_ADJ(CLK_TOP_APLL2_DIV, \"apll2_ck_div\", \"apll2_ck_sel\",\n\t\t0x120, 28, 3),\n\tDIV_ADJ(CLK_TOP_I2S0_MCK_DIV, \"i2s0_mck_div\", \"i2s0_mck_sel\",\n\t\t0x124, 0, 7),\n\tDIV_ADJ(CLK_TOP_I2S1_MCK_DIV, \"i2s1_mck_div\", \"i2s1_mck_sel\",\n\t\t0x124, 8, 7),\n\tDIV_ADJ(CLK_TOP_I2S2_MCK_DIV, \"i2s2_mck_div\", \"aud_i2s2_mck\",\n\t\t0x124, 16, 7),\n\tDIV_ADJ(CLK_TOP_I2S3_MCK_DIV, \"i2s3_mck_div\", \"i2s3_mck_sel\",\n\t\t0x124, 24, 7),\n\tDIV_ADJ(CLK_TOP_A1SYS_HP_DIV, \"a1sys_div\", \"a1sys_hp_sel\",\n\t\t0x128, 8, 7),\n\tDIV_ADJ(CLK_TOP_A2SYS_HP_DIV, \"a2sys_div\", \"a2sys_hp_sel\",\n\t\t0x128, 24, 7),\n};\n\nstatic const struct mtk_gate peri_clks[] = {\n\t \n\tGATE_PERI0(CLK_PERI_THERM_PD, \"peri_therm_pd\", \"axi_sel\", 1),\n\tGATE_PERI0(CLK_PERI_PWM1_PD, \"peri_pwm1_pd\", \"clkxtal\", 2),\n\tGATE_PERI0(CLK_PERI_PWM2_PD, \"peri_pwm2_pd\", \"clkxtal\", 3),\n\tGATE_PERI0(CLK_PERI_PWM3_PD, \"peri_pwm3_pd\", \"clkxtal\", 4),\n\tGATE_PERI0(CLK_PERI_PWM4_PD, \"peri_pwm4_pd\", \"clkxtal\", 5),\n\tGATE_PERI0(CLK_PERI_PWM5_PD, \"peri_pwm5_pd\", \"clkxtal\", 6),\n\tGATE_PERI0(CLK_PERI_PWM6_PD, \"peri_pwm6_pd\", \"clkxtal\", 7),\n\tGATE_PERI0(CLK_PERI_PWM7_PD, \"peri_pwm7_pd\", \"clkxtal\", 8),\n\tGATE_PERI0(CLK_PERI_PWM_PD, \"peri_pwm_pd\", \"clkxtal\", 9),\n\tGATE_PERI0(CLK_PERI_AP_DMA_PD, \"peri_ap_dma_pd\", \"axi_sel\", 12),\n\tGATE_PERI0(CLK_PERI_MSDC30_0_PD, \"peri_msdc30_0\", \"msdc30_0_sel\", 13),\n\tGATE_PERI0(CLK_PERI_MSDC30_1_PD, \"peri_msdc30_1\", \"msdc30_1_sel\", 14),\n\tGATE_PERI0_AO(CLK_PERI_UART0_PD, \"peri_uart0_pd\", \"axi_sel\", 17),\n\tGATE_PERI0(CLK_PERI_UART1_PD, \"peri_uart1_pd\", \"axi_sel\", 18),\n\tGATE_PERI0(CLK_PERI_UART2_PD, \"peri_uart2_pd\", \"axi_sel\", 19),\n\tGATE_PERI0(CLK_PERI_UART3_PD, \"peri_uart3_pd\", \"axi_sel\", 20),\n\tGATE_PERI0(CLK_PERI_UART4_PD, \"peri_uart4_pd\", \"axi_sel\", 21),\n\tGATE_PERI0(CLK_PERI_BTIF_PD, \"peri_btif_pd\", \"axi_sel\", 22),\n\tGATE_PERI0(CLK_PERI_I2C0_PD, \"peri_i2c0_pd\", \"axi_sel\", 23),\n\tGATE_PERI0(CLK_PERI_I2C1_PD, \"peri_i2c1_pd\", \"axi_sel\", 24),\n\tGATE_PERI0(CLK_PERI_I2C2_PD, \"peri_i2c2_pd\", \"axi_sel\", 25),\n\tGATE_PERI0(CLK_PERI_SPI1_PD, \"peri_spi1_pd\", \"spi1_sel\", 26),\n\tGATE_PERI0(CLK_PERI_AUXADC_PD, \"peri_auxadc_pd\", \"clkxtal\", 27),\n\tGATE_PERI0(CLK_PERI_SPI0_PD, \"peri_spi0_pd\", \"spi0_sel\", 28),\n\tGATE_PERI0(CLK_PERI_SNFI_PD, \"peri_snfi_pd\", \"nfi_infra_sel\", 29),\n\tGATE_PERI0(CLK_PERI_NFI_PD, \"peri_nfi_pd\", \"axi_sel\", 30),\n\tGATE_PERI0(CLK_PERI_NFIECC_PD, \"peri_nfiecc_pd\", \"axi_sel\", 31),\n\n\t \n\tGATE_PERI1(CLK_PERI_FLASH_PD, \"peri_flash_pd\", \"flash_sel\", 1),\n\tGATE_PERI1(CLK_PERI_IRTX_PD, \"peri_irtx_pd\", \"irtx_sel\", 2),\n};\n\nstatic struct mtk_composite top_muxes[] = {\n\t \n\tMUX_GATE_FLAGS(CLK_TOP_AXI_SEL, \"axi_sel\", axi_parents,\n\t\t       0x040, 0, 3, 7, CLK_IS_CRITICAL),\n\tMUX_GATE_FLAGS(CLK_TOP_MEM_SEL, \"mem_sel\", mem_parents,\n\t\t       0x040, 8, 1, 15, CLK_IS_CRITICAL),\n\tMUX_GATE_FLAGS(CLK_TOP_DDRPHYCFG_SEL, \"ddrphycfg_sel\", ddrphycfg_parents,\n\t\t       0x040, 16, 1, 23, CLK_IS_CRITICAL),\n\tMUX_GATE(CLK_TOP_ETH_SEL, \"eth_sel\", eth_parents,\n\t\t 0x040, 24, 3, 31),\n\n\t \n\tMUX_GATE(CLK_TOP_PWM_SEL, \"pwm_sel\", pwm_parents,\n\t\t 0x050, 0, 2, 7),\n\tMUX_GATE(CLK_TOP_F10M_REF_SEL, \"f10m_ref_sel\", f10m_ref_parents,\n\t\t 0x050, 8, 1, 15),\n\tMUX_GATE(CLK_TOP_NFI_INFRA_SEL, \"nfi_infra_sel\", nfi_infra_parents,\n\t\t 0x050, 16, 4, 23),\n\tMUX_GATE(CLK_TOP_FLASH_SEL, \"flash_sel\", flash_parents,\n\t\t 0x050, 24, 3, 31),\n\n\t \n\tMUX_GATE(CLK_TOP_UART_SEL, \"uart_sel\", uart_parents,\n\t\t 0x060, 0, 1, 7),\n\tMUX_GATE(CLK_TOP_SPI0_SEL, \"spi0_sel\", spi0_parents,\n\t\t 0x060, 8, 3, 15),\n\tMUX_GATE(CLK_TOP_SPI1_SEL, \"spi1_sel\", spi1_parents,\n\t\t 0x060, 16, 3, 23),\n\tMUX_GATE(CLK_TOP_MSDC50_0_SEL, \"msdc50_0_sel\", uart_parents,\n\t\t 0x060, 24, 3, 31),\n\n\t \n\tMUX_GATE(CLK_TOP_MSDC30_0_SEL, \"msdc30_0_sel\", msdc30_0_parents,\n\t\t 0x070, 0, 3, 7),\n\tMUX_GATE(CLK_TOP_MSDC30_1_SEL, \"msdc30_1_sel\", msdc30_0_parents,\n\t\t 0x070, 8, 3, 15),\n\tMUX_GATE(CLK_TOP_A1SYS_HP_SEL, \"a1sys_hp_sel\", a1sys_hp_parents,\n\t\t 0x070, 16, 2, 23),\n\tMUX_GATE(CLK_TOP_A2SYS_HP_SEL, \"a2sys_hp_sel\", a1sys_hp_parents,\n\t\t 0x070, 24, 2, 31),\n\n\t \n\tMUX_GATE(CLK_TOP_INTDIR_SEL, \"intdir_sel\", intdir_parents,\n\t\t 0x080, 0, 2, 7),\n\tMUX_GATE(CLK_TOP_AUD_INTBUS_SEL, \"aud_intbus_sel\", aud_intbus_parents,\n\t\t 0x080, 8, 2, 15),\n\tMUX_GATE(CLK_TOP_PMICSPI_SEL, \"pmicspi_sel\", pmicspi_parents,\n\t\t 0x080, 16, 3, 23),\n\tMUX_GATE(CLK_TOP_SCP_SEL, \"scp_sel\", ddrphycfg_parents,\n\t\t 0x080, 24, 2, 31),\n\n\t \n\tMUX_GATE(CLK_TOP_ATB_SEL, \"atb_sel\", atb_parents,\n\t\t 0x090, 0, 2, 7),\n\tMUX_GATE(CLK_TOP_HIF_SEL, \"hif_sel\", eth_parents,\n\t\t 0x090, 8, 3, 15),\n\tMUX_GATE(CLK_TOP_AUDIO_SEL, \"audio_sel\", audio_parents,\n\t\t 0x090, 16, 2, 23),\n\tMUX_GATE(CLK_TOP_U2_SEL, \"usb20_sel\", usb20_parents,\n\t\t 0x090, 24, 2, 31),\n\n\t \n\tMUX_GATE(CLK_TOP_AUD1_SEL, \"aud1_sel\", aud1_parents,\n\t\t 0x0A0, 0, 1, 7),\n\tMUX_GATE(CLK_TOP_AUD2_SEL, \"aud2_sel\", aud2_parents,\n\t\t 0x0A0, 8, 1, 15),\n\tMUX_GATE(CLK_TOP_IRRX_SEL, \"irrx_sel\", f10m_ref_parents,\n\t\t 0x0A0, 16, 1, 23),\n\tMUX_GATE(CLK_TOP_IRTX_SEL, \"irtx_sel\", f10m_ref_parents,\n\t\t 0x0A0, 24, 1, 31),\n\n\t \n\tMUX_GATE(CLK_TOP_ASM_L_SEL, \"asm_l_sel\", asm_l_parents,\n\t\t 0x0B0, 0, 2, 7),\n\tMUX_GATE(CLK_TOP_ASM_M_SEL, \"asm_m_sel\", asm_l_parents,\n\t\t 0x0B0, 8, 2, 15),\n\tMUX_GATE(CLK_TOP_ASM_H_SEL, \"asm_h_sel\", asm_l_parents,\n\t\t 0x0B0, 16, 2, 23),\n\n\t \n\tMUX(CLK_TOP_APLL1_SEL, \"apll1_ck_sel\", apll1_ck_parents,\n\t    0x120, 6, 1),\n\tMUX(CLK_TOP_APLL2_SEL, \"apll2_ck_sel\", apll1_ck_parents,\n\t    0x120, 7, 1),\n\tMUX(CLK_TOP_I2S0_MCK_SEL, \"i2s0_mck_sel\", apll1_ck_parents,\n\t    0x120, 8, 1),\n\tMUX(CLK_TOP_I2S1_MCK_SEL, \"i2s1_mck_sel\", apll1_ck_parents,\n\t    0x120, 9, 1),\n\tMUX(CLK_TOP_I2S2_MCK_SEL, \"i2s2_mck_sel\", apll1_ck_parents,\n\t    0x120, 10, 1),\n\tMUX(CLK_TOP_I2S3_MCK_SEL, \"i2s3_mck_sel\", apll1_ck_parents,\n\t    0x120, 11, 1),\n};\n\nstatic struct mtk_composite peri_muxes[] = {\n\t \n\tMUX(CLK_PERIBUS_SEL, \"peribus_ck_sel\", peribus_ck_parents, 0x05C, 0, 1),\n};\n\nstatic u16 pericfg_rst_ofs[] = { 0x0, 0x4, };\n\nstatic const struct mtk_clk_rst_desc clk_rst_desc = {\n\t.version = MTK_RST_SIMPLE,\n\t.rst_bank_ofs = pericfg_rst_ofs,\n\t.rst_bank_nr = ARRAY_SIZE(pericfg_rst_ofs),\n};\n\nstatic const struct mtk_clk_desc topck_desc = {\n\t.clks = top_clks,\n\t.num_clks = ARRAY_SIZE(top_clks),\n\t.fixed_clks = top_fixed_clks,\n\t.num_fixed_clks = ARRAY_SIZE(top_fixed_clks),\n\t.factor_clks = top_divs,\n\t.num_factor_clks = ARRAY_SIZE(top_divs),\n\t.composite_clks = top_muxes,\n\t.num_composite_clks = ARRAY_SIZE(top_muxes),\n\t.divider_clks = top_adj_divs,\n\t.num_divider_clks = ARRAY_SIZE(top_adj_divs),\n\t.clk_lock = &mt7622_clk_lock,\n};\n\nstatic const struct mtk_clk_desc peri_desc = {\n\t.clks = peri_clks,\n\t.num_clks = ARRAY_SIZE(peri_clks),\n\t.composite_clks = peri_muxes,\n\t.num_composite_clks = ARRAY_SIZE(peri_muxes),\n\t.rst_desc = &clk_rst_desc,\n\t.clk_lock = &mt7622_clk_lock,\n};\n\nstatic const struct of_device_id of_match_clk_mt7622[] = {\n\t{ .compatible = \"mediatek,mt7622-topckgen\", .data = &topck_desc },\n\t{ .compatible = \"mediatek,mt7622-pericfg\", .data = &peri_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt7622);\n\nstatic struct platform_driver clk_mt7622_drv = {\n\t.driver = {\n\t\t.name = \"clk-mt7622\",\n\t\t.of_match_table = of_match_clk_mt7622,\n\t},\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n};\nmodule_platform_driver(clk_mt7622_drv)\n\nMODULE_DESCRIPTION(\"MediaTek MT7622 clocks driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}