<profile>

<section name = "Vitis HLS Report for 'loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5'" level="0">
<item name = "Date">Fri Aug  2 15:04:19 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">sparsefpgaimp</item>
<item name = "Solution">loop_uhat_sparse_imp (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z007s-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.297 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_83_5">?, ?, 18, 7, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 144, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 114, -</column>
<column name="Register">-, -, 526, -, -</column>
<specialColumn name="Available">100, 66, 28800, 14400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln83_fu_143_p2">+, 0, 0, 71, 64, 1</column>
<column name="icmp_ln83_fu_133_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">42, 8, 1, 8</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_rhs_load">9, 2, 64, 128</column>
<column name="e_fu_40">9, 2, 64, 128</column>
<column name="rhs_fu_36">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="e_1_reg_185">64, 0, 64, 0</column>
<column name="e_fu_40">64, 0, 64, 0</column>
<column name="icmp_ln83_reg_190">1, 0, 1, 0</column>
<column name="icmp_ln83_reg_190_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="input_data_value_load_reg_204">64, 0, 64, 0</column>
<column name="integral_load_reg_214">64, 0, 64, 0</column>
<column name="mul1_reg_219">64, 0, 64, 0</column>
<column name="rhs_1_reg_229">64, 0, 64, 0</column>
<column name="rhs_fu_36">64, 0, 64, 0</column>
<column name="wide_trip_count_cast_reg_180">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5, return value</column>
<column name="grp_fu_374_p_din0">out, 64, ap_ctrl_hs, loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5, return value</column>
<column name="grp_fu_374_p_din1">out, 64, ap_ctrl_hs, loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5, return value</column>
<column name="grp_fu_374_p_opcode">out, 1, ap_ctrl_hs, loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5, return value</column>
<column name="grp_fu_374_p_dout0">in, 64, ap_ctrl_hs, loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5, return value</column>
<column name="grp_fu_374_p_ce">out, 1, ap_ctrl_hs, loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5, return value</column>
<column name="grp_fu_380_p_din0">out, 64, ap_ctrl_hs, loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5, return value</column>
<column name="grp_fu_380_p_din1">out, 64, ap_ctrl_hs, loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5, return value</column>
<column name="grp_fu_380_p_dout0">in, 64, ap_ctrl_hs, loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5, return value</column>
<column name="grp_fu_380_p_ce">out, 1, ap_ctrl_hs, loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5, return value</column>
<column name="sext_ln83">in, 32, ap_none, sext_ln83, scalar</column>
<column name="wide_trip_count">in, 32, ap_none, wide_trip_count, scalar</column>
<column name="input_data_value_address0">out, 15, ap_memory, input_data_value, array</column>
<column name="input_data_value_ce0">out, 1, ap_memory, input_data_value, array</column>
<column name="input_data_value_q0">in, 64, ap_memory, input_data_value, array</column>
<column name="input_data_colIndex_address0">out, 15, ap_memory, input_data_colIndex, array</column>
<column name="input_data_colIndex_ce0">out, 1, ap_memory, input_data_colIndex, array</column>
<column name="input_data_colIndex_q0">in, 15, ap_memory, input_data_colIndex, array</column>
<column name="integral_address0">out, 15, ap_memory, integral, array</column>
<column name="integral_ce0">out, 1, ap_memory, integral, array</column>
<column name="integral_q0">in, 64, ap_memory, integral, array</column>
<column name="rhs_out">out, 64, ap_vld, rhs_out, pointer</column>
<column name="rhs_out_ap_vld">out, 1, ap_vld, rhs_out, pointer</column>
</table>
</item>
</section>
</profile>
