$date
	Mon Jan 16 21:04:32 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_DFF $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ data $end
$scope module dff $end
$var wire 1 # clk $end
$var wire 1 $ data $end
$var wire 1 ! q_bar $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
x"
x!
$end
#10
1#
#20
0#
#30
1#
#40
0#
#50
1#
#60
0#
#70
1#
#80
0#
#90
1#
#100
0#
0$
#110
1!
0"
1#
#120
0#
#130
1#
#140
0#
#150
1#
#160
0#
#170
1#
#180
0#
#190
1#
#200
0#
1$
#210
0!
1"
1#
#220
0#
#230
1#
#240
0#
#250
1#
#260
0#
#270
1#
#280
0#
#290
1#
#300
0#
#310
1#
#320
0#
#330
1#
#340
0#
#350
1#
#360
0#
#370
1#
#380
0#
#390
1#
#400
0#
0$
#410
1!
0"
1#
#420
0#
#430
1#
#440
0#
#450
1#
#460
0#
#470
1#
#480
0#
#490
1#
#500
0#
#510
1#
#520
0#
#530
1#
#540
0#
#550
1#
#560
0#
#570
1#
#580
0#
#590
1#
#600
0#
#610
1#
#620
0#
#630
1#
#640
0#
#650
1#
#660
0#
#670
1#
#680
0#
#690
1#
#700
0#
1$
#710
0!
1"
1#
#720
0#
#730
1#
#740
0#
#750
1#
#760
0#
#770
1#
#780
0#
#790
1#
#800
0#
#810
1#
#820
0#
#830
1#
#840
0#
#850
1#
#860
0#
#870
1#
#880
0#
#890
1#
#900
0#
#910
1#
#920
0#
#930
1#
#940
0#
#950
1#
#960
0#
#970
1#
#980
0#
#990
1#
#1000
0#
