// Seed: 1264760698
module module_0 (
    output tri0 id_0,
    output tri0 id_1
);
  assign id_0 = id_3;
endmodule
module module_1 (
    input  supply0 id_0,
    input  supply0 id_1,
    output supply1 id_2
);
  module_0(
      id_2, id_2
  );
  reg id_4;
  id_5(); id_6(
      .id_0(1),
      .id_1(1),
      .id_2(id_0),
      .id_3(1 == !id_1),
      .id_4(1),
      .id_5(id_5),
      .id_6(id_5),
      .id_7(id_4)
  );
  wor id_7 = 1;
  reg id_8 = id_4;
  always @(posedge id_1) begin
    id_8 <= id_4;
  end
endmodule
