//=====================================================================================================================
//All Rights Reserved.
//*** This file is auto generated by ISequenceSpec (http://www.agnisys.com) . Please do not edit this file. ***
//Created by        :
//Generated by      : Agnisys
//Generated from    : D:\AgnisysProjects\git_test\Allegro_test\tcl_block\new1.idsng
//IDesignSpec rev   : idsbatch v4.16.26.2
//=====================================================================================================================

class uvm_uvm_seq_name_seq_seq extends uvm_reg_sequence#(uvm_sequence#(uvm_reg_item));
    `uvm_object_utils(uvm_uvm_seq_name_seq_seq)

    uvm_status_e status;

    chip1_block rm ;

    function new(string name = "uvm_uvm_seq_name_seq_seq") ;
        super.new(name);
    endfunction

    task body;

        if(!$cast(rm, model)) begin
            `uvm_error("RegModel : chip1_block","cannot cast an object of type uvm_reg_sequence to rm");
        end

        if (rm == null)  begin
            `uvm_error("chip1_block", "No register model specified to run sequence on, you should specify regmodel by using property 'uvm.regmodel' in the sequence")
            return;
        end

    endtask: body
endclass: uvm_uvm_seq_name_seq_seq
