#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("input_1_TDATA", 32, hls_in, 0, "axis", "in_data", 1),
	Port_Property("layer8_out_TDATA", 32, hls_out, 1, "axis", "out_data", 1),
	Port_Property("w2_Addr_A", 32, hls_out, 2, "bram", "MemPortADDR2", 1),
	Port_Property("w2_EN_A", 1, hls_out, 2, "bram", "MemPortCE2", 1),
	Port_Property("w2_Din_A", 32, hls_out, 2, "bram", "MemPortDIN2", 1),
	Port_Property("w2_Dout_A", 32, hls_in, 2, "bram", "MemPortDOUT2", 1),
	Port_Property("w2_WEN_A", 4, hls_out, 2, "bram", "MemPortWE2", 1),
	Port_Property("w2_Clk_A", 1, hls_out, 2, "bram", "mem_clk", 1),
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("w2_Rst_A", 1, hls_out, 2, "bram", "mem_rst", 1),
	Port_Property("ap_rst_n", 1, hls_in, -1, "", "", 1),
	Port_Property("w2_Addr_B", 32, hls_out, 2, "bram", "MemPortADDR2", 1),
	Port_Property("w2_EN_B", 1, hls_out, 2, "bram", "MemPortCE2", 1),
	Port_Property("w2_Din_B", 32, hls_out, 2, "bram", "MemPortDIN2", 1),
	Port_Property("w2_Dout_B", 32, hls_in, 2, "bram", "MemPortDOUT2", 1),
	Port_Property("w2_WEN_B", 4, hls_out, 2, "bram", "MemPortWE2", 1),
	Port_Property("w2_Clk_B", 1, hls_out, 2, "bram", "mem_clk", 1),
	Port_Property("w2_Rst_B", 1, hls_out, 2, "bram", "mem_rst", 1),
	Port_Property("b2_0", 20, hls_in, 3, "ap_none", "in_data", 1),
	Port_Property("b2_1", 20, hls_in, 4, "ap_none", "in_data", 1),
	Port_Property("b2_2", 20, hls_in, 5, "ap_none", "in_data", 1),
	Port_Property("b2_3", 20, hls_in, 6, "ap_none", "in_data", 1),
	Port_Property("b2_4", 20, hls_in, 7, "ap_none", "in_data", 1),
	Port_Property("b2_5", 20, hls_in, 8, "ap_none", "in_data", 1),
	Port_Property("b2_6", 20, hls_in, 9, "ap_none", "in_data", 1),
	Port_Property("b2_7", 20, hls_in, 10, "ap_none", "in_data", 1),
	Port_Property("b2_8", 20, hls_in, 11, "ap_none", "in_data", 1),
	Port_Property("b2_9", 20, hls_in, 12, "ap_none", "in_data", 1),
	Port_Property("b2_10", 20, hls_in, 13, "ap_none", "in_data", 1),
	Port_Property("b2_11", 20, hls_in, 14, "ap_none", "in_data", 1),
	Port_Property("b2_12", 20, hls_in, 15, "ap_none", "in_data", 1),
	Port_Property("b2_13", 20, hls_in, 16, "ap_none", "in_data", 1),
	Port_Property("b2_14", 20, hls_in, 17, "ap_none", "in_data", 1),
	Port_Property("b2_15", 20, hls_in, 18, "ap_none", "in_data", 1),
	Port_Property("b2_16", 20, hls_in, 19, "ap_none", "in_data", 1),
	Port_Property("b2_17", 20, hls_in, 20, "ap_none", "in_data", 1),
	Port_Property("b2_18", 20, hls_in, 21, "ap_none", "in_data", 1),
	Port_Property("b2_19", 20, hls_in, 22, "ap_none", "in_data", 1),
	Port_Property("w4_Addr_A", 32, hls_out, 23, "bram", "MemPortADDR2", 1),
	Port_Property("w4_EN_A", 1, hls_out, 23, "bram", "MemPortCE2", 1),
	Port_Property("w4_Din_A", 32, hls_out, 23, "bram", "MemPortDIN2", 1),
	Port_Property("w4_Dout_A", 32, hls_in, 23, "bram", "MemPortDOUT2", 1),
	Port_Property("w4_WEN_A", 4, hls_out, 23, "bram", "MemPortWE2", 1),
	Port_Property("w4_Clk_A", 1, hls_out, 23, "bram", "mem_clk", 1),
	Port_Property("w4_Rst_A", 1, hls_out, 23, "bram", "mem_rst", 1),
	Port_Property("w4_Addr_B", 32, hls_out, 23, "bram", "MemPortADDR2", 1),
	Port_Property("w4_EN_B", 1, hls_out, 23, "bram", "MemPortCE2", 1),
	Port_Property("w4_Din_B", 32, hls_out, 23, "bram", "MemPortDIN2", 1),
	Port_Property("w4_Dout_B", 32, hls_in, 23, "bram", "MemPortDOUT2", 1),
	Port_Property("w4_WEN_B", 4, hls_out, 23, "bram", "MemPortWE2", 1),
	Port_Property("w4_Clk_B", 1, hls_out, 23, "bram", "mem_clk", 1),
	Port_Property("w4_Rst_B", 1, hls_out, 23, "bram", "mem_rst", 1),
	Port_Property("b4_0", 20, hls_in, 24, "ap_none", "in_data", 1),
	Port_Property("b4_1", 20, hls_in, 25, "ap_none", "in_data", 1),
	Port_Property("b4_2", 20, hls_in, 26, "ap_none", "in_data", 1),
	Port_Property("b4_3", 20, hls_in, 27, "ap_none", "in_data", 1),
	Port_Property("b4_4", 20, hls_in, 28, "ap_none", "in_data", 1),
	Port_Property("b4_5", 20, hls_in, 29, "ap_none", "in_data", 1),
	Port_Property("b4_6", 20, hls_in, 30, "ap_none", "in_data", 1),
	Port_Property("b4_7", 20, hls_in, 31, "ap_none", "in_data", 1),
	Port_Property("b4_8", 20, hls_in, 32, "ap_none", "in_data", 1),
	Port_Property("b4_9", 20, hls_in, 33, "ap_none", "in_data", 1),
	Port_Property("w7_Addr_A", 32, hls_out, 34, "bram", "MemPortADDR2", 1),
	Port_Property("w7_EN_A", 1, hls_out, 34, "bram", "MemPortCE2", 1),
	Port_Property("w7_Din_A", 32, hls_out, 34, "bram", "MemPortDIN2", 1),
	Port_Property("w7_Dout_A", 32, hls_in, 34, "bram", "MemPortDOUT2", 1),
	Port_Property("w7_WEN_A", 4, hls_out, 34, "bram", "MemPortWE2", 1),
	Port_Property("w7_Clk_A", 1, hls_out, 34, "bram", "mem_clk", 1),
	Port_Property("w7_Rst_A", 1, hls_out, 34, "bram", "mem_rst", 1),
	Port_Property("w7_Addr_B", 32, hls_out, 34, "bram", "MemPortADDR2", 1),
	Port_Property("w7_EN_B", 1, hls_out, 34, "bram", "MemPortCE2", 1),
	Port_Property("w7_Din_B", 32, hls_out, 34, "bram", "MemPortDIN2", 1),
	Port_Property("w7_Dout_B", 32, hls_in, 34, "bram", "MemPortDOUT2", 1),
	Port_Property("w7_WEN_B", 4, hls_out, 34, "bram", "MemPortWE2", 1),
	Port_Property("w7_Clk_B", 1, hls_out, 34, "bram", "mem_clk", 1),
	Port_Property("w7_Rst_B", 1, hls_out, 34, "bram", "mem_rst", 1),
	Port_Property("input_1_TVALID", 1, hls_in, 0, "axis", "in_vld", 1),
	Port_Property("input_1_TREADY", 1, hls_out, 0, "axis", "in_acc", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("layer8_out_TVALID", 1, hls_out, 1, "axis", "out_vld", 1),
	Port_Property("layer8_out_TREADY", 1, hls_in, 1, "axis", "out_acc", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "myproject";
