;redcode
;assert 1
	SPL 0, #-502
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 100
	SUB #10, 0
	MOV -7, <-20
	SUB @127, 190
	ADD 2, @0
	SLT <0, @212
	SUB 21, 3
	SPL 0, #-502
	SUB @127, 100
	SUB @127, 100
	ADD #210, 31
	SUB @121, 103
	SUB @121, 103
	SLT <0, @212
	ADD 270, 0
	SUB 12, 400
	SUB -61, <-529
	SUB -61, <-529
	SUB -7, <-420
	SUB @127, 100
	CMP @127, 106
	ADD -190, 809
	SLT 100, 0
	SLT 100, 0
	SLT 100, 0
	CMP @127, 100
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, 103
	MOV -7, <-20
	JMP @220, 31
	JMP @220, 31
	SUB @-21, 3
	SLT <0, <215
	ADD 1, <40
	SUB 21, 3
	MOV -7, <-20
	CMP -7, <-420
	SPL 0, #-502
	SPL 0, #-502
	ADD 1, <40
	CMP -7, <-420
	SUB 21, 3
	SPL 0, #-502
	MOV -1, <-20
	SPL 0, #-502
	MOV -1, <-20
	SPL 0, #-502
