{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575644402511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575644402518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 09:00:02 2019 " "Processing started: Fri Dec 06 09:00:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575644402518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644402518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reloj_vga -c reloj_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off reloj_vga -c reloj_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644402519 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575644403115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575644403115 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reloj_vga.vhd 2 1 " "Using design file reloj_vga.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj_vga-beh " "Found design unit 1: reloj_vga-beh" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413670 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj_vga " "Found entity 1: reloj_vga" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413670 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575644413670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reloj_vga " "Elaborating entity \"reloj_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575644413679 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga.vhd 2 1 " "Using design file vga.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Beh " "Found design unit 1: VGA-Beh" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413694 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413694 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575644413694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:U0 " "Elaborating entity \"VGA\" for hierarchy \"VGA:U0\"" {  } { { "reloj_vga.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575644413696 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga25mhz.vhd 2 1 " "Using design file vga25mhz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga25MHz-beh " "Found design unit 1: vga25MHz-beh" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga25mhz.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413749 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga25MHz " "Found entity 1: vga25MHz" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga25mhz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413749 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575644413749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga25MHz VGA:U0\|vga25MHz:U0 " "Elaborating entity \"vga25MHz\" for hierarchy \"VGA:U0\|vga25MHz:U0\"" {  } { { "vga.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575644413750 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_div vga25mhz.vhd(23) " "VHDL Process Statement warning at vga25mhz.vhd(23): signal \"clk_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga25mhz.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413751 "|reloj_vga|VGA:U0|vga25MHz:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_div vga25mhz.vhd(25) " "VHDL Process Statement warning at vga25mhz.vhd(25): signal \"clk_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga25mhz.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413751 "|reloj_vga|VGA:U0|vga25MHz:U0"}
{ "Warning" "WSGN_SEARCH_FILE" "relojfunc.vhd 2 1 " "Using design file relojfunc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojFUNC-Beh " "Found design unit 1: relojFUNC-Beh" {  } { { "relojfunc.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunc.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413766 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojFUNC " "Found entity 1: relojFUNC" {  } { { "relojfunc.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413766 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575644413766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relojFUNC relojFUNC:U1 " "Elaborating entity \"relojFUNC\" for hierarchy \"relojFUNC:U1\"" {  } { { "reloj_vga.vhd" "U1" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575644413767 ""}
{ "Warning" "WSGN_SEARCH_FILE" "relojfunciona.vhd 2 1 " "Using design file relojfunciona.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojFUNCIONA-Beh " "Found design unit 1: relojFUNCIONA-Beh" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413782 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojFUNCIONA " "Found entity 1: relojFUNCIONA" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413782 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575644413782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relojFUNCIONA relojFUNC:U1\|relojFUNCIONA:U0 " "Elaborating entity \"relojFUNCIONA\" for hierarchy \"relojFUNC:U1\|relojFUNCIONA:U0\"" {  } { { "relojfunc.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunc.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575644413783 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minC relojfunciona.vhd(61) " "VHDL Process Statement warning at relojfunciona.vhd(61): signal \"minC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413784 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contCM relojfunciona.vhd(61) " "VHDL Process Statement warning at relojfunciona.vhd(61): signal \"contCM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413784 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horC relojfunciona.vhd(62) " "VHDL Process Statement warning at relojfunciona.vhd(62): signal \"horC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413784 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contCH relojfunciona.vhd(62) " "VHDL Process Statement warning at relojfunciona.vhd(62): signal \"contCH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413784 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minC relojfunciona.vhd(77) " "VHDL Process Statement warning at relojfunciona.vhd(77): signal \"minC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413784 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "horC relojfunciona.vhd(78) " "VHDL Process Statement warning at relojfunciona.vhd(78): signal \"horC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413784 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0"}
{ "Warning" "WSGN_SEARCH_FILE" "relojtotal.vhd 2 1 " "Using design file relojtotal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojTOTAL-Beh " "Found design unit 1: relojTOTAL-Beh" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413799 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojTOTAL " "Found entity 1: relojTOTAL" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413799 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575644413799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relojTOTAL relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0 " "Elaborating entity \"relojTOTAL\" for hierarchy \"relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\"" {  } { { "relojfunciona.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575644413801 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sumarMIN relojtotal.vhd(29) " "VHDL Signal Declaration warning at relojtotal.vhd(29): used explicit default value for signal \"sumarMIN\" because signal was never assigned a value" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575644413803 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|relojTOTAL:U0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sumarHOR relojtotal.vhd(29) " "VHDL Signal Declaration warning at relojtotal.vhd(29): used explicit default value for signal \"sumarHOR\" because signal was never assigned a value" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1575644413803 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|relojTOTAL:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contadorSEG relojtotal.vhd(65) " "VHDL Process Statement warning at relojtotal.vhd(65): signal \"contadorSEG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413803 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|relojTOTAL:U0"}
{ "Warning" "WSGN_SEARCH_FILE" "divisor60seg.vhd 2 1 " "Using design file divisor60seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor60SEG-Beh " "Found design unit 1: divisor60SEG-Beh" {  } { { "divisor60seg.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/divisor60seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413818 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor60SEG " "Found entity 1: divisor60SEG" {  } { { "divisor60seg.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/divisor60seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413818 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575644413818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor60SEG relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0 " "Elaborating entity \"divisor60SEG\" for hierarchy \"relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\"" {  } { { "relojtotal.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575644413819 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nRst divisor60seg.vhd(23) " "VHDL Process Statement warning at divisor60seg.vhd(23): signal \"nRst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divisor60seg.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/divisor60seg.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413820 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|relojTOTAL:U0|divisor60SEG:U0"}
{ "Warning" "WSGN_SEARCH_FILE" "fijarhora.vhd 2 1 " "Using design file fijarhora.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fijarHora-Beh " "Found design unit 1: fijarHora-Beh" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413836 ""} { "Info" "ISGN_ENTITY_NAME" "1 fijarHora " "Found entity 1: fijarHora" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413836 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575644413836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fijarHora relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1 " "Elaborating entity \"fijarHora\" for hierarchy \"relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\"" {  } { { "relojfunciona.vhd" "U1" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575644413837 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contadorMIN fijarhora.vhd(26) " "VHDL Process Statement warning at fijarhora.vhd(26): signal \"contadorMIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413838 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contadorMIN fijarhora.vhd(32) " "VHDL Process Statement warning at fijarhora.vhd(32): signal \"contadorMIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413838 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contadorMIN fijarhora.vhd(34) " "VHDL Process Statement warning at fijarhora.vhd(34): signal \"contadorMIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413838 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salidaMIN fijarhora.vhd(21) " "VHDL Process Statement warning at fijarhora.vhd(21): inferring latch(es) for signal or variable \"salidaMIN\", which holds its previous value in one or more paths through the process" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575644413838 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[0\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[0\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413838 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[1\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[1\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413838 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[2\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[2\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413838 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[3\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[3\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413838 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[4\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[4\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413838 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[5\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[5\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413838 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[6\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[6\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413838 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[7\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[7\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413838 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[8\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[8\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413838 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[9\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[9\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413838 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[10\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[10\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413838 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[11\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[11\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413839 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[12\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[12\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413839 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[13\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[13\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413839 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[14\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[14\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413839 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[15\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[15\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413839 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[16\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[16\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413839 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[17\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[17\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413839 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[18\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[18\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413839 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[19\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[19\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413839 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[20\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[20\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413839 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[21\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[21\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413839 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[22\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[22\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413839 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[23\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[23\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413839 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[24\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[24\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413839 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[25\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[25\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413839 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[26\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[26\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413839 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[27\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[27\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413839 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[28\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[28\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413839 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[29\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[29\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413839 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[30\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[30\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413839 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaMIN\[31\] fijarhora.vhd(21) " "Inferred latch for \"salidaMIN\[31\]\" at fijarhora.vhd(21)" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413839 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora:U1"}
{ "Warning" "WSGN_SEARCH_FILE" "fijarhora2.vhd 2 1 " "Using design file fijarhora2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fijarHora2-Beh " "Found design unit 1: fijarHora2-Beh" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413854 ""} { "Info" "ISGN_ENTITY_NAME" "1 fijarHora2 " "Found entity 1: fijarHora2" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413854 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575644413854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fijarHora2 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2 " "Elaborating entity \"fijarHora2\" for hierarchy \"relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\"" {  } { { "relojfunciona.vhd" "U2" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575644413855 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contadorHOR fijarhora2.vhd(26) " "VHDL Process Statement warning at fijarhora2.vhd(26): signal \"contadorHOR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413856 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contadorHOR fijarhora2.vhd(32) " "VHDL Process Statement warning at fijarhora2.vhd(32): signal \"contadorHOR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413856 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contadorHOR fijarhora2.vhd(34) " "VHDL Process Statement warning at fijarhora2.vhd(34): signal \"contadorHOR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413856 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salidaHOR fijarhora2.vhd(21) " "VHDL Process Statement warning at fijarhora2.vhd(21): inferring latch(es) for signal or variable \"salidaHOR\", which holds its previous value in one or more paths through the process" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575644413856 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[0\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[0\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413856 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[1\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[1\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[2\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[2\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[3\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[3\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[4\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[4\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[5\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[5\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[6\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[6\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[7\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[7\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[8\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[8\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[9\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[9\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[10\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[10\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[11\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[11\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[12\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[12\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[13\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[13\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[14\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[14\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[15\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[15\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[16\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[16\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[17\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[17\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[18\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[18\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[19\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[19\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[20\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[20\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[21\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[21\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[22\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[22\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[23\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[23\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[24\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[24\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[25\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[25\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[26\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[26\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[27\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[27\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[28\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[28\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[29\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[29\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[30\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[30\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413857 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidaHOR\[31\] fijarhora2.vhd(21) " "Inferred latch for \"salidaHOR\[31\]\" at fijarhora2.vhd(21)" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413858 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0|fijarHora2:U2"}
{ "Warning" "WSGN_SEARCH_FILE" "bcd7segmin.vhd 2 1 " "Using design file bcd7segmin.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7SEGMIN-Beh " "Found design unit 1: bcd7SEGMIN-Beh" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413873 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd7SEGMIN " "Found entity 1: bcd7SEGMIN" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413873 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575644413873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7SEGMIN relojFUNC:U1\|bcd7SEGMIN:U1 " "Elaborating entity \"bcd7SEGMIN\" for hierarchy \"relojFUNC:U1\|bcd7SEGMIN:U1\"" {  } { { "relojfunc.vhd" "U1" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunc.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575644413874 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7segmin.vhd(25) " "VHDL Process Statement warning at bcd7segmin.vhd(25): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413876 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7segmin.vhd(53) " "VHDL Process Statement warning at bcd7segmin.vhd(53): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413876 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7segmin.vhd(81) " "VHDL Process Statement warning at bcd7segmin.vhd(81): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413876 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7segmin.vhd(109) " "VHDL Process Statement warning at bcd7segmin.vhd(109): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413876 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7segmin.vhd(137) " "VHDL Process Statement warning at bcd7segmin.vhd(137): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413877 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7segmin.vhd(165) " "VHDL Process Statement warning at bcd7segmin.vhd(165): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413877 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resta bcd7segmin.vhd(19) " "VHDL Process Statement warning at bcd7segmin.vhd(19): inferring latch(es) for signal or variable \"resta\", which holds its previous value in one or more paths through the process" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575644413877 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[0\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[0\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413877 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[1\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[1\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413877 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[2\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[2\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413877 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[3\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[3\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413877 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[4\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[4\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413877 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[5\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[5\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413877 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[6\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[6\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413877 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[7\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[7\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413877 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[8\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[8\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413877 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[9\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[9\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413877 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[10\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[10\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413877 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[11\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[11\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413877 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[12\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[12\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413877 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[13\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[13\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413877 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[14\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[14\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413877 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[15\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[15\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413878 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[16\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[16\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413878 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[17\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[17\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413878 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[18\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[18\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413878 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[19\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[19\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413878 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[20\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[20\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413878 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[21\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[21\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413878 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[22\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[22\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413878 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[23\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[23\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413878 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[24\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[24\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413878 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[25\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[25\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413878 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[26\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[26\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413878 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[27\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[27\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413878 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[28\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[28\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413878 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[29\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[29\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413878 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[30\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[30\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413878 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[31\] bcd7segmin.vhd(19) " "Inferred latch for \"resta\[31\]\" at bcd7segmin.vhd(19)" {  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413878 "|reloj_vga|relojFUNC:U1|bcd7SEGMIN:U1"}
{ "Warning" "WSGN_SEARCH_FILE" "bcd7seghor.vhd 2 1 " "Using design file bcd7seghor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7SEGHOR-Beh " "Found design unit 1: bcd7SEGHOR-Beh" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413894 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd7SEGHOR " "Found entity 1: bcd7SEGHOR" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575644413894 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575644413894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7SEGHOR relojFUNC:U1\|bcd7SEGHOR:U2 " "Elaborating entity \"bcd7SEGHOR\" for hierarchy \"relojFUNC:U1\|bcd7SEGHOR:U2\"" {  } { { "relojfunc.vhd" "U2" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunc.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575644413895 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7seghor.vhd(25) " "VHDL Process Statement warning at bcd7seghor.vhd(25): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413896 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7seghor.vhd(53) " "VHDL Process Statement warning at bcd7seghor.vhd(53): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413896 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta bcd7seghor.vhd(81) " "VHDL Process Statement warning at bcd7seghor.vhd(81): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575644413896 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resta bcd7seghor.vhd(19) " "VHDL Process Statement warning at bcd7seghor.vhd(19): inferring latch(es) for signal or variable \"resta\", which holds its previous value in one or more paths through the process" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1575644413896 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[0\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[0\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413896 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[1\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[1\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413896 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[2\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[2\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413896 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[3\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[3\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413896 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[4\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[4\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413896 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[5\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[5\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413896 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[6\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[6\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413896 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[7\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[7\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413896 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[8\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[8\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413896 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[9\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[9\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413896 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[10\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[10\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413896 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[11\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[11\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413896 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[12\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[12\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413896 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[13\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[13\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413896 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[14\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[14\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413897 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[15\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[15\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413897 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[16\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[16\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413897 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[17\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[17\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413897 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[18\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[18\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413897 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[19\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[19\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413897 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[20\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[20\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413897 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[21\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[21\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413897 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[22\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[22\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413897 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[23\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[23\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413897 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[24\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[24\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413897 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[25\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[25\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413897 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[26\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[26\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413897 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[27\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[27\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413897 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[28\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[28\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413897 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[29\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[29\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413897 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[30\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[30\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413897 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[31\] bcd7seghor.vhd(19) " "Inferred latch for \"resta\[31\]\" at bcd7seghor.vhd(19)" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644413897 "|reloj_vga|relojFUNC:U1|bcd7SEGHOR:U2"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[2\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[2\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[2\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415652 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[1\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[1\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[1\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415653 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[0\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415653 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[3\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[3\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[3\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415653 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[4\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[4\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[4\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415653 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[5\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[5\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[5\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415653 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[6\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[6\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[6\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415653 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[7\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[7\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[7\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415653 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[8\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[8\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[8\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415653 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[9\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[9\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[9\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415653 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[10\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[10\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[10\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415653 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[11\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[11\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[11\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415653 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[12\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[12\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[12\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415653 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[13\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[13\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[13\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415653 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[14\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[14\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[14\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415654 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[15\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[15\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[15\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415654 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[16\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[16\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[16\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415654 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[17\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[17\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[17\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415654 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[18\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[18\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[18\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415654 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[19\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[19\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[19\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415654 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[20\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[20\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[20\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415654 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[21\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[21\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[21\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415654 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[22\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[22\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[22\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415654 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[23\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[23\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[23\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415654 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[24\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[24\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[24\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415654 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[25\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[25\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[25\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415655 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[26\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[26\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[26\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415655 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[27\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[27\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[27\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415655 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[28\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[28\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[28\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415655 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[29\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[29\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[29\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415655 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[30\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[30\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[30\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415655 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[31\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|salidaHOR\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[31\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[31\]" {  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415655 ""}  } { { "fijarhora2.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora2.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[7\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415655 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[6\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415655 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[5\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415655 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[4\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415655 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[3\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415655 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[2\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415656 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[1\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415656 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[0\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaOPf " "Ports D and ENA on the latch are fed by the same signal entradaOPf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415656 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[9\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415656 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[10\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415656 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[11\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415656 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[12\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415656 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[13\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415656 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[14\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415656 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[15\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415656 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[16\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415656 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[17\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415657 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[18\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415657 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[19\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415657 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[20\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415657 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[21\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415657 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[22\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415657 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[23\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415657 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[24\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415657 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[25\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415657 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[26\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415657 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[27\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415657 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[28\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415658 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[29\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415658 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[30\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415658 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[31\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415658 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[8\] " "Latch relojFUNC:U1\|bcd7SEGHOR:U2\|resta\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415658 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[31\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[31\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[31\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415659 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[30\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[30\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[30\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415659 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[29\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[29\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[29\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415659 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[28\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[28\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[28\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415659 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[27\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[27\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[27\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415659 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[26\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[26\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[26\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415659 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[25\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[25\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[25\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415659 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[24\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[24\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[24\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415659 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[23\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[23\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[23\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415659 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[22\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[22\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[22\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415659 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[21\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[21\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[21\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415659 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[20\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[20\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[20\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415659 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[19\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[19\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[19\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415660 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[18\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[18\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[18\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415660 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[17\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[17\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[17\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415660 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[16\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[16\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[16\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415660 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[15\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[15\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[15\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415660 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[14\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[14\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[14\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415660 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[13\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[13\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[13\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415660 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[12\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[12\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[12\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415660 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[11\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[11\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[11\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415660 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[10\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[10\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[10\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415660 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[9\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[9\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[9\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415660 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[8\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[8\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[8\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415661 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[7\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[7\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[7\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415661 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[6\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[6\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[6\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415661 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[5\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[5\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[5\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415661 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[4\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[4\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[4\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415661 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[3\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[3\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[3\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415661 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[2\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[2\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[2\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415661 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[1\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[1\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[1\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415661 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[0\] " "Latch relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|salidaMIN\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " "Ports D and ENA on the latch are fed by the same signal relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]" {  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415661 ""}  } { { "fijarhora.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/fijarhora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[11\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415661 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[10\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415661 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[9\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415661 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[8\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415662 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[7\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415662 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[6\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415662 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[5\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415662 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[4\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415662 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[3\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415662 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[2\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415662 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[1\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415662 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[0\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA entradaOPf " "Ports D and ENA on the latch are fed by the same signal entradaOPf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415662 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[13\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415662 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[12\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415662 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[14\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415663 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[15\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415663 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[16\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415663 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[17\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415663 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[18\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415663 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[19\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415663 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[20\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415663 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[21\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415663 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[22\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415663 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[23\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415663 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[24\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415664 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[25\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415664 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[26\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415664 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[27\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415664 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[28\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415664 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[29\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415664 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[30\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415664 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[31\] " "Latch relojFUNC:U1\|bcd7SEGMIN:U1\|resta\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nRESETEOf " "Ports D and ENA on the latch are fed by the same signal nRESETEOf" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1575644415664 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1575644415664 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[0\] GND " "Pin \"vgaBLUE\[0\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575644416231 "|reloj_vga|vgaBLUE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[1\] GND " "Pin \"vgaBLUE\[1\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575644416231 "|reloj_vga|vgaBLUE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[2\] GND " "Pin \"vgaBLUE\[2\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575644416231 "|reloj_vga|vgaBLUE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[3\] GND " "Pin \"vgaBLUE\[3\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575644416231 "|reloj_vga|vgaBLUE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[4\] GND " "Pin \"vgaBLUE\[4\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575644416231 "|reloj_vga|vgaBLUE[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[5\] GND " "Pin \"vgaBLUE\[5\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575644416231 "|reloj_vga|vgaBLUE[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[6\] GND " "Pin \"vgaBLUE\[6\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575644416231 "|reloj_vga|vgaBLUE[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[7\] GND " "Pin \"vgaBLUE\[7\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575644416231 "|reloj_vga|vgaBLUE[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[0\] GND " "Pin \"vgaGREEN\[0\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575644416231 "|reloj_vga|vgaGREEN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[1\] GND " "Pin \"vgaGREEN\[1\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575644416231 "|reloj_vga|vgaGREEN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[2\] GND " "Pin \"vgaGREEN\[2\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575644416231 "|reloj_vga|vgaGREEN[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[3\] GND " "Pin \"vgaGREEN\[3\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575644416231 "|reloj_vga|vgaGREEN[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[4\] GND " "Pin \"vgaGREEN\[4\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575644416231 "|reloj_vga|vgaGREEN[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[5\] GND " "Pin \"vgaGREEN\[5\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575644416231 "|reloj_vga|vgaGREEN[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[6\] GND " "Pin \"vgaGREEN\[6\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575644416231 "|reloj_vga|vgaGREEN[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[7\] GND " "Pin \"vgaGREEN\[7\]\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575644416231 "|reloj_vga|vgaGREEN[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLANK VCC " "Pin \"vgaBLANK\" is stuck at VCC" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575644416231 "|reloj_vga|vgaBLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaSYNC GND " "Pin \"vgaSYNC\" is stuck at GND" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575644416231 "|reloj_vga|vgaSYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575644416231 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575644416357 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575644417950 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575644417950 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1535 " "Implemented 1535 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575644418082 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575644418082 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1500 " "Implemented 1500 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575644418082 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575644418082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 318 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 318 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575644418139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 09:00:18 2019 " "Processing ended: Fri Dec 06 09:00:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575644418139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575644418139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575644418139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575644418139 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575644419459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575644419466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 09:00:19 2019 " "Processing started: Fri Dec 06 09:00:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575644419466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575644419466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off reloj_vga -c reloj_vga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off reloj_vga -c reloj_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575644419466 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575644419681 ""}
{ "Info" "0" "" "Project  = reloj_vga" {  } {  } 0 0 "Project  = reloj_vga" 0 0 "Fitter" 0 0 1575644419682 ""}
{ "Info" "0" "" "Revision = reloj_vga" {  } {  } 0 0 "Revision = reloj_vga" 0 0 "Fitter" 0 0 1575644419682 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575644419765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575644419766 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "reloj_vga EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"reloj_vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575644419780 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575644419841 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575644419842 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575644420179 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575644420186 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575644420461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575644420461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575644420461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575644420461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575644420461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575644420461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575644420461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575644420461 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575644420461 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575644420461 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 3028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575644420465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 3030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575644420465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 3032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575644420465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 3034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575644420465 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 3036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575644420465 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575644420465 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575644420467 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "128 " "The Timing Analyzer is analyzing 128 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1575644421678 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "reloj_vga.sdc " "Synopsys Design Constraints File file not found: 'reloj_vga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575644421679 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575644421679 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[10\]~19  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[10\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[11\]~20  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[11\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[12\]~21  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[12\]~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[13\]~22  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[13\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[14\]~11  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[14\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[15\]~12  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[15\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[16\]~13  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[16\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[17\]~14  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[17\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[18\]~23  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[18\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[19\]~24  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[19\]~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[1\]~31  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[1\]~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[20\]~25  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[20\]~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[21\]~26  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[21\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[22\]~7  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[22\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[23\]~8  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[23\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[24\]~9  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[24\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[25\]~10  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[25\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[26\]~3  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[26\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[27\]~4  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[27\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[28\]~5  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[28\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[29\]~6  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[29\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[2\]~1  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[2\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[30\]~28  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[30\]~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[31\]~29  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[31\]~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[3\]~0  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[4\]~2  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[4\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[5\]~27  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[5\]~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[5\]~30  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[5\]~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[6\]~15  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[6\]~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[7\]~16  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[7\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[8\]~17  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[8\]~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[9\]~18  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[9\]~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[10\]~7  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[10\]~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[11\]~8  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[11\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[12\]~9  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[12\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[13\]~10  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[13\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[14\]~6  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[14\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[15\]~3  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[15\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[16\]~4  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[16\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[17\]~5  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[17\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[18\]~26  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[18\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[19\]~23  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[19\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[1\]~1  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[20\]~24  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[20\]~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[21\]~25  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[21\]~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[22\]~22  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[22\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[23\]~19  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[23\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[24\]~20  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[24\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[25\]~21  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[25\]~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[26\]~18  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[26\]~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[27\]~15  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[27\]~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[28\]~16  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[28\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[29\]~17  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[29\]~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[2\]~0  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~31  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~32  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[31\]~33  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[31\]~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[3\]~2  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[3\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[4\]~28  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[4\]~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[5\]~27  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[5\]~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[6\]~14  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[6\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[7\]~11  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[7\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[8\]~12  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[8\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[9\]~13  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[9\]~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644421691 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1575644421691 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1575644421697 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1575644421698 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575644421699 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkRTf~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clkRTf~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575644421790 ""}  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 3021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575644421790 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA:U0\|vga25MHz:U0\|clk_div  " "Automatically promoted node VGA:U0\|vga25MHz:U0\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575644421790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:U0\|vga25MHz:U0\|clk_div~0 " "Destination node VGA:U0\|vga25MHz:U0\|clk_div~0" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga25mhz.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 2984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575644421790 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkvga~output " "Destination node clkvga~output" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 3015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575644421790 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575644421790 ""}  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga25mhz.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575644421790 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "relojFUNC:U1\|bcd7SEGHOR:U2\|salida7SEGHOR\[0\]~6  " "Automatically promoted node relojFUNC:U1\|bcd7SEGHOR:U2\|salida7SEGHOR\[0\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575644421791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|bcd7SEGHOR:U2\|salida7SEGHOR\[4\]~7 " "Destination node relojFUNC:U1\|bcd7SEGHOR:U2\|salida7SEGHOR\[4\]~7" {  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575644421791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:U0\|tDispx~61 " "Destination node VGA:U0\|tDispx~61" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575644421791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:U0\|tDispx~65 " "Destination node VGA:U0\|tDispx~65" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575644421791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:U0\|tDispx~67 " "Destination node VGA:U0\|tDispx~67" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575644421791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:U0\|tDispx~89 " "Destination node VGA:U0\|tDispx~89" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575644421791 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575644421791 ""}  } { { "bcd7seghor.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7seghor.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575644421791 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "relojFUNC:U1\|bcd7SEGMIN:U1\|salida7SEG\[4\]~6  " "Automatically promoted node relojFUNC:U1\|bcd7SEGMIN:U1\|salida7SEG\[4\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575644421791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:U0\|tDispx~45 " "Destination node VGA:U0\|tDispx~45" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575644421791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:U0\|tDispx~71 " "Destination node VGA:U0\|tDispx~71" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575644421791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:U0\|process_0~37 " "Destination node VGA:U0\|process_0~37" {  } { { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575644421791 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575644421791 ""}  } { { "bcd7segmin.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/bcd7segmin.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 1573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575644421791 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo  " "Automatically promoted node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575644421791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[0\] " "Destination node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[0\]" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575644421791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[1\] " "Destination node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[1\]" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575644421791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[2\] " "Destination node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[2\]" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575644421791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[3\] " "Destination node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[3\]" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575644421791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[4\] " "Destination node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[4\]" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575644421791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[5\] " "Destination node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[5\]" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575644421791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[6\] " "Destination node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[6\]" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575644421791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[7\] " "Destination node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[7\]" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575644421791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[8\] " "Destination node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[8\]" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575644421791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[9\] " "Destination node relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|contadorHOR\[9\]" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575644421791 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1575644421791 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575644421791 ""}  } { { "divisor60seg.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/divisor60seg.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575644421791 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575644422185 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575644422186 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575644422186 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575644422187 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575644422188 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575644422190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575644422190 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575644422190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575644422300 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1575644422301 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575644422301 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575644422541 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1575644422541 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575644422559 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1575644422569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575644425062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575644425447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575644425488 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575644430956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575644430956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575644431349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.0% " "3e+03 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1575644435571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575644436389 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575644436389 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1575644463236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575644483002 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575644483002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:49 " "Fitter routing operations ending: elapsed time is 00:00:49" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575644483009 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.58 " "Total time spent on timing analysis during the Fitter is 2.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575644483164 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575644483182 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575644483508 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575644483509 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575644483801 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575644484621 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1575644485088 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/output_files/reloj_vga.fit.smsg " "Generated suppressed messages file C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/output_files/reloj_vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575644485240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 497 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 497 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5757 " "Peak virtual memory: 5757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575644485966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 09:01:25 2019 " "Processing ended: Fri Dec 06 09:01:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575644485966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575644485966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575644485966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575644485966 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575644487172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575644487178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 09:01:27 2019 " "Processing started: Fri Dec 06 09:01:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575644487178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575644487178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off reloj_vga -c reloj_vga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off reloj_vga -c reloj_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575644487178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575644487567 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575644490141 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575644490250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575644490576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 09:01:30 2019 " "Processing ended: Fri Dec 06 09:01:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575644490576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575644490576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575644490576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575644490576 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575644491223 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575644491893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575644491900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 09:01:31 2019 " "Processing started: Fri Dec 06 09:01:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575644491900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1575644491900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta reloj_vga -c reloj_vga " "Command: quartus_sta reloj_vga -c reloj_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575644491900 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1575644492105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1575644492435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1575644492435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575644492493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575644492493 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "128 " "The Timing Analyzer is analyzing 128 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1575644492937 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "reloj_vga.sdc " "Synopsys Design Constraints File file not found: 'reloj_vga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1575644492989 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1575644492989 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " "create_clock -period 1.000 -name relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575644492995 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkRTf clkRTf " "create_clock -period 1.000 -name clkRTf clkRTf" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575644492995 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " "create_clock -period 1.000 -name relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575644492995 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inMINf inMINf " "create_clock -period 1.000 -name inMINf inMINf" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575644492995 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " "create_clock -period 1.000 -name relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575644492995 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name entradaOPf entradaOPf " "create_clock -period 1.000 -name entradaOPf entradaOPf" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575644492995 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inHORf inHORf " "create_clock -period 1.000 -name inHORf inHORf" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575644492995 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA:U0\|vga25MHz:U0\|clk_div VGA:U0\|vga25MHz:U0\|clk_div " "create_clock -period 1.000 -name VGA:U0\|vga25MHz:U0\|clk_div VGA:U0\|vga25MHz:U0\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575644492995 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clok clok " "create_clock -period 1.000 -name clok clok" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575644492995 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575644492995 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[10\]~19  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[10\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[11\]~20  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[11\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[12\]~21  from: dataa  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[12\]~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[13\]~22  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[13\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[14\]~11  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[14\]~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[15\]~12  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[15\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[16\]~13  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[16\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[17\]~14  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[17\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[18\]~23  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[18\]~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[19\]~24  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[19\]~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[1\]~31  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[1\]~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[20\]~25  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[20\]~25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[21\]~26  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[21\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[22\]~7  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[22\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[23\]~8  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[23\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[24\]~9  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[24\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[25\]~10  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[25\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[26\]~3  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[26\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[27\]~4  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[27\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[28\]~5  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[28\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[29\]~6  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[29\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[2\]~1  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[2\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[30\]~28  from: dataa  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[30\]~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[31\]~29  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[31\]~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[3\]~0  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[4\]~2  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[4\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[5\]~27  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[5\]~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[5\]~30  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[5\]~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[6\]~15  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[6\]~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[7\]~16  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[7\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[8\]~17  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[8\]~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[9\]~18  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[9\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[10\]~7  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[10\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[11\]~8  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[11\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[12\]~9  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[12\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[13\]~10  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[13\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[14\]~6  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[14\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[15\]~3  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[15\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[16\]~4  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[16\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[17\]~5  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[17\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[18\]~26  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[18\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[19\]~23  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[19\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[1\]~1  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[20\]~24  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[20\]~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[21\]~25  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[21\]~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[22\]~22  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[22\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[23\]~19  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[23\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[24\]~20  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[24\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[25\]~21  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[25\]~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[26\]~18  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[26\]~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[27\]~15  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[27\]~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[28\]~16  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[28\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[29\]~17  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[29\]~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[2\]~0  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~31  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~32  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[31\]~33  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[31\]~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[3\]~2  from: dataa  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[4\]~28  from: dataa  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[4\]~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[5\]~27  from: dataa  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[5\]~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[6\]~14  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[6\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[7\]~11  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[7\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[8\]~12  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[8\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[9\]~13  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[9\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644493003 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1575644493003 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1575644493007 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575644493008 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1575644493009 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575644493043 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575644493222 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575644493222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.821 " "Worst-case setup slack is -15.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.821            -930.950 entradaOPf  " "  -15.821            -930.950 entradaOPf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.410            -379.100 VGA:U0\|vga25MHz:U0\|clk_div  " "  -11.410            -379.100 VGA:U0\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.337             -94.530 clkRTf  " "   -6.337             -94.530 clkRTf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.800            -443.651 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo  " "   -5.800            -443.651 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.356             -81.435 inMINf  " "   -3.356             -81.435 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.967             -62.537 inHORf  " "   -2.967             -62.537 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.919             -43.955 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]  " "   -1.919             -43.955 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.592             -36.366 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]  " "   -1.592             -36.366 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.769              -0.769 clok  " "   -0.769              -0.769 clok " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575644493229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.507 " "Worst-case hold slack is -6.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.507             -74.537 entradaOPf  " "   -6.507             -74.537 entradaOPf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.698              -2.698 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]  " "   -2.698              -2.698 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.078             -33.818 inHORf  " "   -2.078             -33.818 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.507              -0.507 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]  " "   -0.507              -0.507 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 clkRTf  " "    0.387               0.000 clkRTf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo  " "    0.453               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 VGA:U0\|vga25MHz:U0\|clk_div  " "    0.639               0.000 VGA:U0\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 inMINf  " "    0.656               0.000 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.663               0.000 clok  " "    0.663               0.000 clok " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575644493253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.925 " "Worst-case recovery slack is -6.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.925            -220.959 inHORf  " "   -6.925            -220.959 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.294            -198.582 inMINf  " "   -6.294            -198.582 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575644493263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.684 " "Worst-case removal slack is 2.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.684               0.000 inMINf  " "    2.684               0.000 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.801               0.000 inHORf  " "    2.801               0.000 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575644493306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.690 " "Worst-case minimum pulse width slack is -3.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.690           -1003.141 entradaOPf  " "   -3.690           -1003.141 entradaOPf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.690 clkRTf  " "   -3.000             -46.690 clkRTf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.120 inHORf  " "   -3.000             -44.120 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.120 inMINf  " "   -3.000             -44.120 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 clok  " "   -3.000              -4.285 clok " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -123.360 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo  " "   -1.285            -123.360 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -87.380 VGA:U0\|vga25MHz:U0\|clk_div  " "   -1.285             -87.380 VGA:U0\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]  " "    0.430               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]  " "    0.446               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644493313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575644493313 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575644494082 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575644494104 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575644494451 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[10\]~19  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[10\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[11\]~20  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[11\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[12\]~21  from: dataa  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[12\]~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[13\]~22  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[13\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[14\]~11  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[14\]~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[15\]~12  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[15\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[16\]~13  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[16\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[17\]~14  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[17\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[18\]~23  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[18\]~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[19\]~24  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[19\]~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[1\]~31  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[1\]~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[20\]~25  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[20\]~25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[21\]~26  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[21\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[22\]~7  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[22\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[23\]~8  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[23\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[24\]~9  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[24\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[25\]~10  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[25\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[26\]~3  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[26\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[27\]~4  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[27\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[28\]~5  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[28\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[29\]~6  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[29\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[2\]~1  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[2\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[30\]~28  from: dataa  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[30\]~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[31\]~29  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[31\]~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[3\]~0  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[4\]~2  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[4\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[5\]~27  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[5\]~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[5\]~30  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[5\]~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[6\]~15  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[6\]~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[7\]~16  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[7\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[8\]~17  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[8\]~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[9\]~18  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[9\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[10\]~7  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[10\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[11\]~8  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[11\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[12\]~9  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[12\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[13\]~10  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[13\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[14\]~6  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[14\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[15\]~3  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[15\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[16\]~4  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[16\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[17\]~5  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[17\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[18\]~26  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[18\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[19\]~23  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[19\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[1\]~1  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[20\]~24  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[20\]~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[21\]~25  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[21\]~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[22\]~22  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[22\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[23\]~19  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[23\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[24\]~20  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[24\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[25\]~21  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[25\]~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[26\]~18  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[26\]~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[27\]~15  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[27\]~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[28\]~16  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[28\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[29\]~17  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[29\]~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[2\]~0  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~31  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~32  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[31\]~33  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[31\]~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[3\]~2  from: dataa  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[4\]~28  from: dataa  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[4\]~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[5\]~27  from: dataa  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[5\]~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[6\]~14  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[6\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[7\]~11  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[7\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[8\]~12  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[8\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[9\]~13  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[9\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644494548 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1575644494548 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575644494551 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575644494607 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575644494607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.645 " "Worst-case setup slack is -14.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.645            -863.659 entradaOPf  " "  -14.645            -863.659 entradaOPf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.212            -334.299 VGA:U0\|vga25MHz:U0\|clk_div  " "  -10.212            -334.299 VGA:U0\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.660             -81.639 clkRTf  " "   -5.660             -81.639 clkRTf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.162            -391.865 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo  " "   -5.162            -391.865 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.059             -75.039 inMINf  " "   -3.059             -75.039 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.571             -53.651 inHORf  " "   -2.571             -53.651 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.637             -36.164 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]  " "   -1.637             -36.164 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.322             -28.337 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]  " "   -1.322             -28.337 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.644              -0.644 clok  " "   -0.644              -0.644 clok " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575644494618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.833 " "Worst-case hold slack is -5.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.833             -67.572 entradaOPf  " "   -5.833             -67.572 entradaOPf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.508              -2.508 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]  " "   -2.508              -2.508 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.906             -32.262 inHORf  " "   -1.906             -32.262 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.504              -0.504 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]  " "   -0.504              -0.504 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clkRTf  " "    0.340               0.000 clkRTf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo  " "    0.403               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 clok  " "    0.565               0.000 clok " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 VGA:U0\|vga25MHz:U0\|clk_div  " "    0.584               0.000 VGA:U0\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 inMINf  " "    0.591               0.000 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575644494662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.296 " "Worst-case recovery slack is -6.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.296            -200.904 inHORf  " "   -6.296            -200.904 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.720            -180.303 inMINf  " "   -5.720            -180.303 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575644494706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.536 " "Worst-case removal slack is 2.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.536               0.000 inMINf  " "    2.536               0.000 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.652               0.000 inHORf  " "    2.652               0.000 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575644494759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.370 " "Worst-case minimum pulse width slack is -3.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.370            -898.622 entradaOPf  " "   -3.370            -898.622 entradaOPf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.690 clkRTf  " "   -3.000             -46.690 clkRTf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.120 inHORf  " "   -3.000             -44.120 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.120 inMINf  " "   -3.000             -44.120 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 clok  " "   -3.000              -4.285 clok " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -123.360 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo  " "   -1.285            -123.360 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -87.380 VGA:U0\|vga25MHz:U0\|clk_div  " "   -1.285             -87.380 VGA:U0\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]  " "    0.363               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]  " "    0.390               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644494771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575644494771 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575644495653 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[10\]~19  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[10\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[11\]~20  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[11\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[12\]~21  from: dataa  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[12\]~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[13\]~22  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[13\]~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[14\]~11  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[14\]~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[15\]~12  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[15\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[16\]~13  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[16\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[17\]~14  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[17\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[18\]~23  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[18\]~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[19\]~24  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[19\]~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[1\]~31  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[1\]~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[20\]~25  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[20\]~25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[21\]~26  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[21\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[22\]~7  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[22\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[23\]~8  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[23\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[24\]~9  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[24\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[25\]~10  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[25\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[26\]~3  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[26\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[27\]~4  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[27\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[28\]~5  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[28\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[29\]~6  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[29\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[2\]~1  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[2\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[30\]~28  from: dataa  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[30\]~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[31\]~29  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[31\]~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[3\]~0  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[4\]~2  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[4\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[5\]~27  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[5\]~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[5\]~30  from: datad  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[5\]~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[6\]~15  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[6\]~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[7\]~16  from: datab  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[7\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[8\]~17  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[8\]~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|horasCOMPUESTO\[9\]~18  from: datac  to: combout " "Cell: U1\|U0\|horasCOMPUESTO\[9\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[10\]~7  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[10\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[11\]~8  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[11\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[12\]~9  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[12\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[13\]~10  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[13\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[14\]~6  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[14\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[15\]~3  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[15\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[16\]~4  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[16\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[17\]~5  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[17\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[18\]~26  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[18\]~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[19\]~23  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[19\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[1\]~1  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[20\]~24  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[20\]~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[21\]~25  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[21\]~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[22\]~22  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[22\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[23\]~19  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[23\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[24\]~20  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[24\]~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[25\]~21  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[25\]~21  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[26\]~18  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[26\]~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[27\]~15  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[27\]~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[28\]~16  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[28\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[29\]~17  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[29\]~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[2\]~0  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[2\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~31  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~32  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[30\]~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[31\]~33  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[31\]~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[3\]~2  from: dataa  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[3\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[4\]~28  from: dataa  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[4\]~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[5\]~27  from: dataa  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[5\]~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[6\]~14  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[6\]~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[7\]~11  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[7\]~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[8\]~12  from: datad  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[8\]~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U1\|U0\|minutosCOMPUESTO\[9\]~13  from: datac  to: combout " "Cell: U1\|U0\|minutosCOMPUESTO\[9\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1575644495756 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1575644495756 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575644495758 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575644495777 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575644495777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.914 " "Worst-case setup slack is -7.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.914            -448.668 entradaOPf  " "   -7.914            -448.668 entradaOPf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.000            -149.555 VGA:U0\|vga25MHz:U0\|clk_div  " "   -5.000            -149.555 VGA:U0\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.577             -29.753 clkRTf  " "   -2.577             -29.753 clkRTf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.439            -177.153 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo  " "   -2.439            -177.153 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.033             -20.034 inMINf  " "   -1.033             -20.034 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.975             -14.460 inHORf  " "   -0.975             -14.460 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.884             -20.393 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]  " "   -0.884             -20.393 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.809             -18.596 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]  " "   -0.809             -18.596 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105              -0.105 clok  " "   -0.105              -0.105 clok " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575644495799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.419 " "Worst-case hold slack is -3.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.419             -47.807 entradaOPf  " "   -3.419             -47.807 entradaOPf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.445             -29.039 inHORf  " "   -1.445             -29.039 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.228              -1.228 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]  " "   -1.228              -1.228 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112              -0.112 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]  " "   -0.112              -0.112 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 clkRTf  " "    0.175               0.000 clkRTf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo  " "    0.206               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 inMINf  " "    0.271               0.000 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 VGA:U0\|vga25MHz:U0\|clk_div  " "    0.291               0.000 VGA:U0\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 clok  " "    0.295               0.000 clok " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575644495838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.092 " "Worst-case recovery slack is -3.092" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.092             -98.588 inHORf  " "   -3.092             -98.588 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.703             -85.370 inMINf  " "   -2.703             -85.370 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575644495856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.830 " "Worst-case removal slack is 0.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.830               0.000 inMINf  " "    0.830               0.000 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.867               0.000 inHORf  " "    0.867               0.000 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575644495873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -429.058 entradaOPf  " "   -3.000            -429.058 entradaOPf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.656 inHORf  " "   -3.000             -42.656 inHORf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.340 inMINf  " "   -3.000             -41.340 inMINf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.946 clkRTf  " "   -3.000             -38.946 clkRTf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.023 clok  " "   -3.000              -4.023 clok " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -96.000 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo  " "   -1.000             -96.000 relojFUNC:U1\|relojFUNCIONA:U0\|relojTOTAL:U0\|divisor60SEG:U0\|Fo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -68.000 VGA:U0\|vga25MHz:U0\|clk_div  " "   -1.000             -68.000 VGA:U0\|vga25MHz:U0\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\]  " "    0.381               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora2:U2\|contadorHOR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\]  " "    0.417               0.000 relojFUNC:U1\|relojFUNCIONA:U0\|fijarHora:U1\|contadorMIN\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575644495931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575644495931 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575644497364 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575644497384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575644497753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 09:01:37 2019 " "Processing ended: Fri Dec 06 09:01:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575644497753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575644497753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575644497753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575644497753 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 822 s " "Quartus Prime Full Compilation was successful. 0 errors, 822 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575644498615 ""}
