fifo_generator_vhdl_beh.vhd,vhdl,fifo_generator_v13_0_3,../../../ipstatic/fifo_generator_v13_0_3/simulation/fifo_generator_vhdl_beh.vhd,
fifo_generator_v13_0_rfs.vhd,vhdl,fifo_generator_v13_0_3,../../../ipstatic/fifo_generator_v13_0_3/hdl/fifo_generator_v13_0_rfs.vhd,
v_vid_in_axi4s_v4_0_coupler.v,verilog,v_vid_in_axi4s_v4_0_3,../../../ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v,
v_vid_in_axi4s_v4_0_formatter.v,verilog,v_vid_in_axi4s_v4_0_3,../../../ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v,
v_vid_in_axi4s_v4_0.v,verilog,v_vid_in_axi4s_v4_0_3,../../../ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v,
v_vid_in_axi4s_0.v,verilog,v_vid_in_axi4s_v4_0_3,../../../../project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v,
I2C_Controller.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v,
I2C_OV7670_RGB565_VGA_Config.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v,
debounce.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v,
I2C_AV_Config.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v,
capture.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v,
ov7670_top.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v,
video_in_ip_v1_0.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v,
video_in_ip_0.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
