{"position": "Senior ASIC Design Engineer", "company": "Google", "profiles": ["Skills ASIC Processors Logic Design SoC Verilog Debugging Embedded Systems Semiconductors FPGA RTL Design Skills  ASIC Processors Logic Design SoC Verilog Debugging Embedded Systems Semiconductors FPGA RTL Design ASIC Processors Logic Design SoC Verilog Debugging Embedded Systems Semiconductors FPGA RTL Design ASIC Processors Logic Design SoC Verilog Debugging Embedded Systems Semiconductors FPGA RTL Design ", "Summary An ASIC Design engineer having experience in different fields of chip-design flow including RTL design, Front End verification, Emulation and Post Silicon bring-up. Have sound knowledge of the whole chip-design flow from the architecture development to post-silicon bring-up. \n \nAlso have experience in assembly coding on ARM and C64 DSP platforms. Specialties:Design and Verification using Verilog, SV-VMM, Perl, UNIX, Summary An ASIC Design engineer having experience in different fields of chip-design flow including RTL design, Front End verification, Emulation and Post Silicon bring-up. Have sound knowledge of the whole chip-design flow from the architecture development to post-silicon bring-up. \n \nAlso have experience in assembly coding on ARM and C64 DSP platforms. Specialties:Design and Verification using Verilog, SV-VMM, Perl, UNIX, An ASIC Design engineer having experience in different fields of chip-design flow including RTL design, Front End verification, Emulation and Post Silicon bring-up. Have sound knowledge of the whole chip-design flow from the architecture development to post-silicon bring-up. \n \nAlso have experience in assembly coding on ARM and C64 DSP platforms. Specialties:Design and Verification using Verilog, SV-VMM, Perl, UNIX, An ASIC Design engineer having experience in different fields of chip-design flow including RTL design, Front End verification, Emulation and Post Silicon bring-up. Have sound knowledge of the whole chip-design flow from the architecture development to post-silicon bring-up. \n \nAlso have experience in assembly coding on ARM and C64 DSP platforms. Specialties:Design and Verification using Verilog, SV-VMM, Perl, UNIX, Experience Senior ASIC Design Engineer NVIDIA July 2014  \u2013 Present (1 year 2 months) Bangalore Senior Engineer Qualcomm August 2012  \u2013  July 2014  (2 years) Bangalore Senior ASIC Design Engineer NVIDIA October 2011  \u2013  August 2012  (11 months) Bangalore ASIC Design Engineer NVIDIA August 2008  \u2013  September 2011  (3 years 2 months) Bangalore Working in an IP team and had the opportunity to work on different aspects of chip design flow including uarch/RTL design, Front-End verification, Emulation and Post-Silicon bring-up for a couple of units.  \n \nGained experience with different tools and languages along the way like VCS, verilog, system verilog, Perl. \n \nWas sent to the HQ's as a sole representative for SATA unit, twice, for silicon bring-up. Engineer Ittiam Systems August 2005  \u2013  May 2006  (10 months) Worked on optimization of different speech codecs such as G.722.1.C, G.723.1 and G.729 on ARM platform. Optimization was done by writing assembly codes and doing C-level modifications.  \nI also worked on porting different speech and telephony components to TI's C64x+ processor. Senior ASIC Design Engineer NVIDIA July 2014  \u2013 Present (1 year 2 months) Bangalore Senior ASIC Design Engineer NVIDIA July 2014  \u2013 Present (1 year 2 months) Bangalore Senior Engineer Qualcomm August 2012  \u2013  July 2014  (2 years) Bangalore Senior Engineer Qualcomm August 2012  \u2013  July 2014  (2 years) Bangalore Senior ASIC Design Engineer NVIDIA October 2011  \u2013  August 2012  (11 months) Bangalore Senior ASIC Design Engineer NVIDIA October 2011  \u2013  August 2012  (11 months) Bangalore ASIC Design Engineer NVIDIA August 2008  \u2013  September 2011  (3 years 2 months) Bangalore Working in an IP team and had the opportunity to work on different aspects of chip design flow including uarch/RTL design, Front-End verification, Emulation and Post-Silicon bring-up for a couple of units.  \n \nGained experience with different tools and languages along the way like VCS, verilog, system verilog, Perl. \n \nWas sent to the HQ's as a sole representative for SATA unit, twice, for silicon bring-up. ASIC Design Engineer NVIDIA August 2008  \u2013  September 2011  (3 years 2 months) Bangalore Working in an IP team and had the opportunity to work on different aspects of chip design flow including uarch/RTL design, Front-End verification, Emulation and Post-Silicon bring-up for a couple of units.  \n \nGained experience with different tools and languages along the way like VCS, verilog, system verilog, Perl. \n \nWas sent to the HQ's as a sole representative for SATA unit, twice, for silicon bring-up. Engineer Ittiam Systems August 2005  \u2013  May 2006  (10 months) Worked on optimization of different speech codecs such as G.722.1.C, G.723.1 and G.729 on ARM platform. Optimization was done by writing assembly codes and doing C-level modifications.  \nI also worked on porting different speech and telephony components to TI's C64x+ processor. Engineer Ittiam Systems August 2005  \u2013  May 2006  (10 months) Worked on optimization of different speech codecs such as G.722.1.C, G.723.1 and G.729 on ARM platform. Optimization was done by writing assembly codes and doing C-level modifications.  \nI also worked on porting different speech and telephony components to TI's C64x+ processor. Skills RTL design Verilog Perl RTL Design Skills  RTL design Verilog Perl RTL Design RTL design Verilog Perl RTL Design RTL design Verilog Perl RTL Design Education Indian Institute of Technology, Madras M.Tech,  Microelectronics and VLSI design 2006  \u2013 2008 College of Engineering Pune BE,  Electronics and Telecommunication Engg. 2001  \u2013 2005 Indian Institute of Technology, Madras M.Tech,  Microelectronics and VLSI design 2006  \u2013 2008 Indian Institute of Technology, Madras M.Tech,  Microelectronics and VLSI design 2006  \u2013 2008 Indian Institute of Technology, Madras M.Tech,  Microelectronics and VLSI design 2006  \u2013 2008 College of Engineering Pune BE,  Electronics and Telecommunication Engg. 2001  \u2013 2005 College of Engineering Pune BE,  Electronics and Telecommunication Engg. 2001  \u2013 2005 College of Engineering Pune BE,  Electronics and Telecommunication Engg. 2001  \u2013 2005 ", "Experience Padring Lead - Senior ASIC Design Engineer (IC-4) NVIDIA January 2014  \u2013 Present (1 year 8 months) Austin,TX \u2022\tManaged teams of 2-6 engineers across 3 sites during the pad ring development of multiple chips \n\u2022\tCreated and executed aggressive schedules for chip milestones that removed our IP from development critical path \n\u2022\tOversaw development of workflows that improved deliverable time tables by 50% chip over chip \n\u2022\tContinued pad ring implementation duties in addition to IP lead duties \n Padring/SOCD Engineer - Senior ASIC Design Engineer (IC-3) NVIDIA January 2012  \u2013  January 2014  (2 years 1 month) Austin, TX \u2022 Managed triage, schedule, and closure of 100 inherited pad ring bugs across 8 products and several international teams \n\u2022 Drove RTL efforts and participated in POR discussions for pad ring development across multiple chips \n\u2022 Created flows to manage and monitor tool releases, code integrations, and bug tracking across 10+ IPs \n\u2022 Led the top level RTL clean-up effort during the march to creating tape out quality code \n\u2022 Coordinated CDC Checks at the SOC level across 20+ modules Senior Design Engineer AMD June 2007  \u2013  January 2012  (4 years 8 months) Austin, TX \u2022\tManaged integration and analysis of various IPs across several international working groups \n\u2022\tExecuted engineer change orders from RTL to layout, analyzing and correcting logical and electrical failures \n\u2022\tDebugged gate simulation issues for server, mobile, and client processors \n\u2022\tAided in development of test plan for ATI\u2019s first server class chipset \n\u2022\tAssembled comprehensive processor/chipset software package for educational use Electrical and Computer Engineering Teaching Assistant Carnegie Mellon University August 2006  \u2013  May 2007  (10 months) Pittsburgh, PA \u2022\tManaged a student design team that converted and implemented a software HDR graphics algorithm in hardware \n\u2022\tProvided guidance to multiple design teams on how to set goals, divide labor, and make deadlines \n\u2022\tIntroduced students to and educated them on the Cadence IC design environment \n\u2022\tTaught recitations on fundamentals of digital circuit design Undergraduate Researcher Carnegie Mellon Bourne Laboratory July 2005  \u2013  December 2005  (6 months) Pittsburgh, PA \u2022\tCreated pilot spin-off program of Carnegie Mellon Multi Robot Laboratory for new applications of existing code base \n\u2022\tProgrammed Sony AIBO ERS-7s in Python and C to become a learning tool for deaf children \n\u2022\tWrote various behaviors that provided positive reinforcement to deaf children\u2019s activities Undergraduate Researcher Carnegie Mellon Multi Robot Laboratory January 2005  \u2013  December 2005  (1 year) Pittsburgh, PA \u2022\tProgrammed Sony AIBO ERS-7s in Python and C to play soccer \n\u2022\tTeam placed 1st in 2005 RoboCup US Open and 4th in 2005 RoboCup World Championship Padring Lead - Senior ASIC Design Engineer (IC-4) NVIDIA January 2014  \u2013 Present (1 year 8 months) Austin,TX \u2022\tManaged teams of 2-6 engineers across 3 sites during the pad ring development of multiple chips \n\u2022\tCreated and executed aggressive schedules for chip milestones that removed our IP from development critical path \n\u2022\tOversaw development of workflows that improved deliverable time tables by 50% chip over chip \n\u2022\tContinued pad ring implementation duties in addition to IP lead duties \n Padring Lead - Senior ASIC Design Engineer (IC-4) NVIDIA January 2014  \u2013 Present (1 year 8 months) Austin,TX \u2022\tManaged teams of 2-6 engineers across 3 sites during the pad ring development of multiple chips \n\u2022\tCreated and executed aggressive schedules for chip milestones that removed our IP from development critical path \n\u2022\tOversaw development of workflows that improved deliverable time tables by 50% chip over chip \n\u2022\tContinued pad ring implementation duties in addition to IP lead duties \n Padring/SOCD Engineer - Senior ASIC Design Engineer (IC-3) NVIDIA January 2012  \u2013  January 2014  (2 years 1 month) Austin, TX \u2022 Managed triage, schedule, and closure of 100 inherited pad ring bugs across 8 products and several international teams \n\u2022 Drove RTL efforts and participated in POR discussions for pad ring development across multiple chips \n\u2022 Created flows to manage and monitor tool releases, code integrations, and bug tracking across 10+ IPs \n\u2022 Led the top level RTL clean-up effort during the march to creating tape out quality code \n\u2022 Coordinated CDC Checks at the SOC level across 20+ modules Padring/SOCD Engineer - Senior ASIC Design Engineer (IC-3) NVIDIA January 2012  \u2013  January 2014  (2 years 1 month) Austin, TX \u2022 Managed triage, schedule, and closure of 100 inherited pad ring bugs across 8 products and several international teams \n\u2022 Drove RTL efforts and participated in POR discussions for pad ring development across multiple chips \n\u2022 Created flows to manage and monitor tool releases, code integrations, and bug tracking across 10+ IPs \n\u2022 Led the top level RTL clean-up effort during the march to creating tape out quality code \n\u2022 Coordinated CDC Checks at the SOC level across 20+ modules Senior Design Engineer AMD June 2007  \u2013  January 2012  (4 years 8 months) Austin, TX \u2022\tManaged integration and analysis of various IPs across several international working groups \n\u2022\tExecuted engineer change orders from RTL to layout, analyzing and correcting logical and electrical failures \n\u2022\tDebugged gate simulation issues for server, mobile, and client processors \n\u2022\tAided in development of test plan for ATI\u2019s first server class chipset \n\u2022\tAssembled comprehensive processor/chipset software package for educational use Senior Design Engineer AMD June 2007  \u2013  January 2012  (4 years 8 months) Austin, TX \u2022\tManaged integration and analysis of various IPs across several international working groups \n\u2022\tExecuted engineer change orders from RTL to layout, analyzing and correcting logical and electrical failures \n\u2022\tDebugged gate simulation issues for server, mobile, and client processors \n\u2022\tAided in development of test plan for ATI\u2019s first server class chipset \n\u2022\tAssembled comprehensive processor/chipset software package for educational use Electrical and Computer Engineering Teaching Assistant Carnegie Mellon University August 2006  \u2013  May 2007  (10 months) Pittsburgh, PA \u2022\tManaged a student design team that converted and implemented a software HDR graphics algorithm in hardware \n\u2022\tProvided guidance to multiple design teams on how to set goals, divide labor, and make deadlines \n\u2022\tIntroduced students to and educated them on the Cadence IC design environment \n\u2022\tTaught recitations on fundamentals of digital circuit design Electrical and Computer Engineering Teaching Assistant Carnegie Mellon University August 2006  \u2013  May 2007  (10 months) Pittsburgh, PA \u2022\tManaged a student design team that converted and implemented a software HDR graphics algorithm in hardware \n\u2022\tProvided guidance to multiple design teams on how to set goals, divide labor, and make deadlines \n\u2022\tIntroduced students to and educated them on the Cadence IC design environment \n\u2022\tTaught recitations on fundamentals of digital circuit design Undergraduate Researcher Carnegie Mellon Bourne Laboratory July 2005  \u2013  December 2005  (6 months) Pittsburgh, PA \u2022\tCreated pilot spin-off program of Carnegie Mellon Multi Robot Laboratory for new applications of existing code base \n\u2022\tProgrammed Sony AIBO ERS-7s in Python and C to become a learning tool for deaf children \n\u2022\tWrote various behaviors that provided positive reinforcement to deaf children\u2019s activities Undergraduate Researcher Carnegie Mellon Bourne Laboratory July 2005  \u2013  December 2005  (6 months) Pittsburgh, PA \u2022\tCreated pilot spin-off program of Carnegie Mellon Multi Robot Laboratory for new applications of existing code base \n\u2022\tProgrammed Sony AIBO ERS-7s in Python and C to become a learning tool for deaf children \n\u2022\tWrote various behaviors that provided positive reinforcement to deaf children\u2019s activities Undergraduate Researcher Carnegie Mellon Multi Robot Laboratory January 2005  \u2013  December 2005  (1 year) Pittsburgh, PA \u2022\tProgrammed Sony AIBO ERS-7s in Python and C to play soccer \n\u2022\tTeam placed 1st in 2005 RoboCup US Open and 4th in 2005 RoboCup World Championship Undergraduate Researcher Carnegie Mellon Multi Robot Laboratory January 2005  \u2013  December 2005  (1 year) Pittsburgh, PA \u2022\tProgrammed Sony AIBO ERS-7s in Python and C to play soccer \n\u2022\tTeam placed 1st in 2005 RoboCup US Open and 4th in 2005 RoboCup World Championship Skills Verilog SoC Integrated Circuit... C Processors Simulations Algorithms ASIC Skills  Verilog SoC Integrated Circuit... C Processors Simulations Algorithms ASIC Verilog SoC Integrated Circuit... C Processors Simulations Algorithms ASIC Verilog SoC Integrated Circuit... C Processors Simulations Algorithms ASIC Education The University of Texas at Austin - The Red McCombs School of Business MBA,  Business Management 2010  \u2013 2013 Carnegie Mellon University MS,  Electrical and Computer Engineering 2006  \u2013 2007 Carnegie Mellon University BS,  Electrical and Computer Engineering 2003  \u2013 2006 The University of Texas at Austin - The Red McCombs School of Business MBA,  Business Management 2010  \u2013 2013 The University of Texas at Austin - The Red McCombs School of Business MBA,  Business Management 2010  \u2013 2013 The University of Texas at Austin - The Red McCombs School of Business MBA,  Business Management 2010  \u2013 2013 Carnegie Mellon University MS,  Electrical and Computer Engineering 2006  \u2013 2007 Carnegie Mellon University MS,  Electrical and Computer Engineering 2006  \u2013 2007 Carnegie Mellon University MS,  Electrical and Computer Engineering 2006  \u2013 2007 Carnegie Mellon University BS,  Electrical and Computer Engineering 2003  \u2013 2006 Carnegie Mellon University BS,  Electrical and Computer Engineering 2003  \u2013 2006 Carnegie Mellon University BS,  Electrical and Computer Engineering 2003  \u2013 2006 ", "Skills ASIC Perl Verilog FPGA SoC Debugging Xilinx Mixed Signal Static Timing Analysis VHDL Simulations Cadence Wireless Skills  ASIC Perl Verilog FPGA SoC Debugging Xilinx Mixed Signal Static Timing Analysis VHDL Simulations Cadence Wireless ASIC Perl Verilog FPGA SoC Debugging Xilinx Mixed Signal Static Timing Analysis VHDL Simulations Cadence Wireless ASIC Perl Verilog FPGA SoC Debugging Xilinx Mixed Signal Static Timing Analysis VHDL Simulations Cadence Wireless Honors & Awards Additional Honors & Awards Two Patents Granted Additional Honors & Awards Two Patents Granted Additional Honors & Awards Two Patents Granted Additional Honors & Awards Two Patents Granted ", "Summary SysDSoft Inc.: Cairo, Egypt. \nJune 2007 \u2013 Present: Digital Design Manager. \n \nSynapse Design Automation: San Jose, USA. \nMay 2005 \u2013 Sept. 2005: Senior ASIC Design Engineer (Contract). \nASIC design consultant for Broadcom & Sandisk 90nm ASIC design tasks. \n \nST Microelectronics Inc.: Ottawa, ON, Canada. \nAug. 2003 \u2013 Oct. 2004: Senior ASIC Design Methodology Engineer . \n \nMetronet Semiconductors: Ottawa, ON, Canada. \nSept. 2002 \u2013 May. 2003: Founder (Funds unavailable). \n \nSiGlobe Inc.: Ottawa, ON, Canada. \nNov. 2001 \u2013 Aug. 2002: Senior ASIC Design Engineer. \n \nChrysalis-ITS: Ottawa, ON, Canada. \nFeb. 2001 \u2013 Oct. 2001: Senior ASIC Design Engineer (downsize). \n \nPMC-Sierra (EPD): Ottawa, ON, Canada. \nFeb. 2000 \u2013 Oct. 2000: ASIC Design Engineer (downsize). \n \nIntel Corp.: Folsom, CA, USA. \nFeb. 1997 \u2013 Jan. 2000: Digital Design Engineer. \n \nTexas Instruments: Dallas, TX, USA. \nJan 1996 - Jan 1997: Silicon Debug Engineer (Q&R),  \n \nIBM, Cairo, Egypt: \nJan1993 Jan 1994: System 370 System Engineer \n \nICL, Cairo, Egypt: \nJan1992 Jan 1993: UNIX System Engineer Specialties:Verilog, Synthesis, STA, RTL Design/Verification, SFV. \n\u2022 Tools: Modelsim, VCS, Synopsys Primetime, DC & PT, Cadence PKS, Tetramax, Silicon Ensemble, Formality, Cell3, Qplace, Wroute, CTGen, SOCArchitect, Astro, ISE, NCSIM, VERILOG-XL,, Simvision. \n\u2022E-beam probing, IC testing, silicon debug & failure analysis techniques. \n\u2022Verplex SFV, Intel SALT (SFV), ZYCAD engine (DFV). Summary SysDSoft Inc.: Cairo, Egypt. \nJune 2007 \u2013 Present: Digital Design Manager. \n \nSynapse Design Automation: San Jose, USA. \nMay 2005 \u2013 Sept. 2005: Senior ASIC Design Engineer (Contract). \nASIC design consultant for Broadcom & Sandisk 90nm ASIC design tasks. \n \nST Microelectronics Inc.: Ottawa, ON, Canada. \nAug. 2003 \u2013 Oct. 2004: Senior ASIC Design Methodology Engineer . \n \nMetronet Semiconductors: Ottawa, ON, Canada. \nSept. 2002 \u2013 May. 2003: Founder (Funds unavailable). \n \nSiGlobe Inc.: Ottawa, ON, Canada. \nNov. 2001 \u2013 Aug. 2002: Senior ASIC Design Engineer. \n \nChrysalis-ITS: Ottawa, ON, Canada. \nFeb. 2001 \u2013 Oct. 2001: Senior ASIC Design Engineer (downsize). \n \nPMC-Sierra (EPD): Ottawa, ON, Canada. \nFeb. 2000 \u2013 Oct. 2000: ASIC Design Engineer (downsize). \n \nIntel Corp.: Folsom, CA, USA. \nFeb. 1997 \u2013 Jan. 2000: Digital Design Engineer. \n \nTexas Instruments: Dallas, TX, USA. \nJan 1996 - Jan 1997: Silicon Debug Engineer (Q&R),  \n \nIBM, Cairo, Egypt: \nJan1993 Jan 1994: System 370 System Engineer \n \nICL, Cairo, Egypt: \nJan1992 Jan 1993: UNIX System Engineer Specialties:Verilog, Synthesis, STA, RTL Design/Verification, SFV. \n\u2022 Tools: Modelsim, VCS, Synopsys Primetime, DC & PT, Cadence PKS, Tetramax, Silicon Ensemble, Formality, Cell3, Qplace, Wroute, CTGen, SOCArchitect, Astro, ISE, NCSIM, VERILOG-XL,, Simvision. \n\u2022E-beam probing, IC testing, silicon debug & failure analysis techniques. \n\u2022Verplex SFV, Intel SALT (SFV), ZYCAD engine (DFV). SysDSoft Inc.: Cairo, Egypt. \nJune 2007 \u2013 Present: Digital Design Manager. \n \nSynapse Design Automation: San Jose, USA. \nMay 2005 \u2013 Sept. 2005: Senior ASIC Design Engineer (Contract). \nASIC design consultant for Broadcom & Sandisk 90nm ASIC design tasks. \n \nST Microelectronics Inc.: Ottawa, ON, Canada. \nAug. 2003 \u2013 Oct. 2004: Senior ASIC Design Methodology Engineer . \n \nMetronet Semiconductors: Ottawa, ON, Canada. \nSept. 2002 \u2013 May. 2003: Founder (Funds unavailable). \n \nSiGlobe Inc.: Ottawa, ON, Canada. \nNov. 2001 \u2013 Aug. 2002: Senior ASIC Design Engineer. \n \nChrysalis-ITS: Ottawa, ON, Canada. \nFeb. 2001 \u2013 Oct. 2001: Senior ASIC Design Engineer (downsize). \n \nPMC-Sierra (EPD): Ottawa, ON, Canada. \nFeb. 2000 \u2013 Oct. 2000: ASIC Design Engineer (downsize). \n \nIntel Corp.: Folsom, CA, USA. \nFeb. 1997 \u2013 Jan. 2000: Digital Design Engineer. \n \nTexas Instruments: Dallas, TX, USA. \nJan 1996 - Jan 1997: Silicon Debug Engineer (Q&R),  \n \nIBM, Cairo, Egypt: \nJan1993 Jan 1994: System 370 System Engineer \n \nICL, Cairo, Egypt: \nJan1992 Jan 1993: UNIX System Engineer Specialties:Verilog, Synthesis, STA, RTL Design/Verification, SFV. \n\u2022 Tools: Modelsim, VCS, Synopsys Primetime, DC & PT, Cadence PKS, Tetramax, Silicon Ensemble, Formality, Cell3, Qplace, Wroute, CTGen, SOCArchitect, Astro, ISE, NCSIM, VERILOG-XL,, Simvision. \n\u2022E-beam probing, IC testing, silicon debug & failure analysis techniques. \n\u2022Verplex SFV, Intel SALT (SFV), ZYCAD engine (DFV). SysDSoft Inc.: Cairo, Egypt. \nJune 2007 \u2013 Present: Digital Design Manager. \n \nSynapse Design Automation: San Jose, USA. \nMay 2005 \u2013 Sept. 2005: Senior ASIC Design Engineer (Contract). \nASIC design consultant for Broadcom & Sandisk 90nm ASIC design tasks. \n \nST Microelectronics Inc.: Ottawa, ON, Canada. \nAug. 2003 \u2013 Oct. 2004: Senior ASIC Design Methodology Engineer . \n \nMetronet Semiconductors: Ottawa, ON, Canada. \nSept. 2002 \u2013 May. 2003: Founder (Funds unavailable). \n \nSiGlobe Inc.: Ottawa, ON, Canada. \nNov. 2001 \u2013 Aug. 2002: Senior ASIC Design Engineer. \n \nChrysalis-ITS: Ottawa, ON, Canada. \nFeb. 2001 \u2013 Oct. 2001: Senior ASIC Design Engineer (downsize). \n \nPMC-Sierra (EPD): Ottawa, ON, Canada. \nFeb. 2000 \u2013 Oct. 2000: ASIC Design Engineer (downsize). \n \nIntel Corp.: Folsom, CA, USA. \nFeb. 1997 \u2013 Jan. 2000: Digital Design Engineer. \n \nTexas Instruments: Dallas, TX, USA. \nJan 1996 - Jan 1997: Silicon Debug Engineer (Q&R),  \n \nIBM, Cairo, Egypt: \nJan1993 Jan 1994: System 370 System Engineer \n \nICL, Cairo, Egypt: \nJan1992 Jan 1993: UNIX System Engineer Specialties:Verilog, Synthesis, STA, RTL Design/Verification, SFV. \n\u2022 Tools: Modelsim, VCS, Synopsys Primetime, DC & PT, Cadence PKS, Tetramax, Silicon Ensemble, Formality, Cell3, Qplace, Wroute, CTGen, SOCArchitect, Astro, ISE, NCSIM, VERILOG-XL,, Simvision. \n\u2022E-beam probing, IC testing, silicon debug & failure analysis techniques. \n\u2022Verplex SFV, Intel SALT (SFV), ZYCAD engine (DFV). Experience Sr ASIC Design Engineer Myself 2015  \u2013 Present (less than a year) San Diego Sr FE ASIC Design Engineer Sr ASIC Design Consultant Synapse Consultig San Jose, CA, USA May 2005  \u2013  November 2005  (7 months) Sr ASIC Consultant Broadcom April 2005  \u2013  September 2005  (6 months) Sr. ASIC Design Methodology Engineer ST Microelectronics, Ottawa, Canada August 2003  \u2013  August 2004  (1 year 1 month) Sr ASIC Design Consultant SiGlobe Design Services, Ottawa, ON, Canada November 2001  \u2013  August 2002  (10 months) Sr. ASIC Design Engineer Chrysalis-ITS, Ottawa, ON, Canada February 2001  \u2013  October 2001  (9 months) Digital Design team laid off and went home :) What people call DOWNSIZING ASIC Design/Verification Engineer PMC-Sierra (EPD), Ottawa, ON, Canada February 2000  \u2013  October 2000  (9 months) Digital Design Engineer Intel, Folsom, CA, USA February 1997  \u2013  January 2000  (3 years) ASIC Silicon Debug Engineer Texas Intruments, Dallas, TX, USA January 1996  \u2013  January 1997  (1 year 1 month) System Engineer IBM, Cairo, Egypt January 1993  \u2013  December 1994  (2 years) Tons of IBM's System 370 Assembly :) Sr ASIC Design Engineer Myself 2015  \u2013 Present (less than a year) San Diego Sr FE ASIC Design Engineer Sr ASIC Design Engineer Myself 2015  \u2013 Present (less than a year) San Diego Sr FE ASIC Design Engineer Sr ASIC Design Consultant Synapse Consultig San Jose, CA, USA May 2005  \u2013  November 2005  (7 months) Sr ASIC Design Consultant Synapse Consultig San Jose, CA, USA May 2005  \u2013  November 2005  (7 months) Sr ASIC Consultant Broadcom April 2005  \u2013  September 2005  (6 months) Sr ASIC Consultant Broadcom April 2005  \u2013  September 2005  (6 months) Sr. ASIC Design Methodology Engineer ST Microelectronics, Ottawa, Canada August 2003  \u2013  August 2004  (1 year 1 month) Sr. ASIC Design Methodology Engineer ST Microelectronics, Ottawa, Canada August 2003  \u2013  August 2004  (1 year 1 month) Sr ASIC Design Consultant SiGlobe Design Services, Ottawa, ON, Canada November 2001  \u2013  August 2002  (10 months) Sr ASIC Design Consultant SiGlobe Design Services, Ottawa, ON, Canada November 2001  \u2013  August 2002  (10 months) Sr. ASIC Design Engineer Chrysalis-ITS, Ottawa, ON, Canada February 2001  \u2013  October 2001  (9 months) Digital Design team laid off and went home :) What people call DOWNSIZING Sr. ASIC Design Engineer Chrysalis-ITS, Ottawa, ON, Canada February 2001  \u2013  October 2001  (9 months) Digital Design team laid off and went home :) What people call DOWNSIZING ASIC Design/Verification Engineer PMC-Sierra (EPD), Ottawa, ON, Canada February 2000  \u2013  October 2000  (9 months) ASIC Design/Verification Engineer PMC-Sierra (EPD), Ottawa, ON, Canada February 2000  \u2013  October 2000  (9 months) Digital Design Engineer Intel, Folsom, CA, USA February 1997  \u2013  January 2000  (3 years) Digital Design Engineer Intel, Folsom, CA, USA February 1997  \u2013  January 2000  (3 years) ASIC Silicon Debug Engineer Texas Intruments, Dallas, TX, USA January 1996  \u2013  January 1997  (1 year 1 month) ASIC Silicon Debug Engineer Texas Intruments, Dallas, TX, USA January 1996  \u2013  January 1997  (1 year 1 month) System Engineer IBM, Cairo, Egypt January 1993  \u2013  December 1994  (2 years) Tons of IBM's System 370 Assembly :) System Engineer IBM, Cairo, Egypt January 1993  \u2013  December 1994  (2 years) Tons of IBM's System 370 Assembly :) Languages   Skills Verilog Testing ASIC VLSI IC FPGA EDA Integrated Circuit... Logic Synthesis Silicon Microprocessors Static Timing Analysis ModelSim Semiconductors Debugging Microelectronics Cadence Simulations See 3+ \u00a0 \u00a0 See less Skills  Verilog Testing ASIC VLSI IC FPGA EDA Integrated Circuit... Logic Synthesis Silicon Microprocessors Static Timing Analysis ModelSim Semiconductors Debugging Microelectronics Cadence Simulations See 3+ \u00a0 \u00a0 See less Verilog Testing ASIC VLSI IC FPGA EDA Integrated Circuit... Logic Synthesis Silicon Microprocessors Static Timing Analysis ModelSim Semiconductors Debugging Microelectronics Cadence Simulations See 3+ \u00a0 \u00a0 See less Verilog Testing ASIC VLSI IC FPGA EDA Integrated Circuit... Logic Synthesis Silicon Microprocessors Static Timing Analysis ModelSim Semiconductors Debugging Microelectronics Cadence Simulations See 3+ \u00a0 \u00a0 See less Education University of Louisiana at Lafayette MSCE,  Computer Engineering 1994  \u2013 1995 Emphasis on VLSI Design. University of Louisiana at Lafayette MSCE,  Computer Engineering 1994  \u2013 1995 Emphasis on VLSI Design. Cairo University University of Louisiana at Lafayette MSCE,  Computer Engineering 1994  \u2013 1995 Emphasis on VLSI Design. University of Louisiana at Lafayette MSCE,  Computer Engineering 1994  \u2013 1995 Emphasis on VLSI Design. University of Louisiana at Lafayette MSCE,  Computer Engineering 1994  \u2013 1995 Emphasis on VLSI Design. University of Louisiana at Lafayette MSCE,  Computer Engineering 1994  \u2013 1995 Emphasis on VLSI Design. University of Louisiana at Lafayette MSCE,  Computer Engineering 1994  \u2013 1995 Emphasis on VLSI Design. University of Louisiana at Lafayette MSCE,  Computer Engineering 1994  \u2013 1995 Emphasis on VLSI Design. Cairo University Cairo University Cairo University Honors & Awards ", "Summary About 8 years of experience mostly in STA and synthesis with bit of PD also . Worked on 90nm to 22nm technologies at both block as well as Top level \n \nSpecialties: Synthesis , STA and PD Summary About 8 years of experience mostly in STA and synthesis with bit of PD also . Worked on 90nm to 22nm technologies at both block as well as Top level \n \nSpecialties: Synthesis , STA and PD About 8 years of experience mostly in STA and synthesis with bit of PD also . Worked on 90nm to 22nm technologies at both block as well as Top level \n \nSpecialties: Synthesis , STA and PD About 8 years of experience mostly in STA and synthesis with bit of PD also . Worked on 90nm to 22nm technologies at both block as well as Top level \n \nSpecialties: Synthesis , STA and PD Experience Senior ASIC Design Engineer LSI, an Avago Technologies Company June 2013  \u2013 Present (2 years 3 months) Pune I am working on synthesis , formal verification and STA both on block as well as Top level . Senior ASIC Design Engineer Open-Silicon March 2011  \u2013  June 2013  (2 years 4 months) I worked on synthesis , formal verification and STA both on block as well as Top level . Senior R & D Engineer IBM India Private Ltd July 2010  \u2013  February 2011  (8 months) Senior Design Engineer Sasken Communication Technologies Ltd July 2008  \u2013  July 2010  (2 years 1 month) Design Engineer Sasken Communication Technologies Ltd July 2006  \u2013  June 2008  (2 years) Senior ASIC Design Engineer LSI, an Avago Technologies Company June 2013  \u2013 Present (2 years 3 months) Pune I am working on synthesis , formal verification and STA both on block as well as Top level . Senior ASIC Design Engineer LSI, an Avago Technologies Company June 2013  \u2013 Present (2 years 3 months) Pune I am working on synthesis , formal verification and STA both on block as well as Top level . Senior ASIC Design Engineer Open-Silicon March 2011  \u2013  June 2013  (2 years 4 months) I worked on synthesis , formal verification and STA both on block as well as Top level . Senior ASIC Design Engineer Open-Silicon March 2011  \u2013  June 2013  (2 years 4 months) I worked on synthesis , formal verification and STA both on block as well as Top level . Senior R & D Engineer IBM India Private Ltd July 2010  \u2013  February 2011  (8 months) Senior R & D Engineer IBM India Private Ltd July 2010  \u2013  February 2011  (8 months) Senior Design Engineer Sasken Communication Technologies Ltd July 2008  \u2013  July 2010  (2 years 1 month) Senior Design Engineer Sasken Communication Technologies Ltd July 2008  \u2013  July 2010  (2 years 1 month) Design Engineer Sasken Communication Technologies Ltd July 2006  \u2013  June 2008  (2 years) Design Engineer Sasken Communication Technologies Ltd July 2006  \u2013  June 2008  (2 years) Languages Marathi Marathi Marathi Skills Logic Synthesis Static Timing Analysis Timing Closure Physical Design Formal Verification Skills  Logic Synthesis Static Timing Analysis Timing Closure Physical Design Formal Verification Logic Synthesis Static Timing Analysis Timing Closure Physical Design Formal Verification Logic Synthesis Static Timing Analysis Timing Closure Physical Design Formal Verification Education BE (Electronics) Bachelor's degree,  Electrical and Electronics Engineering 2002  \u2013 2006 Activities and Societies:\u00a0 ELESA BE (Electronics) Bachelor's degree,  Electrical and Electronics Engineering 2002  \u2013 2006 Activities and Societies:\u00a0 ELESA BE (Electronics) Bachelor's degree,  Electrical and Electronics Engineering 2002  \u2013 2006 Activities and Societies:\u00a0 ELESA BE (Electronics) Bachelor's degree,  Electrical and Electronics Engineering 2002  \u2013 2006 Activities and Societies:\u00a0 ELESA ", "Experience Senior Asic Design Engineer Kyocera Mita February 2013  \u2013 Present (2 years 7 months) Asic Design Consultant FV Designs January 2012  \u2013 Present (3 years 8 months) ASIC Engineering Consultant \n \nExpertise in ASIC development from architecture, design specification, implementation and verification to silicon bring up \n \nFPGA emulation expert Stealth mode Stealth mode Company October 2012  \u2013  February 2013  (5 months) Sr. Asic Design Engineer Cavium Networks January 2009  \u2013  December 2011  (3 years) San Jose, CA Developed the next generation H.264 CODEC ASIC \nHeavily involved in CODEC verification using FPGA's Senior ASIC Design Engineer Cisco Systems May 2000  \u2013  June 2008  (8 years 2 months) San Jose, California Designed various networking Asic's for the Cat-6K platform. \n \nInvolved in multiple disciplines from architecture to implementation, verification, and silicon bring up in the lab. ASIC Design Engineer Silicon Magic (start-up) 1998  \u2013  2000  (2 years) Sunnyvale, CA Develop Error Correction block codes (Reed-Solomon encoder/decoder) algorithms used in CD and DVD DVD \u00b1R/RW controller ASIC. Staff Engineer Advanced Wireless Technology 1996  \u2013  1998  (2 years) Sunnyvale, CA Develop various encoder/decoders sub-modules , and various DSP blocks in FPGA\u2019s used in satellite communications boxes and GPS receivers ASIC Design Engineer Cirrus Logic 1995  \u2013  1997  (2 years) Fremont, CA Develop and verified various hard drive controller ASICs Senior Asic Design Engineer Kyocera Mita February 2013  \u2013 Present (2 years 7 months) Senior Asic Design Engineer Kyocera Mita February 2013  \u2013 Present (2 years 7 months) Asic Design Consultant FV Designs January 2012  \u2013 Present (3 years 8 months) ASIC Engineering Consultant \n \nExpertise in ASIC development from architecture, design specification, implementation and verification to silicon bring up \n \nFPGA emulation expert Asic Design Consultant FV Designs January 2012  \u2013 Present (3 years 8 months) ASIC Engineering Consultant \n \nExpertise in ASIC development from architecture, design specification, implementation and verification to silicon bring up \n \nFPGA emulation expert Stealth mode Stealth mode Company October 2012  \u2013  February 2013  (5 months) Stealth mode Stealth mode Company October 2012  \u2013  February 2013  (5 months) Sr. Asic Design Engineer Cavium Networks January 2009  \u2013  December 2011  (3 years) San Jose, CA Developed the next generation H.264 CODEC ASIC \nHeavily involved in CODEC verification using FPGA's Sr. Asic Design Engineer Cavium Networks January 2009  \u2013  December 2011  (3 years) San Jose, CA Developed the next generation H.264 CODEC ASIC \nHeavily involved in CODEC verification using FPGA's Senior ASIC Design Engineer Cisco Systems May 2000  \u2013  June 2008  (8 years 2 months) San Jose, California Designed various networking Asic's for the Cat-6K platform. \n \nInvolved in multiple disciplines from architecture to implementation, verification, and silicon bring up in the lab. Senior ASIC Design Engineer Cisco Systems May 2000  \u2013  June 2008  (8 years 2 months) San Jose, California Designed various networking Asic's for the Cat-6K platform. \n \nInvolved in multiple disciplines from architecture to implementation, verification, and silicon bring up in the lab. ASIC Design Engineer Silicon Magic (start-up) 1998  \u2013  2000  (2 years) Sunnyvale, CA Develop Error Correction block codes (Reed-Solomon encoder/decoder) algorithms used in CD and DVD DVD \u00b1R/RW controller ASIC. ASIC Design Engineer Silicon Magic (start-up) 1998  \u2013  2000  (2 years) Sunnyvale, CA Develop Error Correction block codes (Reed-Solomon encoder/decoder) algorithms used in CD and DVD DVD \u00b1R/RW controller ASIC. Staff Engineer Advanced Wireless Technology 1996  \u2013  1998  (2 years) Sunnyvale, CA Develop various encoder/decoders sub-modules , and various DSP blocks in FPGA\u2019s used in satellite communications boxes and GPS receivers Staff Engineer Advanced Wireless Technology 1996  \u2013  1998  (2 years) Sunnyvale, CA Develop various encoder/decoders sub-modules , and various DSP blocks in FPGA\u2019s used in satellite communications boxes and GPS receivers ASIC Design Engineer Cirrus Logic 1995  \u2013  1997  (2 years) Fremont, CA Develop and verified various hard drive controller ASICs ASIC Design Engineer Cirrus Logic 1995  \u2013  1997  (2 years) Fremont, CA Develop and verified various hard drive controller ASICs Skills SoC SystemVerilog RTL design Static Timing Analysis Verilog Timing Closure Functional Verification Network Processors Logic Synthesis Formal Verification Processors PCIe ASIC FPGA prototyping Altera Xilinx H.264 RTL Design See 3+ \u00a0 \u00a0 See less Skills  SoC SystemVerilog RTL design Static Timing Analysis Verilog Timing Closure Functional Verification Network Processors Logic Synthesis Formal Verification Processors PCIe ASIC FPGA prototyping Altera Xilinx H.264 RTL Design See 3+ \u00a0 \u00a0 See less SoC SystemVerilog RTL design Static Timing Analysis Verilog Timing Closure Functional Verification Network Processors Logic Synthesis Formal Verification Processors PCIe ASIC FPGA prototyping Altera Xilinx H.264 RTL Design See 3+ \u00a0 \u00a0 See less SoC SystemVerilog RTL design Static Timing Analysis Verilog Timing Closure Functional Verification Network Processors Logic Synthesis Formal Verification Processors PCIe ASIC FPGA prototyping Altera Xilinx H.264 RTL Design See 3+ \u00a0 \u00a0 See less Education Santa Clara University 2005  \u2013 2006 University of California, Berkeley Bachelor of Science (BS),  Electrical and Computer Science 1992  \u2013 1995 Santa Clara University 2005  \u2013 2006 Santa Clara University 2005  \u2013 2006 Santa Clara University 2005  \u2013 2006 University of California, Berkeley Bachelor of Science (BS),  Electrical and Computer Science 1992  \u2013 1995 University of California, Berkeley Bachelor of Science (BS),  Electrical and Computer Science 1992  \u2013 1995 University of California, Berkeley Bachelor of Science (BS),  Electrical and Computer Science 1992  \u2013 1995 ", "Summary Sr. ASIC Design Engineer with experience in storage and video adapter products. Specialties:System architecture and high speed digital design \nVerilog design, verification, synthesis, static timing analysis and equivalence checking \nASIC and FPGA experience \nSAS, SATA, SCSI and PATA interfaces \nRead channels and ECC \nARM processors Summary Sr. ASIC Design Engineer with experience in storage and video adapter products. Specialties:System architecture and high speed digital design \nVerilog design, verification, synthesis, static timing analysis and equivalence checking \nASIC and FPGA experience \nSAS, SATA, SCSI and PATA interfaces \nRead channels and ECC \nARM processors Sr. ASIC Design Engineer with experience in storage and video adapter products. Specialties:System architecture and high speed digital design \nVerilog design, verification, synthesis, static timing analysis and equivalence checking \nASIC and FPGA experience \nSAS, SATA, SCSI and PATA interfaces \nRead channels and ECC \nARM processors Sr. ASIC Design Engineer with experience in storage and video adapter products. Specialties:System architecture and high speed digital design \nVerilog design, verification, synthesis, static timing analysis and equivalence checking \nASIC and FPGA experience \nSAS, SATA, SCSI and PATA interfaces \nRead channels and ECC \nARM processors Experience Senior ASIC Design Engineer RM Consulting May 2009  \u2013 Present (6 years 4 months) Contract engineering services for ASIC development. Contract Senior ASIC Design Engineer Dot Hill 2009  \u2013  2011  (2 years) Senior ASIC Design Engineer PrO Unlimited May 2008  \u2013  March 2009  (11 months) Contract ASIC design for a storage company. Principle Development Engineer Tandberg Data November 2006  \u2013  February 2008  (1 year 4 months) Lead digital design engineer for VXA tape drive products. Principle Development Engineer Exabyte November 2001  \u2013  October 2006  (5 years) Lead digital design engineer for VXA brand tape drives. Principle Development Engineer Ecrix Corp. 2001  \u2013  2006  (5 years) One of the principle architects of VXA packet based non-tracking helical scan tape drives and lead designer of formatter ASIC. ASIC Design Engineer Datasonix Corp. February 1993  \u2013  May 1996  (3 years 4 months) Developed RTL design methodology and use of FPGA emulation for ASIC development projects. Senior Design Engineer Appian Technology, Inc. February 1986  \u2013  December 1992  (6 years 11 months) Developed ASICs for video graphics adapter products. Senior ASIC Design Engineer RM Consulting May 2009  \u2013 Present (6 years 4 months) Contract engineering services for ASIC development. Senior ASIC Design Engineer RM Consulting May 2009  \u2013 Present (6 years 4 months) Contract engineering services for ASIC development. Contract Senior ASIC Design Engineer Dot Hill 2009  \u2013  2011  (2 years) Contract Senior ASIC Design Engineer Dot Hill 2009  \u2013  2011  (2 years) Senior ASIC Design Engineer PrO Unlimited May 2008  \u2013  March 2009  (11 months) Contract ASIC design for a storage company. Senior ASIC Design Engineer PrO Unlimited May 2008  \u2013  March 2009  (11 months) Contract ASIC design for a storage company. Principle Development Engineer Tandberg Data November 2006  \u2013  February 2008  (1 year 4 months) Lead digital design engineer for VXA tape drive products. Principle Development Engineer Tandberg Data November 2006  \u2013  February 2008  (1 year 4 months) Lead digital design engineer for VXA tape drive products. Principle Development Engineer Exabyte November 2001  \u2013  October 2006  (5 years) Lead digital design engineer for VXA brand tape drives. Principle Development Engineer Exabyte November 2001  \u2013  October 2006  (5 years) Lead digital design engineer for VXA brand tape drives. Principle Development Engineer Ecrix Corp. 2001  \u2013  2006  (5 years) One of the principle architects of VXA packet based non-tracking helical scan tape drives and lead designer of formatter ASIC. Principle Development Engineer Ecrix Corp. 2001  \u2013  2006  (5 years) One of the principle architects of VXA packet based non-tracking helical scan tape drives and lead designer of formatter ASIC. ASIC Design Engineer Datasonix Corp. February 1993  \u2013  May 1996  (3 years 4 months) Developed RTL design methodology and use of FPGA emulation for ASIC development projects. ASIC Design Engineer Datasonix Corp. February 1993  \u2013  May 1996  (3 years 4 months) Developed RTL design methodology and use of FPGA emulation for ASIC development projects. Senior Design Engineer Appian Technology, Inc. February 1986  \u2013  December 1992  (6 years 11 months) Developed ASICs for video graphics adapter products. Senior Design Engineer Appian Technology, Inc. February 1986  \u2013  December 1992  (6 years 11 months) Developed ASICs for video graphics adapter products. Education University of Colorado Boulder BSEE,  Electrical Engineering University of Washington Computer Engineering University of Colorado Boulder BSEE,  Electrical Engineering University of Colorado Boulder BSEE,  Electrical Engineering University of Colorado Boulder BSEE,  Electrical Engineering University of Washington Computer Engineering University of Washington Computer Engineering University of Washington Computer Engineering ", "Skills ASIC VHDL Verilog Wireless Digital Signal... SoC Skills  ASIC VHDL Verilog Wireless Digital Signal... SoC ASIC VHDL Verilog Wireless Digital Signal... SoC ASIC VHDL Verilog Wireless Digital Signal... SoC ", "Summary CARRIER PROFILE : \n* MSEE/BSEE in Electrical Engineering \n* UC Berkeley Telecommunication Certificate with outstanding achievements \n* 20+ years of experience in the field of ASIC logic design. \n* Independently developed following ASIC modules: \n** Embedded Trace Macrocell (ETMv4) \n** embedded TCAM for up to 480 bit keys \n** TCAM Controller for NL11k/NL12k with 2k outstanding requests \n** Interlaken core for 60/100/160 Gb/s inc. Retransmission \n** DRR Scheduler: for 24x10GE w. 60k queues. \n** Packet Processor RISC core: 16 instructions for 40GE appl. \n** Network Search Engine: Longest Prefix match of 288 bit keys \n** SSL: micro programmable multi-threaded CISC machine  \n** RC4, AES, TDES, MD5/SHA, RSA multiplier, randomgenerator \n** L2 data cache: 128kB, BW of 80Gb/s and 32 GB SDRAM \n** OC-192 ATM cell memory controller, OC-48 VC table controller \n* Knowledge of Telecom. and Datacom. standards (TCP/IP, 802.3, SSL) \n* Project leading experience. \n \nSpecialties: SKILL PROFILE : \n* Capability to independently develop devices from concept to bring-up and thoroughly complete entire ASIC design flow. \n* Extensively used tools like Verilog, Jasper, PERL, VCS, UNIX, Windows, Perforce \n* Excellent expertise in RTL coding of very complex designs \n* Unit level formal verification including basic System Verilog  \n* Understanding of standards of networking, telecommunication and cryptography. \n* incorporate utilities: vgen, grep, sed, awk, blueprint, crv, svn, cvs Summary CARRIER PROFILE : \n* MSEE/BSEE in Electrical Engineering \n* UC Berkeley Telecommunication Certificate with outstanding achievements \n* 20+ years of experience in the field of ASIC logic design. \n* Independently developed following ASIC modules: \n** Embedded Trace Macrocell (ETMv4) \n** embedded TCAM for up to 480 bit keys \n** TCAM Controller for NL11k/NL12k with 2k outstanding requests \n** Interlaken core for 60/100/160 Gb/s inc. Retransmission \n** DRR Scheduler: for 24x10GE w. 60k queues. \n** Packet Processor RISC core: 16 instructions for 40GE appl. \n** Network Search Engine: Longest Prefix match of 288 bit keys \n** SSL: micro programmable multi-threaded CISC machine  \n** RC4, AES, TDES, MD5/SHA, RSA multiplier, randomgenerator \n** L2 data cache: 128kB, BW of 80Gb/s and 32 GB SDRAM \n** OC-192 ATM cell memory controller, OC-48 VC table controller \n* Knowledge of Telecom. and Datacom. standards (TCP/IP, 802.3, SSL) \n* Project leading experience. \n \nSpecialties: SKILL PROFILE : \n* Capability to independently develop devices from concept to bring-up and thoroughly complete entire ASIC design flow. \n* Extensively used tools like Verilog, Jasper, PERL, VCS, UNIX, Windows, Perforce \n* Excellent expertise in RTL coding of very complex designs \n* Unit level formal verification including basic System Verilog  \n* Understanding of standards of networking, telecommunication and cryptography. \n* incorporate utilities: vgen, grep, sed, awk, blueprint, crv, svn, cvs CARRIER PROFILE : \n* MSEE/BSEE in Electrical Engineering \n* UC Berkeley Telecommunication Certificate with outstanding achievements \n* 20+ years of experience in the field of ASIC logic design. \n* Independently developed following ASIC modules: \n** Embedded Trace Macrocell (ETMv4) \n** embedded TCAM for up to 480 bit keys \n** TCAM Controller for NL11k/NL12k with 2k outstanding requests \n** Interlaken core for 60/100/160 Gb/s inc. Retransmission \n** DRR Scheduler: for 24x10GE w. 60k queues. \n** Packet Processor RISC core: 16 instructions for 40GE appl. \n** Network Search Engine: Longest Prefix match of 288 bit keys \n** SSL: micro programmable multi-threaded CISC machine  \n** RC4, AES, TDES, MD5/SHA, RSA multiplier, randomgenerator \n** L2 data cache: 128kB, BW of 80Gb/s and 32 GB SDRAM \n** OC-192 ATM cell memory controller, OC-48 VC table controller \n* Knowledge of Telecom. and Datacom. standards (TCP/IP, 802.3, SSL) \n* Project leading experience. \n \nSpecialties: SKILL PROFILE : \n* Capability to independently develop devices from concept to bring-up and thoroughly complete entire ASIC design flow. \n* Extensively used tools like Verilog, Jasper, PERL, VCS, UNIX, Windows, Perforce \n* Excellent expertise in RTL coding of very complex designs \n* Unit level formal verification including basic System Verilog  \n* Understanding of standards of networking, telecommunication and cryptography. \n* incorporate utilities: vgen, grep, sed, awk, blueprint, crv, svn, cvs CARRIER PROFILE : \n* MSEE/BSEE in Electrical Engineering \n* UC Berkeley Telecommunication Certificate with outstanding achievements \n* 20+ years of experience in the field of ASIC logic design. \n* Independently developed following ASIC modules: \n** Embedded Trace Macrocell (ETMv4) \n** embedded TCAM for up to 480 bit keys \n** TCAM Controller for NL11k/NL12k with 2k outstanding requests \n** Interlaken core for 60/100/160 Gb/s inc. Retransmission \n** DRR Scheduler: for 24x10GE w. 60k queues. \n** Packet Processor RISC core: 16 instructions for 40GE appl. \n** Network Search Engine: Longest Prefix match of 288 bit keys \n** SSL: micro programmable multi-threaded CISC machine  \n** RC4, AES, TDES, MD5/SHA, RSA multiplier, randomgenerator \n** L2 data cache: 128kB, BW of 80Gb/s and 32 GB SDRAM \n** OC-192 ATM cell memory controller, OC-48 VC table controller \n* Knowledge of Telecom. and Datacom. standards (TCP/IP, 802.3, SSL) \n* Project leading experience. \n \nSpecialties: SKILL PROFILE : \n* Capability to independently develop devices from concept to bring-up and thoroughly complete entire ASIC design flow. \n* Extensively used tools like Verilog, Jasper, PERL, VCS, UNIX, Windows, Perforce \n* Excellent expertise in RTL coding of very complex designs \n* Unit level formal verification including basic System Verilog  \n* Understanding of standards of networking, telecommunication and cryptography. \n* incorporate utilities: vgen, grep, sed, awk, blueprint, crv, svn, cvs Experience Sr. ASIC Design Engineer Huawei January 2013  \u2013 Present (2 years 8 months) Santa Clara, CA architecture, design, implementation and verification of: \n* Embedded Trace Macrocell (ETMv4) for ARMv8-A \nmodifying architecture and verification of: \n* Packet Unit for Interlaken \n* Protocol error handling for MIPS transaction buffer Sr. ASIC Design Engineer Ericsson (former Redback Networks) August 2007  \u2013  January 2013  (5 years 6 months) San Jose, CA architecture, design, implementation and verification of: \n* TCAM Controller for Netlogic NL11k/NL12k with 2k outstanding requests \n* Transmit Interlaken core for 60/100/160 Gb/s application with 8 to 24 lanes including Retransmit Extension using IBM ASIC design flow Sr. ASIC Design Engineer Brocade July 2006  \u2013  July 2007  (1 year 1 month) San Jose, CA * Transmit Scheduler: architecture, design, implementation for 12 x 10GE, \n16 x FC, 60k queues, VC & end-to-end credit scheme \nusing IBM ASIC design flow Sr. ASIC Design Engineer Tellabs July 2004  \u2013  July 2006  (2 years 1 month) Santa Clara, CA * Packet Processor: architecture, design, implementation for 288 virtual packet parsing engines at line rate for 40GE chip set. IPv6, UDP, CRC and sequence counter support, using TSMC Sierra Sr. ASIC Design Engineer Cypress Semiconductor May 2002  \u2013  July 2004  (2 years 3 months) San Jose, CA * Network Search Engine (Sahasra 50k NSE): architecture, design, implementation and verification of algorithmic search module for longest prefix match using TSMC Sierra Sr. ASIC Design Engineer NetContinuum (now Barracuda Networks) February 2000  \u2013  April 2002  (2 years 3 months) Santa Clara, CA * SSL Crypto Block: Architecture, design and project lead of an SSL \nmulti-threaded CISC including: RC4, TDES, MD5, SHA, true Random Num., RSA multiplier, DMA support \n \n* High-speed (80 Gb/s) Content Delivery Data Cache: Architecture and \ndesign of a 128kB cache with ext. 32 GByte PC133 DIMMs ASIC Design Engineer Cisco April 1997  \u2013  February 2000  (2 years 11 months) San Jose, CA Architecture & design of ASIC modules: \n* OC-192 cell memory controller using DDR SDRAMs for OC-192 \n* OC-48 Virtual Connection Table controller: data integrity for arrival/departure cache, multicast, OAM \n \nSystem-Level HW/SW co-simulation of: \n* Gigabit Switch 26 layers board with 23 ASICs, 6 FPGA/EPLDs, 49 SSRAMs, Flash, RM5230, UART, V-CPU (RM5230). Schematic to testbench conversion with PERL ASIC/FPGA Design Engineer Siemens IT (former ROLM Systems) August 1990  \u2013  April 1997  (6 years 9 months) Santa Clara, CA Architecture & design of: \n* FPGA for PCI to PCM DMA controller \n* ASIC for E1 Channel Associated Signaling Handler \n* 3 ASICs for ROLMLink to HICOM300 I/F \nTeam lead responsible for the design and bring-up and verification using VHDL Testbench Sr. ASIC Design Engineer Huawei January 2013  \u2013 Present (2 years 8 months) Santa Clara, CA architecture, design, implementation and verification of: \n* Embedded Trace Macrocell (ETMv4) for ARMv8-A \nmodifying architecture and verification of: \n* Packet Unit for Interlaken \n* Protocol error handling for MIPS transaction buffer Sr. ASIC Design Engineer Huawei January 2013  \u2013 Present (2 years 8 months) Santa Clara, CA architecture, design, implementation and verification of: \n* Embedded Trace Macrocell (ETMv4) for ARMv8-A \nmodifying architecture and verification of: \n* Packet Unit for Interlaken \n* Protocol error handling for MIPS transaction buffer Sr. ASIC Design Engineer Ericsson (former Redback Networks) August 2007  \u2013  January 2013  (5 years 6 months) San Jose, CA architecture, design, implementation and verification of: \n* TCAM Controller for Netlogic NL11k/NL12k with 2k outstanding requests \n* Transmit Interlaken core for 60/100/160 Gb/s application with 8 to 24 lanes including Retransmit Extension using IBM ASIC design flow Sr. ASIC Design Engineer Ericsson (former Redback Networks) August 2007  \u2013  January 2013  (5 years 6 months) San Jose, CA architecture, design, implementation and verification of: \n* TCAM Controller for Netlogic NL11k/NL12k with 2k outstanding requests \n* Transmit Interlaken core for 60/100/160 Gb/s application with 8 to 24 lanes including Retransmit Extension using IBM ASIC design flow Sr. ASIC Design Engineer Brocade July 2006  \u2013  July 2007  (1 year 1 month) San Jose, CA * Transmit Scheduler: architecture, design, implementation for 12 x 10GE, \n16 x FC, 60k queues, VC & end-to-end credit scheme \nusing IBM ASIC design flow Sr. ASIC Design Engineer Brocade July 2006  \u2013  July 2007  (1 year 1 month) San Jose, CA * Transmit Scheduler: architecture, design, implementation for 12 x 10GE, \n16 x FC, 60k queues, VC & end-to-end credit scheme \nusing IBM ASIC design flow Sr. ASIC Design Engineer Tellabs July 2004  \u2013  July 2006  (2 years 1 month) Santa Clara, CA * Packet Processor: architecture, design, implementation for 288 virtual packet parsing engines at line rate for 40GE chip set. IPv6, UDP, CRC and sequence counter support, using TSMC Sierra Sr. ASIC Design Engineer Tellabs July 2004  \u2013  July 2006  (2 years 1 month) Santa Clara, CA * Packet Processor: architecture, design, implementation for 288 virtual packet parsing engines at line rate for 40GE chip set. IPv6, UDP, CRC and sequence counter support, using TSMC Sierra Sr. ASIC Design Engineer Cypress Semiconductor May 2002  \u2013  July 2004  (2 years 3 months) San Jose, CA * Network Search Engine (Sahasra 50k NSE): architecture, design, implementation and verification of algorithmic search module for longest prefix match using TSMC Sierra Sr. ASIC Design Engineer Cypress Semiconductor May 2002  \u2013  July 2004  (2 years 3 months) San Jose, CA * Network Search Engine (Sahasra 50k NSE): architecture, design, implementation and verification of algorithmic search module for longest prefix match using TSMC Sierra Sr. ASIC Design Engineer NetContinuum (now Barracuda Networks) February 2000  \u2013  April 2002  (2 years 3 months) Santa Clara, CA * SSL Crypto Block: Architecture, design and project lead of an SSL \nmulti-threaded CISC including: RC4, TDES, MD5, SHA, true Random Num., RSA multiplier, DMA support \n \n* High-speed (80 Gb/s) Content Delivery Data Cache: Architecture and \ndesign of a 128kB cache with ext. 32 GByte PC133 DIMMs Sr. ASIC Design Engineer NetContinuum (now Barracuda Networks) February 2000  \u2013  April 2002  (2 years 3 months) Santa Clara, CA * SSL Crypto Block: Architecture, design and project lead of an SSL \nmulti-threaded CISC including: RC4, TDES, MD5, SHA, true Random Num., RSA multiplier, DMA support \n \n* High-speed (80 Gb/s) Content Delivery Data Cache: Architecture and \ndesign of a 128kB cache with ext. 32 GByte PC133 DIMMs ASIC Design Engineer Cisco April 1997  \u2013  February 2000  (2 years 11 months) San Jose, CA Architecture & design of ASIC modules: \n* OC-192 cell memory controller using DDR SDRAMs for OC-192 \n* OC-48 Virtual Connection Table controller: data integrity for arrival/departure cache, multicast, OAM \n \nSystem-Level HW/SW co-simulation of: \n* Gigabit Switch 26 layers board with 23 ASICs, 6 FPGA/EPLDs, 49 SSRAMs, Flash, RM5230, UART, V-CPU (RM5230). Schematic to testbench conversion with PERL ASIC Design Engineer Cisco April 1997  \u2013  February 2000  (2 years 11 months) San Jose, CA Architecture & design of ASIC modules: \n* OC-192 cell memory controller using DDR SDRAMs for OC-192 \n* OC-48 Virtual Connection Table controller: data integrity for arrival/departure cache, multicast, OAM \n \nSystem-Level HW/SW co-simulation of: \n* Gigabit Switch 26 layers board with 23 ASICs, 6 FPGA/EPLDs, 49 SSRAMs, Flash, RM5230, UART, V-CPU (RM5230). Schematic to testbench conversion with PERL ASIC/FPGA Design Engineer Siemens IT (former ROLM Systems) August 1990  \u2013  April 1997  (6 years 9 months) Santa Clara, CA Architecture & design of: \n* FPGA for PCI to PCM DMA controller \n* ASIC for E1 Channel Associated Signaling Handler \n* 3 ASICs for ROLMLink to HICOM300 I/F \nTeam lead responsible for the design and bring-up and verification using VHDL Testbench ASIC/FPGA Design Engineer Siemens IT (former ROLM Systems) August 1990  \u2013  April 1997  (6 years 9 months) Santa Clara, CA Architecture & design of: \n* FPGA for PCI to PCM DMA controller \n* ASIC for E1 Channel Associated Signaling Handler \n* 3 ASICs for ROLMLink to HICOM300 I/F \nTeam lead responsible for the design and bring-up and verification using VHDL Testbench Languages   Skills Verilog Unix ASIC Perl System Verilog Jasper CVS Awk Sed Perforce Windows FPGA Formal Verification Grep Visio TCAM Interlaken SystemVerilog Hardware Architecture Algorithms Simulations Debugging TCP/IP See 8+ \u00a0 \u00a0 See less Skills  Verilog Unix ASIC Perl System Verilog Jasper CVS Awk Sed Perforce Windows FPGA Formal Verification Grep Visio TCAM Interlaken SystemVerilog Hardware Architecture Algorithms Simulations Debugging TCP/IP See 8+ \u00a0 \u00a0 See less Verilog Unix ASIC Perl System Verilog Jasper CVS Awk Sed Perforce Windows FPGA Formal Verification Grep Visio TCAM Interlaken SystemVerilog Hardware Architecture Algorithms Simulations Debugging TCP/IP See 8+ \u00a0 \u00a0 See less Verilog Unix ASIC Perl System Verilog Jasper CVS Awk Sed Perforce Windows FPGA Formal Verification Grep Visio TCAM Interlaken SystemVerilog Hardware Architecture Algorithms Simulations Debugging TCP/IP See 8+ \u00a0 \u00a0 See less Education University of California, Berkeley Certificate in Telecommunication Engineering,  Network Technology 1995  \u2013 1997 graduated with honor Activities and Societies:\u00a0 Emphasis: Bridges ,  Routers ,  MAN/WAN ,  IP ,  ATM ,  Frame Relay ,  Ethernet ,  Token Ring ,  FDDI ,  OSI model ,  HDLC ,  Fundamentals of DSP Technische Universit\u00e4t Wien MSEE,  Industrial Electrionics and Control Engineering , GPA: 3.2 1985  \u2013 1988 Activities and Societies:\u00a0 Emphasis in Control Engineering and Industrial Electronics at\nUniversity of Technology - Vienna ,  Austria Technische Universit\u00e4t Wien BSEE,  Electrical Engineering 1983  \u2013 1985 Activities and Societies:\u00a0 Emphasis in Eng. Science University of Technology - Vienna ,  Austria University of California, Berkeley Certificate in Telecommunication Engineering,  Network Technology 1995  \u2013 1997 graduated with honor Activities and Societies:\u00a0 Emphasis: Bridges ,  Routers ,  MAN/WAN ,  IP ,  ATM ,  Frame Relay ,  Ethernet ,  Token Ring ,  FDDI ,  OSI model ,  HDLC ,  Fundamentals of DSP University of California, Berkeley Certificate in Telecommunication Engineering,  Network Technology 1995  \u2013 1997 graduated with honor Activities and Societies:\u00a0 Emphasis: Bridges ,  Routers ,  MAN/WAN ,  IP ,  ATM ,  Frame Relay ,  Ethernet ,  Token Ring ,  FDDI ,  OSI model ,  HDLC ,  Fundamentals of DSP University of California, Berkeley Certificate in Telecommunication Engineering,  Network Technology 1995  \u2013 1997 graduated with honor Activities and Societies:\u00a0 Emphasis: Bridges ,  Routers ,  MAN/WAN ,  IP ,  ATM ,  Frame Relay ,  Ethernet ,  Token Ring ,  FDDI ,  OSI model ,  HDLC ,  Fundamentals of DSP Technische Universit\u00e4t Wien MSEE,  Industrial Electrionics and Control Engineering , GPA: 3.2 1985  \u2013 1988 Activities and Societies:\u00a0 Emphasis in Control Engineering and Industrial Electronics at\nUniversity of Technology - Vienna ,  Austria Technische Universit\u00e4t Wien MSEE,  Industrial Electrionics and Control Engineering , GPA: 3.2 1985  \u2013 1988 Activities and Societies:\u00a0 Emphasis in Control Engineering and Industrial Electronics at\nUniversity of Technology - Vienna ,  Austria Technische Universit\u00e4t Wien MSEE,  Industrial Electrionics and Control Engineering , GPA: 3.2 1985  \u2013 1988 Activities and Societies:\u00a0 Emphasis in Control Engineering and Industrial Electronics at\nUniversity of Technology - Vienna ,  Austria Technische Universit\u00e4t Wien BSEE,  Electrical Engineering 1983  \u2013 1985 Activities and Societies:\u00a0 Emphasis in Eng. Science University of Technology - Vienna ,  Austria Technische Universit\u00e4t Wien BSEE,  Electrical Engineering 1983  \u2013 1985 Activities and Societies:\u00a0 Emphasis in Eng. Science University of Technology - Vienna ,  Austria Technische Universit\u00e4t Wien BSEE,  Electrical Engineering 1983  \u2013 1985 Activities and Societies:\u00a0 Emphasis in Eng. Science University of Technology - Vienna ,  Austria ", "Experience Senior ASIC Design Engineer Semtech September 2014  \u2013 Present (1 year) Ottawa, Canada Area ASIC Design and Verification Principal Member of Technical Staff Cortina Systems November 2012  \u2013  August 2014  (1 year 10 months) Ottawa ASIC Design and Verification Senior ASIC Design Engineer Huawei April 2011  \u2013  November 2012  (1 year 8 months) Senior Staf ASIC Design Engineer Exar Corporation March 2009  \u2013  March 2010  (1 year 1 month) ASIC Design Engineer Neterion November 2001  \u2013  March 2009  (7 years 5 months) ASIC Design Engineer Nortel 2000  \u2013  2001  (1 year) ASIC Verification Engineer ST Microelectronics January 1998  \u2013  May 1999  (1 year 5 months) Researcher Institute for Computer Technology (ITC), Romania August 1992  \u2013  January 1998  (5 years 6 months) Senior ASIC Design Engineer Semtech September 2014  \u2013 Present (1 year) Ottawa, Canada Area ASIC Design and Verification Senior ASIC Design Engineer Semtech September 2014  \u2013 Present (1 year) Ottawa, Canada Area ASIC Design and Verification Principal Member of Technical Staff Cortina Systems November 2012  \u2013  August 2014  (1 year 10 months) Ottawa ASIC Design and Verification Principal Member of Technical Staff Cortina Systems November 2012  \u2013  August 2014  (1 year 10 months) Ottawa ASIC Design and Verification Senior ASIC Design Engineer Huawei April 2011  \u2013  November 2012  (1 year 8 months) Senior ASIC Design Engineer Huawei April 2011  \u2013  November 2012  (1 year 8 months) Senior Staf ASIC Design Engineer Exar Corporation March 2009  \u2013  March 2010  (1 year 1 month) Senior Staf ASIC Design Engineer Exar Corporation March 2009  \u2013  March 2010  (1 year 1 month) ASIC Design Engineer Neterion November 2001  \u2013  March 2009  (7 years 5 months) ASIC Design Engineer Neterion November 2001  \u2013  March 2009  (7 years 5 months) ASIC Design Engineer Nortel 2000  \u2013  2001  (1 year) ASIC Design Engineer Nortel 2000  \u2013  2001  (1 year) ASIC Verification Engineer ST Microelectronics January 1998  \u2013  May 1999  (1 year 5 months) ASIC Verification Engineer ST Microelectronics January 1998  \u2013  May 1999  (1 year 5 months) Researcher Institute for Computer Technology (ITC), Romania August 1992  \u2013  January 1998  (5 years 6 months) Researcher Institute for Computer Technology (ITC), Romania August 1992  \u2013  January 1998  (5 years 6 months) Skills ASIC RTL design SystemVerilog Verilog Functional Verification VMM Debugging Static Timing Analysis RTL Design Skills  ASIC RTL design SystemVerilog Verilog Functional Verification VMM Debugging Static Timing Analysis RTL Design ASIC RTL design SystemVerilog Verilog Functional Verification VMM Debugging Static Timing Analysis RTL Design ASIC RTL design SystemVerilog Verilog Functional Verification VMM Debugging Static Timing Analysis RTL Design Education University Politehnica of Bucharest B.A.Sc,  Electronics & Telecommunications 1987  \u2013 1992 Saint Sava National College, Bucharest, Romania 1982  \u2013 1986 University Politehnica of Bucharest B.A.Sc,  Electronics & Telecommunications 1987  \u2013 1992 University Politehnica of Bucharest B.A.Sc,  Electronics & Telecommunications 1987  \u2013 1992 University Politehnica of Bucharest B.A.Sc,  Electronics & Telecommunications 1987  \u2013 1992 Saint Sava National College, Bucharest, Romania 1982  \u2013 1986 Saint Sava National College, Bucharest, Romania 1982  \u2013 1986 Saint Sava National College, Bucharest, Romania 1982  \u2013 1986 ", "Summary Hardware Logic Design Engineer. Specialties:RTL coding and design, general coding in C++ and Perl. Data center access routing and switching, Layer 2 congestion management, packet scheduling / QoS. Summary Hardware Logic Design Engineer. Specialties:RTL coding and design, general coding in C++ and Perl. Data center access routing and switching, Layer 2 congestion management, packet scheduling / QoS. Hardware Logic Design Engineer. Specialties:RTL coding and design, general coding in C++ and Perl. Data center access routing and switching, Layer 2 congestion management, packet scheduling / QoS. Hardware Logic Design Engineer. Specialties:RTL coding and design, general coding in C++ and Perl. Data center access routing and switching, Layer 2 congestion management, packet scheduling / QoS. Experience Senior ASIC Design Engineer Cisco January 2014  \u2013 Present (1 year 8 months) San Jose, CA Application-Centric Infrastructure Group \n- Designed and implemented output scheduling logic \n- Implemented SPAN/L3/L2 multicast replication and pruning engine \n- Helped with streamlining Spyglass RTL de-linting flow Senior ASIC Design Engineer Cisco September 2008  \u2013  December 2013  (5 years 4 months) San Francisco Bay Area Data Center Group \n- Designed, implemented, and verified scheduling/QoS, egress rewrite, Priority Flow Control, and hash table IP in Nexus 3548 \u201cAlgo Boost\u201d ultra-low latency switch ASIC, optimized for algorithmic trading and HPC applications. \n- Designed and maintained optimized hash table IP used in Nexus and Catalyst switching platforms. \n- Contributed to verification and bringup of Cisco Unified Switch ASIC, in Nexus 4000 10G blade server switch modules. \n- Contributed to group SystemVerilog coding and linting guidelines. \n- Rated strong or outstanding in all annual reviews. FPGA Logic Designer Cisco Systems Inc. June 2007  \u2013  August 2007  (3 months) Cable Modem Termination System Business Unit (CMTS BU) \nCoded top-level microarchitecture for DOCSIS 3.0 qualified CMTS MAC processors. Also designed and coded the memory self-test module for the device. Consultive Sales Associate Sears Holdings Corporation July 2005  \u2013  August 2005  (2 months) Grossed over $60,000 in major home appliances, labor contracts, accessories, and maintenance plans in less than a month, after completing the Sears Advances Sales Associate course and training period. (Short duration was due to this being a summer job.) Provided customer service, dealt with complaints, directly contacted contractors, warehouses, and credit agencies. Comprehensively facilitated entire appliance selection and purchase experience. Instrument Technician NASA Goddard Space Flight Center July 2003  \u2013  August 2003  (2 months) Lab For Extraterrestrial Physics \nAnalyzed Bolivian meteoric impact soil samples using Vibrating Sample Magnetometry. \nTested prototypes for the MEMS-based Programmable Microshutter Array to be included in the James Webb Space Telescope, scheduled for launch in 2014 to succeed Hubble. See <http://www.jwst.nasa.gov/microshutters.html> \nTested and analyzed magnetic properties of the rare meteoric mineral tetrataenite for scientific publication. Web Developer NASA Goddard Space Flight Center June 2002  \u2013  July 2002  (2 months) National Space Science Data Center \nRecoded several hundred NASA web pages to comply with Federal accessibility guidelines, using HTML and SSI scripting in a Macromedia Dreamweaver development environment. Senior ASIC Design Engineer Cisco January 2014  \u2013 Present (1 year 8 months) San Jose, CA Application-Centric Infrastructure Group \n- Designed and implemented output scheduling logic \n- Implemented SPAN/L3/L2 multicast replication and pruning engine \n- Helped with streamlining Spyglass RTL de-linting flow Senior ASIC Design Engineer Cisco January 2014  \u2013 Present (1 year 8 months) San Jose, CA Application-Centric Infrastructure Group \n- Designed and implemented output scheduling logic \n- Implemented SPAN/L3/L2 multicast replication and pruning engine \n- Helped with streamlining Spyglass RTL de-linting flow Senior ASIC Design Engineer Cisco September 2008  \u2013  December 2013  (5 years 4 months) San Francisco Bay Area Data Center Group \n- Designed, implemented, and verified scheduling/QoS, egress rewrite, Priority Flow Control, and hash table IP in Nexus 3548 \u201cAlgo Boost\u201d ultra-low latency switch ASIC, optimized for algorithmic trading and HPC applications. \n- Designed and maintained optimized hash table IP used in Nexus and Catalyst switching platforms. \n- Contributed to verification and bringup of Cisco Unified Switch ASIC, in Nexus 4000 10G blade server switch modules. \n- Contributed to group SystemVerilog coding and linting guidelines. \n- Rated strong or outstanding in all annual reviews. Senior ASIC Design Engineer Cisco September 2008  \u2013  December 2013  (5 years 4 months) San Francisco Bay Area Data Center Group \n- Designed, implemented, and verified scheduling/QoS, egress rewrite, Priority Flow Control, and hash table IP in Nexus 3548 \u201cAlgo Boost\u201d ultra-low latency switch ASIC, optimized for algorithmic trading and HPC applications. \n- Designed and maintained optimized hash table IP used in Nexus and Catalyst switching platforms. \n- Contributed to verification and bringup of Cisco Unified Switch ASIC, in Nexus 4000 10G blade server switch modules. \n- Contributed to group SystemVerilog coding and linting guidelines. \n- Rated strong or outstanding in all annual reviews. FPGA Logic Designer Cisco Systems Inc. June 2007  \u2013  August 2007  (3 months) Cable Modem Termination System Business Unit (CMTS BU) \nCoded top-level microarchitecture for DOCSIS 3.0 qualified CMTS MAC processors. Also designed and coded the memory self-test module for the device. FPGA Logic Designer Cisco Systems Inc. June 2007  \u2013  August 2007  (3 months) Cable Modem Termination System Business Unit (CMTS BU) \nCoded top-level microarchitecture for DOCSIS 3.0 qualified CMTS MAC processors. Also designed and coded the memory self-test module for the device. Consultive Sales Associate Sears Holdings Corporation July 2005  \u2013  August 2005  (2 months) Grossed over $60,000 in major home appliances, labor contracts, accessories, and maintenance plans in less than a month, after completing the Sears Advances Sales Associate course and training period. (Short duration was due to this being a summer job.) Provided customer service, dealt with complaints, directly contacted contractors, warehouses, and credit agencies. Comprehensively facilitated entire appliance selection and purchase experience. Consultive Sales Associate Sears Holdings Corporation July 2005  \u2013  August 2005  (2 months) Grossed over $60,000 in major home appliances, labor contracts, accessories, and maintenance plans in less than a month, after completing the Sears Advances Sales Associate course and training period. (Short duration was due to this being a summer job.) Provided customer service, dealt with complaints, directly contacted contractors, warehouses, and credit agencies. Comprehensively facilitated entire appliance selection and purchase experience. Instrument Technician NASA Goddard Space Flight Center July 2003  \u2013  August 2003  (2 months) Lab For Extraterrestrial Physics \nAnalyzed Bolivian meteoric impact soil samples using Vibrating Sample Magnetometry. \nTested prototypes for the MEMS-based Programmable Microshutter Array to be included in the James Webb Space Telescope, scheduled for launch in 2014 to succeed Hubble. See <http://www.jwst.nasa.gov/microshutters.html> \nTested and analyzed magnetic properties of the rare meteoric mineral tetrataenite for scientific publication. Instrument Technician NASA Goddard Space Flight Center July 2003  \u2013  August 2003  (2 months) Lab For Extraterrestrial Physics \nAnalyzed Bolivian meteoric impact soil samples using Vibrating Sample Magnetometry. \nTested prototypes for the MEMS-based Programmable Microshutter Array to be included in the James Webb Space Telescope, scheduled for launch in 2014 to succeed Hubble. See <http://www.jwst.nasa.gov/microshutters.html> \nTested and analyzed magnetic properties of the rare meteoric mineral tetrataenite for scientific publication. Web Developer NASA Goddard Space Flight Center June 2002  \u2013  July 2002  (2 months) National Space Science Data Center \nRecoded several hundred NASA web pages to comply with Federal accessibility guidelines, using HTML and SSI scripting in a Macromedia Dreamweaver development environment. Web Developer NASA Goddard Space Flight Center June 2002  \u2013  July 2002  (2 months) National Space Science Data Center \nRecoded several hundred NASA web pages to comply with Federal accessibility guidelines, using HTML and SSI scripting in a Macromedia Dreamweaver development environment. Skills Verilog Perl Embedded Systems Network Processors C++ ASIC TCL FPGA Linux Ethernet Unix IP Routing Data Center Hardware Cisco Technologies RTL Design C QoS SystemVerilog Switches Debugging See 7+ \u00a0 \u00a0 See less Skills  Verilog Perl Embedded Systems Network Processors C++ ASIC TCL FPGA Linux Ethernet Unix IP Routing Data Center Hardware Cisco Technologies RTL Design C QoS SystemVerilog Switches Debugging See 7+ \u00a0 \u00a0 See less Verilog Perl Embedded Systems Network Processors C++ ASIC TCL FPGA Linux Ethernet Unix IP Routing Data Center Hardware Cisco Technologies RTL Design C QoS SystemVerilog Switches Debugging See 7+ \u00a0 \u00a0 See less Verilog Perl Embedded Systems Network Processors C++ ASIC TCL FPGA Linux Ethernet Unix IP Routing Data Center Hardware Cisco Technologies RTL Design C QoS SystemVerilog Switches Debugging See 7+ \u00a0 \u00a0 See less Education Duke University BSE,  Electrical Engineering ,  Biomedical Engineering 2004  \u2013 2008 Activities and Societies:\u00a0 Duke University Chorale (Section Personnel Manager) Vietnamese Student Association (Treasurer ,  VP of Recruitment ,  President) ,  Round Table Selective Living Group (Highest rated large residential program/fraternity at Duke - Webmaster ,  Historian ,  Co-President) River Hill High School 2000  \u2013 2004 Stanford University Non-Degree Program,  Management Science & Engineering 2013 Organizational Behavior Duke University BSE,  Electrical Engineering ,  Biomedical Engineering 2004  \u2013 2008 Activities and Societies:\u00a0 Duke University Chorale (Section Personnel Manager) Vietnamese Student Association (Treasurer ,  VP of Recruitment ,  President) ,  Round Table Selective Living Group (Highest rated large residential program/fraternity at Duke - Webmaster ,  Historian ,  Co-President) Duke University BSE,  Electrical Engineering ,  Biomedical Engineering 2004  \u2013 2008 Activities and Societies:\u00a0 Duke University Chorale (Section Personnel Manager) Vietnamese Student Association (Treasurer ,  VP of Recruitment ,  President) ,  Round Table Selective Living Group (Highest rated large residential program/fraternity at Duke - Webmaster ,  Historian ,  Co-President) Duke University BSE,  Electrical Engineering ,  Biomedical Engineering 2004  \u2013 2008 Activities and Societies:\u00a0 Duke University Chorale (Section Personnel Manager) Vietnamese Student Association (Treasurer ,  VP of Recruitment ,  President) ,  Round Table Selective Living Group (Highest rated large residential program/fraternity at Duke - Webmaster ,  Historian ,  Co-President) River Hill High School 2000  \u2013 2004 River Hill High School 2000  \u2013 2004 River Hill High School 2000  \u2013 2004 Stanford University Non-Degree Program,  Management Science & Engineering 2013 Organizational Behavior Stanford University Non-Degree Program,  Management Science & Engineering 2013 Organizational Behavior Stanford University Non-Degree Program,  Management Science & Engineering 2013 Organizational Behavior ", "Summary \u2022\tOverall experience of more than 8 years in ASIC design. \n\u2022\tFull flow of RTL development from spec to full chip integration. \n\u2022\tRTL simulations and synthesis, gate level simulations, chip-level logic debug. \n\u2022\tPost silicon debug. \n\u2022\tAdding new functionality to existing designs, according to new spec and/or requirements. \n\u2022\tMaintaining of legacy RTL. \n\u2022\tDevelopment of SD/MMC/UHS-II/UFS controllers.  \n\u2022\tDesign documentation. Summary \u2022\tOverall experience of more than 8 years in ASIC design. \n\u2022\tFull flow of RTL development from spec to full chip integration. \n\u2022\tRTL simulations and synthesis, gate level simulations, chip-level logic debug. \n\u2022\tPost silicon debug. \n\u2022\tAdding new functionality to existing designs, according to new spec and/or requirements. \n\u2022\tMaintaining of legacy RTL. \n\u2022\tDevelopment of SD/MMC/UHS-II/UFS controllers.  \n\u2022\tDesign documentation. \u2022\tOverall experience of more than 8 years in ASIC design. \n\u2022\tFull flow of RTL development from spec to full chip integration. \n\u2022\tRTL simulations and synthesis, gate level simulations, chip-level logic debug. \n\u2022\tPost silicon debug. \n\u2022\tAdding new functionality to existing designs, according to new spec and/or requirements. \n\u2022\tMaintaining of legacy RTL. \n\u2022\tDevelopment of SD/MMC/UHS-II/UFS controllers.  \n\u2022\tDesign documentation. \u2022\tOverall experience of more than 8 years in ASIC design. \n\u2022\tFull flow of RTL development from spec to full chip integration. \n\u2022\tRTL simulations and synthesis, gate level simulations, chip-level logic debug. \n\u2022\tPost silicon debug. \n\u2022\tAdding new functionality to existing designs, according to new spec and/or requirements. \n\u2022\tMaintaining of legacy RTL. \n\u2022\tDevelopment of SD/MMC/UHS-II/UFS controllers.  \n\u2022\tDesign documentation. Experience Senior ASIC design engineer Qualcomm 2012  \u2013 Present (3 years) Haifa, Israel Design of UFS host controller \n\u2022 Design of various modules of UTP layer \n\u2022 Design of various modules of UniPro layer Senior ASIC design engineer SanDisk 2006  \u2013  2012  (6 years) Tefen, Israel Member of ASIC design group. Took part in development of new SD/MMC/UHS-II/UFS controllers, from spec definition through RTL implementation to full chip integration and post silicon debug and validation. Performed, among others: \n\u2022\tDesign and implemented the Link layer of UHS-II controller. \n\u2022\tImplementation of the Application layer of UHS-II controller. \n\u2022\tDesign and implementation of various blocks of UFS controller. \n\u2022\tDDR functionality addition to existing SD/MMC design. \n\u2022\tNew features addition to existing designs, according to spec updates or customers\u2019 requests. \n\u2022\tArchitecture definition of Debug Unit. \n\u2022\tGate level netlist ECOs. \n\u2022\tLab debug of packaged ICs. Logic Design Engineer Qualcomm May 2004  \u2013  September 2005  (1 year 5 months) Haifa, Israel Member of a Digital Design group. Took part in FPGA and ASIC oriented projects through the full design flow, from the concept design review to the verification and synthesis. Performed, among others: \n\u2022\tDual port RAM to single port RAM transition \n\u2022\tDeinterleaver implementation Senior ASIC design engineer Qualcomm 2012  \u2013 Present (3 years) Haifa, Israel Design of UFS host controller \n\u2022 Design of various modules of UTP layer \n\u2022 Design of various modules of UniPro layer Senior ASIC design engineer Qualcomm 2012  \u2013 Present (3 years) Haifa, Israel Design of UFS host controller \n\u2022 Design of various modules of UTP layer \n\u2022 Design of various modules of UniPro layer Senior ASIC design engineer SanDisk 2006  \u2013  2012  (6 years) Tefen, Israel Member of ASIC design group. Took part in development of new SD/MMC/UHS-II/UFS controllers, from spec definition through RTL implementation to full chip integration and post silicon debug and validation. Performed, among others: \n\u2022\tDesign and implemented the Link layer of UHS-II controller. \n\u2022\tImplementation of the Application layer of UHS-II controller. \n\u2022\tDesign and implementation of various blocks of UFS controller. \n\u2022\tDDR functionality addition to existing SD/MMC design. \n\u2022\tNew features addition to existing designs, according to spec updates or customers\u2019 requests. \n\u2022\tArchitecture definition of Debug Unit. \n\u2022\tGate level netlist ECOs. \n\u2022\tLab debug of packaged ICs. Senior ASIC design engineer SanDisk 2006  \u2013  2012  (6 years) Tefen, Israel Member of ASIC design group. Took part in development of new SD/MMC/UHS-II/UFS controllers, from spec definition through RTL implementation to full chip integration and post silicon debug and validation. Performed, among others: \n\u2022\tDesign and implemented the Link layer of UHS-II controller. \n\u2022\tImplementation of the Application layer of UHS-II controller. \n\u2022\tDesign and implementation of various blocks of UFS controller. \n\u2022\tDDR functionality addition to existing SD/MMC design. \n\u2022\tNew features addition to existing designs, according to spec updates or customers\u2019 requests. \n\u2022\tArchitecture definition of Debug Unit. \n\u2022\tGate level netlist ECOs. \n\u2022\tLab debug of packaged ICs. Logic Design Engineer Qualcomm May 2004  \u2013  September 2005  (1 year 5 months) Haifa, Israel Member of a Digital Design group. Took part in FPGA and ASIC oriented projects through the full design flow, from the concept design review to the verification and synthesis. Performed, among others: \n\u2022\tDual port RAM to single port RAM transition \n\u2022\tDeinterleaver implementation Logic Design Engineer Qualcomm May 2004  \u2013  September 2005  (1 year 5 months) Haifa, Israel Member of a Digital Design group. Took part in FPGA and ASIC oriented projects through the full design flow, from the concept design review to the verification and synthesis. Performed, among others: \n\u2022\tDual port RAM to single port RAM transition \n\u2022\tDeinterleaver implementation Languages English Full professional proficiency Hebrew Native or bilingual proficiency Russian Native or bilingual proficiency English Full professional proficiency Hebrew Native or bilingual proficiency Russian Native or bilingual proficiency English Full professional proficiency Hebrew Native or bilingual proficiency Russian Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Logic Design ASIC RTL design SoC Verilog RTL coding VLSI Integrated Circuit... Debugging Functional Verification Simulations Logic Synthesis Skills  Logic Design ASIC RTL design SoC Verilog RTL coding VLSI Integrated Circuit... Debugging Functional Verification Simulations Logic Synthesis Logic Design ASIC RTL design SoC Verilog RTL coding VLSI Integrated Circuit... Debugging Functional Verification Simulations Logic Synthesis Logic Design ASIC RTL design SoC Verilog RTL coding VLSI Integrated Circuit... Debugging Functional Verification Simulations Logic Synthesis Education Technion - Israel Institute of Technology M. Sc.,  Electrical Engineering 2004  \u2013 2007 Technion - Israel Institute of Technology B.Sc.,  Computer Engineering 1997  \u2013 2002 Technion - Israel Institute of Technology M. Sc.,  Electrical Engineering 2004  \u2013 2007 Technion - Israel Institute of Technology M. Sc.,  Electrical Engineering 2004  \u2013 2007 Technion - Israel Institute of Technology M. Sc.,  Electrical Engineering 2004  \u2013 2007 Technion - Israel Institute of Technology B.Sc.,  Computer Engineering 1997  \u2013 2002 Technion - Israel Institute of Technology B.Sc.,  Computer Engineering 1997  \u2013 2002 Technion - Israel Institute of Technology B.Sc.,  Computer Engineering 1997  \u2013 2002 ", "Summary Senior Design Engineer with broad experience in all aspects of chip design including micro-architecture, RTL design, verification, FPGA prototyping and post-silicon bringup. \nSubstantial experience in working with a team of 5 to 10 engineers and crossfunctional teams. Summary Senior Design Engineer with broad experience in all aspects of chip design including micro-architecture, RTL design, verification, FPGA prototyping and post-silicon bringup. \nSubstantial experience in working with a team of 5 to 10 engineers and crossfunctional teams. Senior Design Engineer with broad experience in all aspects of chip design including micro-architecture, RTL design, verification, FPGA prototyping and post-silicon bringup. \nSubstantial experience in working with a team of 5 to 10 engineers and crossfunctional teams. Senior Design Engineer with broad experience in all aspects of chip design including micro-architecture, RTL design, verification, FPGA prototyping and post-silicon bringup. \nSubstantial experience in working with a team of 5 to 10 engineers and crossfunctional teams. Experience Senior ASIC Design Engineer NVIDIA August 2013  \u2013 Present (2 years 1 month) San Francisco Bay Area Design and implementation of graphics pipe controller on Maxwell class GPUs and beyond. \nGained experience in microarchitecture specification, lower power design techniques, architectural modeling, timing optimization, synthesis tools, netlist quality analysis, formal verification techniques. Senior ASIC Design Engineer NVIDIA April 2012  \u2013  August 2013  (1 year 5 months) Bengaluru Area, India Integration of PCI Express IP into NVIDIA's Tegra class of SOCs.  \nTook ownership of design enhancements, functional testplan, coverage closure, FPGA bringup, emulation debug \nHelped chart out project schedule for PCIE base spec enhancements Senior ASIC Design Engineer NVIDIA June 2010  \u2013  March 2012  (1 year 10 months) San Francisco Bay Area Implemented RTL for NVIDIA's PCI Express 3.0 solution.  \nOwned several PHY layer modules from design conception to silicon bringup.  \nRepresented NVIDIA on the PCIExpress Special Interest Group (PCISIG).  \nFiled several patents for potential improvements to the base specification.  \nImplemented an internal onchip logic analyzer to help improve post silicon debug efficiency and reduce time to production.  \nImplemented several critical base and metal Engineering Change Orders (ECOs) \nWorked with cross functional teams including mixed signal VLSI, software, technical marketing, CAD to help meet or exceed design targets ASIC Design Engineer NVIDIA June 2007  \u2013  June 2010  (3 years 1 month) San Francisco Bay Area Gained extensive post silicon validation (bringup) experience while working under aggressive product schedules for NVIDIA's GeForce 200 series GPUs. Bringup experience includes PCIE protocol analyzers and logic analyzers, board rework and screening, QA testing and debug, system level overview, Windows debugger. Project Assistant University of Wisconsin-Madison January 2006  \u2013  May 2007  (1 year 5 months) Madison, Wisconsin Area Developed software to help technicians install modules at the Large Hadron Supercollider at CERN, Switzerland ASIC Intern NVIDIA Corporation September 2006  \u2013  December 2006  (4 months) San Francisco Bay Area Responsible for GPU bringup (post silicon validation), characterization, testing, debug and binning of NVIDIA GeForce 8 series GPUs Senior ASIC Design Engineer NVIDIA August 2013  \u2013 Present (2 years 1 month) San Francisco Bay Area Design and implementation of graphics pipe controller on Maxwell class GPUs and beyond. \nGained experience in microarchitecture specification, lower power design techniques, architectural modeling, timing optimization, synthesis tools, netlist quality analysis, formal verification techniques. Senior ASIC Design Engineer NVIDIA August 2013  \u2013 Present (2 years 1 month) San Francisco Bay Area Design and implementation of graphics pipe controller on Maxwell class GPUs and beyond. \nGained experience in microarchitecture specification, lower power design techniques, architectural modeling, timing optimization, synthesis tools, netlist quality analysis, formal verification techniques. Senior ASIC Design Engineer NVIDIA April 2012  \u2013  August 2013  (1 year 5 months) Bengaluru Area, India Integration of PCI Express IP into NVIDIA's Tegra class of SOCs.  \nTook ownership of design enhancements, functional testplan, coverage closure, FPGA bringup, emulation debug \nHelped chart out project schedule for PCIE base spec enhancements Senior ASIC Design Engineer NVIDIA April 2012  \u2013  August 2013  (1 year 5 months) Bengaluru Area, India Integration of PCI Express IP into NVIDIA's Tegra class of SOCs.  \nTook ownership of design enhancements, functional testplan, coverage closure, FPGA bringup, emulation debug \nHelped chart out project schedule for PCIE base spec enhancements Senior ASIC Design Engineer NVIDIA June 2010  \u2013  March 2012  (1 year 10 months) San Francisco Bay Area Implemented RTL for NVIDIA's PCI Express 3.0 solution.  \nOwned several PHY layer modules from design conception to silicon bringup.  \nRepresented NVIDIA on the PCIExpress Special Interest Group (PCISIG).  \nFiled several patents for potential improvements to the base specification.  \nImplemented an internal onchip logic analyzer to help improve post silicon debug efficiency and reduce time to production.  \nImplemented several critical base and metal Engineering Change Orders (ECOs) \nWorked with cross functional teams including mixed signal VLSI, software, technical marketing, CAD to help meet or exceed design targets Senior ASIC Design Engineer NVIDIA June 2010  \u2013  March 2012  (1 year 10 months) San Francisco Bay Area Implemented RTL for NVIDIA's PCI Express 3.0 solution.  \nOwned several PHY layer modules from design conception to silicon bringup.  \nRepresented NVIDIA on the PCIExpress Special Interest Group (PCISIG).  \nFiled several patents for potential improvements to the base specification.  \nImplemented an internal onchip logic analyzer to help improve post silicon debug efficiency and reduce time to production.  \nImplemented several critical base and metal Engineering Change Orders (ECOs) \nWorked with cross functional teams including mixed signal VLSI, software, technical marketing, CAD to help meet or exceed design targets ASIC Design Engineer NVIDIA June 2007  \u2013  June 2010  (3 years 1 month) San Francisco Bay Area Gained extensive post silicon validation (bringup) experience while working under aggressive product schedules for NVIDIA's GeForce 200 series GPUs. Bringup experience includes PCIE protocol analyzers and logic analyzers, board rework and screening, QA testing and debug, system level overview, Windows debugger. ASIC Design Engineer NVIDIA June 2007  \u2013  June 2010  (3 years 1 month) San Francisco Bay Area Gained extensive post silicon validation (bringup) experience while working under aggressive product schedules for NVIDIA's GeForce 200 series GPUs. Bringup experience includes PCIE protocol analyzers and logic analyzers, board rework and screening, QA testing and debug, system level overview, Windows debugger. Project Assistant University of Wisconsin-Madison January 2006  \u2013  May 2007  (1 year 5 months) Madison, Wisconsin Area Developed software to help technicians install modules at the Large Hadron Supercollider at CERN, Switzerland Project Assistant University of Wisconsin-Madison January 2006  \u2013  May 2007  (1 year 5 months) Madison, Wisconsin Area Developed software to help technicians install modules at the Large Hadron Supercollider at CERN, Switzerland ASIC Intern NVIDIA Corporation September 2006  \u2013  December 2006  (4 months) San Francisco Bay Area Responsible for GPU bringup (post silicon validation), characterization, testing, debug and binning of NVIDIA GeForce 8 series GPUs ASIC Intern NVIDIA Corporation September 2006  \u2013  December 2006  (4 months) San Francisco Bay Area Responsible for GPU bringup (post silicon validation), characterization, testing, debug and binning of NVIDIA GeForce 8 series GPUs Languages English Native or bilingual proficiency Hindi Professional working proficiency Gujarati Native or bilingual proficiency English Native or bilingual proficiency Hindi Professional working proficiency Gujarati Native or bilingual proficiency English Native or bilingual proficiency Hindi Professional working proficiency Gujarati Native or bilingual proficiency Native or bilingual proficiency Professional working proficiency Native or bilingual proficiency Skills RTL design SoC Verilog ASIC Debugging Timing Closure Functional Verification VLSI Computer Architecture TCL FPGA Logic Design Processors Logic Synthesis Low-power Design Integrated Circuit... Microarchitecture Verdi Emulation Computer Graphics Design Code Coverage Formality VCS C++ ECO SystemVerilog See 11+ \u00a0 \u00a0 See less Skills  RTL design SoC Verilog ASIC Debugging Timing Closure Functional Verification VLSI Computer Architecture TCL FPGA Logic Design Processors Logic Synthesis Low-power Design Integrated Circuit... Microarchitecture Verdi Emulation Computer Graphics Design Code Coverage Formality VCS C++ ECO SystemVerilog See 11+ \u00a0 \u00a0 See less RTL design SoC Verilog ASIC Debugging Timing Closure Functional Verification VLSI Computer Architecture TCL FPGA Logic Design Processors Logic Synthesis Low-power Design Integrated Circuit... Microarchitecture Verdi Emulation Computer Graphics Design Code Coverage Formality VCS C++ ECO SystemVerilog See 11+ \u00a0 \u00a0 See less RTL design SoC Verilog ASIC Debugging Timing Closure Functional Verification VLSI Computer Architecture TCL FPGA Logic Design Processors Logic Synthesis Low-power Design Integrated Circuit... Microarchitecture Verdi Emulation Computer Graphics Design Code Coverage Formality VCS C++ ECO SystemVerilog See 11+ \u00a0 \u00a0 See less Education University of Wisconsin-Madison Master of Science (MS),  Electrical and Electronics Engineering 2005  \u2013 2007 Indian Institute of Technology (Banaras Hindu University), Varanasi Bachelor's Degree,  Electronics Engineering 2001  \u2013 2005 The Indian School, Bahrain High School,  Science Major 1998  \u2013 2001 Our Own English High School, Dubai, UAE High School 1987  \u2013 1998 University of Wisconsin-Madison Master of Science (MS),  Electrical and Electronics Engineering 2005  \u2013 2007 University of Wisconsin-Madison Master of Science (MS),  Electrical and Electronics Engineering 2005  \u2013 2007 University of Wisconsin-Madison Master of Science (MS),  Electrical and Electronics Engineering 2005  \u2013 2007 Indian Institute of Technology (Banaras Hindu University), Varanasi Bachelor's Degree,  Electronics Engineering 2001  \u2013 2005 Indian Institute of Technology (Banaras Hindu University), Varanasi Bachelor's Degree,  Electronics Engineering 2001  \u2013 2005 Indian Institute of Technology (Banaras Hindu University), Varanasi Bachelor's Degree,  Electronics Engineering 2001  \u2013 2005 The Indian School, Bahrain High School,  Science Major 1998  \u2013 2001 The Indian School, Bahrain High School,  Science Major 1998  \u2013 2001 The Indian School, Bahrain High School,  Science Major 1998  \u2013 2001 Our Own English High School, Dubai, UAE High School 1987  \u2013 1998 Our Own English High School, Dubai, UAE High School 1987  \u2013 1998 Our Own English High School, Dubai, UAE High School 1987  \u2013 1998 Honors & Awards Valedictorian (Science Stream) The Indian School, Bahrain June 2001 Scored highest grade 12 GPA in CBSE (India) affiliated schools in Arabian Gulf countries Valedictorian (Science Stream) The Indian School, Bahrain June 2001 Scored highest grade 12 GPA in CBSE (India) affiliated schools in Arabian Gulf countries Valedictorian (Science Stream) The Indian School, Bahrain June 2001 Scored highest grade 12 GPA in CBSE (India) affiliated schools in Arabian Gulf countries Valedictorian (Science Stream) The Indian School, Bahrain June 2001 Scored highest grade 12 GPA in CBSE (India) affiliated schools in Arabian Gulf countries ", "Experience Senior ASIC Design Engineer Marvell Semiconductor 2007  \u2013 Present (8 years) Senior ASIC Design Engineer Marvell 2007  \u2013  2010  (3 years) Hardware Engineer Cisco Systems 1999  \u2013  2006  (7 years) Senior ASIC Design Engineer Oak Technology 1995  \u2013  1997  (2 years) Hardware Engineer Intel Corporation 1990  \u2013  1995  (5 years) Senior ASIC Design Engineer Marvell Semiconductor 2007  \u2013 Present (8 years) Senior ASIC Design Engineer Marvell Semiconductor 2007  \u2013 Present (8 years) Senior ASIC Design Engineer Marvell 2007  \u2013  2010  (3 years) Senior ASIC Design Engineer Marvell 2007  \u2013  2010  (3 years) Hardware Engineer Cisco Systems 1999  \u2013  2006  (7 years) Hardware Engineer Cisco Systems 1999  \u2013  2006  (7 years) Senior ASIC Design Engineer Oak Technology 1995  \u2013  1997  (2 years) Senior ASIC Design Engineer Oak Technology 1995  \u2013  1997  (2 years) Hardware Engineer Intel Corporation 1990  \u2013  1995  (5 years) Hardware Engineer Intel Corporation 1990  \u2013  1995  (5 years) ", "Experience Display test and calibration \u82f9\u679c July 2015  \u2013 Present (2 months) Shanghai Senior ASIC Design Engineer Samsung Semiconductor November 2004  \u2013 Present (10 years 10 months) Mobile Display driver IC & TCON Driver IC design and verification,image processing & Interface IP design Senior ASIC Design Engineer Innosis Technology Co., Ltd. January 2004  \u2013  November 2004  (11 months) Senior ASIC Design Engineer Shanghai Bravechip Micro-electronics Co. Ltd. July 2003  \u2013  January 2004  (7 months) ASIC Design Engineer Shanghai Centrality Communication Co. Ltd. May 2001  \u2013  July 2003  (2 years 3 months) Shanghai City, China Display test and calibration \u82f9\u679c July 2015  \u2013 Present (2 months) Shanghai Display test and calibration \u82f9\u679c July 2015  \u2013 Present (2 months) Shanghai Senior ASIC Design Engineer Samsung Semiconductor November 2004  \u2013 Present (10 years 10 months) Mobile Display driver IC & TCON Driver IC design and verification,image processing & Interface IP design Senior ASIC Design Engineer Samsung Semiconductor November 2004  \u2013 Present (10 years 10 months) Mobile Display driver IC & TCON Driver IC design and verification,image processing & Interface IP design Senior ASIC Design Engineer Innosis Technology Co., Ltd. January 2004  \u2013  November 2004  (11 months) Senior ASIC Design Engineer Innosis Technology Co., Ltd. January 2004  \u2013  November 2004  (11 months) Senior ASIC Design Engineer Shanghai Bravechip Micro-electronics Co. Ltd. July 2003  \u2013  January 2004  (7 months) Senior ASIC Design Engineer Shanghai Bravechip Micro-electronics Co. Ltd. July 2003  \u2013  January 2004  (7 months) ASIC Design Engineer Shanghai Centrality Communication Co. Ltd. May 2001  \u2013  July 2003  (2 years 3 months) Shanghai City, China ASIC Design Engineer Shanghai Centrality Communication Co. Ltd. May 2001  \u2013  July 2003  (2 years 3 months) Shanghai City, China Languages English Korean English Korean English Korean Skills IC Integrated Circuit... IP Image Processing ASIC SoC Semiconductors Verilog VLSI Debugging Video Processing Skills  IC Integrated Circuit... IP Image Processing ASIC SoC Semiconductors Verilog VLSI Debugging Video Processing IC Integrated Circuit... IP Image Processing ASIC SoC Semiconductors Verilog VLSI Debugging Video Processing IC Integrated Circuit... IP Image Processing ASIC SoC Semiconductors Verilog VLSI Debugging Video Processing Education Shanghai Jiao Tong University Phd,  Electrical , Electronics and Communications Engineering 1999  \u2013 2001 Shanghai Jiao Tong University Phd,  Electrical , Electronics and Communications Engineering 1999  \u2013 2001 Shanghai Jiao Tong University Phd,  Electrical , Electronics and Communications Engineering 1999  \u2013 2001 Shanghai Jiao Tong University Phd,  Electrical , Electronics and Communications Engineering 1999  \u2013 2001 ", "Experience senior asic design engineer Microchip Technology June 2007  \u2013 Present (8 years 3 months) senior asic design engineer Maxtor May 2000  \u2013  June 2006  (6 years 2 months) senior asic design engineer Microchip Technology June 2007  \u2013 Present (8 years 3 months) senior asic design engineer Microchip Technology June 2007  \u2013 Present (8 years 3 months) senior asic design engineer Maxtor May 2000  \u2013  June 2006  (6 years 2 months) senior asic design engineer Maxtor May 2000  \u2013  June 2006  (6 years 2 months) Education University of Colorado Boulder EE,  computer architecture 1993  \u2013 2003 University of Colorado Boulder EE,  computer architecture 1993  \u2013 2003 University of Colorado Boulder EE,  computer architecture 1993  \u2013 2003 University of Colorado Boulder EE,  computer architecture 1993  \u2013 2003 ", "Summary Microelectronic design engineer with broad experience in RTL design (Verilog/VHDL), functional verification and synthesis. Direct contact with customers for product specification. Acquiring experience in space industry. Summary Microelectronic design engineer with broad experience in RTL design (Verilog/VHDL), functional verification and synthesis. Direct contact with customers for product specification. Acquiring experience in space industry. Microelectronic design engineer with broad experience in RTL design (Verilog/VHDL), functional verification and synthesis. Direct contact with customers for product specification. Acquiring experience in space industry. Microelectronic design engineer with broad experience in RTL design (Verilog/VHDL), functional verification and synthesis. Direct contact with customers for product specification. Acquiring experience in space industry. Experience Senior ASIC Design Engineer THALES ALENIA SPACE January 2012  \u2013 Present (3 years 8 months) Madrid Area, Spain * Digital design on FPGA and/or ASIC for satellite equipment \n* Design and development of digital circuits using VHDL \n* Design, development and verification compliant with ECSS-Q-ST-60-02C standard Junior Design Engineer IS2 May 2011  \u2013  December 2011  (8 months) Since June 2011 onwards Junior Desing Engineer at NSN for Orange DNO: \n \n- Fixed Access Documental Consolidation for OSP, oriented to transform the Fixed access area, unifying YACOM and OSP networks, their related systems and the evolution of the associated provisioning systems. \n- Network design in the group of Fixed Access network Orange for access new users to telecommunications services. \n- Inventory in the databases of the transmission network Orange (Sedra, Giros, Clarify, Colabora). \n- Inventory routing operations. Senior ASIC Design Engineer SIDSA March 2003  \u2013  April 2011  (8 years 2 months) Tres Cantos (Madrid) Digital design including specification, verification, synthesis and emulation. \nHardware verification, coverage analysis. Hardware documentation. \nMain developer of several RTL Intellectual Property blocks. \nFPGA prototype bring-up. \nSoftware programming for verification and emulation purposes. \nSystem modeling with MATLAB. \n \nLeader of the development of an ASIC for Conditional Access based on an ARM7 processor. The fulfilled tasks included: \n-\tcoordination of a small design team \n-\tdefinition of the ASIC features and requirements \n-\tdefinition of verification checkings, design verification plan \n-\tdirect contact with several ASIC suppliers (Toshiba Europe, IBM and Atmel) \n-\tintegration of IPs at ASIC top-level \n-\tspecification of PCB for emulation purposes \n-\tASIC emulation on FPGA ASIC Design Engineer Dialog Semiconductor April 2000  \u2013  November 2002  (2 years 8 months) - Design, simulation and synthesis of digital circuits for CMOS mixed-mode signal ASICs for the telecommunications industry (battery chips, LCD drivers, pressure sensors) as well as for automotive systems (LCD driver). \n- Laboratory evaluation of ASICs, including the design of the necessary software and hardware. \n- Test vector generation and design of test strategy for mixed-mode signal chips. \n- Digital design of a LCD driver in a local proyect in the design center in Tokyo (Japan) during six months. \n \n- Project manager of an international project developed in the design centers in Germany, England and Japan \n- Frequent contact with customers and engineers of different cultures (England, Germany, Sweden, Japan, \u2026) for supervision and definition of system requirements, as well as technical presentations in English and German. Practical training Pepperl+Fuchs April 1999  \u2013  December 1999  (9 months) Development of an autocalibration system for a position sensor. \nDesign and implementation of the system with Actel FPGAs using VHDL Senior ASIC Design Engineer THALES ALENIA SPACE January 2012  \u2013 Present (3 years 8 months) Madrid Area, Spain * Digital design on FPGA and/or ASIC for satellite equipment \n* Design and development of digital circuits using VHDL \n* Design, development and verification compliant with ECSS-Q-ST-60-02C standard Senior ASIC Design Engineer THALES ALENIA SPACE January 2012  \u2013 Present (3 years 8 months) Madrid Area, Spain * Digital design on FPGA and/or ASIC for satellite equipment \n* Design and development of digital circuits using VHDL \n* Design, development and verification compliant with ECSS-Q-ST-60-02C standard Junior Design Engineer IS2 May 2011  \u2013  December 2011  (8 months) Since June 2011 onwards Junior Desing Engineer at NSN for Orange DNO: \n \n- Fixed Access Documental Consolidation for OSP, oriented to transform the Fixed access area, unifying YACOM and OSP networks, their related systems and the evolution of the associated provisioning systems. \n- Network design in the group of Fixed Access network Orange for access new users to telecommunications services. \n- Inventory in the databases of the transmission network Orange (Sedra, Giros, Clarify, Colabora). \n- Inventory routing operations. Junior Design Engineer IS2 May 2011  \u2013  December 2011  (8 months) Since June 2011 onwards Junior Desing Engineer at NSN for Orange DNO: \n \n- Fixed Access Documental Consolidation for OSP, oriented to transform the Fixed access area, unifying YACOM and OSP networks, their related systems and the evolution of the associated provisioning systems. \n- Network design in the group of Fixed Access network Orange for access new users to telecommunications services. \n- Inventory in the databases of the transmission network Orange (Sedra, Giros, Clarify, Colabora). \n- Inventory routing operations. Senior ASIC Design Engineer SIDSA March 2003  \u2013  April 2011  (8 years 2 months) Tres Cantos (Madrid) Digital design including specification, verification, synthesis and emulation. \nHardware verification, coverage analysis. Hardware documentation. \nMain developer of several RTL Intellectual Property blocks. \nFPGA prototype bring-up. \nSoftware programming for verification and emulation purposes. \nSystem modeling with MATLAB. \n \nLeader of the development of an ASIC for Conditional Access based on an ARM7 processor. The fulfilled tasks included: \n-\tcoordination of a small design team \n-\tdefinition of the ASIC features and requirements \n-\tdefinition of verification checkings, design verification plan \n-\tdirect contact with several ASIC suppliers (Toshiba Europe, IBM and Atmel) \n-\tintegration of IPs at ASIC top-level \n-\tspecification of PCB for emulation purposes \n-\tASIC emulation on FPGA Senior ASIC Design Engineer SIDSA March 2003  \u2013  April 2011  (8 years 2 months) Tres Cantos (Madrid) Digital design including specification, verification, synthesis and emulation. \nHardware verification, coverage analysis. Hardware documentation. \nMain developer of several RTL Intellectual Property blocks. \nFPGA prototype bring-up. \nSoftware programming for verification and emulation purposes. \nSystem modeling with MATLAB. \n \nLeader of the development of an ASIC for Conditional Access based on an ARM7 processor. The fulfilled tasks included: \n-\tcoordination of a small design team \n-\tdefinition of the ASIC features and requirements \n-\tdefinition of verification checkings, design verification plan \n-\tdirect contact with several ASIC suppliers (Toshiba Europe, IBM and Atmel) \n-\tintegration of IPs at ASIC top-level \n-\tspecification of PCB for emulation purposes \n-\tASIC emulation on FPGA ASIC Design Engineer Dialog Semiconductor April 2000  \u2013  November 2002  (2 years 8 months) - Design, simulation and synthesis of digital circuits for CMOS mixed-mode signal ASICs for the telecommunications industry (battery chips, LCD drivers, pressure sensors) as well as for automotive systems (LCD driver). \n- Laboratory evaluation of ASICs, including the design of the necessary software and hardware. \n- Test vector generation and design of test strategy for mixed-mode signal chips. \n- Digital design of a LCD driver in a local proyect in the design center in Tokyo (Japan) during six months. \n \n- Project manager of an international project developed in the design centers in Germany, England and Japan \n- Frequent contact with customers and engineers of different cultures (England, Germany, Sweden, Japan, \u2026) for supervision and definition of system requirements, as well as technical presentations in English and German. ASIC Design Engineer Dialog Semiconductor April 2000  \u2013  November 2002  (2 years 8 months) - Design, simulation and synthesis of digital circuits for CMOS mixed-mode signal ASICs for the telecommunications industry (battery chips, LCD drivers, pressure sensors) as well as for automotive systems (LCD driver). \n- Laboratory evaluation of ASICs, including the design of the necessary software and hardware. \n- Test vector generation and design of test strategy for mixed-mode signal chips. \n- Digital design of a LCD driver in a local proyect in the design center in Tokyo (Japan) during six months. \n \n- Project manager of an international project developed in the design centers in Germany, England and Japan \n- Frequent contact with customers and engineers of different cultures (England, Germany, Sweden, Japan, \u2026) for supervision and definition of system requirements, as well as technical presentations in English and German. Practical training Pepperl+Fuchs April 1999  \u2013  December 1999  (9 months) Development of an autocalibration system for a position sensor. \nDesign and implementation of the system with Actel FPGAs using VHDL Practical training Pepperl+Fuchs April 1999  \u2013  December 1999  (9 months) Development of an autocalibration system for a position sensor. \nDesign and implementation of the system with Actel FPGAs using VHDL Languages German English German English German English Skills ASIC RTL design FPGA Simulation Hardware Verilog VHDL C Debugging SoC Xilinx Matlab Functional Verification Static Timing Analysis Integrated Circuit... Semiconductors PCB design IC Simulations See 4+ \u00a0 \u00a0 See less Skills  ASIC RTL design FPGA Simulation Hardware Verilog VHDL C Debugging SoC Xilinx Matlab Functional Verification Static Timing Analysis Integrated Circuit... Semiconductors PCB design IC Simulations See 4+ \u00a0 \u00a0 See less ASIC RTL design FPGA Simulation Hardware Verilog VHDL C Debugging SoC Xilinx Matlab Functional Verification Static Timing Analysis Integrated Circuit... Semiconductors PCB design IC Simulations See 4+ \u00a0 \u00a0 See less ASIC RTL design FPGA Simulation Hardware Verilog VHDL C Debugging SoC Xilinx Matlab Functional Verification Static Timing Analysis Integrated Circuit... Semiconductors PCB design IC Simulations See 4+ \u00a0 \u00a0 See less Education Fachhochschule Mannheim - Hochschule f\u00fcr Technik und Gestaltung Diploma thesis, European Scholarship \u201cS\u00f3crates-Erasmus\u201d.,  VHDL, FPGA 1998  \u2013 2000 Design of a pipelined multiplier on an FPGA for a 3-D image rendering system for medical applications EUIT de Telecomunicaciones (Universidad Polit\u00e9cnica de Madrid) Bachelor,  Telecommunication , Electronic Systems 1994  \u2013 2000 Fachhochschule Mannheim - Hochschule f\u00fcr Technik und Gestaltung Diploma thesis, European Scholarship \u201cS\u00f3crates-Erasmus\u201d.,  VHDL, FPGA 1998  \u2013 2000 Design of a pipelined multiplier on an FPGA for a 3-D image rendering system for medical applications Fachhochschule Mannheim - Hochschule f\u00fcr Technik und Gestaltung Diploma thesis, European Scholarship \u201cS\u00f3crates-Erasmus\u201d.,  VHDL, FPGA 1998  \u2013 2000 Design of a pipelined multiplier on an FPGA for a 3-D image rendering system for medical applications Fachhochschule Mannheim - Hochschule f\u00fcr Technik und Gestaltung Diploma thesis, European Scholarship \u201cS\u00f3crates-Erasmus\u201d.,  VHDL, FPGA 1998  \u2013 2000 Design of a pipelined multiplier on an FPGA for a 3-D image rendering system for medical applications EUIT de Telecomunicaciones (Universidad Polit\u00e9cnica de Madrid) Bachelor,  Telecommunication , Electronic Systems 1994  \u2013 2000 EUIT de Telecomunicaciones (Universidad Polit\u00e9cnica de Madrid) Bachelor,  Telecommunication , Electronic Systems 1994  \u2013 2000 EUIT de Telecomunicaciones (Universidad Polit\u00e9cnica de Madrid) Bachelor,  Telecommunication , Electronic Systems 1994  \u2013 2000 ", "Experience Senior ASIC Design Engineer NVIDIA October 2014  \u2013 Present (11 months) Bangalore/Pune Staff Design Engineer Applied Micro March 2012  \u2013  September 2014  (2 years 7 months) Pune Area, India Senior Design Eng Applied Micro September 2011  \u2013  March 2012  (7 months) Pune Area, India Senior Asic Design Engineer Nvidia graphics Pvt Ltd August 2006  \u2013  August 2011  (5 years 1 month) Bengaluru Area, India Senior ASIC Design Engineer NVIDIA October 2014  \u2013 Present (11 months) Bangalore/Pune Senior ASIC Design Engineer NVIDIA October 2014  \u2013 Present (11 months) Bangalore/Pune Staff Design Engineer Applied Micro March 2012  \u2013  September 2014  (2 years 7 months) Pune Area, India Staff Design Engineer Applied Micro March 2012  \u2013  September 2014  (2 years 7 months) Pune Area, India Senior Design Eng Applied Micro September 2011  \u2013  March 2012  (7 months) Pune Area, India Senior Design Eng Applied Micro September 2011  \u2013  March 2012  (7 months) Pune Area, India Senior Asic Design Engineer Nvidia graphics Pvt Ltd August 2006  \u2013  August 2011  (5 years 1 month) Bengaluru Area, India Senior Asic Design Engineer Nvidia graphics Pvt Ltd August 2006  \u2013  August 2011  (5 years 1 month) Bengaluru Area, India Skills Digital Hardware Design System Verification Digital Electronics VLSI SystemVerilog RTL design ASIC Functional Verification Verilog Embedded Systems SoC Debugging RTL Design C FPGA VHDL Low-power Design See 2+ \u00a0 \u00a0 See less Skills  Digital Hardware Design System Verification Digital Electronics VLSI SystemVerilog RTL design ASIC Functional Verification Verilog Embedded Systems SoC Debugging RTL Design C FPGA VHDL Low-power Design See 2+ \u00a0 \u00a0 See less Digital Hardware Design System Verification Digital Electronics VLSI SystemVerilog RTL design ASIC Functional Verification Verilog Embedded Systems SoC Debugging RTL Design C FPGA VHDL Low-power Design See 2+ \u00a0 \u00a0 See less Digital Hardware Design System Verification Digital Electronics VLSI SystemVerilog RTL design ASIC Functional Verification Verilog Embedded Systems SoC Debugging RTL Design C FPGA VHDL Low-power Design See 2+ \u00a0 \u00a0 See less Education Indian Institute of Science MTech,  Electronic Design & Technology 2004  \u2013 2006 University of Pune BE,  Electronics and Telecommunications 2000  \u2013 2004 Indian Institute of Science MTech,  Electronic Design & Technology 2004  \u2013 2006 Indian Institute of Science MTech,  Electronic Design & Technology 2004  \u2013 2006 Indian Institute of Science MTech,  Electronic Design & Technology 2004  \u2013 2006 University of Pune BE,  Electronics and Telecommunications 2000  \u2013 2004 University of Pune BE,  Electronics and Telecommunications 2000  \u2013 2004 University of Pune BE,  Electronics and Telecommunications 2000  \u2013 2004 ", "Summary I have 12 years of ASIC design experience which covers SERDES, graphics, video, GPS, wireline communication projects. \n \nSpecialties:  \n \n1. unit level ASIC design, from design spec to final netlist sign off. \n-manual definition, interface definition, micro architecture design and RTL implementation. \n-unit verification.  \n-unit sign off including lint/code coverage/synthesis/LEC/DQ/CDC/unit check etc. \n-power regression and analysis with different metrics to improve fine grain and block level clock gating.  \n \n2. IP level ASIC design, from design spec to tape out. \n-includes all aspects of unit level ASIC design. \n-gate level simulation. \n-timing constraint, constraint checking, STA. \n-scan insertion. \n-timing closure after P&R. \n-mix-mode simulation in analog/digital environment. \n-help A/D interface timing simulation with extracted digital spice netlist to double check A/D interface timing and refine A/D interface timing constraints. \n-solid understanding of DSP algorithms, maintain and update algorithm model and analog model. Check RTL results against reference model. Debug closed loop simulation without reference model. \n \n3. chip level ASIC design. \n-top level integration/connection. \n-chip level verification, strong in chip level test debug. \n-debug and fix errors/warnings reported from netlist auditor tool to deliver clean netlist.  \n-logic pad ring generation.  \n-DFT pin selection. \n-chip level block design, including fuse, strap etc. \n-familiar with DFT/DFD RTL, including test mode controller, JTAG override, host2jtag interface, jtag2host interface, fuse2jtag interface etc. \n-familiar with clock structure, including functional clock and at speed test clock generation and clock trimmer, clock shaper etc. \n-timing constraint and STA. \n-partition timing closure after P&R. \n \n4. project leadership. Summary I have 12 years of ASIC design experience which covers SERDES, graphics, video, GPS, wireline communication projects. \n \nSpecialties:  \n \n1. unit level ASIC design, from design spec to final netlist sign off. \n-manual definition, interface definition, micro architecture design and RTL implementation. \n-unit verification.  \n-unit sign off including lint/code coverage/synthesis/LEC/DQ/CDC/unit check etc. \n-power regression and analysis with different metrics to improve fine grain and block level clock gating.  \n \n2. IP level ASIC design, from design spec to tape out. \n-includes all aspects of unit level ASIC design. \n-gate level simulation. \n-timing constraint, constraint checking, STA. \n-scan insertion. \n-timing closure after P&R. \n-mix-mode simulation in analog/digital environment. \n-help A/D interface timing simulation with extracted digital spice netlist to double check A/D interface timing and refine A/D interface timing constraints. \n-solid understanding of DSP algorithms, maintain and update algorithm model and analog model. Check RTL results against reference model. Debug closed loop simulation without reference model. \n \n3. chip level ASIC design. \n-top level integration/connection. \n-chip level verification, strong in chip level test debug. \n-debug and fix errors/warnings reported from netlist auditor tool to deliver clean netlist.  \n-logic pad ring generation.  \n-DFT pin selection. \n-chip level block design, including fuse, strap etc. \n-familiar with DFT/DFD RTL, including test mode controller, JTAG override, host2jtag interface, jtag2host interface, fuse2jtag interface etc. \n-familiar with clock structure, including functional clock and at speed test clock generation and clock trimmer, clock shaper etc. \n-timing constraint and STA. \n-partition timing closure after P&R. \n \n4. project leadership. I have 12 years of ASIC design experience which covers SERDES, graphics, video, GPS, wireline communication projects. \n \nSpecialties:  \n \n1. unit level ASIC design, from design spec to final netlist sign off. \n-manual definition, interface definition, micro architecture design and RTL implementation. \n-unit verification.  \n-unit sign off including lint/code coverage/synthesis/LEC/DQ/CDC/unit check etc. \n-power regression and analysis with different metrics to improve fine grain and block level clock gating.  \n \n2. IP level ASIC design, from design spec to tape out. \n-includes all aspects of unit level ASIC design. \n-gate level simulation. \n-timing constraint, constraint checking, STA. \n-scan insertion. \n-timing closure after P&R. \n-mix-mode simulation in analog/digital environment. \n-help A/D interface timing simulation with extracted digital spice netlist to double check A/D interface timing and refine A/D interface timing constraints. \n-solid understanding of DSP algorithms, maintain and update algorithm model and analog model. Check RTL results against reference model. Debug closed loop simulation without reference model. \n \n3. chip level ASIC design. \n-top level integration/connection. \n-chip level verification, strong in chip level test debug. \n-debug and fix errors/warnings reported from netlist auditor tool to deliver clean netlist.  \n-logic pad ring generation.  \n-DFT pin selection. \n-chip level block design, including fuse, strap etc. \n-familiar with DFT/DFD RTL, including test mode controller, JTAG override, host2jtag interface, jtag2host interface, fuse2jtag interface etc. \n-familiar with clock structure, including functional clock and at speed test clock generation and clock trimmer, clock shaper etc. \n-timing constraint and STA. \n-partition timing closure after P&R. \n \n4. project leadership. I have 12 years of ASIC design experience which covers SERDES, graphics, video, GPS, wireline communication projects. \n \nSpecialties:  \n \n1. unit level ASIC design, from design spec to final netlist sign off. \n-manual definition, interface definition, micro architecture design and RTL implementation. \n-unit verification.  \n-unit sign off including lint/code coverage/synthesis/LEC/DQ/CDC/unit check etc. \n-power regression and analysis with different metrics to improve fine grain and block level clock gating.  \n \n2. IP level ASIC design, from design spec to tape out. \n-includes all aspects of unit level ASIC design. \n-gate level simulation. \n-timing constraint, constraint checking, STA. \n-scan insertion. \n-timing closure after P&R. \n-mix-mode simulation in analog/digital environment. \n-help A/D interface timing simulation with extracted digital spice netlist to double check A/D interface timing and refine A/D interface timing constraints. \n-solid understanding of DSP algorithms, maintain and update algorithm model and analog model. Check RTL results against reference model. Debug closed loop simulation without reference model. \n \n3. chip level ASIC design. \n-top level integration/connection. \n-chip level verification, strong in chip level test debug. \n-debug and fix errors/warnings reported from netlist auditor tool to deliver clean netlist.  \n-logic pad ring generation.  \n-DFT pin selection. \n-chip level block design, including fuse, strap etc. \n-familiar with DFT/DFD RTL, including test mode controller, JTAG override, host2jtag interface, jtag2host interface, fuse2jtag interface etc. \n-familiar with clock structure, including functional clock and at speed test clock generation and clock trimmer, clock shaper etc. \n-timing constraint and STA. \n-partition timing closure after P&R. \n \n4. project leadership. Experience Senior ASIC design engineer NVIDIA August 2013  \u2013 Present (2 years 1 month) Shanghai City, China staff ASIC design engineer, project leader LSI Logic July 2010  \u2013  March 2013  (2 years 9 months) Shanghai City, China 1. SERDES digital data-path design. \n2. SERDES control loop DFE/CDR design and verification. \n3. IP level scan insertion, create IP level STA constraint, IP timing closure. \n4. lead SERDES IP project from RTL design to tapeout. \nThese activities cover 65nm 5G SERDES redesign for PCIe application, 28nm 28G/16G SERDES designs for ethernet application, 28nm 8G/10G SERDES for both PCIe and ethernet applications. senior ASIC design engineer NVIDIA June 2007  \u2013  July 2010  (3 years 2 months) Shanghai City, China 1. unit level logic design including manual definition, interface definition, micro architecture design and RTL implementation; unit verification ; unit sign off including synthesis/LEC/DQ/CDC/unit check etc. Co-owned gt218 texture AR project, co-owned remote graphics project, owned main part of ZPW project. I provided an innovation solution to cancel out the effect of complicated address mapping in memory system with small logic in ZPW project. \n2.strap/fuse design, chip level verification. \n3.partition timing closure, and this activity covers g92/gt200 projects. \n4.pad ring generation, scan pins planning, top level connection, clock unit verification, chip level debug and other top level tasks. senior SOC design engineer centrality 2006  \u2013  2007  (1 year) Shanghai City, China 1. GPS verification. \n2. GPS reference model update. \n3. Video Scaling/de-interlacing design and verification. Maintain other blocks such as LCD controller, DMA controller etc. \n4. pad related STA constraints. project leader, team leader chipsea June 2004  \u2013  February 2006  (1 year 9 months) Shenzhen, Guangdong, China lead digital team and focus on electro-meter ASIC design, audio codec algorithm design and ASIC implementation, high-resolution digital sigma-delta modulator related design. Senior ASIC design engineer NVIDIA August 2013  \u2013 Present (2 years 1 month) Shanghai City, China Senior ASIC design engineer NVIDIA August 2013  \u2013 Present (2 years 1 month) Shanghai City, China staff ASIC design engineer, project leader LSI Logic July 2010  \u2013  March 2013  (2 years 9 months) Shanghai City, China 1. SERDES digital data-path design. \n2. SERDES control loop DFE/CDR design and verification. \n3. IP level scan insertion, create IP level STA constraint, IP timing closure. \n4. lead SERDES IP project from RTL design to tapeout. \nThese activities cover 65nm 5G SERDES redesign for PCIe application, 28nm 28G/16G SERDES designs for ethernet application, 28nm 8G/10G SERDES for both PCIe and ethernet applications. staff ASIC design engineer, project leader LSI Logic July 2010  \u2013  March 2013  (2 years 9 months) Shanghai City, China 1. SERDES digital data-path design. \n2. SERDES control loop DFE/CDR design and verification. \n3. IP level scan insertion, create IP level STA constraint, IP timing closure. \n4. lead SERDES IP project from RTL design to tapeout. \nThese activities cover 65nm 5G SERDES redesign for PCIe application, 28nm 28G/16G SERDES designs for ethernet application, 28nm 8G/10G SERDES for both PCIe and ethernet applications. senior ASIC design engineer NVIDIA June 2007  \u2013  July 2010  (3 years 2 months) Shanghai City, China 1. unit level logic design including manual definition, interface definition, micro architecture design and RTL implementation; unit verification ; unit sign off including synthesis/LEC/DQ/CDC/unit check etc. Co-owned gt218 texture AR project, co-owned remote graphics project, owned main part of ZPW project. I provided an innovation solution to cancel out the effect of complicated address mapping in memory system with small logic in ZPW project. \n2.strap/fuse design, chip level verification. \n3.partition timing closure, and this activity covers g92/gt200 projects. \n4.pad ring generation, scan pins planning, top level connection, clock unit verification, chip level debug and other top level tasks. senior ASIC design engineer NVIDIA June 2007  \u2013  July 2010  (3 years 2 months) Shanghai City, China 1. unit level logic design including manual definition, interface definition, micro architecture design and RTL implementation; unit verification ; unit sign off including synthesis/LEC/DQ/CDC/unit check etc. Co-owned gt218 texture AR project, co-owned remote graphics project, owned main part of ZPW project. I provided an innovation solution to cancel out the effect of complicated address mapping in memory system with small logic in ZPW project. \n2.strap/fuse design, chip level verification. \n3.partition timing closure, and this activity covers g92/gt200 projects. \n4.pad ring generation, scan pins planning, top level connection, clock unit verification, chip level debug and other top level tasks. senior SOC design engineer centrality 2006  \u2013  2007  (1 year) Shanghai City, China 1. GPS verification. \n2. GPS reference model update. \n3. Video Scaling/de-interlacing design and verification. Maintain other blocks such as LCD controller, DMA controller etc. \n4. pad related STA constraints. senior SOC design engineer centrality 2006  \u2013  2007  (1 year) Shanghai City, China 1. GPS verification. \n2. GPS reference model update. \n3. Video Scaling/de-interlacing design and verification. Maintain other blocks such as LCD controller, DMA controller etc. \n4. pad related STA constraints. project leader, team leader chipsea June 2004  \u2013  February 2006  (1 year 9 months) Shenzhen, Guangdong, China lead digital team and focus on electro-meter ASIC design, audio codec algorithm design and ASIC implementation, high-resolution digital sigma-delta modulator related design. project leader, team leader chipsea June 2004  \u2013  February 2006  (1 year 9 months) Shenzhen, Guangdong, China lead digital team and focus on electro-meter ASIC design, audio codec algorithm design and ASIC implementation, high-resolution digital sigma-delta modulator related design. Skills Static Timing Analysis Timing Closure ASIC SoC RTL design Logic Synthesis Logic Design Debugging DFT Integrated Circuit... FPGA chip level ASIC design SERDES Simulations JTAG Microarchitecture IC Verilog Timing VLSI Low-power Design EDA RTL coding Digital Signal... Analog SystemVerilog Functional Verification PCIe CMOS RTL Design See 15+ \u00a0 \u00a0 See less Skills  Static Timing Analysis Timing Closure ASIC SoC RTL design Logic Synthesis Logic Design Debugging DFT Integrated Circuit... FPGA chip level ASIC design SERDES Simulations JTAG Microarchitecture IC Verilog Timing VLSI Low-power Design EDA RTL coding Digital Signal... Analog SystemVerilog Functional Verification PCIe CMOS RTL Design See 15+ \u00a0 \u00a0 See less Static Timing Analysis Timing Closure ASIC SoC RTL design Logic Synthesis Logic Design Debugging DFT Integrated Circuit... FPGA chip level ASIC design SERDES Simulations JTAG Microarchitecture IC Verilog Timing VLSI Low-power Design EDA RTL coding Digital Signal... Analog SystemVerilog Functional Verification PCIe CMOS RTL Design See 15+ \u00a0 \u00a0 See less Static Timing Analysis Timing Closure ASIC SoC RTL design Logic Synthesis Logic Design Debugging DFT Integrated Circuit... FPGA chip level ASIC design SERDES Simulations JTAG Microarchitecture IC Verilog Timing VLSI Low-power Design EDA RTL coding Digital Signal... Analog SystemVerilog Functional Verification PCIe CMOS RTL Design See 15+ \u00a0 \u00a0 See less Education Nanjing University master,  semiconductor physics 1998  \u2013 2001 Nanjing University bachelor,  semiconductor physics 1995  \u2013 1998 Nanjing University master,  semiconductor physics 1998  \u2013 2001 Nanjing University master,  semiconductor physics 1998  \u2013 2001 Nanjing University master,  semiconductor physics 1998  \u2013 2001 Nanjing University bachelor,  semiconductor physics 1995  \u2013 1998 Nanjing University bachelor,  semiconductor physics 1995  \u2013 1998 Nanjing University bachelor,  semiconductor physics 1995  \u2013 1998 ", "Skills RTL design Storage ASIC SoC Skills  RTL design Storage ASIC SoC RTL design Storage ASIC SoC RTL design Storage ASIC SoC ", "Experience Senior ASIC Design Engineer Ciena March 2010  \u2013 Present (5 years 6 months) Senior ASIC Design Engineer Nortel February 1998  \u2013  March 2010  (12 years 2 months) Senior ASIC Design Engineer Ciena March 2010  \u2013 Present (5 years 6 months) Senior ASIC Design Engineer Ciena March 2010  \u2013 Present (5 years 6 months) Senior ASIC Design Engineer Nortel February 1998  \u2013  March 2010  (12 years 2 months) Senior ASIC Design Engineer Nortel February 1998  \u2013  March 2010  (12 years 2 months) Skills RTL design Verilog FPGA Simulation Functional Verification Skills  RTL design Verilog FPGA Simulation Functional Verification RTL design Verilog FPGA Simulation Functional Verification RTL design Verilog FPGA Simulation Functional Verification Education Concordia University Ph.D,  Electrical Engineering 1993  \u2013 1998 Sharif University of Technology B.Sc,  Electronics Engineering 1984  \u2013 1988 Concordia University Ph.D,  Electrical Engineering 1993  \u2013 1998 Concordia University Ph.D,  Electrical Engineering 1993  \u2013 1998 Concordia University Ph.D,  Electrical Engineering 1993  \u2013 1998 Sharif University of Technology B.Sc,  Electronics Engineering 1984  \u2013 1988 Sharif University of Technology B.Sc,  Electronics Engineering 1984  \u2013 1988 Sharif University of Technology B.Sc,  Electronics Engineering 1984  \u2013 1988 "]}