{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 28 10:42:48 2021 " "Info: Processing started: Thu Oct 28 10:42:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RS_clk -c RS_clk " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RS_clk -c RS_clk" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS_clk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RS_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS_clk-RS_clk_arch " "Info: Found design unit 1: RS_clk-RS_clk_arch" {  } { { "RS_clk.vhd" "" { Text "D:/shiyan/RS触发器代码设计/RS_clk.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RS_clk " "Info: Found entity 1: RS_clk" {  } { { "RS_clk.vhd" "" { Text "D:/shiyan/RS触发器代码设计/RS_clk.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "RS_clk " "Info: Elaborating entity \"RS_clk\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q1 RS_clk.vhd(23) " "Warning (10492): VHDL Process Statement warning at RS_clk.vhd(23): signal \"q1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RS_clk.vhd" "" { Text "D:/shiyan/RS触发器代码设计/RS_clk.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nq1 RS_clk.vhd(24) " "Warning (10492): VHDL Process Statement warning at RS_clk.vhd(24): signal \"nq1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RS_clk.vhd" "" { Text "D:/shiyan/RS触发器代码设计/RS_clk.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q1 RS_clk.vhd(11) " "Warning (10631): VHDL Process Statement warning at RS_clk.vhd(11): inferring latch(es) for signal or variable \"q1\", which holds its previous value in one or more paths through the process" {  } { { "RS_clk.vhd" "" { Text "D:/shiyan/RS触发器代码设计/RS_clk.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nq1 RS_clk.vhd(11) " "Warning (10631): VHDL Process Statement warning at RS_clk.vhd(11): inferring latch(es) for signal or variable \"nq1\", which holds its previous value in one or more paths through the process" {  } { { "RS_clk.vhd" "" { Text "D:/shiyan/RS触发器代码设计/RS_clk.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nq1 RS_clk.vhd(11) " "Info (10041): Inferred latch for \"nq1\" at RS_clk.vhd(11)" {  } { { "RS_clk.vhd" "" { Text "D:/shiyan/RS触发器代码设计/RS_clk.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1 RS_clk.vhd(11) " "Info (10041): Inferred latch for \"q1\" at RS_clk.vhd(11)" {  } { { "RS_clk.vhd" "" { Text "D:/shiyan/RS触发器代码设计/RS_clk.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Info: Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 28 10:42:49 2021 " "Info: Processing ended: Thu Oct 28 10:42:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
