// lphy_ss_top_LongPRACH_prach_wrap_0.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module lphy_ss_top_LongPRACH_prach_wrap_0 (
		input  wire        clk,                  //           clock.clk
		input  wire        areset,               //     clock_reset.reset
		input  wire        bus_clk,              //       bus_clock.clk
		input  wire        bus_areset,           // bus_clock_reset.reset
		input  wire [1:0]  busIn_address,        //             bus.address
		input  wire [0:0]  busIn_read,           //                .read
		input  wire [0:0]  busIn_write,          //                .write
		input  wire [31:0] busIn_writedata,      //                .writedata
		output wire [31:0] busOut_readdata,      //                .readdata
		output wire [0:0]  busOut_readdatavalid, //                .readdatavalid
		output wire [0:0]  busOut_waitrequest,   //                .waitrequest
		input  wire [0:0]  vin0_s,               //             exp.valid_vin0_s
		input  wire [7:0]  chin0_s,              //                .channel_chin0_s
		input  wire [15:0] din0_im,              //                .data_din0_im
		input  wire [15:0] din0_re,              //                .data_din0_re
		input  wire [11:0] RFN_s,                //                .data_RFN_s
		input  wire [7:0]  subframe_s,           //                .data_subframe_s
		input  wire [15:0] prach_cfg_idx_s,      //                .data_prach_cfg_idx_s
		input  wire [20:0] cp_len_s,             //                .data_cp_len_s
		input  wire [20:0] offset_s,             //                .data_offset_s
		input  wire [0:0]  c_m_plane_sel_s,      //                .data_c_m_plane_sel_s
		input  wire [0:0]  prach_tech_s,         //                .data_prach_tech_s
		input  wire [0:0]  filt_flush_en_s,      //                .data_filt_flush_en_s
		input  wire [3:0]  start_sym_s,          //                .data_start_sym_s
		input  wire [7:0]  SubFrame_cplane_s,    //                .data_SubFrame_cplane_s
		input  wire [15:0] gain_re_s,            //                .data_gain_re_s
		input  wire [15:0] gain_im_s,            //                .data_gain_im_s
		input  wire [15:0] ch0_info_s,           //                .data_ch0_info_s
		input  wire [15:0] ch1_info_s,           //                .data_ch1_info_s
		input  wire [15:0] ch2_info_s,           //                .data_ch2_info_s
		input  wire [15:0] ch3_info_s,           //                .data_ch3_info_s
		input  wire [11:0] RFN_cplane_s,         //                .data_RFN_cplane_s
		output wire [15:0] dout_im,              //                .data_dout_im
		output wire [15:0] dout_re,              //                .data_dout_re
		output wire [0:0]  vout_s,               //                .valid_vout_s
		output wire [7:0]  cout_s,               //                .channel_cout_s
		output wire [31:0] TimeReference_s,      //                .data_TimeReference_s
		output wire [15:0] ch_info_s             //                .data_ch_info_s
	);

	LongPRACH_sim_prach_wrap longprach_sim_prach_wrap_0 (
		.clk                  (clk),                  //   input,   width = 1,           clock.clk
		.areset               (areset),               //   input,   width = 1,     clock_reset.reset
		.bus_clk              (bus_clk),              //   input,   width = 1,       bus_clock.clk
		.bus_areset           (bus_areset),           //   input,   width = 1, bus_clock_reset.reset
		.busIn_address        (busIn_address),        //   input,   width = 2,             bus.address
		.busIn_read           (busIn_read),           //   input,   width = 1,                .read
		.busIn_write          (busIn_write),          //   input,   width = 1,                .write
		.busIn_writedata      (busIn_writedata),      //   input,  width = 32,                .writedata
		.busOut_readdata      (busOut_readdata),      //  output,  width = 32,                .readdata
		.busOut_readdatavalid (busOut_readdatavalid), //  output,   width = 1,                .readdatavalid
		.busOut_waitrequest   (busOut_waitrequest),   //  output,   width = 1,                .waitrequest
		.vin0_s               (vin0_s),               //   input,   width = 1,             exp.valid_vin0_s
		.chin0_s              (chin0_s),              //   input,   width = 8,                .channel_chin0_s
		.din0_im              (din0_im),              //   input,  width = 16,                .data_din0_im
		.din0_re              (din0_re),              //   input,  width = 16,                .data_din0_re
		.RFN_s                (RFN_s),                //   input,  width = 12,                .data_RFN_s
		.subframe_s           (subframe_s),           //   input,   width = 8,                .data_subframe_s
		.prach_cfg_idx_s      (prach_cfg_idx_s),      //   input,  width = 16,                .data_prach_cfg_idx_s
		.cp_len_s             (cp_len_s),             //   input,  width = 21,                .data_cp_len_s
		.offset_s             (offset_s),             //   input,  width = 21,                .data_offset_s
		.c_m_plane_sel_s      (c_m_plane_sel_s),      //   input,   width = 1,                .data_c_m_plane_sel_s
		.prach_tech_s         (prach_tech_s),         //   input,   width = 1,                .data_prach_tech_s
		.filt_flush_en_s      (filt_flush_en_s),      //   input,   width = 1,                .data_filt_flush_en_s
		.start_sym_s          (start_sym_s),          //   input,   width = 4,                .data_start_sym_s
		.SubFrame_cplane_s    (SubFrame_cplane_s),    //   input,   width = 8,                .data_SubFrame_cplane_s
		.gain_re_s            (gain_re_s),            //   input,  width = 16,                .data_gain_re_s
		.gain_im_s            (gain_im_s),            //   input,  width = 16,                .data_gain_im_s
		.ch0_info_s           (ch0_info_s),           //   input,  width = 16,                .data_ch0_info_s
		.ch1_info_s           (ch1_info_s),           //   input,  width = 16,                .data_ch1_info_s
		.ch2_info_s           (ch2_info_s),           //   input,  width = 16,                .data_ch2_info_s
		.ch3_info_s           (ch3_info_s),           //   input,  width = 16,                .data_ch3_info_s
		.RFN_cplane_s         (RFN_cplane_s),         //   input,  width = 12,                .data_RFN_cplane_s
		.dout_im              (dout_im),              //  output,  width = 16,                .data_dout_im
		.dout_re              (dout_re),              //  output,  width = 16,                .data_dout_re
		.vout_s               (vout_s),               //  output,   width = 1,                .valid_vout_s
		.cout_s               (cout_s),               //  output,   width = 8,                .channel_cout_s
		.TimeReference_s      (TimeReference_s),      //  output,  width = 32,                .data_TimeReference_s
		.ch_info_s            (ch_info_s)             //  output,  width = 16,                .data_ch_info_s
	);

endmodule
