<h1 > Async FIFO (Asynchronous First-In First-Out Buffer)</h1>
<p align="center">
RTL Design and Verification Project using SystemVerilog  
Safe Data Transfer Between Clock Domains
</p>

