{"vcs1":{"timestamp_begin":1746044987.052144738, "rt":6.02, "ut":5.73, "st":0.22}}
{"vcselab":{"timestamp_begin":1746044993.148527303, "rt":0.27, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1746044993.478388736, "rt":0.29, "ut":0.15, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746044986.752188230}
{"VCS_COMP_START_TIME": 1746044986.752188230}
{"VCS_COMP_END_TIME": 1746044993.835580335}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379528}}
{"vcselab": {"peak_mem": 174924}}
