<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>stm32f4_blink_led: DCMI_TypeDef Struct Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">stm32f4_blink_led
   &#160;<span id="projectnumber">1.2.2-120323</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DCMI_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="DCMI_TypeDef" -->
<p>DCMI.  
</p>

<p><code>#include &lt;<a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_c_m_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_c_m_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_c_m_i___type_def.html#aa196fddf0ba7d6e3ce29bdb04eb38b94">RISR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_c_m_i___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_c_m_i___type_def.html#a524e134cec519206cb41d0545e382978">MISR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_c_m_i___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_c_m_i___type_def.html#a9cc4ec74be864c929261e0810f2fd7f0">ESCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_c_m_i___type_def.html#af751d49ef824c1636c78822ecae066f4">ESUR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_c_m_i___type_def.html#a919b70dd8762e44263a02dfbafc7b8ce">CWSTRTR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_c_m_i___type_def.html#aa3ccc5d081bbee3c61ae9aa5e0c83af9">CWSIZER</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_c_m_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="ab40c89c59391aaa9d9a8ec011dd0907a"></a><!-- doxytag: member="DCMI_TypeDef::CR" ref="ab40c89c59391aaa9d9a8ec011dd0907a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_d_c_m_i___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DCMI control register 1, Address offset: 0x00 </p>

</div>
</div>
<a class="anchor" id="aa3ccc5d081bbee3c61ae9aa5e0c83af9"></a><!-- doxytag: member="DCMI_TypeDef::CWSIZER" ref="aa3ccc5d081bbee3c61ae9aa5e0c83af9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_d_c_m_i___type_def.html#aa3ccc5d081bbee3c61ae9aa5e0c83af9">CWSIZER</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DCMI crop window size, Address offset: 0x24 </p>

</div>
</div>
<a class="anchor" id="a919b70dd8762e44263a02dfbafc7b8ce"></a><!-- doxytag: member="DCMI_TypeDef::CWSTRTR" ref="a919b70dd8762e44263a02dfbafc7b8ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_d_c_m_i___type_def.html#a919b70dd8762e44263a02dfbafc7b8ce">CWSTRTR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DCMI crop window start, Address offset: 0x20 </p>

</div>
</div>
<a class="anchor" id="a3df0d8dfcd1ec958659ffe21eb64fa94"></a><!-- doxytag: member="DCMI_TypeDef::DR" ref="a3df0d8dfcd1ec958659ffe21eb64fa94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_d_c_m_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DCMI data register, Address offset: 0x28 </p>

</div>
</div>
<a class="anchor" id="a9cc4ec74be864c929261e0810f2fd7f0"></a><!-- doxytag: member="DCMI_TypeDef::ESCR" ref="a9cc4ec74be864c929261e0810f2fd7f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_d_c_m_i___type_def.html#a9cc4ec74be864c929261e0810f2fd7f0">ESCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DCMI embedded synchronization code register, Address offset: 0x18 </p>

</div>
</div>
<a class="anchor" id="af751d49ef824c1636c78822ecae066f4"></a><!-- doxytag: member="DCMI_TypeDef::ESUR" ref="af751d49ef824c1636c78822ecae066f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_d_c_m_i___type_def.html#af751d49ef824c1636c78822ecae066f4">ESUR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DCMI embedded synchronization unmask register, Address offset: 0x1C </p>

</div>
</div>
<a class="anchor" id="a0a8c8230846fd8ff154b9fde8dfa0399"></a><!-- doxytag: member="DCMI_TypeDef::ICR" ref="a0a8c8230846fd8ff154b9fde8dfa0399" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_d_c_m_i___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DCMI interrupt clear register, Address offset: 0x14 </p>

</div>
</div>
<a class="anchor" id="a6566f8cfbd1d8aa7e8db046aa35e77db"></a><!-- doxytag: member="DCMI_TypeDef::IER" ref="a6566f8cfbd1d8aa7e8db046aa35e77db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_d_c_m_i___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DCMI interrupt enable register, Address offset: 0x0C </p>

</div>
</div>
<a class="anchor" id="a524e134cec519206cb41d0545e382978"></a><!-- doxytag: member="DCMI_TypeDef::MISR" ref="a524e134cec519206cb41d0545e382978" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_d_c_m_i___type_def.html#a524e134cec519206cb41d0545e382978">MISR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DCMI masked interrupt status register, Address offset: 0x10 </p>

</div>
</div>
<a class="anchor" id="aa196fddf0ba7d6e3ce29bdb04eb38b94"></a><!-- doxytag: member="DCMI_TypeDef::RISR" ref="aa196fddf0ba7d6e3ce29bdb04eb38b94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_d_c_m_i___type_def.html#aa196fddf0ba7d6e3ce29bdb04eb38b94">RISR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DCMI raw interrupt status register, Address offset: 0x08 </p>

</div>
</div>
<a class="anchor" id="af6aca2bbd40c0fb6df7c3aebe224a360"></a><!-- doxytag: member="DCMI_TypeDef::SR" ref="af6aca2bbd40c0fb6df7c3aebe224a360" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="struct_d_c_m_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DCMI status register, Address offset: 0x04 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>D:/123/stm32f4_blink_led-1.2.2-120323/inc/<a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Fri Mar 23 2012 00:11:24 for stm32f4_blink_led by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
