//************************************************************************
// Copyright 2021 Massachusetts Institute of Technology
// SPDX short identifier: BSD-2-Clause
//
// File Name:      
// Program:        Common Evaluation Platform (CEP)
// Description:    
// Notes:          
//
//************************************************************************

//
// Capture dft's IO cycle-by-cycle 
//
`ifndef MKSTR
`define MKSTR(x) `"x`"
`endif
//
reg CaptureDFT_vector=0;
`define DFT_DATA_WIDTH   (72+4+(4*16)+4+(4*16))
`define DFT_OUTPUT_WIDTH (3+1+(4*64))
int DFT_sampleNum = 0;
int DFT_fd;
//
always @(posedge srot_start_capture) begin
   $display("Enable cycle-by-cycle capturing of DFT stimulus");	    
   // wait until it gets out of reset
   if (cep_tb.fpga.topDesign.topMod.dftmodule.dft_top_mock_tss_inst.dft_top_inst.reset)
     @(negedge cep_tb.fpga.topDesign.topMod.dftmodule.dft_top_mock_tss_inst.dft_top_inst.reset);
   // next clock
   @(posedge cep_tb.fpga.topDesign.topMod.dftmodule.dft_top_mock_tss_inst.dft_top_inst.clk);
   DFT_fd=$fopen("../../drivers/vectors/dft_stimulus.txt","w");
   captureDFT_Stimulus();   
end	

always @(posedge c2c_capture_enable[`DVTF_DFT_CAPTURE_EN_BIT]) begin
   CaptureDFT_vector=1;
end
//
always @(negedge c2c_capture_enable[`DVTF_DFT_CAPTURE_EN_BIT]) begin
   if (CaptureDFT_vector) begin
      CaptureDFT_vector=0;
      repeat (2) @(posedge cep_tb.fpga.topDesign.topMod.dftmodule.dft_top_mock_tss_inst.dft_top_inst.clk);
      $display("Stop Capturing DFT stimulus");
      $fwrite(DFT_fd,"};\n");
      $fwrite(DFT_fd,"`define DFT_SAMPLE_COUNT %d\n",DFT_sampleNum);      
      $fclose(DFT_fd);
      $system("gzip -f ../../drivers/vectors/dft_stimulus.txt");
   end	    
end
//
//
// 
   task captureDFT_Stimulus;
      reg [`DFT_DATA_WIDTH-1:0] temp;
      begin
	 DFT_sampleNum = 0;
	 $display("Capturing stimulus");	 
	 $fwrite(DFT_fd,"//************************************************************************\n");
	 $fwrite(DFT_fd,"// Copyright 2021 Massachusetts Institute of Technology\n");
	 $fwrite(DFT_fd,"//\n");		
	 $fwrite(DFT_fd,"// File Name:      DFT_stimulus.txt\n");
	 $fwrite(DFT_fd,"// Program:        Common Evaluation Platform (CEP)\n");
	 $fwrite(DFT_fd,"// Description:    DFT Core unit testbench stimulus\n");
	 $fwrite(DFT_fd,"// Notes:\n");        
	 $fwrite(DFT_fd,"//\n");
	 $fwrite(DFT_fd,"//************************************************************************\n");
	 $fwrite(DFT_fd,"// column#L1 : LLKI OUT  llkid_key_ready,llkid_key_complete,llkid_clear_key_ack\n");
	 $fwrite(DFT_fd,"// column#L2 : LLKI IN  llkid_key_valid, llkid_clear_key\n");
	 $fwrite(DFT_fd,"// column#L3 : LLKI IN  llkid_key_data\n");

	 $fwrite(DFT_fd,"// column#1  : IN  next\n");
	 $fwrite(DFT_fd,"// column#2  : IN  X0[15:0]\n");
	 $fwrite(DFT_fd,"// column#3  : IN  X1[15:0]\n");
	 $fwrite(DFT_fd,"// column#4  : IN  X2[15:0]\n");
	 $fwrite(DFT_fd,"// column#5  : IN  X3[15:0]\n");
	 $fwrite(DFT_fd,"// column#6  : OUT next_out\n");
	 $fwrite(DFT_fd,"// column#7  : OUT lY0[15:0]\n");
	 $fwrite(DFT_fd,"// column#8  : OUT lY1[15:0]\n");
	 $fwrite(DFT_fd,"// column#9  : OUT lY2[15:0]\n");
	 $fwrite(DFT_fd,"// column#10 : OUT lY3[15:0]\n");

	 //	 
	 $fwrite(DFT_fd,"`define DFT_DATA_WIDTH %s\n",`MKSTR(`DFT_DATA_WIDTH));
	 $fwrite(DFT_fd,"`define DFT_OUTPUT_WIDTH %s\n",`MKSTR(`DFT_OUTPUT_WIDTH));
	 $fwrite(DFT_fd,"reg [`DFT_DATA_WIDTH-1:0] DFT_buffer[] = {\n");
	 //
	 // wait until valid in to interleaver
	 while (srot_start_capture) begin
	    @(negedge cep_tb.fpga.topDesign.topMod.dftmodule.dft_top_mock_tss_inst.dft_top_inst.clk);
	    if (CaptureDFT_vector || !srot_stop_capture) begin
	    // MUST align to HEX number if _ is used!!!
	    if (DFT_sampleNum>0) begin
	       $fwrite(DFT_fd,"   ,");
            end else begin
	       $fwrite(DFT_fd,"    ");		 
            end
	    // MUST align to HEX number if _ is used!!!
	    $fwrite(DFT_fd,"'h%x_%x_%x_%x_%x_%x_%x_%x_%x_%x_%x_%x_%x\n",
	    	    {1'b0,cep_tb.fpga.topDesign.topMod.dftmodule.dft_top_mock_tss_inst.llkid_key_ready,
		     cep_tb.fpga.topDesign.topMod.dftmodule.dft_top_mock_tss_inst.llkid_key_complete,
		     cep_tb.fpga.topDesign.topMod.dftmodule.dft_top_mock_tss_inst.llkid_clear_key_ack},
		    {2'b0, cep_tb.fpga.topDesign.topMod.dftmodule.dft_top_mock_tss_inst.llkid_key_valid,
		     cep_tb.fpga.topDesign.topMod.dftmodule.dft_top_mock_tss_inst.llkid_clear_key},
		    cep_tb.fpga.topDesign.topMod.dftmodule.dft_top_mock_tss_inst.llkid_key_data[63:0],
		    //

		    {3'b0,cep_tb.fpga.topDesign.topMod.dftmodule.dft_top_mock_tss_inst.dft_top_inst.next},
		    cep_tb.fpga.topDesign.topMod.dftmodule.dft_top_mock_tss_inst.dft_top_inst.X0[15:0],
		    cep_tb.fpga.topDesign.topMod.dftmodule.dft_top_mock_tss_inst.dft_top_inst.X1[15:0],
		    cep_tb.fpga.topDesign.topMod.dftmodule.dft_top_mock_tss_inst.dft_top_inst.X2[15:0],
		    cep_tb.fpga.topDesign.topMod.dftmodule.dft_top_mock_tss_inst.dft_top_inst.X3[15:0],
		    {3'b0,cep_tb.fpga.topDesign.topMod.dftmodule.dft_top_mock_tss_inst.dft_top_inst.next_out},
		    cep_tb.fpga.topDesign.topMod.dftmodule.dft_top_mock_tss_inst.dft_top_inst.Y0[15:0],
		    cep_tb.fpga.topDesign.topMod.dftmodule.dft_top_mock_tss_inst.dft_top_inst.Y1[15:0],
		    cep_tb.fpga.topDesign.topMod.dftmodule.dft_top_mock_tss_inst.dft_top_inst.Y2[15:0],
		    cep_tb.fpga.topDesign.topMod.dftmodule.dft_top_mock_tss_inst.dft_top_inst.Y3[15:0]);
	    DFT_sampleNum++;
	    end
	 end // while (1)
      end
   endtask //
   
  
