{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717733361604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717733361604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 01:09:21 2024 " "Processing started: Fri Jun 07 01:09:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717733361604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717733361604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717733361604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717733361807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717733361807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 unit_sec " "Found entity 1: unit_sec" {  } { { "unit_sec.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/unit_sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717733367025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717733367025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file tflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 tFlipFlop " "Found entity 1: tFlipFlop" {  } { { "tFlipFLop.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/tFlipFLop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717733367025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717733367025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H h main.v(3) " "Verilog HDL Declaration information at main.v(3): object \"H\" differs only in case from object \"h\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/main.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717733367026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M m main.v(3) " "Verilog HDL Declaration information at main.v(3): object \"M\" differs only in case from object \"m\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/main.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717733367026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "L l main.v(3) " "Verilog HDL Declaration information at main.v(3): object \"L\" differs only in case from object \"l\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/main.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717733367026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717733367027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717733367027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levl_to_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file levl_to_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Levl_to_pulse " "Found entity 1: Levl_to_pulse" {  } { { "Levl_to_pulse.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/Levl_to_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717733367028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717733367028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divisor " "Found entity 1: frequency_divisor" {  } { { "frequency_divisor.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/frequency_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717733367029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717733367029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "dFlipFlop.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/dFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717733367030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717733367030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "Delay.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717733367031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717733367031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duzen_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file duzen_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 duzen_sec " "Found entity 1: duzen_sec" {  } { { "duzen_sec.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/duzen_sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717733367032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717733367032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duzen_min.v 1 1 " "Found 1 design units, including 1 entities, in source file duzen_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 duzen_min " "Found entity 1: duzen_min" {  } { { "duzen_min.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/duzen_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717733367032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717733367032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_min.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 unit_min " "Found entity 1: unit_min" {  } { { "unit_min.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/unit_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717733367033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717733367033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duzen_min_set_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file duzen_min_set_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 duzen_min_set_reset " "Found entity 1: duzen_min_set_reset" {  } { { "duzen_min_set_reset.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/duzen_min_set_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717733367034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717733367034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_min_set_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_min_set_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 unit_min_set_reset " "Found entity 1: unit_min_set_reset" {  } { { "unit_min_set_reset.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/unit_min_set_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717733367035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717733367035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717733367052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Levl_to_pulse Levl_to_pulse:LVLH " "Elaborating entity \"Levl_to_pulse\" for hierarchy \"Levl_to_pulse:LVLH\"" {  } { { "main.v" "LVLH" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/main.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717733367058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFlipFlop Levl_to_pulse:LVLH\|dFlipFlop:F0 " "Elaborating entity \"dFlipFlop\" for hierarchy \"Levl_to_pulse:LVLH\|dFlipFlop:F0\"" {  } { { "Levl_to_pulse.v" "F0" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/Levl_to_pulse.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717733367059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divisor frequency_divisor:FD " "Elaborating entity \"frequency_divisor\" for hierarchy \"frequency_divisor:FD\"" {  } { { "main.v" "FD" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/main.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717733367061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay frequency_divisor:FD\|delay:DL1 " "Elaborating entity \"delay\" for hierarchy \"frequency_divisor:FD\|delay:DL1\"" {  } { { "frequency_divisor.v" "DL1" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/frequency_divisor.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717733367064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_sec unit_sec:us " "Elaborating entity \"unit_sec\" for hierarchy \"unit_sec:us\"" {  } { { "main.v" "us" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/main.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717733367066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tFlipFlop unit_sec:us\|tFlipFlop:TFF1 " "Elaborating entity \"tFlipFlop\" for hierarchy \"unit_sec:us\|tFlipFlop:TFF1\"" {  } { { "unit_sec.v" "TFF1" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/unit_sec.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717733367071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duzen_sec duzen_sec:ds " "Elaborating entity \"duzen_sec\" for hierarchy \"duzen_sec:ds\"" {  } { { "main.v" "ds" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/main.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717733367072 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 duzen_sec.v(8) " "Verilog HDL warning at duzen_sec.v(8): actual bit length 32 differs from formal bit length 1" {  } { { "duzen_sec.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/duzen_sec.v" 8 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1717733367072 "|main|duzen_sec:ds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_min unit_min:um " "Elaborating entity \"unit_min\" for hierarchy \"unit_min:um\"" {  } { { "main.v" "um" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/main.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717733367076 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 unit_min.v(10) " "Verilog HDL warning at unit_min.v(10): actual bit length 32 differs from formal bit length 1" {  } { { "unit_min.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/unit_min.v" 10 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1717733367076 "|main|unit_min:um"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_min_set_reset unit_min:um\|unit_min_set_reset:umsr " "Elaborating entity \"unit_min_set_reset\" for hierarchy \"unit_min:um\|unit_min_set_reset:umsr\"" {  } { { "unit_min.v" "umsr" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/unit_min.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717733367081 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 unit_min_set_reset.v(25) " "Verilog HDL warning at unit_min_set_reset.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "unit_min_set_reset.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/unit_min_set_reset.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1717733367082 "|main|unit_min:um|unit_min_set_reset:umsr"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 unit_min_set_reset.v(28) " "Verilog HDL warning at unit_min_set_reset.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "unit_min_set_reset.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/unit_min_set_reset.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1717733367082 "|main|unit_min:um|unit_min_set_reset:umsr"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 unit_min_set_reset.v(48) " "Verilog HDL warning at unit_min_set_reset.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "unit_min_set_reset.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/unit_min_set_reset.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1717733367082 "|main|unit_min:um|unit_min_set_reset:umsr"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 unit_min_set_reset.v(51) " "Verilog HDL warning at unit_min_set_reset.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "unit_min_set_reset.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/unit_min_set_reset.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1717733367082 "|main|unit_min:um|unit_min_set_reset:umsr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duzen_min duzen_min:du " "Elaborating entity \"duzen_min\" for hierarchy \"duzen_min:du\"" {  } { { "main.v" "du" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/main.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717733367083 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 duzen_min.v(11) " "Verilog HDL warning at duzen_min.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "duzen_min.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/duzen_min.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1717733367083 "|main|duzen_min:du"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duzen_min_set_reset duzen_min:du\|duzen_min_set_reset:dmsr " "Elaborating entity \"duzen_min_set_reset\" for hierarchy \"duzen_min:du\|duzen_min_set_reset:dmsr\"" {  } { { "duzen_min.v" "dmsr" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/duzen_min.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717733367088 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RST " "Net \"RST\" is missing source, defaulting to GND" {  } { { "main.v" "RST" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/main.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717733367101 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717733367101 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RST " "Net \"RST\" is missing source, defaulting to GND" {  } { { "main.v" "RST" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/main.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717733367101 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717733367101 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RST " "Net \"RST\" is missing source, defaulting to GND" {  } { { "main.v" "RST" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/main.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717733367101 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717733367101 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RST " "Net \"RST\" is missing source, defaulting to GND" {  } { { "main.v" "RST" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/main.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717733367102 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717733367102 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RST " "Net \"RST\" is missing source, defaulting to GND" {  } { { "main.v" "RST" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/main.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717733367102 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717733367102 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RST " "Net \"RST\" is missing source, defaulting to GND" {  } { { "main.v" "RST" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/main.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717733367102 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717733367102 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1717733367146 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1717733367146 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tFlipFLop.v" "" { Text "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/tFlipFLop.v" 4 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1717733367285 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717733367307 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717733367307 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717733367307 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717733367307 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/output_files/main.map.smsg " "Generated suppressed messages file C:/Users/uJotaQ/Documents/PBL2_Cronometro_V6/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717733367332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717733367351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 07 01:09:27 2024 " "Processing ended: Fri Jun 07 01:09:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717733367351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717733367351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717733367351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717733367351 ""}
