

================================================================
== Vivado HLS Report for 'conv_layer'
================================================================
* Date:           Sun Jun  6 19:23:45 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_0
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  12814|  937202|  12814|  937202|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+------+--------+------+--------+---------+
        |                                   |                        |    Latency    |    Interval   | Pipeline|
        |              Instance             |         Module         |  min |   max  |  min |   max  |   Type  |
        +-----------------------------------+------------------------+------+--------+------+--------+---------+
        |grp_dataflow_parent_loop_1_fu_108  |dataflow_parent_loop_1  |  6470|  911946|  6470|  911946|   none  |
        |grp_store_output_1_fu_125          |store_output_1          |  6287|   25103|  6287|   25103|   none  |
        |grp_load_bias_scale_fu_140         |load_bias_scale         |    52|     148|    52|     148|   none  |
        +-----------------------------------+------------------------+------+--------+------+--------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.08>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%OFFSET_read = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %OFFSET)"   --->   Operation 7 'read' 'OFFSET_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%K_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %K)"   --->   Operation 8 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%TI_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %TI)"   --->   Operation 9 'read' 'TI_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%TO_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %TO_r)"   --->   Operation 10 'read' 'TO_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.23ns)   --->   "%bias = alloca [4 x i2048], align 8" [resnet50_0.cpp:182]   --->   Operation 11 'alloca' 'bias' <Predicate = true> <Delay = 1.23> <Core = "RAM_1P_URAM">   --->   Core 47 'RAM_1P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2048> <Depth = 4> <RAM>
ST_1 : Operation 12 [1/1] (1.23ns)   --->   "%scale = alloca [4 x i2048], align 8" [resnet50_0.cpp:183]   --->   Operation 12 'alloca' 'scale' <Predicate = true> <Delay = 1.23> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 2048> <Depth = 4> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i19 %OFFSET_read to i20" [resnet50_0.cpp:182]   --->   Operation 13 'zext' 'zext_ln182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i5 %TI_read to i9" [resnet50_0.cpp:189]   --->   Operation 14 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln189_1 = zext i4 %TO_read to i9" [resnet50_0.cpp:189]   --->   Operation 15 'zext' 'zext_ln189_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.22ns)   --->   "%mul_ln189 = mul i9 %zext_ln189_1, %zext_ln189" [resnet50_0.cpp:189]   --->   Operation 16 'mul' 'mul_ln189' <Predicate = true> <Delay = 1.22> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln189_2 = zext i9 %mul_ln189 to i13" [resnet50_0.cpp:189]   --->   Operation 17 'zext' 'zext_ln189_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln189_3 = zext i4 %K_read to i13" [resnet50_0.cpp:189]   --->   Operation 18 'zext' 'zext_ln189_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.74ns)   --->   "%mul_ln189_1 = mul i13 %zext_ln189_3, %zext_ln189_2" [resnet50_0.cpp:189]   --->   Operation 19 'mul' 'mul_ln189_1' <Predicate = true> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln189_4 = zext i13 %mul_ln189_1 to i17" [resnet50_0.cpp:189]   --->   Operation 20 'zext' 'zext_ln189_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln189_5 = zext i4 %K_read to i17" [resnet50_0.cpp:189]   --->   Operation 21 'zext' 'zext_ln189_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.23ns)   --->   "%mul_ln189_2 = mul i17 %zext_ln189_5, %zext_ln189_4" [resnet50_0.cpp:189]   --->   Operation 22 'mul' 'mul_ln189_2' <Predicate = true> <Delay = 2.23> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i17 %mul_ln189_2 to i9" [resnet50_0.cpp:189]   --->   Operation 23 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = call i20 @_ssdm_op_BitConcatenate.i20.i9.i11(i9 %trunc_ln189, i11 0)" [resnet50_0.cpp:189]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.89ns)   --->   "%add_ln189 = add i20 %zext_ln182, %shl_ln" [resnet50_0.cpp:189]   --->   Operation 25 'add' 'add_ln189' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lshr_ln = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %add_ln189, i32 4, i32 19)" [resnet50_0.cpp:189]   --->   Operation 26 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i4 %TO_read to i3"   --->   Operation 27 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @load_bias_scale([4 x i2048]* %bias, [4 x i2048]* %scale, i128* %ddr_V, i3 %empty, i16 %lshr_ln)" [resnet50_0.cpp:189]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_76 = trunc i19 %OFFSET_read to i18"   --->   Operation 29 'trunc' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_77 = trunc i5 %TI_read to i4"   --->   Operation 30 'trunc' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_78 = trunc i4 %K_read to i2"   --->   Operation 31 'trunc' 'empty_78' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "call fastcc void @load_bias_scale([4 x i2048]* %bias, [4 x i2048]* %scale, i128* %ddr_V, i3 %empty, i16 %lshr_ln)" [resnet50_0.cpp:189]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%P_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %P)"   --->   Operation 33 'read' 'P_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @dataflow_parent_loop.1(i17 %mul_ln189_2, [25088 x i288]* %input_V, i128* %ddr_V, i18 %empty_76, i3 %empty, i4 %empty_77, i1 %P_read, i2 %empty_78)" [resnet50_0.cpp:189]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @dataflow_parent_loop.1(i17 %mul_ln189_2, [25088 x i288]* %input_V, i128* %ddr_V, i18 %empty_76, i3 %empty, i4 %empty_77, i1 %P_read, i2 %empty_78)" [resnet50_0.cpp:189]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.61>
ST_5 : Operation 36 [2/2] (1.61ns)   --->   "call fastcc void @store_output.1([25088 x i288]* %output_V, [4 x i2048]* %bias, [4 x i2048]* %scale, i3 %empty)"   --->   Operation 36 'call' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25088 x i288]* %output_V, [1 x i8]* @p_str, [12 x i8]* @p_str41, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25088 x i288]* %input_V, [1 x i8]* @p_str, [12 x i8]* @p_str41, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %ddr_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i2048]* %bias, [1 x i8]* @p_str, [12 x i8]* @p_str18, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i2048]* %scale, [1 x i8]* @p_str, [12 x i8]* @p_str19, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/2] (0.00ns)   --->   "call fastcc void @store_output.1([25088 x i288]* %output_V, [4 x i2048]* %bias, [4 x i2048]* %scale, i3 %empty)"   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [resnet50_0.cpp:210]   --->   Operation 43 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ ddr_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ TO_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TI]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OFFSET]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outbuf_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ mask_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ one_half_table2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
OFFSET_read       (read          ) [ 0000000]
K_read            (read          ) [ 0000000]
TI_read           (read          ) [ 0000000]
TO_read           (read          ) [ 0000000]
bias              (alloca        ) [ 0011111]
scale             (alloca        ) [ 0011111]
zext_ln182        (zext          ) [ 0000000]
zext_ln189        (zext          ) [ 0000000]
zext_ln189_1      (zext          ) [ 0000000]
mul_ln189         (mul           ) [ 0000000]
zext_ln189_2      (zext          ) [ 0000000]
zext_ln189_3      (zext          ) [ 0000000]
mul_ln189_1       (mul           ) [ 0000000]
zext_ln189_4      (zext          ) [ 0000000]
zext_ln189_5      (zext          ) [ 0000000]
mul_ln189_2       (mul           ) [ 0011100]
trunc_ln189       (trunc         ) [ 0000000]
shl_ln            (bitconcatenate) [ 0000000]
add_ln189         (add           ) [ 0000000]
lshr_ln           (partselect    ) [ 0010000]
empty             (trunc         ) [ 0011111]
empty_76          (trunc         ) [ 0011100]
empty_77          (trunc         ) [ 0011100]
empty_78          (trunc         ) [ 0011100]
call_ln189        (call          ) [ 0000000]
P_read            (read          ) [ 0000100]
call_ln189        (call          ) [ 0000000]
specmemcore_ln0   (specmemcore   ) [ 0000000]
specmemcore_ln0   (specmemcore   ) [ 0000000]
specinterface_ln0 (specinterface ) [ 0000000]
specmemcore_ln0   (specmemcore   ) [ 0000000]
specmemcore_ln0   (specmemcore   ) [ 0000000]
call_ln0          (call          ) [ 0000000]
ret_ln210         (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ddr_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="TO_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TO_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="TI">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TI"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="K">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="P">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OFFSET">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OFFSET"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outbuf_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mask_table1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="one_half_table2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one_half_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i9.i11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_bias_scale"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop.1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_output.1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="bias_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="scale_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scale/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="OFFSET_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="19" slack="0"/>
<pin id="80" dir="0" index="1" bw="19" slack="0"/>
<pin id="81" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OFFSET_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="K_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="TI_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="5" slack="0"/>
<pin id="93" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TI_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="TO_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TO_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="P_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_read/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_dataflow_parent_loop_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="17" slack="2"/>
<pin id="111" dir="0" index="2" bw="288" slack="0"/>
<pin id="112" dir="0" index="3" bw="128" slack="0"/>
<pin id="113" dir="0" index="4" bw="18" slack="2"/>
<pin id="114" dir="0" index="5" bw="3" slack="2"/>
<pin id="115" dir="0" index="6" bw="4" slack="2"/>
<pin id="116" dir="0" index="7" bw="1" slack="0"/>
<pin id="117" dir="0" index="8" bw="2" slack="2"/>
<pin id="118" dir="0" index="9" bw="1536" slack="0"/>
<pin id="119" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln189/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_store_output_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="288" slack="0"/>
<pin id="128" dir="0" index="2" bw="2048" slack="2147483647"/>
<pin id="129" dir="0" index="3" bw="2048" slack="2147483647"/>
<pin id="130" dir="0" index="4" bw="3" slack="4"/>
<pin id="131" dir="0" index="5" bw="1536" slack="0"/>
<pin id="132" dir="0" index="6" bw="23" slack="0"/>
<pin id="133" dir="0" index="7" bw="24" slack="0"/>
<pin id="134" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_load_bias_scale_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="2048" slack="0"/>
<pin id="143" dir="0" index="2" bw="2048" slack="0"/>
<pin id="144" dir="0" index="3" bw="128" slack="0"/>
<pin id="145" dir="0" index="4" bw="3" slack="0"/>
<pin id="146" dir="0" index="5" bw="16" slack="0"/>
<pin id="147" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln189/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln182_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="19" slack="0"/>
<pin id="154" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln189_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln189_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="mul_ln189_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="5" slack="0"/>
<pin id="167" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln189/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln189_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="9" slack="0"/>
<pin id="172" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln189_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_3/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="mul_ln189_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="9" slack="0"/>
<pin id="181" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln189_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln189_4_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="13" slack="0"/>
<pin id="186" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_4/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln189_5_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_5/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="mul_ln189_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="13" slack="0"/>
<pin id="195" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln189_2/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln189_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="17" slack="0"/>
<pin id="200" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="shl_ln_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="20" slack="0"/>
<pin id="204" dir="0" index="1" bw="9" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln189_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="19" slack="0"/>
<pin id="212" dir="0" index="1" bw="20" slack="0"/>
<pin id="213" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln189/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="lshr_ln_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="20" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="0" index="3" bw="6" slack="0"/>
<pin id="221" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="empty_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="empty_76_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="19" slack="0"/>
<pin id="234" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_76/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="empty_77_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_77/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="empty_78_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_78/1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="mul_ln189_2_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="17" slack="2"/>
<pin id="246" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln189_2 "/>
</bind>
</comp>

<comp id="249" class="1005" name="lshr_ln_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="1"/>
<pin id="251" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="254" class="1005" name="empty_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="1"/>
<pin id="256" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="261" class="1005" name="empty_76_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="18" slack="2"/>
<pin id="263" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="empty_76 "/>
</bind>
</comp>

<comp id="266" class="1005" name="empty_77_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="2"/>
<pin id="268" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="empty_77 "/>
</bind>
</comp>

<comp id="271" class="1005" name="empty_78_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="2"/>
<pin id="273" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="empty_78 "/>
</bind>
</comp>

<comp id="276" class="1005" name="P_read_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="P_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="123"><net_src comp="102" pin="2"/><net_sink comp="108" pin=7"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="108" pin=9"/></net>

<net id="135"><net_src comp="46" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="125" pin=5"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="125" pin=6"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="125" pin=7"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="70" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="74" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="155"><net_src comp="78" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="90" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="96" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="156" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="84" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="170" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="84" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="184" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="152" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="202" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="226"><net_src comp="216" pin="4"/><net_sink comp="140" pin=5"/></net>

<net id="230"><net_src comp="96" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="140" pin=4"/></net>

<net id="235"><net_src comp="78" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="90" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="84" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="192" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="252"><net_src comp="216" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="140" pin=5"/></net>

<net id="257"><net_src comp="227" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="140" pin=4"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="108" pin=5"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="125" pin=4"/></net>

<net id="264"><net_src comp="232" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="108" pin=4"/></net>

<net id="269"><net_src comp="236" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="108" pin=6"/></net>

<net id="274"><net_src comp="240" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="108" pin=8"/></net>

<net id="279"><net_src comp="102" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="108" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {5 6 }
	Port: outbuf_V | {3 4 5 6 }
 - Input state : 
	Port: conv_layer : input_V | {3 4 }
	Port: conv_layer : ddr_V | {1 2 3 4 }
	Port: conv_layer : TO_r | {1 }
	Port: conv_layer : TI | {1 }
	Port: conv_layer : K | {1 }
	Port: conv_layer : P | {3 }
	Port: conv_layer : OFFSET | {1 }
	Port: conv_layer : outbuf_V | {3 4 5 6 }
	Port: conv_layer : mask_table1 | {5 6 }
	Port: conv_layer : one_half_table2 | {5 6 }
  - Chain level:
	State 1
		mul_ln189 : 1
		zext_ln189_2 : 2
		mul_ln189_1 : 3
		zext_ln189_4 : 4
		mul_ln189_2 : 5
		trunc_ln189 : 6
		shl_ln : 7
		add_ln189 : 8
		lshr_ln : 9
		call_ln189 : 10
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          | grp_dataflow_parent_loop_1_fu_108 |   1026  |  13.776 |  86390  |  63866  |
|   call   |     grp_store_output_1_fu_125     |   163   | 175.472 |  39887  |  55352  |
|          |     grp_load_bias_scale_fu_140    |    0    |  2.624  |   4433  |   145   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |          mul_ln189_fu_164         |    0    |    0    |    0    |    17   |
|    mul   |         mul_ln189_1_fu_178        |    0    |    0    |    0    |    50   |
|          |         mul_ln189_2_fu_192        |    0    |    0    |    0    |    5    |
|----------|-----------------------------------|---------|---------|---------|---------|
|    add   |          add_ln189_fu_210         |    0    |    0    |    0    |    27   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |       OFFSET_read_read_fu_78      |    0    |    0    |    0    |    0    |
|          |         K_read_read_fu_84         |    0    |    0    |    0    |    0    |
|   read   |         TI_read_read_fu_90        |    0    |    0    |    0    |    0    |
|          |         TO_read_read_fu_96        |    0    |    0    |    0    |    0    |
|          |         P_read_read_fu_102        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         zext_ln182_fu_152         |    0    |    0    |    0    |    0    |
|          |         zext_ln189_fu_156         |    0    |    0    |    0    |    0    |
|          |        zext_ln189_1_fu_160        |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln189_2_fu_170        |    0    |    0    |    0    |    0    |
|          |        zext_ln189_3_fu_174        |    0    |    0    |    0    |    0    |
|          |        zext_ln189_4_fu_184        |    0    |    0    |    0    |    0    |
|          |        zext_ln189_5_fu_188        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         trunc_ln189_fu_198        |    0    |    0    |    0    |    0    |
|          |            empty_fu_227           |    0    |    0    |    0    |    0    |
|   trunc  |          empty_76_fu_232          |    0    |    0    |    0    |    0    |
|          |          empty_77_fu_236          |    0    |    0    |    0    |    0    |
|          |          empty_78_fu_240          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|bitconcatenate|           shl_ln_fu_202           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|partselect|           lshr_ln_fu_216          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |   1189  | 191.872 |  130710 |  119462 |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
| bias|    0   |    0   |    0   |   29   |
|scale|   57   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|   57   |    0   |    0   |   29   |
+-----+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   P_read_reg_276  |    1   |
|  empty_76_reg_261 |   18   |
|  empty_77_reg_266 |    4   |
|  empty_78_reg_271 |    2   |
|   empty_reg_254   |    3   |
|  lshr_ln_reg_249  |   16   |
|mul_ln189_2_reg_244|   17   |
+-------------------+--------+
|       Total       |   61   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
| grp_dataflow_parent_loop_1_fu_108 |  p7  |   2  |   1  |    2   ||    9    |
|     grp_load_bias_scale_fu_140    |  p4  |   2  |   3  |    6   ||    9    |
|     grp_load_bias_scale_fu_140    |  p5  |   2  |  16  |   32   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   40   ||  1.968  ||    27   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |  1189  |   191  | 130710 | 119462 |    -   |
|   Memory  |   57   |    -   |    -   |    0   |    0   |   29   |
|Multiplexer|    -   |    -   |    1   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   61   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   57   |  1189  |   193  | 130771 | 119489 |   29   |
+-----------+--------+--------+--------+--------+--------+--------+
