@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 
@N: BN225 |Writing default property annotation file F:\zyd\FPGA\synplify\proj_1.sap.
