#!/usr/bin/env python3

# axil_interface.py script creates required AXIL IOs and logic.
# To call this script in a Verilog file it should follow one of the following patterns:
#   `include "axil_interface_[io/logic].vs" // 
# and
#   `include "axil_interface_[io/logic].vs" /*
#             */
# Default values are: .
