#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun  8 03:04:03 2021
# Process ID: 62947
# Current directory: /home/caohy168/Work/apsk_mdem/apskmod/apskmod/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/apskmod/xsim_script.tcl}
# Log file: /home/caohy168/Work/apsk_mdem/apskmod/apskmod/solution1/sim/verilog/xsim.log
# Journal file: /home/caohy168/Work/apsk_mdem/apskmod/apskmod/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/apskmod/xsim_script.tcl
# xsim {apskmod} -view {{apskmod_dataflow_ana.wcfg}} -tclbatch {apskmod.tcl} -protoinst {apskmod.protoinst}
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file apskmod.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_apskmod_top/AESL_inst_apskmod//AESL_inst_apskmod_activity
Time resolution is 1 ps
open_wave_config apskmod_dataflow_ana.wcfg
source apskmod.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set modq_group [add_wave_group modq(axis) -into $coutputgroup]
## add_wave /apatb_apskmod_top/AESL_inst_apskmod/modq_TREADY -into $modq_group -color #ffff00 -radix hex
## add_wave /apatb_apskmod_top/AESL_inst_apskmod/modq_TVALID -into $modq_group -color #ffff00 -radix hex
## add_wave /apatb_apskmod_top/AESL_inst_apskmod/modq_TDATA -into $modq_group -radix hex
## set modi_group [add_wave_group modi(axis) -into $coutputgroup]
## add_wave /apatb_apskmod_top/AESL_inst_apskmod/modi_TREADY -into $modi_group -color #ffff00 -radix hex
## add_wave /apatb_apskmod_top/AESL_inst_apskmod/modi_TVALID -into $modi_group -color #ffff00 -radix hex
## add_wave /apatb_apskmod_top/AESL_inst_apskmod/modi_TDATA -into $modi_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set mod_datin_group [add_wave_group mod_datin(axis) -into $cinputgroup]
## add_wave /apatb_apskmod_top/AESL_inst_apskmod/mod_datin_TREADY -into $mod_datin_group -color #ffff00 -radix hex
## add_wave /apatb_apskmod_top/AESL_inst_apskmod/mod_datin_TVALID -into $mod_datin_group -color #ffff00 -radix hex
## add_wave /apatb_apskmod_top/AESL_inst_apskmod/mod_datin_TDATA -into $mod_datin_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_apskmod_top/AESL_inst_apskmod/ap_start -into $blocksiggroup
## add_wave /apatb_apskmod_top/AESL_inst_apskmod/ap_done -into $blocksiggroup
## add_wave /apatb_apskmod_top/AESL_inst_apskmod/ap_idle -into $blocksiggroup
## add_wave /apatb_apskmod_top/AESL_inst_apskmod/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_apskmod_top/AESL_inst_apskmod/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_apskmod_top/AESL_inst_apskmod/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_apskmod_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_apskmod_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_apskmod_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_apskmod_top/LENGTH_mod_datin -into $tb_portdepth_group -radix hex
## add_wave /apatb_apskmod_top/LENGTH_modi -into $tb_portdepth_group -radix hex
## add_wave /apatb_apskmod_top/LENGTH_modq -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_modq_group [add_wave_group modq(axis) -into $tbcoutputgroup]
## add_wave /apatb_apskmod_top/modq_TREADY -into $tb_modq_group -color #ffff00 -radix hex
## add_wave /apatb_apskmod_top/modq_TVALID -into $tb_modq_group -color #ffff00 -radix hex
## add_wave /apatb_apskmod_top/modq_TDATA -into $tb_modq_group -radix hex
## set tb_modi_group [add_wave_group modi(axis) -into $tbcoutputgroup]
## add_wave /apatb_apskmod_top/modi_TREADY -into $tb_modi_group -color #ffff00 -radix hex
## add_wave /apatb_apskmod_top/modi_TVALID -into $tb_modi_group -color #ffff00 -radix hex
## add_wave /apatb_apskmod_top/modi_TDATA -into $tb_modi_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_mod_datin_group [add_wave_group mod_datin(axis) -into $tbcinputgroup]
## add_wave /apatb_apskmod_top/mod_datin_TREADY -into $tb_mod_datin_group -color #ffff00 -radix hex
## add_wave /apatb_apskmod_top/mod_datin_TVALID -into $tb_mod_datin_group -color #ffff00 -radix hex
## add_wave /apatb_apskmod_top/mod_datin_TDATA -into $tb_mod_datin_group -radix hex
## save_wave_config apskmod.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "10415000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 10455 ns : File "/home/caohy168/Work/apsk_mdem/apskmod/apskmod/solution1/sim/verilog/apskmod.autotb.v" Line 301
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jun  8 03:04:11 2021...
