#:C9     
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.20131013
#Current Working Directory:
#:D   C:\Dokumente und Einstellungen\TestUser\workspace\BLIF Parser Rapdismith\xdlFileCreated
#Date/Time:
#:T   Thu Jul 31 16:39:45 2014
#------------------------------
	#Reading C:\Dokumente und Einstellungen\TestUser\workspace\BLIF Parser Rapdismith\xdlFileCreated\helloWorld.ncd...
	#Loading device for application Rf_Device from file '6slx45.nph' in environment F:\Xilinix\14.7\ISE_DS\ISE\.
	#   "helloWorld" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
	#Design creation date: 2014.07.31.11.47.46
	#Building chip graphics...
	#Loading speed info...
	#1
select -k comp 'out1_FINAL_OUTPUT'
	#2
unselect comp 'out1_FINAL_OUTPUT'
	#3
select -k comp 'out1'
	#4
unselect -all
	#5
select net 'my_clk_BUFG.O->out1.CLK'
	#net "my_clk_BUFG.O->out1.CLK"
	#6
unselect -all
	#7
select net 'my_clk_BUFG.O->out1.CLK'
	#net "my_clk_BUFG.O->out1.CLK"
	#8
post block
	#ERROR:FPGAEditor:79 - The "post block" command without any other arguments cannot
	#be performed unless the selection contains only a single site
	#or single component.  Change the selection and try again.
	#9
unselect -all
	#10
select comp 'out1'
