
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 4554.50

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_wr_en.internal_data[23]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1800.00 1800.00 v input external delay
     1    1.09    0.00    0.00 1800.00 v rst (in)
                                         rst (net)
                  0.02    0.01 1800.01 v input260/A (BUFx6f_ASAP7_75t_R)
     1    8.74   11.05   12.96 1812.97 v input260/Y (BUFx6f_ASAP7_75t_R)
                                         net260 (net)
                 11.06    0.11 1813.08 v _45858_/A (CKINVDCx20_ASAP7_75t_R)
    46   55.03   21.01    8.39 1821.46 ^ _45858_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _04909_ (net)
                 23.72    3.37 1824.83 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[23]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1824.83   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[23]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         14.24   14.24   library removal time
                                 14.24   data required time
-----------------------------------------------------------------------------
                                 14.24   data required time
                               -1824.83   data arrival time
-----------------------------------------------------------------------------
                               1810.59   slack (MET)


Startpoint: v_csr.vtype[8]$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_csr.vtype[8]$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ v_csr.vtype[8]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    0.96   15.07   36.58   36.58 ^ v_csr.vtype[8]$_DFF_PP0_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _01035_ (net)
                 15.07    0.00   36.58 ^ _46624_/A2 (OAI21x1_ASAP7_75t_R)
     2    1.10    7.43    8.59   45.17 v _46624_/Y (OAI21x1_ASAP7_75t_R)
                                         v_csr.vtype_data_out[8] (net)
                  7.43    0.02   45.19 v v_csr.vtype[8]$_DFF_PP0_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 45.19   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ v_csr.vtype[8]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          9.14    9.14   library hold time
                                  9.14   data required time
-----------------------------------------------------------------------------
                                  9.14   data required time
                                -45.19   data arrival time
-----------------------------------------------------------------------------
                                 36.05   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_wr_en.internal_data[47]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1800.00 1800.00 v input external delay
     1    1.37    0.00    0.00 1800.00 v rst (in)
                                         rst (net)
                  0.02    0.01 1800.01 v input260/A (BUFx6f_ASAP7_75t_R)
     1   13.29   15.04   15.00 1815.01 v input260/Y (BUFx6f_ASAP7_75t_R)
                                         net260 (net)
                 15.04    0.16 1815.17 v _45858_/A (CKINVDCx20_ASAP7_75t_R)
    46   67.20   25.79    9.72 1824.90 ^ _45858_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _04909_ (net)
                 94.63   28.61 1853.51 ^ load_slew2181/A (BUFx16f_ASAP7_75t_R)
    11   25.57   16.64   31.21 1884.71 ^ load_slew2181/Y (BUFx16f_ASAP7_75t_R)
                                         net2181 (net)
                 45.67   13.54 1898.25 ^ wire2180/A (BUFx12f_ASAP7_75t_R)
     2   22.00    9.63   20.18 1918.43 ^ wire2180/Y (BUFx12f_ASAP7_75t_R)
                                         net2180 (net)
                 93.63   29.48 1947.91 ^ wire2179/A (BUFx16f_ASAP7_75t_R)
    14   33.33   10.96   28.69 1976.60 ^ wire2179/Y (BUFx16f_ASAP7_75t_R)
                                         net2179 (net)
                154.90   48.77 2025.37 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[47]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               2025.37   data arrival time

                  0.00 9000.00 9000.00   clock clk (rise edge)
                          0.00 9000.00   clock network delay (ideal)
                          0.00 9000.00   clock reconvergence pessimism
                               9000.00 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[47]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -16.70 8983.29   library recovery time
                               8983.29   data required time
-----------------------------------------------------------------------------
                               8983.29   data required time
                               -2025.37   data arrival time
-----------------------------------------------------------------------------
                               6957.92   slack (MET)


Startpoint: syn_addr[1] (input port clocked by clk)
Endpoint: syn_data[109] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1800.00 1800.00 v input external delay
     1    2.64    0.00    0.00 1800.00 v syn_addr[1] (in)
                                         syn_addr[1] (net)
                  0.05    0.02 1800.02 v input262/A (BUFx16f_ASAP7_75t_R)
    61   61.56   31.91   17.70 1817.71 v input262/Y (BUFx16f_ASAP7_75t_R)
                                         net262 (net)
                 59.98   16.91 1834.62 v load_slew2259/A (BUFx16f_ASAP7_75t_R)
    53   59.60   30.59   32.91 1867.53 v load_slew2259/Y (BUFx16f_ASAP7_75t_R)
                                         net2259 (net)
                 88.56   27.62 1895.15 v wire2258/A (BUFx16f_ASAP7_75t_R)
    33   40.56   11.16   32.78 1927.93 v wire2258/Y (BUFx16f_ASAP7_75t_R)
                                         net2258 (net)
                148.90   46.56 1974.49 v load_slew2257/A (BUFx16f_ASAP7_75t_R)
    89   84.15   47.34   46.64 2021.13 v load_slew2257/Y (BUFx16f_ASAP7_75t_R)
                                         net2257 (net)
                 68.17   15.71 2036.84 v load_slew2255/A (BUFx16f_ASAP7_75t_R)
   101   93.53   46.18   35.00 2071.84 v load_slew2255/Y (BUFx16f_ASAP7_75t_R)
                                         net2255 (net)
                106.47   31.78 2103.62 v load_slew2253/A (BUFx16f_ASAP7_75t_R)
    87   86.28   46.90   41.88 2145.50 v load_slew2253/Y (BUFx16f_ASAP7_75t_R)
                                         net2253 (net)
                 87.91   24.82 2170.32 v load_slew2247/A (BUFx16f_ASAP7_75t_R)
   102   92.67   36.27   36.44 2206.76 v load_slew2247/Y (BUFx16f_ASAP7_75t_R)
                                         net2247 (net)
                155.68   48.46 2255.22 v load_slew2246/A (BUFx16f_ASAP7_75t_R)
   103   93.53   48.18   48.00 2303.23 v load_slew2246/Y (BUFx16f_ASAP7_75t_R)
                                         net2246 (net)
                 94.72   26.31 2329.54 v load_slew2245/A (BUFx16f_ASAP7_75t_R)
   103   92.61   45.16   40.02 2369.56 v load_slew2245/Y (BUFx16f_ASAP7_75t_R)
                                         net2245 (net)
                 67.27   15.20 2384.76 v load_slew2244/A (BUFx16f_ASAP7_75t_R)
    75   68.78   36.81   33.97 2418.73 v load_slew2244/Y (BUFx16f_ASAP7_75t_R)
                                         net2244 (net)
                 69.82   19.32 2438.06 v load_slew2243/A (BUFx16f_ASAP7_75t_R)
    88   77.58   41.93   35.60 2473.66 v load_slew2243/Y (BUFx16f_ASAP7_75t_R)
                                         net2243 (net)
                 79.99   22.86 2496.51 v _66637_/A (NAND2x1_ASAP7_75t_R)
     1    0.46   23.97   24.22 2520.74 ^ _66637_/Y (NAND2x1_ASAP7_75t_R)
                                         _25087_ (net)
                 23.97    0.00 2520.74 ^ _66638_/B (OA211x2_ASAP7_75t_R)
     1    0.60    9.38   22.12 2542.86 ^ _66638_/Y (OA211x2_ASAP7_75t_R)
                                         _25088_ (net)
                  9.38    0.00 2542.86 ^ _66639_/C (OR3x1_ASAP7_75t_R)
     1    0.67    9.82   13.42 2556.29 ^ _66639_/Y (OR3x1_ASAP7_75t_R)
                                         _25089_ (net)
                  9.82    0.01 2556.29 ^ _66640_/C (AND3x1_ASAP7_75t_R)
     1    0.82   11.46   20.95 2577.25 ^ _66640_/Y (AND3x1_ASAP7_75t_R)
                                         _25090_ (net)
                 11.46    0.03 2577.27 ^ _66641_/B (AO21x1_ASAP7_75t_R)
     1    1.28   12.08   13.73 2591.01 ^ _66641_/Y (AO21x1_ASAP7_75t_R)
                                         _25091_ (net)
                 12.09    0.11 2591.12 ^ _66672_/A2 (OA21x2_ASAP7_75t_R)
     1    9.83   36.91   27.13 2618.25 ^ _66672_/Y (OA21x2_ASAP7_75t_R)
                                         net980 (net)
                 44.01    8.30 2626.55 ^ output980/A (BUFx2_ASAP7_75t_R)
     1    0.02    4.99   18.95 2645.50 ^ output980/Y (BUFx2_ASAP7_75t_R)
                                         syn_data[109] (net)
                  4.99    0.00 2645.50 ^ syn_data[109] (out)
                               2645.50   data arrival time

                  0.00 9000.00 9000.00   clock clk (rise edge)
                          0.00 9000.00   clock network delay (ideal)
                          0.00 9000.00   clock reconvergence pessimism
                       -1800.00 7200.00   output external delay
                               7200.00   data required time
-----------------------------------------------------------------------------
                               7200.00   data required time
                               -2645.50   data arrival time
-----------------------------------------------------------------------------
                               4554.50   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: v_rf_ctrl.stage_rf_wr_en.internal_data[47]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1800.00 1800.00 v input external delay
     1    1.37    0.00    0.00 1800.00 v rst (in)
                                         rst (net)
                  0.02    0.01 1800.01 v input260/A (BUFx6f_ASAP7_75t_R)
     1   13.29   15.04   15.00 1815.01 v input260/Y (BUFx6f_ASAP7_75t_R)
                                         net260 (net)
                 15.04    0.16 1815.17 v _45858_/A (CKINVDCx20_ASAP7_75t_R)
    46   67.20   25.79    9.72 1824.90 ^ _45858_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _04909_ (net)
                 94.63   28.61 1853.51 ^ load_slew2181/A (BUFx16f_ASAP7_75t_R)
    11   25.57   16.64   31.21 1884.71 ^ load_slew2181/Y (BUFx16f_ASAP7_75t_R)
                                         net2181 (net)
                 45.67   13.54 1898.25 ^ wire2180/A (BUFx12f_ASAP7_75t_R)
     2   22.00    9.63   20.18 1918.43 ^ wire2180/Y (BUFx12f_ASAP7_75t_R)
                                         net2180 (net)
                 93.63   29.48 1947.91 ^ wire2179/A (BUFx16f_ASAP7_75t_R)
    14   33.33   10.96   28.69 1976.60 ^ wire2179/Y (BUFx16f_ASAP7_75t_R)
                                         net2179 (net)
                154.90   48.77 2025.37 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[47]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               2025.37   data arrival time

                  0.00 9000.00 9000.00   clock clk (rise edge)
                          0.00 9000.00   clock network delay (ideal)
                          0.00 9000.00   clock reconvergence pessimism
                               9000.00 ^ v_rf_ctrl.stage_rf_wr_en.internal_data[47]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                        -16.70 8983.29   library recovery time
                               8983.29   data required time
-----------------------------------------------------------------------------
                               8983.29   data required time
                               -2025.37   data arrival time
-----------------------------------------------------------------------------
                               6957.92   slack (MET)


Startpoint: syn_addr[1] (input port clocked by clk)
Endpoint: syn_data[109] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1800.00 1800.00 v input external delay
     1    2.64    0.00    0.00 1800.00 v syn_addr[1] (in)
                                         syn_addr[1] (net)
                  0.05    0.02 1800.02 v input262/A (BUFx16f_ASAP7_75t_R)
    61   61.56   31.91   17.70 1817.71 v input262/Y (BUFx16f_ASAP7_75t_R)
                                         net262 (net)
                 59.98   16.91 1834.62 v load_slew2259/A (BUFx16f_ASAP7_75t_R)
    53   59.60   30.59   32.91 1867.53 v load_slew2259/Y (BUFx16f_ASAP7_75t_R)
                                         net2259 (net)
                 88.56   27.62 1895.15 v wire2258/A (BUFx16f_ASAP7_75t_R)
    33   40.56   11.16   32.78 1927.93 v wire2258/Y (BUFx16f_ASAP7_75t_R)
                                         net2258 (net)
                148.90   46.56 1974.49 v load_slew2257/A (BUFx16f_ASAP7_75t_R)
    89   84.15   47.34   46.64 2021.13 v load_slew2257/Y (BUFx16f_ASAP7_75t_R)
                                         net2257 (net)
                 68.17   15.71 2036.84 v load_slew2255/A (BUFx16f_ASAP7_75t_R)
   101   93.53   46.18   35.00 2071.84 v load_slew2255/Y (BUFx16f_ASAP7_75t_R)
                                         net2255 (net)
                106.47   31.78 2103.62 v load_slew2253/A (BUFx16f_ASAP7_75t_R)
    87   86.28   46.90   41.88 2145.50 v load_slew2253/Y (BUFx16f_ASAP7_75t_R)
                                         net2253 (net)
                 87.91   24.82 2170.32 v load_slew2247/A (BUFx16f_ASAP7_75t_R)
   102   92.67   36.27   36.44 2206.76 v load_slew2247/Y (BUFx16f_ASAP7_75t_R)
                                         net2247 (net)
                155.68   48.46 2255.22 v load_slew2246/A (BUFx16f_ASAP7_75t_R)
   103   93.53   48.18   48.00 2303.23 v load_slew2246/Y (BUFx16f_ASAP7_75t_R)
                                         net2246 (net)
                 94.72   26.31 2329.54 v load_slew2245/A (BUFx16f_ASAP7_75t_R)
   103   92.61   45.16   40.02 2369.56 v load_slew2245/Y (BUFx16f_ASAP7_75t_R)
                                         net2245 (net)
                 67.27   15.20 2384.76 v load_slew2244/A (BUFx16f_ASAP7_75t_R)
    75   68.78   36.81   33.97 2418.73 v load_slew2244/Y (BUFx16f_ASAP7_75t_R)
                                         net2244 (net)
                 69.82   19.32 2438.06 v load_slew2243/A (BUFx16f_ASAP7_75t_R)
    88   77.58   41.93   35.60 2473.66 v load_slew2243/Y (BUFx16f_ASAP7_75t_R)
                                         net2243 (net)
                 79.99   22.86 2496.51 v _66637_/A (NAND2x1_ASAP7_75t_R)
     1    0.46   23.97   24.22 2520.74 ^ _66637_/Y (NAND2x1_ASAP7_75t_R)
                                         _25087_ (net)
                 23.97    0.00 2520.74 ^ _66638_/B (OA211x2_ASAP7_75t_R)
     1    0.60    9.38   22.12 2542.86 ^ _66638_/Y (OA211x2_ASAP7_75t_R)
                                         _25088_ (net)
                  9.38    0.00 2542.86 ^ _66639_/C (OR3x1_ASAP7_75t_R)
     1    0.67    9.82   13.42 2556.29 ^ _66639_/Y (OR3x1_ASAP7_75t_R)
                                         _25089_ (net)
                  9.82    0.01 2556.29 ^ _66640_/C (AND3x1_ASAP7_75t_R)
     1    0.82   11.46   20.95 2577.25 ^ _66640_/Y (AND3x1_ASAP7_75t_R)
                                         _25090_ (net)
                 11.46    0.03 2577.27 ^ _66641_/B (AO21x1_ASAP7_75t_R)
     1    1.28   12.08   13.73 2591.01 ^ _66641_/Y (AO21x1_ASAP7_75t_R)
                                         _25091_ (net)
                 12.09    0.11 2591.12 ^ _66672_/A2 (OA21x2_ASAP7_75t_R)
     1    9.83   36.91   27.13 2618.25 ^ _66672_/Y (OA21x2_ASAP7_75t_R)
                                         net980 (net)
                 44.01    8.30 2626.55 ^ output980/A (BUFx2_ASAP7_75t_R)
     1    0.02    4.99   18.95 2645.50 ^ output980/Y (BUFx2_ASAP7_75t_R)
                                         syn_data[109] (net)
                  4.99    0.00 2645.50 ^ syn_data[109] (out)
                               2645.50   data arrival time

                  0.00 9000.00 9000.00   clock clk (rise edge)
                          0.00 9000.00   clock network delay (ideal)
                          0.00 9000.00   clock reconvergence pessimism
                       -1800.00 7200.00   output external delay
                               7200.00   data required time
-----------------------------------------------------------------------------
                               7200.00   data required time
                               -2645.50   data arrival time
-----------------------------------------------------------------------------
                               4554.50   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
71.85002899169922

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2245

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
7.988191604614258

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1734

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: v_rf_ctrl.stage_rf_wr_addr.internal_data[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_rf.regs[2560]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ v_rf_ctrl.stage_rf_wr_addr.internal_data[15]$_DFFE_PN_/CLK (DFFHQNx2_ASAP7_75t_R)
  75.60   75.60 ^ v_rf_ctrl.stage_rf_wr_addr.internal_data[15]$_DFFE_PN_/QN (DFFHQNx2_ASAP7_75t_R)
  33.78  109.38 ^ load_slew1989/Y (BUFx16f_ASAP7_75t_R)
  26.91  136.29 ^ load_slew1986/Y (BUFx16f_ASAP7_75t_R)
  29.77  166.07 ^ max_length1982/Y (BUFx16f_ASAP7_75t_R)
  36.96  203.03 ^ load_slew1980/Y (BUFx16f_ASAP7_75t_R)
  45.71  248.75 ^ wire1979/Y (BUFx16f_ASAP7_75t_R)
  59.51  308.26 v _45676_/Y (INVx13_ASAP7_75t_R)
  19.84  328.10 v max_length1806/Y (BUFx12f_ASAP7_75t_R)
  32.15  360.25 v wire1795/Y (BUFx16f_ASAP7_75t_R)
  72.85  433.10 v max_length1794/Y (BUFx16f_ASAP7_75t_R)
  38.78  471.88 v max_length1793/Y (BUFx16f_ASAP7_75t_R)
  64.49  536.38 v _86143_/Y (AND3x4_ASAP7_75t_R)
  26.48  562.85 v max_length1594/Y (BUFx16f_ASAP7_75t_R)
  32.90  595.76 v wire1593/Y (BUFx16f_ASAP7_75t_R)
  66.46  662.22 v max_length1592/Y (BUFx16f_ASAP7_75t_R)
  76.86  739.07 v wire1591/Y (BUFx16f_ASAP7_75t_R)
  59.03  798.10 v wire1590/Y (BUFx16f_ASAP7_75t_R)
  56.90  855.00 ^ _86145_/Y (NAND2x2_ASAP7_75t_R)
  20.38  875.38 ^ max_length1338/Y (BUFx12f_ASAP7_75t_R)
  57.40  932.78 ^ wire1334/Y (BUFx16f_ASAP7_75t_R)
  71.46 1004.24 ^ load_slew1333/Y (BUFx12f_ASAP7_75t_R)
  31.33 1035.57 ^ wire1332/Y (BUFx16f_ASAP7_75t_R)
  35.17 1070.74 ^ max_length1331/Y (BUFx16f_ASAP7_75t_R)
  27.15 1097.88 ^ _86147_/Y (AO21x1_ASAP7_75t_R)
  15.79 1113.67 ^ _86151_/Y (AND2x2_ASAP7_75t_R)
   0.00 1113.67 ^ v_rf.regs[2560]$_DFF_P_/D (DFFHQNx2_ASAP7_75t_R)
        1113.67   data arrival time

9000.00 9000.00   clock clk (rise edge)
   0.00 9000.00   clock network delay (ideal)
   0.00 9000.00   clock reconvergence pessimism
        9000.00 ^ v_rf.regs[2560]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
 -10.19 8989.81   library setup time
        8989.81   data required time
---------------------------------------------------------
        8989.81   data required time
        -1113.67   data arrival time
---------------------------------------------------------
        7876.14   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: v_csr.vtype[8]$_DFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: v_csr.vtype[8]$_DFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ v_csr.vtype[8]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  36.58   36.58 ^ v_csr.vtype[8]$_DFF_PP0_/QN (DFFASRHQNx1_ASAP7_75t_R)
   8.59   45.17 v _46624_/Y (OAI21x1_ASAP7_75t_R)
   0.02   45.19 v v_csr.vtype[8]$_DFF_PP0_/D (DFFASRHQNx1_ASAP7_75t_R)
          45.19   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ v_csr.vtype[8]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
   9.14    9.14   library hold time
           9.14   data required time
---------------------------------------------------------
           9.14   data required time
         -45.19   data arrival time
---------------------------------------------------------
          36.05   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
2645.5017

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
4554.4980

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
172.160086

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.69e-03   4.59e-04   9.06e-07   2.15e-03  47.2%
Combinational          1.37e-03   1.04e-03   3.61e-06   2.41e-03  52.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.06e-03   1.49e-03   4.51e-06   4.56e-03 100.0%
                          67.1%      32.8%       0.1%
