Setting timeout to: 13000000
vm_run_with_timeout.pl: Running command: 'cd /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim ; irun -f run_vm.f +UVM_TESTNAME=write_miss_icache_randomized -define TEST54'
irun: 15.20-s022: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_01_37_22_5343/chain_0/all_test/run_129/.SRvSof/ncvlog_2020_04_28_02_18_00.vsof
file: ../uvm/top.sv
        expected.bus_req_proc_num = i;
                                    |
ncvlog: *W,ENUMERR (../uvm/cache_scoreboard_c.sv,307|36): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_01_37_22_5343/chain_0/all_test/run_129/cov_work/scope/test/ies.vsof
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		cpu_pkg
		top
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

	Extracting FSMs for coverage:
		worklib.memory
		worklib.lrs_arbiter
		worklib.blk_hit_proc_md
		worklib.addr_segregator_proc
		worklib.free_blk_md
		worklib.access_blk_proc_md
		worklib.blk_to_be_accessed_md
		worklib.main_func_lv2
		worklib.cache_block_lv2
		worklib.lru_block_lv2
		worklib.cache_controller_lv2
		worklib.cache_wrapper_lv2
		worklib.lru_block_lv1
		worklib.mesi_fsm_lv1
		worklib.cache_controller_lv1_dl
		worklib.blk_hit_snoop_md
		worklib.addr_segregator_snoop
		worklib.access_blk_snoop_md
		worklib.blk_to_be_accessed_snoop_md
		worklib.main_func_lv1_dl
		worklib.cache_block_lv1_dl
		worklib.cache_wrapper_lv1_dl
		worklib.cache_controller_lv1_il
		worklib.main_func_lv1_il
		worklib.cache_block_lv1_il
		worklib.cache_wrapper_lv1_il
		worklib.cache_lv1_unicore
		worklib.cache_lv1_multicore
		worklib.cache_top
		worklib.top
	Total FSMs extracted = 0
        expected.bus_req_proc_num = i;
                                    |
ncelab: *W,ENUMERR (../uvm/cache_scoreboard_c.sv,307|36): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
	Building instance overlay tables: ...........
class sbus_packet_c extends uvm_sequence_item;
                  |
ncelab: *W,COVUCC (../uvm/sbus_packet_c.sv,12|18): Block and Expression coverage types are not supported inside SystemVerilog classes. Use CCF command to enable type-based block coverage. There may also be other such classes in the design.
......... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
ncelab: *W,COVDCL: By default expression coverage is scored only for Verilog logical operators (|| and &&) and VHDL logical operators (OR, AND, NOR, and NAND), and is scored only in condition expressions. To score coverage for other operators and for expressions in other statements, use the "set_expr_coverable_operators" and "set_expr_coverable_statements" coverage configuration file commands with suitable options at elaboration.
    integer i;
            |
ncelab: *W,COVUTA (../design/common/access_blk_proc_md.sv,31|12): Toggle coverage is not supported for SystemVerilog integer, real, string, dynamic array, sparse memory, and array of enum. It is also not supported for VHDL multi-dimensional array and array of record. There may also be other such objects in the design.
    wire [MESI_WID - 1 : 0] cache_mesi [ASSOC - 1 : 0];
                                     |
ncelab: *W,COVMDD (../design/common/access_blk_proc_md.sv,32|37): Toggle coverage for bit, logic, reg, wire, and struct multi-dimensional static arrays and vectors is not supported by default. To enable toggle coverage on for these types specify 'set_toggle_scoring -sv_mda [<max_bit_base2_exponent>] [-sv_mda_of_struct]' ccf command in the coverage configuration file.
	Building instance specific data structures.
ncelab: *W,CGPIDF: Covergroup "per_instance" option , by default, is set as 0.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                     128      30
		Interfaces:                    9       3
		Verilog packages:              5       5
		Resolved nets:                 0       3
		Registers:                 21113   13105
		Scalar wires:                340       -
		Expanded wires:              472      20
		Vectored wires:              496       -
		Named events:                 64      51
		Always blocks:               386     188
		Initial blocks:              809     352
		Parallel blocks:              30      31
		Cont. assignments:           366     104
		Pseudo assignments:           29      23
		Assertions:                   62      41
		Covergroup Instances:          0       4
		SV Class declarations:       327     441
		SV Class specializations:    649     649
		Simulation timescale:        1ns
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Writing initial vsof to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_01_37_22_5343/chain_0/all_test/run_129/.SRvSof/ncsim_2020_04_28_02_18_03.vsof
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> source /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
ncsim> run
----------------------------------------------------------------
CDNS-UVM-1.1d (15.20-s022)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(227) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test write_miss_icache_randomized...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------
Name                        Type                          Size  Value     
--------------------------------------------------------------------------
uvm_test_top                write_miss_icache_randomized  -     @3276     
  tb                        env                           -     @3386     
    cpu[0]                  cpu_agent_c                   -     @3424     
      driver                cpu_driver_c                  -     @5234     
        rsp_port            uvm_analysis_port             -     @5385     
          recording_detail  integral                      32    'd1       
        seq_item_port       uvm_seq_item_pull_port        -     @5336     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      monitor               cpu_monitor_c                 -     @4562     
        mon_out             uvm_analysis_port             -     @4617     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      sequencer             cpu_sequencer_c               -     @4649     
        rsp_export          uvm_analysis_export           -     @4705     
          recording_detail  integral                      32    'd1       
        seq_item_export     uvm_seq_item_pull_imp         -     @5255     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
        arbitration_queue   array                         0     -         
        lock_queue          array                         0     -         
        num_last_reqs       integral                      32    'd1       
        num_last_rsps       integral                      32    'd1       
      is_active             uvm_active_passive_enum       1     UVM_ACTIVE
      recording_detail      integral                      32    'd1       
    cpu[1]                  cpu_agent_c                   -     @3422     
      driver                cpu_driver_c                  -     @6095     
        rsp_port            uvm_analysis_port             -     @6240     
          recording_detail  integral                      32    'd1       
        seq_item_port       uvm_seq_item_pull_port        -     @6192     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      monitor               cpu_monitor_c                 -     @5441     
        mon_out             uvm_analysis_port             -     @5489     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      sequencer             cpu_sequencer_c               -     @5519     
        rsp_export          uvm_analysis_export           -     @5575     
          recording_detail  integral                      32    'd1       
        seq_item_export     uvm_seq_item_pull_imp         -     @6115     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
        arbitration_queue   array                         0     -         
        lock_queue          array                         0     -         
        num_last_reqs       integral                      32    'd1       
        num_last_rsps       integral                      32    'd1       
      is_active             uvm_active_passive_enum       1     UVM_ACTIVE
      recording_detail      integral                      32    'd1       
    cpu[2]                  cpu_agent_c                   -     @3454     
      driver                cpu_driver_c                  -     @6943     
        rsp_port            uvm_analysis_port             -     @7088     
          recording_detail  integral                      32    'd1       
        seq_item_port       uvm_seq_item_pull_port        -     @7040     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      monitor               cpu_monitor_c                 -     @6289     
        mon_out             uvm_analysis_port             -     @6337     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      sequencer             cpu_sequencer_c               -     @6367     
        rsp_export          uvm_analysis_export           -     @6423     
          recording_detail  integral                      32    'd1       
        seq_item_export     uvm_seq_item_pull_imp         -     @6963     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
        arbitration_queue   array                         0     -         
        lock_queue          array                         0     -         
        num_last_reqs       integral                      32    'd1       
        num_last_rsps       integral                      32    'd1       
      is_active             uvm_active_passive_enum       1     UVM_ACTIVE
      recording_detail      integral                      32    'd1       
    cpu[3]                  cpu_agent_c                   -     @3484     
      driver                cpu_driver_c                  -     @7791     
        rsp_port            uvm_analysis_port             -     @7936     
          recording_detail  integral                      32    'd1       
        seq_item_port       uvm_seq_item_pull_port        -     @7888     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      monitor               cpu_monitor_c                 -     @7137     
        mon_out             uvm_analysis_port             -     @7185     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
      sequencer             cpu_sequencer_c               -     @7215     
        rsp_export          uvm_analysis_export           -     @7271     
          recording_detail  integral                      32    'd1       
        seq_item_export     uvm_seq_item_pull_imp         -     @7811     
          recording_detail  integral                      32    'd1       
        recording_detail    integral                      32    'd1       
        arbitration_queue   array                         0     -         
        lock_queue          array                         0     -         
        num_last_reqs       integral                      32    'd1       
        num_last_rsps       integral                      32    'd1       
      is_active             uvm_active_passive_enum       1     UVM_ACTIVE
      recording_detail      integral                      32    'd1       
    sb                      cache_scoreboard_c            -     @4216     
      sb_cpu0m              uvm_analysis_imp_cpu0m        -     @4333     
        recording_detail    integral                      32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m        -     @4384     
        recording_detail    integral                      32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m        -     @4433     
        recording_detail    integral                      32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m        -     @4482     
        recording_detail    integral                      32    'd1       
      sb_sbus               uvm_analysis_imp_sbus         -     @4531     
        recording_detail    integral                      32    'd1       
      recording_detail      integral                      32    'd1       
    sbus_monitor            system_bus_monitor_c          -     @4132     
      sbus_out              uvm_analysis_port             -     @4234     
        recording_detail    integral                      32    'd1       
      recording_detail      integral                      32    'd1       
    vsequencer              virtual_sequencer_c           -     @3514     
      rsp_export            uvm_analysis_export           -     @3603     
        recording_detail    integral                      32    'd1       
      seq_item_export       uvm_seq_item_pull_imp         -     @4153     
        recording_detail    integral                      32    'd1       
      recording_detail      integral                      32    'd1       
      arbitration_queue     array                         0     -         
      lock_queue            array                         0     -         
      num_last_reqs         integral                      32    'd1       
      num_last_rsps         integral                      32    'd1       
    recording_detail        integral                      32    'd1       
--------------------------------------------------------------------------

UVM_INFO ../test/write_miss_icache_randomized.sv(26) @ 0: uvm_test_top [write_miss_icache_randomized] Executing write_miss_icache_randomized test
SDI/Verilog Transaction Recording Facility Version 15.20-s022
SDI2 Transaction Recording API Version 15.20-s022
UVM_INFO ../uvm/system_bus_monitor_c.sv(95) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(56) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [write_miss_icache_randomized_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [write_miss_icache_randomized_seq] Main Processor=3	SP1=0	SP2=1
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 1.
Observed simulation time : 0 FS + 43
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 0: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8414                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    0                                                          
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(104) @ 25: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(189) @ 95: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] ICACHE_RD successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(255) @ 105: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 125: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8318     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 125: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 125: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 125: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 125: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8325     
  bus_req_type               bus_req_t       32    ICACHE_RD 
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h0       
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'haaaa5555
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 145: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 2.
Observed simulation time : 145 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 145: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 145: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8305                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    145                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 175: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8271     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 175: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 175: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 175: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 195: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 3.
Observed simulation time : 195 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 195: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 195: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8241                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    195                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 225: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8410     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 225: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 225: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 225: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 245: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 4.
Observed simulation time : 245 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 245: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 245: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8238                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    245                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 275: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8231     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 275: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 275: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 275: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 295: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 5.
Observed simulation time : 295 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 295: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 295: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8244                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    295                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8411     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 325: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 345: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 6.
Observed simulation time : 345 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 345: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 345: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8257                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    345                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 375: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8263     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 375: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 375: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 375: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 395: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 7.
Observed simulation time : 395 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 395: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 395: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8267                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    395                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 425: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8404     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 425: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 425: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 425: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 445: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 8.
Observed simulation time : 445 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 445: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 445: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8393                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    445                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 475: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8305     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 475: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 475: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 475: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 495: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 9.
Observed simulation time : 495 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 495: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 495: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8271                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    495                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 525: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8241     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 525: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 525: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 525: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 545: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 10.
Observed simulation time : 545 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 545: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 545: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8410                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    545                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 575: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8238     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 575: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 575: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 575: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 595: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 11.
Observed simulation time : 595 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 595: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 595: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8231                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    595                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 625: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8244     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 625: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 625: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 625: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 645: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 12.
Observed simulation time : 645 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 645: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 645: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8411                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    645                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 675: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8257     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 675: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 675: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 675: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 695: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 13.
Observed simulation time : 695 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 695: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 695: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8263                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    695                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 725: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8267     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 725: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 725: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 725: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 745: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 14.
Observed simulation time : 745 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 745: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 745: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8404                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    745                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 775: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8393     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 775: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 775: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 775: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 795: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 15.
Observed simulation time : 795 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 795: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 795: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8305                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    795                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8271     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 825: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 825: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 845: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 16.
Observed simulation time : 845 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 845: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 845: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8241                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    845                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 875: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8410     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 875: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 875: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 875: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 895: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 17.
Observed simulation time : 895 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 895: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 895: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8238                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    895                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 925: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8231     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 925: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 925: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 925: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 945: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 18.
Observed simulation time : 945 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 945: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 945: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8244                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    945                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 975: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8411     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 975: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 975: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 975: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 995: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 19.
Observed simulation time : 995 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 995: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 995: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8257                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    995                                                        
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1025: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8263     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1025: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1025: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1025: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1045: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 20.
Observed simulation time : 1045 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 1045: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1045: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8267                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    1045                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1075: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8404     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1075: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1075: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1075: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1095: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 21.
Observed simulation time : 1095 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 1095: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1095: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8393                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    1095                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1125: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8305     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1125: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1125: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1125: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1145: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 22.
Observed simulation time : 1145 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 1145: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1145: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8271                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    1145                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1175: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8241     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1175: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1175: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1175: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1195: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 23.
Observed simulation time : 1195 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 1195: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1195: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8410                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    1195                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1225: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8238     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1225: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1225: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1225: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1245: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 24.
Observed simulation time : 1245 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 1245: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1245: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8231                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    1245                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1275: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8244     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1275: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1275: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1275: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1295: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 25.
Observed simulation time : 1295 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 1295: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1295: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8411                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    1295                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8257     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1325: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1345: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 26.
Observed simulation time : 1345 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 1345: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1345: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8263                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    1345                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1375: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8267     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1375: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1375: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1375: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1395: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 27.
Observed simulation time : 1395 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 1395: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1395: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8404                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    1395                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1425: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8393     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1425: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1425: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1425: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1445: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 28.
Observed simulation time : 1445 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 1445: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1445: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8305                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    1445                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1475: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8271     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1475: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1475: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1475: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1495: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 29.
Observed simulation time : 1495 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 1495: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1495: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8241                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    1495                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1525: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8410     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1525: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1525: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1525: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1545: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 30.
Observed simulation time : 1545 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 1545: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1545: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8238                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    1545                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1575: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8231     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1575: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1575: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1575: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1595: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 31.
Observed simulation time : 1595 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 1595: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1595: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8244                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    1595                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1625: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8411     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1625: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1625: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1625: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1645: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 32.
Observed simulation time : 1645 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 1645: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1645: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8257                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    1645                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8263     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1675: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1695: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 33.
Observed simulation time : 1695 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 1695: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1695: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8267                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    1695                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1725: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8404     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1725: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1725: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1725: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1745: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 34.
Observed simulation time : 1745 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 1745: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1745: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8393                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    1745                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1775: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8305     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1775: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1775: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1775: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1795: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 35.
Observed simulation time : 1795 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 1795: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1795: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8271                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    1795                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8241     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1825: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1845: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 36.
Observed simulation time : 1845 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 1845: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1845: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8410                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    1845                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1875: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8238     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1875: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1875: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1875: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1895: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 37.
Observed simulation time : 1895 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 1895: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1895: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8231                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    1895                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1925: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8244     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1925: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1925: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1925: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1945: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 38.
Observed simulation time : 1945 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 1945: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1945: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8411                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    1945                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 1975: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8257     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 1975: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 1975: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 1975: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1995: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 39.
Observed simulation time : 1995 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 1995: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1995: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8263                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    1995                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8267     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2025: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2045: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 40.
Observed simulation time : 2045 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 2045: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2045: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8404                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    2045                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2075: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8393     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2075: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2075: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2075: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2095: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 41.
Observed simulation time : 2095 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 2095: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2095: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8305                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    2095                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2125: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8271     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2125: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2125: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2125: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2145: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 42.
Observed simulation time : 2145 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 2145: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2145: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8241                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    2145                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2175: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8410     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2175: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2175: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2175: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2195: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 43.
Observed simulation time : 2195 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 2195: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2195: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8238                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    2195                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2225: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8231     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2225: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2225: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2225: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2245: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 44.
Observed simulation time : 2245 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 2245: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2245: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8244                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    2245                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2275: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8411     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2275: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2275: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2275: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2295: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 45.
Observed simulation time : 2295 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 2295: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2295: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8257                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    2295                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8263     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2325: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2345: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 46.
Observed simulation time : 2345 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 2345: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2345: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8267                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    2345                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2375: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8404     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2375: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2375: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2375: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2395: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 47.
Observed simulation time : 2395 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 2395: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2395: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8393                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    2395                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2425: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8305     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2425: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2425: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2425: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2445: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 48.
Observed simulation time : 2445 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 2445: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2445: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8271                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    2445                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2475: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8241     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2475: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2475: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2475: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2495: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 49.
Observed simulation time : 2495 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 2495: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2495: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8410                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    2495                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2525: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8238     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2525: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2525: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2525: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2545: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 50.
Observed simulation time : 2545 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 2545: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2545: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8231                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    2545                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2575: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8244     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2575: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2575: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2575: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2595: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 51.
Observed simulation time : 2595 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 2595: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2595: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8411                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    2595                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2625: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8257     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2625: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2625: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2625: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2645: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 52.
Observed simulation time : 2645 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 2645: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2645: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8263                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    2645                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2675: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8267     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2675: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2675: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2675: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2695: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 53.
Observed simulation time : 2695 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 2695: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2695: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8404                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    2695                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2725: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8393     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2725: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2725: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2725: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2745: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 54.
Observed simulation time : 2745 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 2745: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2745: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8305                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    2745                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2775: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8271     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2775: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2775: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2775: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2795: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 55.
Observed simulation time : 2795 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 2795: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2795: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8241                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    2795                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8410     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2825: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2825: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2845: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 56.
Observed simulation time : 2845 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 2845: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2845: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8238                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    2845                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2875: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8231     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2875: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2875: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2875: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2895: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 57.
Observed simulation time : 2895 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 2895: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2895: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8244                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    2895                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2925: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8411     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2925: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2925: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2925: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2945: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 58.
Observed simulation time : 2945 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 2945: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2945: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8257                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    2945                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 2975: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8263     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 2975: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 2975: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2975: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2995: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 59.
Observed simulation time : 2995 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 2995: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2995: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8267                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    2995                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3025: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8404     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3025: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3025: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3025: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3045: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 60.
Observed simulation time : 3045 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 3045: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3045: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8393                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    3045                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3075: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8305     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3075: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3075: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3075: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3095: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 61.
Observed simulation time : 3095 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 3095: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3095: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8271                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    3095                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3125: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8241     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3125: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3125: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3125: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3145: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 62.
Observed simulation time : 3145 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 3145: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3145: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8410                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    3145                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3175: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8238     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3175: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3175: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3175: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3195: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 63.
Observed simulation time : 3195 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 3195: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3195: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8231                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    3195                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3225: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8244     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3225: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3225: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3225: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3245: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 64.
Observed simulation time : 3245 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 3245: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3245: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8411                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    3245                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3275: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8257     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3275: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3275: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3275: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3295: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 65.
Observed simulation time : 3295 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 3295: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3295: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8263                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    3295                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8267     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3325: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3345: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 66.
Observed simulation time : 3345 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 3345: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3345: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8404                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    3345                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3375: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8393     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3375: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3375: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3375: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3395: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 67.
Observed simulation time : 3395 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 3395: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3395: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8305                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    3395                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3425: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8271     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3425: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3425: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3425: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3445: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 68.
Observed simulation time : 3445 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 3445: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3445: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8241                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    3445                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3475: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8410     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3475: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3475: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3475: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3495: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 69.
Observed simulation time : 3495 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 3495: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3495: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8238                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    3495                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3525: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8231     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3525: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3525: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3525: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3545: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 70.
Observed simulation time : 3545 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 3545: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3545: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8244                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    3545                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3575: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8411     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3575: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3575: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3575: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3595: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 71.
Observed simulation time : 3595 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 3595: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3595: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8257                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    3595                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3625: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8263     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3625: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3625: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3625: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3645: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 72.
Observed simulation time : 3645 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 3645: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3645: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8267                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    3645                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3675: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8404     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3675: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3675: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3675: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3695: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 73.
Observed simulation time : 3695 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 3695: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3695: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8393                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    3695                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3725: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8305     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3725: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3725: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3725: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3745: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 74.
Observed simulation time : 3745 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 3745: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3745: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8271                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    3745                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3775: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8241     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3775: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3775: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3775: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3795: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 75.
Observed simulation time : 3795 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 3795: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3795: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8410                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    3795                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8238     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3825: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3825: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3845: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 76.
Observed simulation time : 3845 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 3845: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3845: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8231                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    3845                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3875: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8244     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3875: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3875: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3875: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3895: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 77.
Observed simulation time : 3895 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 3895: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3895: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8411                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    3895                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3925: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8257     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3925: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3925: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3925: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3945: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 78.
Observed simulation time : 3945 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 3945: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3945: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8263                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    3945                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 3975: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8267     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 3975: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 3975: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3975: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3995: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 79.
Observed simulation time : 3995 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 3995: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3995: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8404                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    3995                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4025: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8393     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4025: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4025: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4025: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4045: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 80.
Observed simulation time : 4045 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 4045: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4045: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8305                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    4045                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4075: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8271     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4075: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4075: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4075: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4095: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 81.
Observed simulation time : 4095 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 4095: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4095: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8241                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    4095                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4125: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8410     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4125: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4125: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4125: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4145: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 82.
Observed simulation time : 4145 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 4145: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4145: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8238                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    4145                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4175: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8231     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4175: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4175: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4175: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4195: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 83.
Observed simulation time : 4195 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 4195: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4195: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8244                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    4195                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4225: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8411     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4225: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4225: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4225: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4245: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 84.
Observed simulation time : 4245 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 4245: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4245: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8257                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    4245                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4275: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8263     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4275: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4275: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4275: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4295: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 85.
Observed simulation time : 4295 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 4295: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4295: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8267                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    4295                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4325: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8404     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4325: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4325: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4325: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4345: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 86.
Observed simulation time : 4345 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 4345: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4345: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8393                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    4345                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4375: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8305     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4375: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4375: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4375: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4395: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 87.
Observed simulation time : 4395 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 4395: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4395: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8271                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    4395                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4425: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8241     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4425: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4425: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4425: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4445: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 88.
Observed simulation time : 4445 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 4445: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4445: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8410                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    4445                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4475: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8238     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4475: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4475: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4475: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4495: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 89.
Observed simulation time : 4495 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 4495: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4495: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8231                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    4495                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4525: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8244     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4525: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4525: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4525: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4545: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 90.
Observed simulation time : 4545 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 4545: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4545: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8411                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    4545                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4575: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8257     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4575: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4575: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4575: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4595: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 91.
Observed simulation time : 4595 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 4595: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4595: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8263                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    4595                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4625: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8267     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4625: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4625: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4625: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4645: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 92.
Observed simulation time : 4645 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 4645: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4645: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8404                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    4645                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4675: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8393     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4675: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4675: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4675: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4695: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 93.
Observed simulation time : 4695 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 4695: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4695: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8305                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    4695                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4725: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8271     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4725: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4725: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4725: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4745: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 94.
Observed simulation time : 4745 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 4745: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4745: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8241                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    4745                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4775: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8410     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4775: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4775: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4775: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4795: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 95.
Observed simulation time : 4795 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 4795: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4795: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8238                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    4795                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4825: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8231     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4825: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4825: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4825: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4845: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 96.
Observed simulation time : 4845 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 4845: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4845: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8244                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    4845                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4875: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8411     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4875: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4875: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4875: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4895: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 97.
Observed simulation time : 4895 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 4895: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4895: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8257                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    4895                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4925: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8263     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4925: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4925: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4925: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4945: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 98.
Observed simulation time : 4945 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 4945: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4945: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8267                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    4945                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 4975: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8404     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 4975: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 4975: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 4975: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 4995: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 99.
Observed simulation time : 4995 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 4995: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 4995: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8393                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    4995                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 5025: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8305     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 5025: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 5025: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 5025: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5045: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;})
		                                                                                                              |
ncsim: *W,SVRNDF (../test/write_miss_icache_randomized.sv,46|112): The randomize method call failed. The unique id of the failed randomize call is 100.
Observed simulation time : 5045 NS + 2
ncsim: *W,RNDOCS: These constraints contribute to the set of conflicting constraints:

		`uvm_do_on_with(trans, p_sequencer.cpu_seqr[mp], {request_type == WRITE_REQ; access_cache_type == ICACHE_ACC;}) (../test/write_miss_icache_randomized.sv,46)
			access_cache_type == DCACHE_ACC; (../uvm/cpu_transaction_c.sv,70)
ncsim: *W,RNDOCS: These variables contribute to the set of conflicting constraints:

rand variables:
       access_cache_type [../uvm/cpu_transaction_c.sv, 20] <ICACHE_ACC=0, DCACHE_ACC> 
       request_type [../uvm/cpu_transaction_c.sv, 17] <READ_REQ=0, WRITE_REQ> 

UVM_WARNING ../test/write_miss_icache_randomized.sv(46) @ 5045: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [RNDFLD] Randomization failed in uvm_do_with action
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5045: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                      
-------------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8271                                                      
  data                         integral           32    'h0                                                        
  address                      integral           32    'h0                                                        
  request_type                 request_t          1     READ_REQ                                                   
  access_cache_type            access_cache_t     1     ICACHE_ACC                                                 
  begin_time                   time               64    5045                                                       
  depth                        int                32    'd2                                                        
  parent sequence (name)       string             32    write_miss_icache_randomized_seq                           
  parent sequence (full name)  string             59    uvm_test_top.tb.vsequencer.write_miss_icache_randomized_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                           
-------------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 5075: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8241     
  dat           integral          32    'haaaa5555
  address       integral          32    'h0       
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     READ_REQ  
  addr_type     addr_t            32    ICACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(293) @ 5075: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
UVM_INFO ../uvm/cache_scoreboard_c.sv(295) @ 5075: uvm_test_top.tb.sb [cache_scoreboard_c] Data match!!! expected = aaaa5555 received = aaaa5555
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 5075: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5095: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 5095: uvm_test_top.tb.vsequencer@@write_miss_icache_randomized_seq [write_miss_icache_randomized_seq] drop_objection
UVM_INFO /softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 5095: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
---Test Summary---

---Final Test Status---

Test PASS
 ____   _    ____ ____
|  _ \ / \  / ___/ ___|
| |_) / _ \ \___ \___ \
|  __/ ___ \ ___) |__) |
|_| /_/   \_\____/____/


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  622
UVM_WARNING :  100
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNDFLD]   100
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]   402
[cpu_driver_c]   204
[cpu_monitor_c]     4
[system_bus_monitor_c]     4
[write_miss_icache_randomized]     1
[write_miss_icache_randomized_seq]     3
Simulation complete via $finish(1) at time 5095 NS + 50
/softwares/Linux/cadence/INCISIVE152/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
ncsim> exit
ncsim: *W,CGNSIN: Name of covergroup instance "cover_lru" is same as the name of the covergroup "cover_lru".
ncsim: *W,CGNSIN: Name of covergroup instance "cover_mesi" is same as the name of the covergroup "cover_mesi".
ncsim: *W,CGNSIN: Name of covergroup instance "cover_lru" is same as the name of the covergroup "cover_lru".
ncsim: *W,CGNSIN: Name of covergroup instance "cover_mesi" is same as the name of the covergroup "cover_mesi".
ncsim: *W,CGNSIN: Name of covergroup instance "cover_lru" is same as the name of the covergroup "cover_lru".
ncsim: *W,CGNSIN: Name of covergroup instance "cover_mesi" is same as the name of the covergroup "cover_mesi".
ncsim: *W,CGNSIN: Name of covergroup instance "cover_lru" is same as the name of the covergroup "cover_lru".
ncsim: *W,CGNSIN: Name of covergroup instance "cover_mesi" is same as the name of the covergroup "cover_mesi".

coverage setup:
  workdir  :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_01_37_22_5343/chain_0/all_test/run_129/cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_01_37_22_5343/model_dir/icc_7bfd3f05_002bfa59.ucm (reused)
  data               :  /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_01_37_22_5343/chain_0/all_test/run_129/cov_work/scope/test/icc_7bfd3f05_002bfa59.ucd
  Wrote eManager metrics information to /home/grads/a/agarwal.220196/CSCE689_labs/final_project/CSCE-689-ProjectSpring20/project_release-master/project/sim/regression/cpu_regress.agarwal.220196.20_04_28_01_37_22_5343/chain_0/all_test/run_129/cov_work/scope/test/ies.vsof
vm_srmp: *N,START: vManager Single Run Metrics Processor...

--------------------------------------------------------------------
-- Phase: Reading Input vSofs
--------------------------------------------------------------------
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,READ: Reading vSof ${BRUN_RUN_DIR}/.SRvSof/ncvlog_2020_04_28_02_18_00.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/export0.vsof
vm_srmp: *N,IMPORT: Import results from ${BRUN_RUN_DIR}/.SRvSof/ncvlog_2020_04_28_02_18_00.vsof

--------------------------------------------------------------------
-- Phase: User Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl ius.flt shell.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ius.flt
    2. shell.flt
vm_scan.pl: max patterns (50) reached, stopping scan. 
Wrote ./.vm_scan.hera3.ece.tamu.edu.23585.1/vm_scan_28_2_18_7.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.23585.1/vm_scan_28_2_18_7.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.23585.1/vm_scan_28_2_18_7.vsof

--------------------------------------------------------------------
-- Phase: Complementary Scanning
--------------------------------------------------------------------
vm_srmp: *N,EXEC: vm_scan.pl  /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/ovm_sv_lib.flt /softwares/Linux/cadence/INCISIVE152/tools/vmgr/runner/bin/vm.flt 
vm_scan.pl: Scanning information:
  Log file: local_log.log
  Filter files:
    1. ovm_sv_lib.flt
    2. vm.flt
vm_scan.pl: max patterns (50) reached, stopping scan. vm_scan.pl: total of 101 patterns extracted.
            (some high priority patterns extracted despite limit).
Wrote ./.vm_scan.hera3.ece.tamu.edu.23585.2/vm_scan_28_2_18_8.vsof
vm_srmp: *N,READ: Reading vSof ./.vm_scan.hera3.ece.tamu.edu.23585.2/vm_scan_28_2_18_8.vsof
vm_srmp: *N,IMPORT: Import results from ./.vm_scan.hera3.ece.tamu.edu.23585.2/vm_scan_28_2_18_8.vsof

--------------------------------------------------------------------
-- Phase: Writing Single Run vSof
--------------------------------------------------------------------
vm_srmp: *N,WRITE: Writing vSof ${BRUN_RUN_DIR}/local_vsof.txt
vm_srmp: *N,COMPLETE: vManager Single Run Metrics Processor completed successfully
