Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:32:10 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/sh_reg_1/post_route_timing.rpt
| Design       : sh_reg_1
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
wen                            dout_1_reg[0]/CE               inf           
din_1[0]                       dout_1_reg[0]/D                inf           
wen                            dout_1_reg[1]/CE               inf           
din_1[1]                       dout_1_reg[1]/D                inf           
wen                            dout_1_reg[2]/CE               inf           
din_1[2]                       dout_1_reg[2]/D                inf           
wen                            dout_1_reg[3]/CE               inf           
din_1[3]                       dout_1_reg[3]/D                inf           
wen                            dout_1_reg[4]/CE               inf           
din_1[4]                       dout_1_reg[4]/D                inf           
wen                            dout_1_reg[5]/CE               inf           
din_1[5]                       dout_1_reg[5]/D                inf           
wen                            dout_1_reg[6]/CE               inf           
din_1[6]                       dout_1_reg[6]/D                inf           
wen                            dout_1_reg[7]/CE               inf           
din_1[7]                       dout_1_reg[7]/D                inf           
dout_1_reg[0]/C                dout_1[0]                      inf           
dout_1_reg[1]/C                dout_1[1]                      inf           
dout_1_reg[2]/C                dout_1[2]                      inf           
dout_1_reg[3]/C                dout_1[3]                      inf           
dout_1_reg[4]/C                dout_1[4]                      inf           
dout_1_reg[5]/C                dout_1[5]                      inf           
dout_1_reg[6]/C                dout_1[6]                      inf           
dout_1_reg[7]/C                dout_1[7]                      inf           



