

================================================================
== Vitis HLS Report for 'DMAReadMM'
================================================================
* Date:           Fri Aug 13 11:22:20 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Data_Mover_MM2S
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 13 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%MM_video_in_2_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %MM_video_in_2"   --->   Operation 14 'read' 'MM_video_in_2_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%image_w_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %image_w" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20]   --->   Operation 15 'read' 'image_w_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%i_read = read i31 @_ssdm_op_Read.ap_fifo.i31P0A, i31 %i"   --->   Operation 16 'read' 'i_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %image_w_out, i32 %image_w_read" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20]   --->   Operation 17 'write' 'write_ln53' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i31P0A, i31 %i_out, i31 %i_read"   --->   Operation 18 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %image_w_read, i32 31" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 19 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.55ns)   --->   "%sub_ln53 = sub i32 0, i32 %image_w_read" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 20 'sub' 'sub_ln53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln53_1_i = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln53, i32 2, i32 31" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 21 'partselect' 'trunc_ln53_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln53_2_i = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %image_w_read, i32 2, i32 31" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 22 'partselect' 'trunc_ln53_2_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = trunc i31 %i_read"   --->   Operation 23 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %image_w_read, i32 2, i32 31" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 24 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.46ns)   --->   "%icmp_ln54 = icmp_sgt  i30 %tmp_1, i30 0" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 25 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.22>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_video_in, void @empty_12, i32 0, i32 0, void @empty_7, i32 0, i32 552960, void @empty_9, void @empty_8, void @empty_7, i32 16, i32 16, i32 64, i32 16, void @empty_7, void @empty_7"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_video_in, void @empty_12, i32 0, i32 0, void @empty_7, i32 0, i32 552960, void @empty_9, void @empty_8, void @empty_7, i32 16, i32 16, i32 64, i32 16, void @empty_7, void @empty_7"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_w_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i31 %i_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i31 %i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_w, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_video_in_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_video_in, void @empty_12, i32 0, i32 0, void @empty_7, i32 0, i32 552960, void @empty_9, void @empty_8, void @empty_7, i32 16, i32 16, i32 64, i32 16, void @empty_7, void @empty_7"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_w_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i31 %i_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_video_in, void @empty_12, i32 0, i32 0, void @empty_7, i32 0, i32 552960, void @empty_9, void @empty_8, void @empty_7, i32 16, i32 16, i32 64, i32 16, void @empty_7, void @empty_7"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i30 %trunc_ln53_1_i" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 37 'zext' 'zext_ln53' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.49ns)   --->   "%sub_ln53_1 = sub i31 0, i31 %zext_ln53" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 38 'sub' 'sub_ln53_1' <Predicate = (tmp)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i30 %trunc_ln53_2_i" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 39 'zext' 'zext_ln53_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.73ns)   --->   "%burst_size = select i1 %tmp, i31 %sub_ln53_1, i31 %zext_ln53_1" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 40 'select' 'burst_size' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i31 %burst_size" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 41 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%mul_i_i_i_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %empty, i11 0"   --->   Operation 42 'bitconcatenate' 'mul_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %.exit, void %.lr.ph.i.i.i.i" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 43 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty_33 = trunc i31 %burst_size" [src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 44 'trunc' 'empty_33' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.55ns)   --->   "%empty_34 = add i32 %mul_i_i_i_i, i32 %MM_video_in_2_read"   --->   Operation 45 'add' 'empty_34' <Predicate = (icmp_ln54)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln1_i = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %empty_34, i32 2, i32 31" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 46 'partselect' 'trunc_ln1_i' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i30 %trunc_ln1_i" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 47 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%MM_video_in_addr = getelementptr i32 %MM_video_in, i32 %sext_ln54" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 48 'getelementptr' 'MM_video_in_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [7/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MM_video_in_addr, i32 %sext_ln53" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 49 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 50 [6/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MM_video_in_addr, i32 %sext_ln53" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 50 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 51 [5/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MM_video_in_addr, i32 %sext_ln53" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 51 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 52 [4/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MM_video_in_addr, i32 %sext_ln53" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 52 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 53 [3/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MM_video_in_addr, i32 %sext_ln53" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 53 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 54 [2/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MM_video_in_addr, i32 %sext_ln53" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 54 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 55 [1/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MM_video_in_addr, i32 %sext_ln53" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 55 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 56 [1/1] (1.58ns)   --->   "%br_ln54 = br void" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 56 'br' 'br_ln54' <Predicate = true> <Delay = 1.58>

State 10 <SV = 9> <Delay = 2.46>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%bf_idx = phi i29 %add_ln54, void %.split.i.i.i.i, i29 0, void %.lr.ph.i.i.i.i" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 57 'phi' 'bf_idx' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (2.46ns)   --->   "%add_ln54 = add i29 %bf_idx, i29 1" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 58 'add' 'add_ln54' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 59 [1/1] (2.46ns)   --->   "%icmp_ln54_1 = icmp_eq  i29 %bf_idx, i29 %empty_33" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 59 'icmp' 'icmp_ln54_1' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54_1, void %.split.i.i.i.i, void %.exit.loopexit" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 60 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i29 %bf_idx" [src/data_mover_mm2s.cpp:57->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 61 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 62 [1/1] (7.30ns)   --->   "%MM_video_in_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %MM_video_in_addr" [src/data_mover_mm2s.cpp:57->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 62 'read' 'MM_video_in_addr_read' <Predicate = (!icmp_ln54_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 63 'specpipeline' 'specpipeline_ln54' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 64 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i9 %trunc_ln57" [src/data_mover_mm2s.cpp:57->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 65 'zext' 'zext_ln57' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%axi_elt_dma_buffer_V_addr = getelementptr i32 %axi_elt_dma_buffer_V, i32 0, i32 %zext_ln57" [src/data_mover_mm2s.cpp:57->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 66 'getelementptr' 'axi_elt_dma_buffer_V_addr' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %MM_video_in_addr_read, i9 %axi_elt_dma_buffer_V_addr" [src/data_mover_mm2s.cpp:57->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22]   --->   Operation 67 'store' 'store_ln57' <Predicate = (!icmp_ln54_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 68 'br' 'br_ln0' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 69 'br' 'br_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [src/data_mover_mm2s.cpp:22]   --->   Operation 70 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'image_w' (src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20) [16]  (3.63 ns)
	fifo write on port 'image_w_out' (src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20) [20]  (3.63 ns)

 <State 2>: 3.23ns
The critical path consists of the following:
	'sub' operation ('sub_ln53_1', src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22) [28]  (2.49 ns)
	'select' operation ('burst_size', src/data_mover_mm2s.cpp:53->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22) [31]  (0.733 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('MM_video_in_addr', src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22) [43]  (0 ns)
	bus request on port 'MM_video_in' (src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22) [44]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'MM_video_in' (src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22) [44]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'MM_video_in' (src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22) [44]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'MM_video_in' (src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22) [44]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'MM_video_in' (src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22) [44]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'MM_video_in' (src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22) [44]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'MM_video_in' (src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22) [44]  (7.3 ns)

 <State 10>: 2.46ns
The critical path consists of the following:
	'phi' operation ('bf_idx', src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22) with incoming values : ('add_ln54', src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22) [47]  (0 ns)
	'icmp' operation ('icmp_ln54_1', src/data_mover_mm2s.cpp:54->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22) [49]  (2.46 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus read on port 'MM_video_in' (src/data_mover_mm2s.cpp:57->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22) [57]  (7.3 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('axi_elt_dma_buffer_V_addr', src/data_mover_mm2s.cpp:57->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22) [56]  (0 ns)
	'store' operation ('store_ln57', src/data_mover_mm2s.cpp:57->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22) of variable 'MM_video_in_addr_read', src/data_mover_mm2s.cpp:57->src/data_mover_mm2s.cpp:20->src/data_mover_mm2s.cpp:22 on array 'axi_elt_dma_buffer_V' [58]  (3.25 ns)

 <State 13>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
