Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Aug  1 22:17:42 2024
| Host         : DESKTOP-PSI4IU2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Everything_wrapper_timing_summary_routed.rpt -pb Everything_wrapper_timing_summary_routed.pb -rpx Everything_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Everything_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         18          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
CKBF-1     Warning           connects_I_driver_BUFR                              1           
LUTAR-1    Warning           LUT drives async reset alert                        5           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (1)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: RGMII_0_rxc_0 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1)
------------------------------
 There is 1 register/latch pin with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.997      -21.181                    121                13253        0.014        0.000                      0                13222        0.264        0.000                       0                  5762  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                           ------------         ----------      --------------
Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_ZYNQ_clk_wiz_0_0                                     {0.000 12.500}       25.000          40.000          
  clk_out2_ZYNQ_clk_wiz_0_0                                     {0.000 2.500}        5.000           200.000         
  clkfbout_ZYNQ_clk_wiz_0_0                                     {0.000 10.000}       20.000          50.000          
ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk                             {0.000 4.000}        8.000           125.000         
clk_fpga_0                                                      {0.000 2.500}        5.000           200.000         
  clk_10                                                        {0.000 50.000}       100.000         10.000          
    i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_4                       {0.000 200.000}      400.000         2.500           
  clkfbout                                                      {0.000 2.500}        5.000           200.000         
  i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2                         {0.000 4.000}        8.000           125.000         
  i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_3                         {0.000 20.000}       40.000          25.000          
clk_fpga_1                                                      {0.000 10.000}       20.000          50.000          
clk_fpga_2                                                      {0.000 3.333}        6.666           150.015         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_ZYNQ_clk_wiz_0_0                                          17.923        0.000                      0                  937        0.121        0.000                      0                  937       12.000        0.000                       0                   533  
  clk_out2_ZYNQ_clk_wiz_0_0                                                                                                                                                                                       2.845        0.000                       0                    10  
  clkfbout_ZYNQ_clk_wiz_0_0                                                                                                                                                                                      17.845        0.000                       0                     3  
clk_fpga_0                                                           -0.997      -21.181                    121                10877        0.014        0.000                      0                10877        0.264        0.000                       0                  4414  
  clk_10                                                                                                                                                                                                         98.334        0.000                       0                     2  
    i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_4                                                                                                                                                                       397.845        0.000                       0                     2  
  clkfbout                                                                                                                                                                                                        3.751        0.000                       0                     2  
  i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2                               4.693        0.000                      0                   13        0.160        0.000                      0                   13        3.500        0.000                       0                    26  
  i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_3                                                                                                                                                                          37.845        0.000                       0                     3  
clk_fpga_1                                                           13.047        0.000                      0                 1257        0.084        0.000                      0                 1257        9.020        0.000                       0                   767  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                 clk_out1_ZYNQ_clk_wiz_0_0        3.142        0.000                      0                   21                                                                        
clk_out1_ZYNQ_clk_wiz_0_0  clk_fpga_0                      23.645        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          clk_fpga_0                 clk_fpga_0                       1.466        0.000                      0                   96        0.669        0.000                      0                   96  
**async_default**          clk_out1_ZYNQ_clk_wiz_0_0  clk_out1_ZYNQ_clk_wiz_0_0       19.401        0.000                      0                   42        0.373        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                             From Clock                             To Clock                             
----------                             ----------                             --------                             
(none)                                                                        clk_fpga_0                             
(none)                                 clk_fpga_0                             clk_fpga_0                             
(none)                                 clk_fpga_1                             clk_fpga_0                             
(none)                                 clk_out1_ZYNQ_clk_wiz_0_0              clk_fpga_0                             
(none)                                                                        clk_fpga_1                             
(none)                                 clk_fpga_0                             clk_fpga_1                             
(none)                                 clk_fpga_0                             clk_out1_ZYNQ_clk_wiz_0_0              
(none)                                                                        i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  
(none)                                 clk_fpga_0                             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  
(none)                                 i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  
(none)                                 clk_fpga_0                             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_3  
(none)                                 clk_fpga_0                             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_4  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                           From Clock                           To Clock                           
----------                           ----------                           --------                           
(none)                                                                                                         
(none)                               ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk                                       
(none)                               clk_fpga_0                                                                
(none)                               clk_out2_ZYNQ_clk_wiz_0_0                                                 
(none)                               clkfbout                                                                  
(none)                               clkfbout_ZYNQ_clk_wiz_0_0                                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
  To Clock:  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ZYNQ_clk_wiz_0_0
  To Clock:  clk_out1_ZYNQ_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       17.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.923ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@25.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.329ns (21.195%)  route 4.941ns (78.805%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 26.532 - 25.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.706     1.709    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X59Y67         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     2.165 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.501     3.666    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X60Y68         LUT5 (Prop_lut5_I0_O)        0.152     3.818 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.590     4.408    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X62Y68         LUT2 (Prop_lut2_I1_O)        0.361     4.769 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_i_2/O
                         net (fo=98, routed)          1.892     6.662    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X58Y74         LUT4 (Prop_lut4_I2_O)        0.360     7.022 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.958     7.979    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X60Y77         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    25.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.612    26.612    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.529    26.532    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X60Y77         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/C
                         clock pessimism              0.114    26.646    
                         clock uncertainty           -0.108    26.538    
    SLICE_X60Y77         FDRE (Setup_fdre_C_R)       -0.636    25.902    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         25.902    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                 17.923    

Slack (MET) :             17.923ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@25.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.329ns (21.195%)  route 4.941ns (78.805%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 26.532 - 25.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.706     1.709    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X59Y67         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     2.165 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.501     3.666    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X60Y68         LUT5 (Prop_lut5_I0_O)        0.152     3.818 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.590     4.408    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X62Y68         LUT2 (Prop_lut2_I1_O)        0.361     4.769 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_i_2/O
                         net (fo=98, routed)          1.892     6.662    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X58Y74         LUT4 (Prop_lut4_I2_O)        0.360     7.022 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.958     7.979    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X60Y77         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    25.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.612    26.612    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.529    26.532    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X60Y77         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]/C
                         clock pessimism              0.114    26.646    
                         clock uncertainty           -0.108    26.538    
    SLICE_X60Y77         FDRE (Setup_fdre_C_R)       -0.636    25.902    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]
  -------------------------------------------------------------------
                         required time                         25.902    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                 17.923    

Slack (MET) :             17.923ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@25.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.329ns (21.195%)  route 4.941ns (78.805%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 26.532 - 25.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.706     1.709    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X59Y67         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     2.165 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.501     3.666    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X60Y68         LUT5 (Prop_lut5_I0_O)        0.152     3.818 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.590     4.408    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X62Y68         LUT2 (Prop_lut2_I1_O)        0.361     4.769 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_i_2/O
                         net (fo=98, routed)          1.892     6.662    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X58Y74         LUT4 (Prop_lut4_I2_O)        0.360     7.022 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.958     7.979    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X60Y77         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    25.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.612    26.612    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.529    26.532    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X60Y77         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]/C
                         clock pessimism              0.114    26.646    
                         clock uncertainty           -0.108    26.538    
    SLICE_X60Y77         FDRE (Setup_fdre_C_R)       -0.636    25.902    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         25.902    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                 17.923    

Slack (MET) :             17.923ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@25.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.329ns (21.195%)  route 4.941ns (78.805%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 26.532 - 25.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.706     1.709    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X59Y67         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     2.165 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.501     3.666    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X60Y68         LUT5 (Prop_lut5_I0_O)        0.152     3.818 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.590     4.408    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X62Y68         LUT2 (Prop_lut2_I1_O)        0.361     4.769 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_i_2/O
                         net (fo=98, routed)          1.892     6.662    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X58Y74         LUT4 (Prop_lut4_I2_O)        0.360     7.022 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.958     7.979    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X60Y77         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    25.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.612    26.612    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.529    26.532    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X60Y77         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]/C
                         clock pessimism              0.114    26.646    
                         clock uncertainty           -0.108    26.538    
    SLICE_X60Y77         FDRE (Setup_fdre_C_R)       -0.636    25.902    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         25.902    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                 17.923    

Slack (MET) :             18.060ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@25.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 1.329ns (21.673%)  route 4.803ns (78.327%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 26.531 - 25.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.706     1.709    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X59Y67         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     2.165 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.501     3.666    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X60Y68         LUT5 (Prop_lut5_I0_O)        0.152     3.818 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.590     4.408    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X62Y68         LUT2 (Prop_lut2_I1_O)        0.361     4.769 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_i_2/O
                         net (fo=98, routed)          1.892     6.662    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X58Y74         LUT4 (Prop_lut4_I2_O)        0.360     7.022 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.819     7.841    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X60Y76         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    25.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.612    26.612    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.528    26.531    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X60Y76         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]/C
                         clock pessimism              0.114    26.645    
                         clock uncertainty           -0.108    26.537    
    SLICE_X60Y76         FDRE (Setup_fdre_C_R)       -0.636    25.901    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         25.901    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                 18.060    

Slack (MET) :             18.060ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@25.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 1.329ns (21.673%)  route 4.803ns (78.327%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 26.531 - 25.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.706     1.709    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X59Y67         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     2.165 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.501     3.666    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X60Y68         LUT5 (Prop_lut5_I0_O)        0.152     3.818 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.590     4.408    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X62Y68         LUT2 (Prop_lut2_I1_O)        0.361     4.769 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_i_2/O
                         net (fo=98, routed)          1.892     6.662    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X58Y74         LUT4 (Prop_lut4_I2_O)        0.360     7.022 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.819     7.841    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X60Y76         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    25.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.612    26.612    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.528    26.531    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X60Y76         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]/C
                         clock pessimism              0.114    26.645    
                         clock uncertainty           -0.108    26.537    
    SLICE_X60Y76         FDRE (Setup_fdre_C_R)       -0.636    25.901    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         25.901    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                 18.060    

Slack (MET) :             18.060ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@25.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 1.329ns (21.673%)  route 4.803ns (78.327%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 26.531 - 25.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.706     1.709    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X59Y67         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     2.165 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.501     3.666    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X60Y68         LUT5 (Prop_lut5_I0_O)        0.152     3.818 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.590     4.408    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X62Y68         LUT2 (Prop_lut2_I1_O)        0.361     4.769 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_i_2/O
                         net (fo=98, routed)          1.892     6.662    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X58Y74         LUT4 (Prop_lut4_I2_O)        0.360     7.022 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.819     7.841    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X60Y76         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    25.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.612    26.612    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.528    26.531    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X60Y76         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]/C
                         clock pessimism              0.114    26.645    
                         clock uncertainty           -0.108    26.537    
    SLICE_X60Y76         FDRE (Setup_fdre_C_R)       -0.636    25.901    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         25.901    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                 18.060    

Slack (MET) :             18.060ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@25.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 1.329ns (21.673%)  route 4.803ns (78.327%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 26.531 - 25.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.706     1.709    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X59Y67         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     2.165 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.501     3.666    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X60Y68         LUT5 (Prop_lut5_I0_O)        0.152     3.818 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.590     4.408    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X62Y68         LUT2 (Prop_lut2_I1_O)        0.361     4.769 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_i_2/O
                         net (fo=98, routed)          1.892     6.662    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X58Y74         LUT4 (Prop_lut4_I2_O)        0.360     7.022 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1/O
                         net (fo=12, routed)          0.819     7.841    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0
    SLICE_X60Y76         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    25.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.612    26.612    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.528    26.531    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X60Y76         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]/C
                         clock pessimism              0.114    26.645    
                         clock uncertainty           -0.108    26.537    
    SLICE_X60Y76         FDRE (Setup_fdre_C_R)       -0.636    25.901    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         25.901    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                 18.060    

Slack (MET) :             18.081ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@25.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 1.326ns (21.996%)  route 4.702ns (78.004%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 26.532 - 25.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.706     1.709    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X59Y67         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     2.165 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.501     3.666    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X60Y68         LUT5 (Prop_lut5_I0_O)        0.152     3.818 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.590     4.408    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X62Y68         LUT2 (Prop_lut2_I1_O)        0.361     4.769 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_i_2/O
                         net (fo=98, routed)          1.678     6.447    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X58Y74         LUT5 (Prop_lut5_I2_O)        0.357     6.804 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.933     7.737    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X58Y70         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    25.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.612    26.612    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.529    26.532    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X58Y70         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.150    26.682    
                         clock uncertainty           -0.108    26.574    
    SLICE_X58Y70         FDRE (Setup_fdre_C_R)       -0.755    25.819    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         25.819    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 18.081    

Slack (MET) :             18.081ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@25.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 1.326ns (21.996%)  route 4.702ns (78.004%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 26.532 - 25.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.706     1.709    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X59Y67         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     2.165 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.501     3.666    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X60Y68         LUT5 (Prop_lut5_I0_O)        0.152     3.818 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.590     4.408    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X62Y68         LUT2 (Prop_lut2_I1_O)        0.361     4.769 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_i_2/O
                         net (fo=98, routed)          1.678     6.447    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X58Y74         LUT5 (Prop_lut5_I2_O)        0.357     6.804 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.933     7.737    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X58Y70         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    25.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.612    26.612    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.529    26.532    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X58Y70         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/C
                         clock pessimism              0.150    26.682    
                         clock uncertainty           -0.108    26.574    
    SLICE_X58Y70         FDRE (Setup_fdre_C_R)       -0.755    25.819    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         25.819    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 18.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.580     0.582    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.779    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X61Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.849     0.851    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.269     0.582    
    SLICE_X61Y58         FDRE (Hold_fdre_C_D)         0.076     0.658    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.576     0.578    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X55Y60         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.775    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][4]
    SLICE_X55Y60         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.845     0.847    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X55Y60         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.269     0.578    
    SLICE_X55Y60         FDRE (Hold_fdre_C_D)         0.075     0.653    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.576     0.578    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X55Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     0.719 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.775    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][5]
    SLICE_X55Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.845     0.847    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X55Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.269     0.578    
    SLICE_X55Y61         FDRE (Hold_fdre_C_D)         0.075     0.653    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.574     0.576    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X55Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.773    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][8]
    SLICE_X55Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.842     0.844    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X55Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.268     0.576    
    SLICE_X55Y63         FDRE (Hold_fdre_C_D)         0.075     0.651    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.575     0.577    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X57Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     0.774    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][9]
    SLICE_X57Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.844     0.846    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X57Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.269     0.577    
    SLICE_X57Y63         FDRE (Hold_fdre_C_D)         0.075     0.652    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.580     0.582    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.779    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X61Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.849     0.851    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.269     0.582    
    SLICE_X61Y58         FDRE (Hold_fdre_C_D)         0.075     0.657    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.575     0.577    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     0.774    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X59Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.844     0.846    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.269     0.577    
    SLICE_X59Y63         FDRE (Hold_fdre_C_D)         0.075     0.652    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.575     0.577    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X55Y62         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.774    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][7]
    SLICE_X55Y62         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.843     0.845    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X55Y62         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.268     0.577    
    SLICE_X55Y62         FDRE (Hold_fdre_C_D)         0.075     0.652    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.578     0.580    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X59Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.777    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][1]
    SLICE_X59Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.848     0.850    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X59Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.270     0.580    
    SLICE_X59Y58         FDRE (Hold_fdre_C_D)         0.075     0.655    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.580     0.582    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.059     0.781    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X60Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.849     0.851    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.269     0.582    
    SLICE_X60Y58         FDRE (Hold_fdre_C_D)         0.076     0.658    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ZYNQ_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y12     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y70     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y69     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y68     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y67     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y80     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y79     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y84     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y83     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Slave/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y68     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y68     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X100Y68    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X100Y68    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y68     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y68     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y68     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/c1_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y68     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/c1_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X105Y69    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X105Y69    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y68     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y68     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/c0_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X100Y68    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X100Y68    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/c0_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y68     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y68     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/c1_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y68     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/c1_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X88Y68     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/c1_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X105Y69    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X105Y69    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ZYNQ_clk_wiz_0_0
  To Clock:  clk_out2_ZYNQ_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ZYNQ_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y70     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y69     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y68     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y67     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y80     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y79     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y84     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y83     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ZYNQ_clk_wiz_0_0
  To Clock:  clkfbout_ZYNQ_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ZYNQ_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          121  Failing Endpoints,  Worst Slack       -0.997ns,  Total Violation      -21.181ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.997ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 2.751ns (46.455%)  route 3.171ns (53.545%))
  Logic Levels:           9  (CARRY4=4 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.667     2.961    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X44Y42         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/Q
                         net (fo=4, routed)           0.820     4.237    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1]
    SLICE_X46Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.361    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.874 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.874    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=21, routed)          1.088     6.079    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X45Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.203    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.735 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.735    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.069 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/O[1]
                         net (fo=1, routed)           0.288     7.357    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[5]
    SLICE_X47Y44         LUT4 (Prop_lut4_I3_O)        0.303     7.660 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[5]_i_1/O
                         net (fo=3, routed)           0.821     8.481    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[5]
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.605 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_2/O
                         net (fo=1, routed)           0.154     8.759    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_btt_eq_0_reg_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.883 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     8.883    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO_n_12
    SLICE_X47Y45         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.494     7.674    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X47Y45         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.264     7.937    
                         clock uncertainty           -0.083     7.854    
    SLICE_X47Y45         FDRE (Setup_fdre_C_D)        0.032     7.886    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          7.886    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                 -0.997    

Slack (VIOLATED) :        -0.718ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 2.521ns (45.713%)  route 2.994ns (54.287%))
  Logic Levels:           8  (CARRY4=5 LUT4=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 7.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.667     2.961    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X44Y42         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/Q
                         net (fo=4, routed)           0.820     4.237    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1]
    SLICE_X46Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.361    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.874 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.874    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=21, routed)          1.088     6.079    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X45Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.203    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.735 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.735    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.849 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.849    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.088 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[2]
                         net (fo=2, routed)           0.460     7.549    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[10]
    SLICE_X48Y44         LUT4 (Prop_lut4_I3_O)        0.302     7.851 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[10]_i_1/O
                         net (fo=2, routed)           0.625     8.476    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[10]
    SLICE_X49Y44         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.493     7.672    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X49Y44         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[10]/C
                         clock pessimism              0.230     7.902    
                         clock uncertainty           -0.083     7.819    
    SLICE_X49Y44         FDRE (Setup_fdre_C_D)       -0.061     7.758    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                          7.758    
                         arrival time                          -8.476    
  -------------------------------------------------------------------
                         slack                                 -0.718    

Slack (VIOLATED) :        -0.659ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 2.713ns (49.110%)  route 2.811ns (50.890%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.667     2.961    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X44Y42         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/Q
                         net (fo=4, routed)           0.820     4.237    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1]
    SLICE_X46Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.361    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.874 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.874    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=21, routed)          1.088     6.079    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X45Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.203    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.735 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.735    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.849 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.849    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.963    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.276 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[3]
                         net (fo=2, routed)           0.439     7.715    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[15]
    SLICE_X46Y46         LUT4 (Prop_lut4_I3_O)        0.306     8.021 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[15]_i_3__0/O
                         net (fo=2, routed)           0.464     8.485    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[15]
    SLICE_X46Y45         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.494     7.674    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X46Y45         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]/C
                         clock pessimism              0.264     7.937    
                         clock uncertainty           -0.083     7.854    
    SLICE_X46Y45         FDRE (Setup_fdre_C_D)       -0.028     7.826    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]
  -------------------------------------------------------------------
                         required time                          7.826    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                 -0.659    

Slack (VIOLATED) :        -0.643ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 2.615ns (47.733%)  route 2.863ns (52.267%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.667     2.961    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X44Y42         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/Q
                         net (fo=4, routed)           0.820     4.237    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1]
    SLICE_X46Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.361    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.874 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.874    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=21, routed)          1.088     6.079    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X45Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.203    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.735 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.735    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.849 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.849    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.963    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.185 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[0]
                         net (fo=1, routed)           0.317     7.502    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[12]
    SLICE_X46Y45         LUT4 (Prop_lut4_I3_O)        0.299     7.801 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[12]_i_1/O
                         net (fo=3, routed)           0.638     8.439    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[12]
    SLICE_X47Y44         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.494     7.674    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X47Y44         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[12]/C
                         clock pessimism              0.264     7.937    
                         clock uncertainty           -0.083     7.854    
    SLICE_X47Y44         FDRE (Setup_fdre_C_D)       -0.058     7.796    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[12]
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                 -0.643    

Slack (VIOLATED) :        -0.582ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 2.599ns (47.743%)  route 2.845ns (52.257%))
  Logic Levels:           8  (CARRY4=5 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.667     2.961    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X44Y42         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/Q
                         net (fo=4, routed)           0.820     4.237    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1]
    SLICE_X46Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.361    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.874 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.874    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=21, routed)          1.088     6.079    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X45Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.203    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.735 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.735    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.849 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.849    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.162 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[3]
                         net (fo=2, routed)           0.319     7.481    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[11]
    SLICE_X44Y46         LUT4 (Prop_lut4_I3_O)        0.306     7.787 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[11]_i_1/O
                         net (fo=2, routed)           0.617     8.405    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[11]
    SLICE_X46Y45         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.494     7.674    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X46Y45         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]/C
                         clock pessimism              0.264     7.937    
                         clock uncertainty           -0.083     7.854    
    SLICE_X46Y45         FDRE (Setup_fdre_C_D)       -0.031     7.823    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]
  -------------------------------------------------------------------
                         required time                          7.823    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                 -0.582    

Slack (VIOLATED) :        -0.572ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 2.615ns (48.385%)  route 2.790ns (51.615%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.667     2.961    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X44Y42         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/Q
                         net (fo=4, routed)           0.820     4.237    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1]
    SLICE_X46Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.361    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.874 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.874    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=21, routed)          1.088     6.079    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X45Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.203    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.735 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.735    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.849 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.849    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.963    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.185 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[0]
                         net (fo=1, routed)           0.317     7.502    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[12]
    SLICE_X46Y45         LUT4 (Prop_lut4_I3_O)        0.299     7.801 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[12]_i_1/O
                         net (fo=3, routed)           0.564     8.366    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[12]
    SLICE_X47Y46         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.494     7.674    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X47Y46         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[12]/C
                         clock pessimism              0.264     7.937    
                         clock uncertainty           -0.083     7.854    
    SLICE_X47Y46         FDRE (Setup_fdre_C_D)       -0.061     7.793    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                          7.793    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                 -0.572    

Slack (VIOLATED) :        -0.565ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 2.501ns (46.652%)  route 2.860ns (53.348%))
  Logic Levels:           8  (CARRY4=5 LUT4=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 7.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.667     2.961    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X44Y42         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/Q
                         net (fo=4, routed)           0.820     4.237    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1]
    SLICE_X46Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.361    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.874 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.874    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=21, routed)          1.088     6.079    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X45Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.203    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.735 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.735    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.849 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.849    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.071 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[0]
                         net (fo=1, routed)           0.306     7.377    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[8]
    SLICE_X44Y44         LUT4 (Prop_lut4_I3_O)        0.299     7.676 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[8]_i_1/O
                         net (fo=3, routed)           0.646     8.322    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[8]
    SLICE_X48Y44         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.493     7.672    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X48Y44         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]/C
                         clock pessimism              0.230     7.902    
                         clock uncertainty           -0.083     7.819    
    SLICE_X48Y44         FDRE (Setup_fdre_C_D)       -0.062     7.757    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          7.757    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                 -0.565    

Slack (VIOLATED) :        -0.514ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 2.485ns (46.653%)  route 2.842ns (53.347%))
  Logic Levels:           7  (CARRY4=4 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.667     2.961    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X44Y42         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/Q
                         net (fo=4, routed)           0.820     4.237    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1]
    SLICE_X46Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.361    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.874 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.874    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=21, routed)          1.088     6.079    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X45Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.203    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.735 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.735    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.048 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/O[3]
                         net (fo=1, routed)           0.306     7.354    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[7]
    SLICE_X47Y43         LUT4 (Prop_lut4_I3_O)        0.306     7.660 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[7]_i_1/O
                         net (fo=3, routed)           0.628     8.288    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[7]
    SLICE_X44Y44         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.494     7.674    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X44Y44         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[7]/C
                         clock pessimism              0.264     7.937    
                         clock uncertainty           -0.083     7.854    
    SLICE_X44Y44         FDRE (Setup_fdre_C_D)       -0.081     7.773    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[7]
  -------------------------------------------------------------------
                         required time                          7.773    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                 -0.514    

Slack (VIOLATED) :        -0.500ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 2.635ns (49.393%)  route 2.700ns (50.607%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 7.674 - 5.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.667     2.961    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X44Y42         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/Q
                         net (fo=4, routed)           0.820     4.237    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1]
    SLICE_X46Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.361    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.874 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.874    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=21, routed)          1.088     6.079    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X45Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.203    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.735 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.735    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.849 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.849    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.963 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.963    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X45Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.202 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[2]
                         net (fo=1, routed)           0.304     7.506    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[14]
    SLICE_X44Y45         LUT4 (Prop_lut4_I3_O)        0.302     7.808 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[14]_i_1/O
                         net (fo=3, routed)           0.488     8.296    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[14]
    SLICE_X47Y46         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.494     7.674    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X47Y46         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[14]/C
                         clock pessimism              0.264     7.937    
                         clock uncertainty           -0.083     7.854    
    SLICE_X47Y46         FDRE (Setup_fdre_C_D)       -0.058     7.796    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                          7.796    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                 -0.500    

Slack (VIOLATED) :        -0.482ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 2.521ns (47.726%)  route 2.761ns (52.274%))
  Logic Levels:           8  (CARRY4=5 LUT4=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 7.672 - 5.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.667     2.961    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X44Y42         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.456     3.417 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/Q
                         net (fo=4, routed)           0.820     4.237    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg_n_0_[1]
    SLICE_X46Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.361    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.874 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.874    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.991 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=21, routed)          1.088     6.079    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X45Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.203 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.203    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.735 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.735    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.849 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.849    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X45Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.088 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[2]
                         net (fo=2, routed)           0.460     7.549    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[10]
    SLICE_X48Y44         LUT4 (Prop_lut4_I3_O)        0.302     7.851 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[10]_i_1/O
                         net (fo=2, routed)           0.393     8.243    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[10]
    SLICE_X48Y43         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.493     7.672    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X48Y43         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[10]/C
                         clock pessimism              0.230     7.902    
                         clock uncertainty           -0.083     7.819    
    SLICE_X48Y43         FDRE (Setup_fdre_C_D)       -0.058     7.761    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[10]
  -------------------------------------------------------------------
                         required time                          7.761    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                 -0.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.107%)  route 0.208ns (61.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.557     0.893    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X37Y52         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[47]/Q
                         net (fo=1, routed)           0.208     1.228    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[32]
    SLICE_X36Y49         SRL16E                                       r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.830     1.196    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X36Y49         SRL16E                                       r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4/CLK
                         clock pessimism             -0.030     1.166    
    SLICE_X36Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     1.215    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.557     0.893    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X33Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[48]/Q
                         net (fo=1, routed)           0.113     1.147    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[33]
    SLICE_X34Y57         SRL16E                                       r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.824     1.190    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X34Y57         SRL16E                                       r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.109    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.537%)  route 0.197ns (48.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.577     0.913    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X54Y50         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8]/Q
                         net (fo=1, routed)           0.197     1.273    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]
    SLICE_X55Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.318 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/s_axis_cmd_tdata[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.318    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/D[8]
    SLICE_X55Y47         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.851     1.217    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X55Y47         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[8]/C
                         clock pessimism             -0.030     1.187    
    SLICE_X55Y47         FDRE (Hold_fdre_C_D)         0.092     1.279    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.557     0.893    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X33Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[56]/Q
                         net (fo=1, routed)           0.115     1.149    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[41]
    SLICE_X34Y59         SRL16E                                       r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.824     1.190    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X34Y59         SRL16E                                       r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.109    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.084%)  route 0.220ns (60.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.553     0.889    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X51Y52         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[10]/Q
                         net (fo=2, routed)           0.220     1.249    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0[10]
    SLICE_X53Y48         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.826     1.192    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X53Y48         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X53Y48         FDRE (Hold_fdre_C_D)         0.046     1.208    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.354%)  route 0.247ns (63.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.552     0.888    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X52Y55         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[19]/Q
                         net (fo=2, routed)           0.247     1.275    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address[19]
    SLICE_X53Y49         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.826     1.192    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X53Y49         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.070     1.232    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.101%)  route 0.229ns (61.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.552     0.888    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X47Y65         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[17]/Q
                         net (fo=2, routed)           0.229     1.258    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0[17]
    SLICE_X51Y66         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.813     1.179    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X51Y66         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X51Y66         FDRE (Hold_fdre_C_D)         0.070     1.214    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][17]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.562     0.898    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X41Y43         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/Q
                         net (fo=1, routed)           0.102     1.141    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X42Y43         SRL16E                                       r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.829     1.195    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y43         SRL16E                                       r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/CLK
                         clock pessimism             -0.281     0.914    
    SLICE_X42Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.097    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.540%)  route 0.245ns (63.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.552     0.888    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X52Y55         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address_reg[18]/Q
                         net (fo=2, routed)           0.245     1.273    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address[18]
    SLICE_X53Y49         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.826     1.192    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X53Y49         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.066     1.228    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.561     0.897    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X39Y41         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[2]/Q
                         net (fo=2, routed)           0.067     1.105    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIA0
    SLICE_X38Y41         RAMD32                                       r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.828     1.194    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X38Y41         RAMD32                                       r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.284     0.910    
    SLICE_X38Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.057    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X3Y7      Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB36_X3Y7      Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y6      Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y6      Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y12     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y12     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y8      Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y8      Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X3Y12     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X26Y37     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X26Y37     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X26Y37     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X26Y37     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y45     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y45     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y45     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y45     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X26Y37     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X26Y37     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X26Y37     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X26Y37     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y45     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y45     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y45     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y45     Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_10
  To Clock:  clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            1.666         100.000     98.334     BUFR_X1Y9        Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clk10_div_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_4
  To Clock:  i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      397.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_4
Waveform(ns):       { 0.000 200.000 }
Period(ns):         400.000
Sources:            { Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y16  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y17  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  To Clock:  i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2

Setup :            0  Failing Endpoints,  Worst Slack        4.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 2.258ns (73.040%)  route 0.833ns (26.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.821ns = ( 14.821 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.980     3.274    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.962     7.631    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXER)
                                                      2.258     9.889 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXER
                         net (fo=1, routed)           0.833    10.722    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_ER_i
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770    10.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.685    14.820    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/C
                         clock pessimism              0.701    15.521    
                         clock uncertainty           -0.066    15.455    
    SLICE_X27Y118        FDRE (Setup_fdre_C_D)       -0.040    15.415    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg
  -------------------------------------------------------------------
                         required time                         15.415    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 2.004ns (80.894%)  route 0.473ns (19.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.821ns = ( 14.821 - 8.000 ) 
    Source Clock Delay      (SCD):    7.631ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.980     3.274    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.962     7.631    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    PS7_X0Y0             PS7                                          r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET0GMIITXCLK_EMIOENET0GMIITXEN)
                                                      2.004     9.635 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIITXEN
                         net (fo=1, routed)           0.473    10.108    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_EN_i
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770    10.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.685    14.820    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/C
                         clock pessimism              0.701    15.521    
                         clock uncertainty           -0.066    15.455    
    SLICE_X27Y118        FDRE (Setup_fdre_C_D)       -0.092    15.363    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/R
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.419ns (37.655%)  route 0.694ns (62.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.824ns = ( 14.824 - 8.000 ) 
    Source Clock Delay      (SCD):    7.542ns
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.980     3.274    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.873     7.542    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y123        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDPE (Prop_fdpe_C_Q)         0.419     7.961 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=2, routed)           0.694     8.655    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    SLICE_X28Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770    10.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.688    14.823    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X28Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
                         clock pessimism              0.700    15.524    
                         clock uncertainty           -0.066    15.458    
    SLICE_X28Y119        FDRE (Setup_fdre_C_R)       -0.604    14.854    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/R
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.419ns (37.655%)  route 0.694ns (62.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.824ns = ( 14.824 - 8.000 ) 
    Source Clock Delay      (SCD):    7.542ns
    Clock Pessimism Removal (CPR):    0.700ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.980     3.274    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.873     7.542    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y123        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDPE (Prop_fdpe_C_Q)         0.419     7.961 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=2, routed)           0.694     8.655    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    SLICE_X28Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770    10.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.688    14.823    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X28Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                         clock pessimism              0.700    15.524    
                         clock uncertainty           -0.066    15.458    
    SLICE_X28Y119        FDRE (Setup_fdre_C_R)       -0.604    14.854    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.580ns (41.386%)  route 0.821ns (58.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.820ns = ( 14.819 - 8.000 ) 
    Source Clock Delay      (SCD):    7.548ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.980     3.274    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.879     7.548    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X28Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456     8.004 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/Q
                         net (fo=2, routed)           0.821     8.825    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int
    SLICE_X27Y119        LUT5 (Prop_lut5_I3_O)        0.124     8.949 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     8.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770    10.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.684    14.819    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C
                         clock pessimism              0.665    15.485    
                         clock uncertainty           -0.066    15.419    
    SLICE_X27Y119        FDRE (Setup_fdre_C_D)        0.032    15.451    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg
  -------------------------------------------------------------------
                         required time                         15.451    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.605ns (42.413%)  route 0.821ns (57.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.820ns = ( 14.819 - 8.000 ) 
    Source Clock Delay      (SCD):    7.548ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.980     3.274    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.879     7.548    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X28Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456     8.004 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/Q
                         net (fo=2, routed)           0.821     8.825    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int
    SLICE_X27Y119        LUT5 (Prop_lut5_I3_O)        0.149     8.974 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     8.974    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770    10.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.684    14.819    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C
                         clock pessimism              0.665    15.485    
                         clock uncertainty           -0.066    15.419    
    SLICE_X27Y119        FDRE (Setup_fdre_C_D)        0.075    15.494    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         15.494    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.821ns = ( 14.821 - 8.000 ) 
    Source Clock Delay      (SCD):    7.543ns
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.980     3.274    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.874     7.543    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDPE (Prop_fdpe_C_Q)         0.419     7.962 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/Q
                         net (fo=1, routed)           0.486     8.448    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg3
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770    10.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.685    14.820    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                         clock pessimism              0.722    15.543    
                         clock uncertainty           -0.066    15.477    
    SLICE_X29Y122        FDPE (Setup_fdpe_C_D)       -0.265    15.212    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.821ns = ( 14.821 - 8.000 ) 
    Source Clock Delay      (SCD):    7.543ns
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.980     3.274    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.874     7.543    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDPE (Prop_fdpe_C_Q)         0.456     7.999 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/Q
                         net (fo=1, routed)           0.636     8.635    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg4
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770    10.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.685    14.820    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                         clock pessimism              0.722    15.543    
                         clock uncertainty           -0.066    15.477    
    SLICE_X29Y122        FDPE (Setup_fdpe_C_D)       -0.043    15.434    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5
  -------------------------------------------------------------------
                         required time                         15.434    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.851ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.419ns (54.304%)  route 0.353ns (45.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.824ns = ( 14.824 - 8.000 ) 
    Source Clock Delay      (SCD):    7.545ns
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.980     3.274    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.876     7.545    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.419     7.964 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/Q
                         net (fo=1, routed)           0.353     8.317    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er
    SLICE_X28Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770    10.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.688    14.823    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X28Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                         clock pessimism              0.665    15.489    
                         clock uncertainty           -0.066    15.423    
    SLICE_X28Y119        FDRE (Setup_fdre_C_D)       -0.256    15.167    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.851    

Slack (MET) :             6.896ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@8.000ns - i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.821ns = ( 14.821 - 8.000 ) 
    Source Clock Delay      (SCD):    7.543ns
    Clock Pessimism Removal (CPR):    0.722ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.980     3.274    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.874     7.543    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDPE (Prop_fdpe_C_Q)         0.456     7.999 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/Q
                         net (fo=1, routed)           0.520     8.519    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg2
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770    10.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    13.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.685    14.820    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                         clock pessimism              0.722    15.543    
                         clock uncertainty           -0.066    15.477    
    SLICE_X29Y122        FDPE (Setup_fdpe_C_D)       -0.062    15.415    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3
  -------------------------------------------------------------------
                         required time                         15.415    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  6.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.490%)  route 0.123ns (46.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.065ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.672     1.008    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.648     2.429    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.141     2.570 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_EN_reg/Q
                         net (fo=1, routed)           0.123     2.692    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en
    SLICE_X28Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.920     3.065    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X28Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
                         clock pessimism             -0.602     2.463    
    SLICE_X28Y119        FDRE (Hold_fdre_C_D)         0.070     2.533    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.062ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.672     1.008    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.648     2.429    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDPE (Prop_fdpe_C_Q)         0.128     2.557 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/Q
                         net (fo=1, routed)           0.054     2.611    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg1
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.917     3.062    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                         clock pessimism             -0.633     2.429    
    SLICE_X29Y122        FDPE (Hold_fdpe_C_D)        -0.008     2.421    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.121%)  route 0.118ns (47.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.065ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.672     1.008    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.648     2.429    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.128     2.557 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_ER_reg/Q
                         net (fo=1, routed)           0.118     2.674    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er
    SLICE_X28Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.920     3.065    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X28Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
                         clock pessimism             -0.602     2.463    
    SLICE_X28Y119        FDRE (Hold_fdre_C_D)         0.013     2.476    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.060ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.672     1.008    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.648     2.429    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDPE (Prop_fdpe_C_Q)         0.128     2.557 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/Q
                         net (fo=1, routed)           0.115     2.672    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg5
    SLICE_X29Y123        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.915     3.060    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y123        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                         clock pessimism             -0.620     2.440    
    SLICE_X29Y123        FDPE (Hold_fdpe_C_D)         0.022     2.462    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.062ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.672     1.008    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.648     2.429    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDPE (Prop_fdpe_C_Q)         0.141     2.570 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/Q
                         net (fo=1, routed)           0.170     2.740    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg2
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.917     3.062    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                         clock pessimism             -0.633     2.429    
    SLICE_X29Y122        FDPE (Hold_fdpe_C_D)         0.071     2.500    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.185ns (48.919%)  route 0.193ns (51.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.672     1.008    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.648     2.429    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.141     2.570 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/Q
                         net (fo=2, routed)           0.193     2.763    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/data_out
    SLICE_X27Y119        LUT5 (Prop_lut5_I0_O)        0.044     2.807 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     2.807    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.919     3.064    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C
                         clock pessimism             -0.622     2.442    
    SLICE_X27Y119        FDRE (Hold_fdre_C_D)         0.107     2.549    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.054%)  route 0.193ns (50.946%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.672     1.008    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.648     2.429    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.141     2.570 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/Q
                         net (fo=2, routed)           0.193     2.763    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/data_out
    SLICE_X27Y119        LUT5 (Prop_lut5_I0_O)        0.045     2.808 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     2.808    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.919     3.064    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C
                         clock pessimism             -0.622     2.442    
    SLICE_X27Y119        FDRE (Hold_fdre_C_D)         0.092     2.534    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.062ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.672     1.008    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.648     2.429    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDPE (Prop_fdpe_C_Q)         0.141     2.570 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/Q
                         net (fo=1, routed)           0.232     2.801    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg4
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.917     3.062    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
                         clock pessimism             -0.633     2.429    
    SLICE_X29Y122        FDPE (Hold_fdpe_C_D)         0.076     2.505    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.062ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    0.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.672     1.008    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.648     2.429    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y122        FDPE (Prop_fdpe_C_Q)         0.128     2.557 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/Q
                         net (fo=1, routed)           0.170     2.727    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync_reg3
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.917     3.062    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
                         clock pessimism             -0.633     2.429    
    SLICE_X29Y122        FDPE (Hold_fdpe_C_D)        -0.006     2.423    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/R
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns - i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.426%)  route 0.267ns (67.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.065ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.672     1.008    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.646     2.427    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y123        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123        FDPE (Prop_fdpe_C_Q)         0.128     2.555 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/Q
                         net (fo=2, routed)           0.267     2.821    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/tx_reset_sync
    SLICE_X28Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.920     3.065    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_clk
    SLICE_X28Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
                         clock pessimism             -0.620     2.445    
    SLICE_X28Y119        FDRE (Hold_fdre_C_R)        -0.072     2.373    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.449    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I1         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X28Y119    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X28Y119    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X29Y122    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X29Y122    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X29Y122    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X29Y122    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X29Y122    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X29Y123    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync6/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y119    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y119    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y119    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y119    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y122    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y122    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y122    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y122    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y122    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y122    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y119    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y119    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_en_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y119    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y119    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_tx_er_int_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y122    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y122    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y122    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y122    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y122    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X29Y122    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C



---------------------------------------------------------------------------------------------------
From Clock:  i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_3
  To Clock:  i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_3
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I1         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       13.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.047ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 1.244ns (18.678%)  route 5.416ns (81.322%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.647     2.941    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X32Y86         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          2.226     5.685    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[1]
    SLICE_X27Y86         LUT3 (Prop_lut3_I0_O)        0.152     5.837 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[7]_i_1__0/O
                         net (fo=27, routed)          1.784     7.621    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X35Y85         LUT6 (Prop_lut6_I5_O)        0.326     7.947 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2__0/O
                         net (fo=10, routed)          0.562     8.509    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2__0_n_0
    SLICE_X34Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.633 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_1__2/O
                         net (fo=3, routed)           0.844     9.477    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/incr_next_pending
    SLICE_X33Y86         LUT4 (Prop_lut4_I3_O)        0.124     9.601 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1_i_1__0/O
                         net (fo=1, routed)           0.000     9.601    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0_n_2
    SLICE_X33Y86         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.474    22.653    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/aclk
    SLICE_X33Y86         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                         clock pessimism              0.266    22.919    
                         clock uncertainty           -0.302    22.617    
    SLICE_X33Y86         FDRE (Setup_fdre_C_D)        0.031    22.648    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg
  -------------------------------------------------------------------
                         required time                         22.648    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                 13.047    

Slack (MET) :             13.048ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 1.244ns (18.680%)  route 5.415ns (81.320%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.647     2.941    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X32Y86         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          2.226     5.685    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[1]
    SLICE_X27Y86         LUT3 (Prop_lut3_I0_O)        0.152     5.837 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[7]_i_1__0/O
                         net (fo=27, routed)          1.784     7.621    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X35Y85         LUT6 (Prop_lut6_I5_O)        0.326     7.947 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2__0/O
                         net (fo=10, routed)          0.562     8.509    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2__0_n_0
    SLICE_X34Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.633 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_1__2/O
                         net (fo=3, routed)           0.843     9.476    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/incr_next_pending
    SLICE_X33Y86         LUT4 (Prop_lut4_I0_O)        0.124     9.600 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq0_i_1__0/O
                         net (fo=1, routed)           0.000     9.600    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0_n_2
    SLICE_X33Y86         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.474    22.653    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/aclk
    SLICE_X33Y86         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
                         clock pessimism              0.266    22.919    
                         clock uncertainty           -0.302    22.617    
    SLICE_X33Y86         FDRE (Setup_fdre_C_D)        0.031    22.648    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg
  -------------------------------------------------------------------
                         required time                         22.648    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 13.048    

Slack (MET) :             13.376ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.120ns (17.968%)  route 5.113ns (82.032%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.647     2.941    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X32Y86         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          2.226     5.685    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[1]
    SLICE_X27Y86         LUT3 (Prop_lut3_I0_O)        0.152     5.837 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[7]_i_1__0/O
                         net (fo=27, routed)          1.784     7.621    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X35Y85         LUT6 (Prop_lut6_I5_O)        0.326     7.947 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2__0/O
                         net (fo=10, routed)          0.562     8.509    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2__0_n_0
    SLICE_X34Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.633 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_1__2/O
                         net (fo=3, routed)           0.541     9.174    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/incr_next_pending
    SLICE_X34Y85         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.475    22.654    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X34Y85         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X34Y85         FDRE (Setup_fdre_C_D)       -0.031    22.550    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg
  -------------------------------------------------------------------
                         required time                         22.550    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                 13.376    

Slack (MET) :             13.388ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.207ns  (logic 1.120ns (18.045%)  route 5.087ns (81.955%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.647     2.941    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X32Y86         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          2.226     5.685    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[1]
    SLICE_X27Y86         LUT3 (Prop_lut3_I0_O)        0.152     5.837 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[7]_i_1__0/O
                         net (fo=27, routed)          1.685     7.523    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r_reg[3]_0
    SLICE_X34Y84         LUT5 (Prop_lut5_I4_O)        0.326     7.849 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/next_pending_r_i_3/O
                         net (fo=2, routed)           0.819     8.668    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg_0
    SLICE_X34Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.792 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_i_1__1/O
                         net (fo=3, routed)           0.356     9.148    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_next_pending
    SLICE_X34Y85         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.475    22.654    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y85         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X34Y85         FDRE (Setup_fdre_C_D)       -0.045    22.536    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg
  -------------------------------------------------------------------
                         required time                         22.536    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                 13.388    

Slack (MET) :             13.642ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 1.120ns (18.353%)  route 4.982ns (81.647%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.647     2.941    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X32Y86         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          2.226     5.685    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[1]
    SLICE_X27Y86         LUT3 (Prop_lut3_I0_O)        0.152     5.837 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[7]_i_1__0/O
                         net (fo=27, routed)          2.064     7.901    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r_reg[3]_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I5_O)        0.326     8.227 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r[2]_i_1__0/O
                         net (fo=3, routed)           0.692     8.919    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r_reg[3][2]
    SLICE_X32Y81         LUT4 (Prop_lut4_I0_O)        0.124     9.043 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_cnt_r[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.043    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[2]
    SLICE_X32Y81         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.469    22.648    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y81         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.263    22.911    
                         clock uncertainty           -0.302    22.609    
    SLICE_X32Y81         FDRE (Setup_fdre_C_D)        0.077    22.686    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         22.686    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                 13.642    

Slack (MET) :             13.642ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 1.014ns (18.526%)  route 4.459ns (81.474%))
  Logic Levels:           4  (LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.653     2.947    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y98         FDSE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDSE (Prop_fdse_C_Q)         0.518     3.465 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=24, routed)          1.945     5.410    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X34Y100        SRL16E (Prop_srl16e_A0_Q)    0.124     5.534 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/Q
                         net (fo=1, routed)           0.783     6.317    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.441 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.655     7.097    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.221 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.478     7.698    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push__1
    SLICE_X34Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.822 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.598     8.420    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X34Y99         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.481    22.660    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X34Y99         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.229    22.889    
                         clock uncertainty           -0.302    22.587    
    SLICE_X34Y99         FDRE (Setup_fdre_C_R)       -0.524    22.063    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         22.063    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                 13.642    

Slack (MET) :             13.642ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 1.014ns (18.526%)  route 4.459ns (81.474%))
  Logic Levels:           4  (LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.653     2.947    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y98         FDSE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDSE (Prop_fdse_C_Q)         0.518     3.465 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=24, routed)          1.945     5.410    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X34Y100        SRL16E (Prop_srl16e_A0_Q)    0.124     5.534 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/Q
                         net (fo=1, routed)           0.783     6.317    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.441 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.655     7.097    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.221 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.478     7.698    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push__1
    SLICE_X34Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.822 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.598     8.420    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X34Y99         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.481    22.660    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X34Y99         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism              0.229    22.889    
                         clock uncertainty           -0.302    22.587    
    SLICE_X34Y99         FDRE (Setup_fdre_C_R)       -0.524    22.063    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         22.063    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                 13.642    

Slack (MET) :             13.642ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 1.014ns (18.526%)  route 4.459ns (81.474%))
  Logic Levels:           4  (LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.653     2.947    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y98         FDSE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDSE (Prop_fdse_C_Q)         0.518     3.465 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=24, routed)          1.945     5.410    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X34Y100        SRL16E (Prop_srl16e_A0_Q)    0.124     5.534 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/Q
                         net (fo=1, routed)           0.783     6.317    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.441 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.655     7.097    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.221 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.478     7.698    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push__1
    SLICE_X34Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.822 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.598     8.420    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X34Y99         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.481    22.660    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X34Y99         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism              0.229    22.889    
                         clock uncertainty           -0.302    22.587    
    SLICE_X34Y99         FDRE (Setup_fdre_C_R)       -0.524    22.063    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         22.063    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                 13.642    

Slack (MET) :             13.651ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 1.120ns (18.607%)  route 4.899ns (81.393%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.647     2.941    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X32Y86         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          2.226     5.685    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[1]
    SLICE_X27Y86         LUT3 (Prop_lut3_I0_O)        0.152     5.837 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[7]_i_1__0/O
                         net (fo=27, routed)          1.784     7.621    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X35Y85         LUT6 (Prop_lut6_I5_O)        0.326     7.947 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2__0/O
                         net (fo=10, routed)          0.889     8.836    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_2__0_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I4_O)        0.124     8.960 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]_i_1__2/O
                         net (fo=1, routed)           0.000     8.960    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]_i_1__2_n_0
    SLICE_X35Y84         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.474    22.653    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y84         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.229    22.882    
                         clock uncertainty           -0.302    22.580    
    SLICE_X35Y84         FDRE (Setup_fdre_C_D)        0.031    22.611    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         22.611    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                 13.651    

Slack (MET) :             13.652ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 1.014ns (18.310%)  route 4.524ns (81.690%))
  Logic Levels:           4  (LUT2=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 22.834 - 20.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.653     2.947    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y98         FDSE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDSE (Prop_fdse_C_Q)         0.518     3.465 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=24, routed)          1.945     5.410    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X34Y100        SRL16E (Prop_srl16e_A0_Q)    0.124     5.534 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/Q
                         net (fo=1, routed)           0.783     6.317    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I0_O)        0.124     6.441 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4/O
                         net (fo=1, routed)           0.655     7.097    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_4_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.221 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_2/O
                         net (fo=3, routed)           0.478     7.698    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push__1
    SLICE_X34Y99         LUT2 (Prop_lut2_I1_O)        0.124     7.822 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.663     8.485    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X34Y101        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    21.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.655    22.834    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X34Y101        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism              0.129    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X34Y101        FDRE (Setup_fdre_C_R)       -0.524    22.137    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         22.137    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                 13.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.249%)  route 0.218ns (60.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.659     0.995    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.218     1.354    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X30Y98         SRL16E                                       r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.845     1.211    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.270    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.572     0.908    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.149    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y91         SRLC32E                                      r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.842     1.208    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.051    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.552     0.888    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X43Y65         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19]/Q
                         net (fo=1, routed)           0.056     1.085    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[19]
    SLICE_X42Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.130 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_inferred__0_i_13/O
                         net (fo=1, routed)           0.000     1.130    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured[19]
    SLICE_X42Y65         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.818     1.184    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X42Y65         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19]/C
                         clock pessimism             -0.283     0.901    
    SLICE_X42Y65         FDRE (Hold_fdre_C_D)         0.120     1.021    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.577     0.913    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y97         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.105     1.158    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X30Y98         SRL16E                                       r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.845     1.211    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.046    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.356%)  route 0.105ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.577     0.913    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y97         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.105     1.158    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X30Y98         SRL16E                                       r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.845     1.211    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.577     0.913    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y97         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.101     1.155    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X30Y98         SRL16E                                       r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.845     1.211    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.038    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.128ns (27.393%)  route 0.339ns (72.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.577     0.913    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y98         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=9, routed)           0.339     1.380    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[15]
    SLICE_X35Y100        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.912     1.278    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X35Y100        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.019     1.262    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.556     0.892    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X47Y32         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/Q
                         net (fo=1, routed)           0.056     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4
    SLICE_X47Y32         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.821     1.187    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X47Y32         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                         clock pessimism             -0.295     0.892    
    SLICE_X47Y32         FDRE (Hold_fdre_C_D)         0.078     0.970    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.546     0.882    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X43Y71         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4/Q
                         net (fo=1, routed)           0.056     1.078    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4
    SLICE_X43Y71         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.812     1.178    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X43Y71         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                         clock pessimism             -0.296     0.882    
    SLICE_X43Y71         FDRE (Hold_fdre_C_D)         0.078     0.960    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.572     0.908    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.104    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X27Y91         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.842     1.208    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y91         FDRE (Hold_fdre_C_D)         0.078     0.986    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y19  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X44Y62    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y64    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X44Y61    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X44Y61    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X41Y63    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X41Y67    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y66    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y64    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y65    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X32Y89    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X32Y89    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X38Y86    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X38Y86    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y81    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y81    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y86    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y86    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y80    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y80    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X32Y89    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X32Y89    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X38Y86    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X38Y86    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y81    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y81    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y86    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y86    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y80    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y80    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ZYNQ_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.142ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.590ns  (logic 0.419ns (26.359%)  route 1.171ns (73.641%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60                                      0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           1.171     1.590    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X56Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X56Y61         FDRE (Setup_fdre_C_D)       -0.268     4.732    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.732    
                         arrival time                          -1.590    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.277ns  (logic 0.419ns (32.804%)  route 0.858ns (67.196%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63                                      0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.858     1.277    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X57Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X57Y63         FDRE (Setup_fdre_C_D)       -0.270     4.730    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          4.730    
                         arrival time                          -1.277    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.628ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.105ns  (logic 0.419ns (37.922%)  route 0.686ns (62.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58                                      0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.686     1.105    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X56Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X56Y58         FDRE (Setup_fdre_C_D)       -0.267     4.733    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.733    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                  3.628    

Slack (MET) :             3.712ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.157%)  route 0.599ns (58.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58                                      0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.599     1.018    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X59Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X59Y58         FDRE (Setup_fdre_C_D)       -0.270     4.730    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.730    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                  3.712    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.192ns  (logic 0.518ns (43.465%)  route 0.674ns (56.535%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63                                      0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.674     1.192    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X59Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X59Y63         FDRE (Setup_fdre_C_D)       -0.095     4.905    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                  3.713    

Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.468%)  route 0.591ns (58.532%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58                                      0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.591     1.010    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X61Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X61Y58         FDRE (Setup_fdre_C_D)       -0.266     4.734    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.734    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  3.724    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.014ns  (logic 0.419ns (41.317%)  route 0.595ns (58.683%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60                                      0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.595     1.014    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X62Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X62Y61         FDRE (Setup_fdre_C_D)       -0.222     4.778    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          4.778    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.829ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.904ns  (logic 0.419ns (46.345%)  route 0.485ns (53.655%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63                                      0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.485     0.904    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[10]
    SLICE_X56Y64         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X56Y64         FDRE (Setup_fdre_C_D)       -0.267     4.733    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          4.733    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                  3.829    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.064ns  (logic 0.456ns (42.862%)  route 0.608ns (57.138%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60                                      0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.608     1.064    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X56Y62         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X56Y62         FDRE (Setup_fdre_C_D)       -0.095     4.905    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_ZYNQ_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.891ns  (logic 0.419ns (47.049%)  route 0.472ns (52.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60                                      0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.472     0.891    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X55Y62         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X55Y62         FDRE (Setup_fdre_C_D)       -0.267     4.733    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          4.733    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                  3.842    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ZYNQ_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       23.645ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.645ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.090ns  (logic 0.419ns (38.432%)  route 0.671ns (61.568%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61                                      0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.671     1.090    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X65Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X65Y61         FDRE (Setup_fdre_C_D)       -0.265    24.735    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         24.735    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                 23.645    

Slack (MET) :             23.733ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.172ns  (logic 0.456ns (38.895%)  route 0.716ns (61.105%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61                                      0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.716     1.172    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X65Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X65Y61         FDRE (Setup_fdre_C_D)       -0.095    24.905    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         24.905    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                 23.733    

Slack (MET) :             23.767ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.452%)  route 0.592ns (58.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59                                      0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.592     1.011    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X62Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)       -0.222    24.778    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         24.778    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 23.767    

Slack (MET) :             23.769ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.009ns  (logic 0.419ns (41.524%)  route 0.590ns (58.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61                                      0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.590     1.009    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X66Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X66Y61         FDRE (Setup_fdre_C_D)       -0.222    24.778    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         24.778    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 23.769    

Slack (MET) :             23.840ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.065ns  (logic 0.456ns (42.811%)  route 0.609ns (57.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59                                      0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.609     1.065    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X65Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X65Y59         FDRE (Setup_fdre_C_D)       -0.095    24.905    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         24.905    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                 23.840    

Slack (MET) :             23.858ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.547%)  route 0.591ns (56.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59                                      0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.591     1.047    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X64Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X64Y59         FDRE (Setup_fdre_C_D)       -0.095    24.905    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         24.905    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 23.858    

Slack (MET) :             23.863ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.872ns  (logic 0.419ns (48.063%)  route 0.453ns (51.937%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59                                      0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.453     0.872    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X64Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X64Y59         FDRE (Setup_fdre_C_D)       -0.265    24.735    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         24.735    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                 23.863    

Slack (MET) :             23.863ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.772%)  route 0.636ns (58.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61                                      0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.636     1.092    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X66Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X66Y61         FDRE (Setup_fdre_C_D)       -0.045    24.955    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         24.955    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                 23.863    

Slack (MET) :             23.879ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.855ns  (logic 0.419ns (49.022%)  route 0.436ns (50.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59                                      0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.436     0.855    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X65Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X65Y59         FDRE (Setup_fdre_C_D)       -0.266    24.734    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         24.734    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                 23.879    

Slack (MET) :             24.009ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.946ns  (logic 0.456ns (48.178%)  route 0.490ns (51.822%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59                                      0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.490     0.946    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X62Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)       -0.045    24.955    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         24.955    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                 24.009    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.580ns (19.105%)  route 2.456ns (80.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.748     3.042    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y41         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.986     4.484    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X24Y41         LUT3 (Prop_lut3_I1_O)        0.124     4.608 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.470     6.078    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X20Y45         FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.579     7.759    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X20Y45         FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.230     7.988    
                         clock uncertainty           -0.083     7.905    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.361     7.544    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.544    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.580ns (19.105%)  route 2.456ns (80.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.748     3.042    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y41         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.986     4.484    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X24Y41         LUT3 (Prop_lut3_I1_O)        0.124     4.608 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.470     6.078    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X21Y45         FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.579     7.759    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X21Y45         FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.230     7.988    
                         clock uncertainty           -0.083     7.905    
    SLICE_X21Y45         FDPE (Recov_fdpe_C_PRE)     -0.359     7.546    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.580ns (19.105%)  route 2.456ns (80.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.748     3.042    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y41         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.986     4.484    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X24Y41         LUT3 (Prop_lut3_I1_O)        0.124     4.608 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.470     6.078    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X21Y45         FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.579     7.759    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X21Y45         FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.230     7.988    
                         clock uncertainty           -0.083     7.905    
    SLICE_X21Y45         FDPE (Recov_fdpe_C_PRE)     -0.359     7.546    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.580ns (19.105%)  route 2.456ns (80.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.748     3.042    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y41         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.986     4.484    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X24Y41         LUT3 (Prop_lut3_I1_O)        0.124     4.608 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.470     6.078    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X21Y45         FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.579     7.759    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X21Y45         FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.230     7.988    
                         clock uncertainty           -0.083     7.905    
    SLICE_X21Y45         FDPE (Recov_fdpe_C_PRE)     -0.359     7.546    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.580ns (19.105%)  route 2.456ns (80.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.748     3.042    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y41         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.986     4.484    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X24Y41         LUT3 (Prop_lut3_I1_O)        0.124     4.608 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.470     6.078    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X21Y45         FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.579     7.759    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X21Y45         FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.230     7.988    
                         clock uncertainty           -0.083     7.905    
    SLICE_X21Y45         FDPE (Recov_fdpe_C_PRE)     -0.359     7.546    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.580ns (19.105%)  route 2.456ns (80.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.748     3.042    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y41         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.986     4.484    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X24Y41         LUT3 (Prop_lut3_I1_O)        0.124     4.608 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.470     6.078    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X20Y45         FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.579     7.759    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X20Y45         FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.230     7.988    
                         clock uncertainty           -0.083     7.905    
    SLICE_X20Y45         FDPE (Recov_fdpe_C_PRE)     -0.319     7.586    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.586    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.580ns (19.105%)  route 2.456ns (80.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.748     3.042    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y41         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.986     4.484    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X24Y41         LUT3 (Prop_lut3_I1_O)        0.124     4.608 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.470     6.078    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X20Y45         FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.579     7.759    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X20Y45         FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.230     7.988    
                         clock uncertainty           -0.083     7.905    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.319     7.586    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.586    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.508ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.580ns (19.105%)  route 2.456ns (80.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 7.759 - 5.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.748     3.042    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y41         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.986     4.484    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X24Y41         LUT3 (Prop_lut3_I1_O)        0.124     4.608 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.470     6.078    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X20Y45         FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.579     7.759    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X20Y45         FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.230     7.988    
                         clock uncertainty           -0.083     7.905    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.319     7.586    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          7.586    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.580ns (20.033%)  route 2.315ns (79.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 7.747 - 5.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.748     3.042    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y41         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.986     4.484    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X24Y41         LUT3 (Prop_lut3_I1_O)        0.124     4.608 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.329     5.937    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X24Y37         FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.568     7.747    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y37         FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.267     8.014    
                         clock uncertainty           -0.083     7.931    
    SLICE_X24Y37         FDCE (Recov_fdce_C_CLR)     -0.405     7.526    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.526    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.580ns (20.033%)  route 2.315ns (79.967%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 7.747 - 5.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.748     3.042    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y41         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.986     4.484    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X24Y41         LUT3 (Prop_lut3_I1_O)        0.124     4.608 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          1.329     5.937    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X24Y37         FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.568     7.747    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X24Y37         FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.267     8.014    
                         clock uncertainty           -0.083     7.931    
    SLICE_X24Y37         FDCE (Recov_fdce_C_CLR)     -0.405     7.526    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.526    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                  1.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.227ns (38.286%)  route 0.366ns (61.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.595     0.931    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.223     1.281    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X17Y43         LUT3 (Prop_lut3_I2_O)        0.099     1.380 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.143     1.523    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y43         FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.865     1.231    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y43         FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.947    
    SLICE_X17Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.227ns (38.286%)  route 0.366ns (61.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.595     0.931    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.223     1.281    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X17Y43         LUT3 (Prop_lut3_I2_O)        0.099     1.380 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.143     1.523    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y43         FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.865     1.231    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y43         FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.284     0.947    
    SLICE_X17Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.227ns (38.286%)  route 0.366ns (61.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.595     0.931    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.223     1.281    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X17Y43         LUT3 (Prop_lut3_I2_O)        0.099     1.380 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.143     1.523    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y43         FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.865     1.231    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y43         FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.284     0.947    
    SLICE_X17Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.227ns (38.286%)  route 0.366ns (61.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.595     0.931    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.223     1.281    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X17Y43         LUT3 (Prop_lut3_I2_O)        0.099     1.380 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.143     1.523    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y43         FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.865     1.231    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y43         FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.284     0.947    
    SLICE_X17Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.227ns (38.286%)  route 0.366ns (61.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.595     0.931    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.223     1.281    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X17Y43         LUT3 (Prop_lut3_I2_O)        0.099     1.380 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.143     1.523    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y43         FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.865     1.231    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y43         FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.284     0.947    
    SLICE_X17Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.227ns (38.286%)  route 0.366ns (61.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.595     0.931    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.223     1.281    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X17Y43         LUT3 (Prop_lut3_I2_O)        0.099     1.380 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.143     1.523    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y43         FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.865     1.231    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y43         FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.284     0.947    
    SLICE_X17Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.209ns (32.026%)  route 0.444ns (67.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.597     0.933    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X12Y47         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.164     1.097 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.203     1.300    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X12Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.345 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.240     1.585    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y46          FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.865     1.231    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y46          FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X9Y46          FDCE (Remov_fdce_C_CLR)     -0.092     0.875    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.227ns (34.502%)  route 0.431ns (65.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.595     0.931    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.223     1.281    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X17Y43         LUT3 (Prop_lut3_I2_O)        0.099     1.380 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.208     1.588    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X18Y41         FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.864     1.230    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X18Y41         FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.284     0.946    
    SLICE_X18Y41         FDPE (Remov_fdpe_C_PRE)     -0.071     0.875    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.227ns (34.502%)  route 0.431ns (65.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.595     0.931    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.223     1.281    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X17Y43         LUT3 (Prop_lut3_I2_O)        0.099     1.380 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.208     1.588    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X18Y41         FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.864     1.230    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X18Y41         FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.284     0.946    
    SLICE_X18Y41         FDPE (Remov_fdpe_C_PRE)     -0.071     0.875    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.227ns (34.502%)  route 0.431ns (65.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.595     0.931    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X17Y44         FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.223     1.281    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X17Y43         LUT3 (Prop_lut3_I2_O)        0.099     1.380 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.208     1.588    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X18Y41         FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.864     1.230    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X18Y41         FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.284     0.946    
    SLICE_X18Y41         FDPE (Remov_fdpe_C_PRE)     -0.071     0.875    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.714    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ZYNQ_clk_wiz_0_0
  To Clock:  clk_out1_ZYNQ_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.401ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@25.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 0.518ns (10.467%)  route 4.431ns (89.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 26.607 - 25.000 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.855     1.858    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y68        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDPE (Prop_fdpe_C_Q)         0.518     2.376 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          4.431     6.807    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X103Y82        FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    25.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.612    26.612    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.604    26.607    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X103Y82        FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[3]/C
                         clock pessimism              0.114    26.721    
                         clock uncertainty           -0.108    26.613    
    SLICE_X103Y82        FDCE (Recov_fdce_C_CLR)     -0.405    26.208    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         26.208    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                 19.401    

Slack (MET) :             19.684ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@25.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 0.518ns (11.108%)  route 4.145ns (88.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 26.605 - 25.000 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.855     1.858    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y68        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDPE (Prop_fdpe_C_Q)         0.518     2.376 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          4.145     6.521    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X105Y81        FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    25.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.612    26.612    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.602    26.605    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X105Y81        FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]/C
                         clock pessimism              0.114    26.719    
                         clock uncertainty           -0.108    26.611    
    SLICE_X105Y81        FDCE (Recov_fdce_C_CLR)     -0.405    26.206    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         26.206    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                 19.684    

Slack (MET) :             19.684ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@25.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 0.518ns (11.108%)  route 4.145ns (88.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 26.605 - 25.000 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.855     1.858    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y68        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDPE (Prop_fdpe_C_Q)         0.518     2.376 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          4.145     6.521    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X105Y81        FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    25.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.612    26.612    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.602    26.605    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X105Y81        FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[2]/C
                         clock pessimism              0.114    26.719    
                         clock uncertainty           -0.108    26.611    
    SLICE_X105Y81        FDCE (Recov_fdce_C_CLR)     -0.405    26.206    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         26.206    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                 19.684    

Slack (MET) :             19.770ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@25.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 0.518ns (11.108%)  route 4.145ns (88.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 26.605 - 25.000 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.855     1.858    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y68        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDPE (Prop_fdpe_C_Q)         0.518     2.376 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          4.145     6.521    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X104Y81        FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    25.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.612    26.612    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.602    26.605    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X104Y81        FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[4]/C
                         clock pessimism              0.114    26.719    
                         clock uncertainty           -0.108    26.611    
    SLICE_X104Y81        FDCE (Recov_fdce_C_CLR)     -0.319    26.292    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         26.292    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                 19.770    

Slack (MET) :             19.832ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@25.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 0.518ns (11.281%)  route 4.074ns (88.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 26.681 - 25.000 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.855     1.858    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y68        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDPE (Prop_fdpe_C_Q)         0.518     2.376 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          4.074     6.450    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X110Y79        FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    25.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.612    26.612    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.678    26.681    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X110Y79        FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]/C
                         clock pessimism              0.114    26.795    
                         clock uncertainty           -0.108    26.687    
    SLICE_X110Y79        FDCE (Recov_fdce_C_CLR)     -0.405    26.282    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         26.282    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                 19.832    

Slack (MET) :             19.832ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@25.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 0.518ns (11.281%)  route 4.074ns (88.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 26.681 - 25.000 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.855     1.858    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y68        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDPE (Prop_fdpe_C_Q)         0.518     2.376 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          4.074     6.450    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X110Y79        FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    25.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.612    26.612    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.678    26.681    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X110Y79        FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[5]/C
                         clock pessimism              0.114    26.795    
                         clock uncertainty           -0.108    26.687    
    SLICE_X110Y79        FDCE (Recov_fdce_C_CLR)     -0.405    26.282    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         26.282    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                 19.832    

Slack (MET) :             19.832ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@25.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 0.518ns (11.281%)  route 4.074ns (88.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 26.681 - 25.000 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.855     1.858    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y68        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDPE (Prop_fdpe_C_Q)         0.518     2.376 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          4.074     6.450    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X110Y79        FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    25.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.612    26.612    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.678    26.681    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X110Y79        FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]/C
                         clock pessimism              0.114    26.795    
                         clock uncertainty           -0.108    26.687    
    SLICE_X110Y79        FDCE (Recov_fdce_C_CLR)     -0.405    26.282    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         26.282    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                 19.832    

Slack (MET) :             19.832ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@25.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 0.518ns (11.281%)  route 4.074ns (88.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 26.681 - 25.000 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.855     1.858    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y68        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDPE (Prop_fdpe_C_Q)         0.518     2.376 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          4.074     6.450    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/AR[0]
    SLICE_X110Y79        FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    25.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.612    26.612    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.678    26.681    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/pclk
    SLICE_X110Y79        FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[7]/C
                         clock pessimism              0.114    26.795    
                         clock uncertainty           -0.108    26.687    
    SLICE_X110Y79        FDCE (Recov_fdce_C_CLR)     -0.405    26.282    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_g/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         26.282    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                 19.832    

Slack (MET) :             19.841ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@25.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.518ns (11.194%)  route 4.109ns (88.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 26.682 - 25.000 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.855     1.858    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y68        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDPE (Prop_fdpe_C_Q)         0.518     2.376 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          4.109     6.485    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X108Y83        FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    25.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.612    26.612    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.679    26.682    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X108Y83        FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[8]/C
                         clock pessimism              0.114    26.796    
                         clock uncertainty           -0.108    26.688    
    SLICE_X108Y83        FDCE (Recov_fdce_C_CLR)     -0.361    26.327    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         26.327    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                 19.841    

Slack (MET) :             19.841ns  (required time - arrival time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@25.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.518ns (11.194%)  route 4.109ns (88.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 26.682 - 25.000 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.855     1.858    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y68        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDPE (Prop_fdpe_C_Q)         0.518     2.376 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          4.109     6.485    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/AR[0]
    SLICE_X108Y83        FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    25.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.612    26.612    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.679    26.682    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/pclk
    SLICE_X108Y83        FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[9]/C
                         clock pessimism              0.114    26.796    
                         clock uncertainty           -0.108    26.688    
    SLICE_X108Y83        FDCE (Recov_fdce_C_CLR)     -0.361    26.327    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_r/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         26.327    
                         arrival time                          -6.485    
  -------------------------------------------------------------------
                         slack                                 19.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.610%)  route 0.131ns (44.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.630     0.632    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y68        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDPE (Prop_fdpe_C_Q)         0.164     0.796 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.131     0.927    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X106Y68        FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.898     0.900    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X106Y68        FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[2]/C
                         clock pessimism             -0.254     0.646    
    SLICE_X106Y68        FDCE (Remov_fdce_C_CLR)     -0.092     0.554    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.554    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.610%)  route 0.131ns (44.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.630     0.632    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y68        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDPE (Prop_fdpe_C_Q)         0.164     0.796 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.131     0.927    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X106Y68        FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.898     0.900    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X106Y68        FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[4]/C
                         clock pessimism             -0.254     0.646    
    SLICE_X106Y68        FDCE (Remov_fdce_C_CLR)     -0.092     0.554    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.554    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.752%)  route 0.187ns (53.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.630     0.632    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y68        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDPE (Prop_fdpe_C_Q)         0.164     0.796 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.187     0.982    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X106Y69        FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.897     0.899    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X106Y69        FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[1]/C
                         clock pessimism             -0.254     0.645    
    SLICE_X106Y69        FDCE (Remov_fdce_C_CLR)     -0.092     0.553    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.752%)  route 0.187ns (53.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.630     0.632    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y68        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDPE (Prop_fdpe_C_Q)         0.164     0.796 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.187     0.982    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X106Y69        FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.897     0.899    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X106Y69        FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[5]/C
                         clock pessimism             -0.254     0.645    
    SLICE_X106Y69        FDCE (Remov_fdce_C_CLR)     -0.092     0.553    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.752%)  route 0.187ns (53.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.630     0.632    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y68        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDPE (Prop_fdpe_C_Q)         0.164     0.796 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.187     0.982    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X106Y69        FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.897     0.899    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X106Y69        FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[7]/C
                         clock pessimism             -0.254     0.645    
    SLICE_X106Y69        FDCE (Remov_fdce_C_CLR)     -0.092     0.553    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.752%)  route 0.187ns (53.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.630     0.632    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y68        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDPE (Prop_fdpe_C_Q)         0.164     0.796 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.187     0.982    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X106Y69        FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.897     0.899    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X106Y69        FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[8]/C
                         clock pessimism             -0.254     0.645    
    SLICE_X106Y69        FDCE (Remov_fdce_C_CLR)     -0.092     0.553    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.164ns (33.914%)  route 0.320ns (66.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.630     0.632    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y68        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDPE (Prop_fdpe_C_Q)         0.164     0.796 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.320     1.115    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X104Y68        FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.872     0.874    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X104Y68        FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[2]/C
                         clock pessimism             -0.234     0.640    
    SLICE_X104Y68        FDCE (Remov_fdce_C_CLR)     -0.067     0.573    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.164ns (30.541%)  route 0.373ns (69.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.630     0.632    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y68        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDPE (Prop_fdpe_C_Q)         0.164     0.796 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.373     1.169    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X104Y69        FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.871     0.873    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X104Y69        FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[3]/C
                         clock pessimism             -0.234     0.639    
    SLICE_X104Y69        FDCE (Remov_fdce_C_CLR)     -0.067     0.572    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.164ns (30.541%)  route 0.373ns (69.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.630     0.632    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y68        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDPE (Prop_fdpe_C_Q)         0.164     0.796 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.373     1.169    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X104Y69        FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.871     0.873    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X104Y69        FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[6]/C
                         clock pessimism             -0.234     0.639    
    SLICE_X104Y69        FDCE (Remov_fdce_C_CLR)     -0.067     0.572    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns - clk_out1_ZYNQ_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.164ns (30.541%)  route 0.373ns (69.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.630     0.632    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/pclk
    SLICE_X108Y68        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y68        FDPE (Prop_fdpe_C_Q)         0.164     0.796 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.373     1.169    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/AR[0]
    SLICE_X104Y69        FDCE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.871     0.873    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/pclk
    SLICE_X104Y69        FDCE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[9]/C
                         clock pessimism             -0.234     0.639    
    SLICE_X104Y69        FDCE (Remov_fdce_C_CLR)     -0.067     0.572    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/encoder_b/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.597    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MDIO_PHY_0_mdio_io_0
                            (input port)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.233ns  (logic 1.456ns (27.822%)  route 3.777ns (72.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  MDIO_PHY_0_mdio_io_0 (INOUT)
                         net (fo=1, unset)            0.000     0.000    Everything_i/ZYNQ_wrapper_0/inst/MDIO_PHY_0_mdio_iobuf/IO
    H22                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  Everything_i/ZYNQ_wrapper_0/inst/MDIO_PHY_0_mdio_iobuf/IBUF/O
                         net (fo=2, routed)           3.777     5.233    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/MDIO_PHY_I
    SLICE_X34Y127        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.640     2.819    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X34Y127        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.777ns  (logic 0.124ns (2.596%)  route 4.653ns (97.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.592     3.592    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_n_16
    SLICE_X31Y102        LUT2 (Prop_lut2_I1_O)        0.124     3.716 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/ZYNQ_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           1.061     4.777    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X31Y115        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.693     2.872    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X31Y115        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.777ns  (logic 0.124ns (2.596%)  route 4.653ns (97.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.592     3.592    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_n_16
    SLICE_X31Y102        LUT2 (Prop_lut2_I1_O)        0.124     3.716 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/ZYNQ_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           1.061     4.777    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X31Y115        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.693     2.872    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X31Y115        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.777ns  (logic 0.124ns (2.596%)  route 4.653ns (97.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.592     3.592    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_n_16
    SLICE_X31Y102        LUT2 (Prop_lut2_I1_O)        0.124     3.716 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/ZYNQ_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           1.061     4.777    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X31Y115        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.693     2.872    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X31Y115        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.777ns  (logic 0.124ns (2.596%)  route 4.653ns (97.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.592     3.592    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_n_16
    SLICE_X31Y102        LUT2 (Prop_lut2_I1_O)        0.124     3.716 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/ZYNQ_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           1.061     4.777    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X31Y115        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.693     2.872    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X31Y115        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.777ns  (logic 0.124ns (2.596%)  route 4.653ns (97.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.592     3.592    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst_n_16
    SLICE_X31Y102        LUT2 (Prop_lut2_I1_O)        0.124     3.716 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/ZYNQ_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           1.061     4.777    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X31Y115        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.693     2.872    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X31Y115        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 0.124ns (3.080%)  route 3.902ns (96.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           3.902     3.902    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.026 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.026    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y34         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.489     2.668    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y34         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.881ns  (logic 0.150ns (5.206%)  route 2.731ns (94.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           1.695     1.695    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/util_vector_logic_0/Op1[0]
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.150     1.845 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          1.036     2.881    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X30Y118        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.689     2.868    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X30Y118        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.881ns  (logic 0.150ns (5.206%)  route 2.731ns (94.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           1.695     1.695    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/util_vector_logic_0/Op1[0]
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.150     1.845 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          1.036     2.881    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X30Y118        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.689     2.868    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X30Y118        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.881ns  (logic 0.150ns (5.206%)  route 2.731ns (94.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           1.695     1.695    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/util_vector_logic_0/Op1[0]
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.150     1.845 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          1.036     2.881    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X30Y118        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.689     2.868    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X30Y118        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync3/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOMDC
                            (internal pin)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.000ns (0.000%)  route 0.385ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOMDC
                         net (fo=1, routed)           0.385     0.385    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/MDC
    SLICE_X30Y122        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.917     1.283    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X30Y122        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOO
                            (internal pin)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.000ns (0.000%)  route 0.549ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0MDIOO
                         net (fo=2, routed)           0.549     0.549    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/MDIO_IN
    SLICE_X32Y125        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.895     1.261    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X32Y125        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.045ns (3.816%)  route 1.134ns (96.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           0.740     0.740    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt
    SLICE_X31Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.785 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/ZYNQ_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.394     1.179    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X31Y115        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.924     1.290    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X31Y115        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.045ns (3.816%)  route 1.134ns (96.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           0.740     0.740    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt
    SLICE_X31Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.785 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/ZYNQ_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.394     1.179    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X31Y115        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.924     1.290    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X31Y115        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.045ns (3.816%)  route 1.134ns (96.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           0.740     0.740    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt
    SLICE_X31Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.785 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/ZYNQ_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.394     1.179    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X31Y115        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.924     1.290    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X31Y115        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.045ns (3.816%)  route 1.134ns (96.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           0.740     0.740    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt
    SLICE_X31Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.785 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/ZYNQ_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.394     1.179    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X31Y115        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.924     1.290    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X31Y115        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.045ns (3.816%)  route 1.134ns (96.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           0.740     0.740    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/lopt
    SLICE_X31Y102        LUT2 (Prop_lut2_I0_O)        0.045     0.785 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/ZYNQ_gmii_to_rgmii_0_0_core_i_1/O
                         net (fo=5, routed)           0.394     1.179    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X31Y115        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.924     1.290    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X31Y115        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.042ns (3.517%)  route 1.152ns (96.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           0.740     0.740    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/util_vector_logic_0/Op1[0]
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.042     0.782 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          0.412     1.194    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X30Y118        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.921     1.287    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X30Y118        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync1/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.042ns (3.517%)  route 1.152ns (96.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           0.740     0.740    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/util_vector_logic_0/Op1[0]
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.042     0.782 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          0.412     1.194    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X30Y118        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.921     1.287    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X30Y118        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync2/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.042ns (3.517%)  route 1.152ns (96.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           0.740     0.740    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/util_vector_logic_0/Op1[0]
    SLICE_X31Y102        LUT1 (Prop_lut1_I0_O)        0.042     0.782 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=10, routed)          0.412     1.194    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_in
    SLICE_X30Y118        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.921     1.287    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/clk
    SLICE_X30Y118        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_sync3/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.489ns  (logic 0.668ns (19.145%)  route 2.821ns (80.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.742     3.036    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X22Y31         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.518     3.554 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.368     4.922    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.150     5.072 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=230, routed)         1.453     6.525    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X11Y46         FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.581     2.760    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y46         FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.489ns  (logic 0.668ns (19.145%)  route 2.821ns (80.855%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.742     3.036    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X22Y31         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.518     3.554 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.368     4.922    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.150     5.072 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=230, routed)         1.453     6.525    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X11Y46         FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.581     2.760    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y46         FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.165ns  (logic 0.668ns (21.105%)  route 2.497ns (78.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.742     3.036    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X22Y31         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.518     3.554 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.368     4.922    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.150     5.072 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=230, routed)         1.129     6.201    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y43         FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.572     2.751    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y43         FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.165ns  (logic 0.668ns (21.105%)  route 2.497ns (78.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.742     3.036    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/slowest_sync_clk
    SLICE_X22Y31         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.518     3.554 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.368     4.922    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y44         LUT1 (Prop_lut1_I0_O)        0.150     5.072 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=230, routed)         1.129     6.201    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y43         FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.572     2.751    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y43         FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.803ns  (logic 0.828ns (29.537%)  route 1.975ns (70.464%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.879     3.173    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X31Y130        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y130        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           0.975     4.604    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[0]
    SLICE_X30Y129        LUT6 (Prop_lut6_I4_O)        0.124     4.728 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19/O
                         net (fo=1, routed)           0.570     5.298    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19_n_0
    SLICE_X28Y129        LUT3 (Prop_lut3_I0_O)        0.124     5.422 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_3/O
                         net (fo=2, routed)           0.430     5.852    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[13]
    SLICE_X28Y129        LUT3 (Prop_lut3_I0_O)        0.124     5.976 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[13]_i_1/O
                         net (fo=1, routed)           0.000     5.976    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[13]_i_1_n_0
    SLICE_X28Y129        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.688     2.867    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X28Y129        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[13]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.798ns  (logic 0.823ns (29.411%)  route 1.975ns (70.589%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.879     3.173    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X31Y130        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y130        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           0.975     4.604    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[0]
    SLICE_X30Y129        LUT6 (Prop_lut6_I4_O)        0.124     4.728 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19/O
                         net (fo=1, routed)           0.570     5.298    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_19_n_0
    SLICE_X28Y129        LUT3 (Prop_lut3_I0_O)        0.124     5.422 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_3/O
                         net (fo=2, routed)           0.430     5.852    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[13]
    SLICE_X28Y129        LUT3 (Prop_lut3_I0_O)        0.119     5.971 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[13]_i_1/O
                         net (fo=1, routed)           0.000     5.971    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[13]
    SLICE_X28Y129        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.688     2.867    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X28Y129        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[13]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.734ns  (logic 0.828ns (30.285%)  route 1.906ns (69.715%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.879     3.173    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X31Y130        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y130        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=4, routed)           0.839     4.468    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[1]
    SLICE_X28Y131        LUT5 (Prop_lut5_I3_O)        0.124     4.592 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27/O
                         net (fo=1, routed)           0.579     5.171    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27_n_0
    SLICE_X28Y132        LUT5 (Prop_lut5_I0_O)        0.124     5.295 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_10/O
                         net (fo=2, routed)           0.488     5.783    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[6]
    SLICE_X28Y132        LUT3 (Prop_lut3_I0_O)        0.124     5.907 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[6]_i_1/O
                         net (fo=1, routed)           0.000     5.907    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG[6]_i_1_n_0
    SLICE_X28Y132        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.691     2.870    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X28Y132        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_PHY_REG_reg[6]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.729ns  (logic 0.823ns (30.158%)  route 1.906ns (69.842%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.879     3.173    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X31Y130        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y130        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[1]/Q
                         net (fo=4, routed)           0.839     4.468    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION[1]
    SLICE_X28Y131        LUT5 (Prop_lut5_I3_O)        0.124     4.592 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27/O
                         net (fo=1, routed)           0.579     5.171    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_27_n_0
    SLICE_X28Y132        LUT5 (Prop_lut5_I0_O)        0.124     5.295 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1_i_10/O
                         net (fo=2, routed)           0.488     5.783    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/DATA_IN[6]
    SLICE_X28Y132        LUT3 (Prop_lut3_I0_O)        0.119     5.902 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[6]_i_1/O
                         net (fo=1, routed)           0.000     5.902    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/p_1_in[6]
    SLICE_X28Y132        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.691     2.870    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/CLK
    SLICE_X28Y132        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[6]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.647ns  (logic 0.580ns (21.914%)  route 2.067ns (78.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.831     3.125    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X33Y129        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y129        FDRE (Prop_fdre_C_Q)         0.456     3.581 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/RESET_REG_reg/Q
                         net (fo=4, routed)           1.294     4.875    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/soft_reset
    SLICE_X30Y122        LUT3 (Prop_lut3_I0_O)        0.124     4.999 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1/O
                         net (fo=5, routed)           0.773     5.772    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_in
    SLICE_X31Y122        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.685     2.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X31Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync1/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/RESET_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.647ns  (logic 0.580ns (21.914%)  route 2.067ns (78.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.831     3.125    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X33Y129        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/RESET_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y129        FDRE (Prop_fdre_C_Q)         0.456     3.581 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/RESET_REG_reg/Q
                         net (fo=4, routed)           1.294     4.875    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/soft_reset
    SLICE_X30Y122        LUT3 (Prop_lut3_I0_O)        0.124     4.999 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset_i_1/O
                         net (fo=5, routed)           0.773     5.772    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_in
    SLICE_X31Y122        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.685     2.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/clk
    SLICE_X31Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_sync2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.682%)  route 0.058ns (29.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.558     0.894    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/m_axi_s2mm_aclk
    SLICE_X41Y35         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.058     1.093    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/Q
    SLICE_X40Y35         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.824     1.190    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/m_axi_s2mm_aclk
    SLICE_X40Y35         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.109%)  route 0.109ns (45.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.556     0.892    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/m_axi_s2mm_aclk
    SLICE_X45Y32         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.109     1.128    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/Q
    SLICE_X45Y32         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.821     1.187    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/m_axi_s2mm_aclk
    SLICE_X45Y32         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.109%)  route 0.109ns (45.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.556     0.892    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/m_axi_s2mm_aclk
    SLICE_X43Y53         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.109     1.128    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/Q
    SLICE_X43Y53         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.824     1.190    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/m_axi_s2mm_aclk
    SLICE_X43Y53         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.556     0.892    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/m_axi_s2mm_aclk
    SLICE_X45Y32         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/Q
                         net (fo=2, routed)           0.121     1.154    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X44Y31         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.820     1.186    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/m_axi_s2mm_aclk
    SLICE_X44Y31         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.627     0.963    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X32Y125        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.164     1.127 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     1.183    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync1
    SLICE_X32Y125        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.895     1.261    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X32Y125        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.630     0.966    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X34Y127        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y127        FDRE (Prop_fdre_C_Q)         0.164     1.130 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     1.186    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync1
    SLICE_X34Y127        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.898     1.264    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/CLK
    SLICE_X34Y127        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_PHY_IN/data_sync_reg2/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.648     0.984    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X30Y122        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.164     1.148 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     1.204    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync1
    SLICE_X30Y122        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.917     1.283    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/CLK
    SLICE_X30Y122        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDC/data_sync_reg2/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.342%)  route 0.177ns (55.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.557     0.893    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/m_axi_s2mm_aclk
    SLICE_X45Y33         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/Q
                         net (fo=2, routed)           0.177     1.210    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X45Y31         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.820     1.186    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/m_axi_s2mm_aclk
    SLICE_X45Y31         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.283%)  route 0.192ns (57.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.547     0.883    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/m_axi_s2mm_aclk
    SLICE_X44Y70         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/Q
                         net (fo=2, routed)           0.192     1.216    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X41Y70         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.813     1.179    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/m_axi_s2mm_aclk
    SLICE_X41Y70         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.627     0.963    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X32Y125        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.148     1.111 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     1.230    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync2
    SLICE_X32Y125        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.895     1.261    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/CLK
    SLICE_X32Y125        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SYNC_MDIO_IN/data_sync_reg3/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.824ns  (logic 0.518ns (18.346%)  route 2.306ns (81.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.639     2.933    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X32Y79         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[4]/Q
                         net (fo=17, routed)          2.306     5.757    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg_n_0_[4]
    SLICE_X35Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.475     2.654    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X35Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.594ns  (logic 0.518ns (19.969%)  route 2.076ns (80.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.639     2.933    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X32Y79         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[4]/Q
                         net (fo=17, routed)          2.076     5.527    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg_n_0_[4]
    SLICE_X43Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.474     2.653    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X43Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.420ns  (logic 0.518ns (21.408%)  route 1.902ns (78.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.639     2.933    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X32Y79         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[6]/Q
                         net (fo=17, routed)          1.902     5.353    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg_n_0_[6]
    SLICE_X44Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.473     2.652    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X44Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.344ns  (logic 0.518ns (22.103%)  route 1.826ns (77.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.681     2.975    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X30Y76         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[21]/Q
                         net (fo=2, routed)           1.826     5.319    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[21]
    SLICE_X48Y66         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.470     2.649    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X48Y66         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.337ns  (logic 0.518ns (22.168%)  route 1.819ns (77.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.685     2.979    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X30Y78         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[9]/Q
                         net (fo=2, routed)           1.819     5.316    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[9]
    SLICE_X43Y60         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.477     2.656    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X43Y60         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.315ns  (logic 0.518ns (22.375%)  route 1.797ns (77.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.639     2.933    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X32Y79         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[7]/Q
                         net (fo=17, routed)          1.797     5.248    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg_n_0_[7]
    SLICE_X38Y62         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.475     2.654    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X38Y62         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.300ns  (logic 0.518ns (22.519%)  route 1.782ns (77.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.639     2.933    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X32Y79         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[7]/Q
                         net (fo=17, routed)          1.782     5.233    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg_n_0_[7]
    SLICE_X43Y62         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.475     2.654    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X43Y62         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.272ns  (logic 0.518ns (22.804%)  route 1.754ns (77.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.649     2.943    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X36Y88         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured_reg[3]/Q
                         net (fo=2, routed)           1.754     5.215    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wraddr_captured[3]
    SLICE_X38Y69         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.468     2.647    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X38Y69         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.224ns  (logic 0.518ns (23.291%)  route 1.706ns (76.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.681     2.975    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X30Y76         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.518     3.493 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[7]/Q
                         net (fo=2, routed)           1.706     5.199    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[7]
    SLICE_X42Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.477     2.656    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X42Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.151ns  (logic 0.518ns (24.085%)  route 1.633ns (75.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.685     2.979    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X30Y78         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518     3.497 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[3]/Q
                         net (fo=2, routed)           1.633     5.130    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[3]
    SLICE_X40Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.476     2.655    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X40Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.991%)  route 0.115ns (45.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.546     0.882    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/s_axi_lite_aclk
    SLICE_X44Y71         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.115     1.138    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/Q
    SLICE_X44Y70         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.813     1.179    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/m_axi_s2mm_aclk
    SLICE_X44Y70         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.546     0.882    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X34Y73         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.105     1.151    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/Q
    SLICE_X35Y73         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.810     1.176    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/m_axi_s2mm_aclk
    SLICE_X35Y73         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.142%)  route 0.116ns (43.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.555     0.891    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/s_axi_lite_aclk
    SLICE_X46Y31         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.116     1.154    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/Q
    SLICE_X46Y32         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.821     1.187    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/m_axi_s2mm_aclk
    SLICE_X46Y32         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.467%)  route 0.156ns (52.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.546     0.882    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X37Y72         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.156     1.179    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/Q
    SLICE_X38Y71         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.812     1.178    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/m_axi_s2mm_aclk
    SLICE_X38Y71         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.483%)  route 0.307ns (68.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.546     0.882    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X37Y78         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[24]/Q
                         net (fo=2, routed)           0.307     1.329    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[24]
    SLICE_X36Y70         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.813     1.179    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X36Y70         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.024%)  route 0.291ns (63.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.546     0.882    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X32Y76         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[29]/Q
                         net (fo=2, routed)           0.291     1.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[29]
    SLICE_X34Y68         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.816     1.182    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X34Y68         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.199%)  route 0.302ns (64.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.546     0.882    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X36Y78         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[26]/Q
                         net (fo=2, routed)           0.302     1.348    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[26]
    SLICE_X37Y68         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.815     1.181    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X37Y68         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.447%)  route 0.338ns (70.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.546     0.882    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X33Y76         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[22]/Q
                         net (fo=2, routed)           0.338     1.360    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[22]
    SLICE_X38Y66         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.817     1.183    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X38Y66         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.258%)  route 0.329ns (66.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.546     0.882    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X36Y78         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y78         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[27]/Q
                         net (fo=2, routed)           0.329     1.375    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[27]
    SLICE_X36Y69         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.814     1.180    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X36Y69         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.876%)  route 0.365ns (72.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.546     0.882    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X37Y78         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[24]/Q
                         net (fo=2, routed)           0.365     1.387    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[24]
    SLICE_X44Y70         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.813     1.179    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X44Y70         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_ZYNQ_clk_wiz_0_0
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.837ns  (logic 0.518ns (61.865%)  route 0.319ns (38.135%))
  Logic Levels:           0  
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.708     1.711    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X62Y67         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.518     2.229 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=6, routed)           0.319     2.548    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst/src_in
    SLICE_X62Y66         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.533     2.712    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst/dest_clk
    SLICE_X62Y66         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.784ns  (logic 0.456ns (58.134%)  route 0.328ns (41.866%))
  Logic Levels:           0  
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.716     1.719    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X60Y57         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.456     2.175 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=50, routed)          0.328     2.503    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X62Y56         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.540     2.719    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X62Y56         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.992%)  route 0.115ns (45.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.580     0.582    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X60Y57         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=50, routed)          0.115     0.838    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X62Y56         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.848     1.214    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X62Y56         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.884%)  route 0.124ns (43.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.575     0.577    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X62Y67         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.164     0.741 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg/Q
                         net (fo=6, routed)           0.124     0.865    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst/src_in
    SLICE_X62Y66         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.841     1.207    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst/dest_clk
    SLICE_X62Y66         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.800%)  route 0.158ns (55.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.580     0.582    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X63Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.128     0.710 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.158     0.867    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X65Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.847     1.213    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X65Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.724%)  route 0.179ns (58.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.580     0.582    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X63Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.128     0.710 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.179     0.888    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X64Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.847     1.213    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.559%)  route 0.168ns (54.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.580     0.582    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X63Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.168     0.891    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X62Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.847     1.213    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X62Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.256%)  route 0.225ns (63.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.579     0.581    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X64Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.128     0.709 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.225     0.934    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X66Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.846     1.212    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X66Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.673%)  route 0.231ns (64.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.580     0.582    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X63Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.128     0.710 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.231     0.941    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X62Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.847     1.213    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X62Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.352%)  route 0.227ns (61.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.579     0.581    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X64Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.227     0.948    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X66Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.846     1.212    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X66Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.403%)  route 0.226ns (61.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.580     0.582    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X63Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.226     0.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X65Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.847     1.213    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X65Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.888%)  route 0.231ns (62.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.580     0.582    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X63Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.231     0.954    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X64Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.847     1.213    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y59         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.939ns  (logic 0.124ns (6.395%)  route 1.815ns (93.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           1.815     1.815    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.939 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.939    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y95         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.479     2.658    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y95         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.045ns (5.550%)  route 0.766ns (94.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           0.766     0.766    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X40Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.811 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.811    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X40Y95         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.824     1.190    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X40Y95         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.457ns  (logic 0.456ns (31.295%)  route 1.001ns (68.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.639     2.933    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X51Y53         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]/Q
                         net (fo=1, routed)           1.001     4.390    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[5]
    SLICE_X41Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.474     2.653    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X41Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.387ns  (logic 0.518ns (37.347%)  route 0.869ns (62.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.638     2.932    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X50Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]/Q
                         net (fo=1, routed)           0.869     4.319    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[15]
    SLICE_X41Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.474     2.653    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X41Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.351ns  (logic 0.456ns (33.756%)  route 0.895ns (66.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.643     2.937    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X48Y65         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30]/Q
                         net (fo=1, routed)           0.895     4.288    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[30]
    SLICE_X36Y68         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.469     2.648    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X36Y68         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.315ns  (logic 0.456ns (34.679%)  route 0.859ns (65.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.650     2.944    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X41Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]/Q
                         net (fo=1, routed)           0.859     4.259    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_ip2axi_rddata_d1[5]
    SLICE_X41Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.474     2.653    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X41Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.324ns  (logic 0.456ns (34.432%)  route 0.868ns (65.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.638     2.932    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X51Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]/Q
                         net (fo=1, routed)           0.868     4.256    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[14]
    SLICE_X43Y65         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.473     2.652    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X43Y65         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.330ns  (logic 0.518ns (38.952%)  route 0.812ns (61.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.631     2.925    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X50Y66         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.518     3.443 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26]/Q
                         net (fo=1, routed)           0.812     4.255    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[26]
    SLICE_X38Y68         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.469     2.648    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X38Y68         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.299ns  (logic 0.456ns (35.097%)  route 0.843ns (64.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.651     2.945    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X47Y54         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]/Q
                         net (fo=1, routed)           0.843     4.244    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[10]
    SLICE_X44Y62         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.474     2.653    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X44Y62         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.287ns  (logic 0.456ns (35.427%)  route 0.831ns (64.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.638     2.932    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X51Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]/Q
                         net (fo=1, routed)           0.831     4.219    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[12]
    SLICE_X40Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.474     2.653    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X40Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.270ns  (logic 0.518ns (40.772%)  route 0.752ns (59.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.639     2.933    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X50Y56         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]/Q
                         net (fo=1, routed)           0.752     4.203    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[9]
    SLICE_X44Y62         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.474     2.653    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X44Y62         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.263ns  (logic 0.456ns (36.117%)  route 0.807ns (63.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.642     2.936    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X48Y66         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[29]/Q
                         net (fo=1, routed)           0.807     4.199    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[29]
    SLICE_X36Y68         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.469     2.648    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X36Y68         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.549     0.885    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X37Y68         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]/Q
                         net (fo=1, routed)           0.102     1.128    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_ip2axi_rddata_d1[26]
    SLICE_X38Y68         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.815     1.181    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X38Y68         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.552     0.888    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X41Y64         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]/Q
                         net (fo=1, routed)           0.100     1.129    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_ip2axi_rddata_d1[18]
    SLICE_X42Y64         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.819     1.185    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X42Y64         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/ptr_ref_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.552     0.888    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/m_axi_s2mm_aclk
    SLICE_X37Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/ptr_ref_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/ptr_ref_i_reg[1]/Q
                         net (fo=1, routed)           0.110     1.139    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0[1]
    SLICE_X36Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.819     1.185    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/s_axi_lite_aclk
    SLICE_X36Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/ptr_ref_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.553     0.889    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/m_axi_s2mm_aclk
    SLICE_X39Y62         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/ptr_ref_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/ptr_ref_i_reg[0]/Q
                         net (fo=1, routed)           0.112     1.142    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0[0]
    SLICE_X39Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.822     1.188    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/s_axi_lite_aclk
    SLICE_X39Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.483%)  route 0.113ns (44.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.554     0.890    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X40Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]/Q
                         net (fo=1, routed)           0.113     1.144    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_ip2axi_rddata_d1[11]
    SLICE_X39Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.822     1.188    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X39Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.552     0.888    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X39Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]/Q
                         net (fo=1, routed)           0.117     1.145    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_ip2axi_rddata_d1[12]
    SLICE_X40Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.819     1.185    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X40Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.845%)  route 0.131ns (48.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.547     0.883    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/m_axi_s2mm_aclk
    SLICE_X44Y70         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/Q
                         net (fo=2, routed)           0.131     1.155    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X42Y71         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.812     1.178    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X42Y71         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.309%)  route 0.127ns (43.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.556     0.892    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/m_axi_s2mm_aclk
    SLICE_X46Y32         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/Q
                         net (fo=2, routed)           0.127     1.183    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X48Y31         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.820     1.186    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X48Y31         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.552     0.888    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X41Y64         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]/Q
                         net (fo=1, routed)           0.155     1.184    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_ip2axi_rddata_d1[17]
    SLICE_X42Y66         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.817     1.183    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X42Y66         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.339%)  route 0.163ns (53.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.311ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.618ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.552     0.888    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_s2mm_aclk
    SLICE_X41Y64         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]/Q
                         net (fo=1, routed)           0.163     1.192    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_ip2axi_rddata_d1[16]
    SLICE_X41Y67         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.816     1.182    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X41Y67         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ZYNQ_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.924ns  (logic 0.456ns (49.331%)  route 0.468ns (50.669%))
  Logic Levels:           0  
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.715     3.009    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X64Y54         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.468     3.933    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X62Y55         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.612     1.612    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         1.543     1.546    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X62Y55         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.328%)  route 0.167ns (56.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.576     0.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X57Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.167     1.207    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X60Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.849     0.851    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.627%)  route 0.155ns (52.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.576     0.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X57Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.155     1.208    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X58Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.848     0.850    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X58Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.347%)  route 0.157ns (52.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.576     0.912    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X57Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.157     1.209    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X61Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.849     0.851    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y58         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.782%)  route 0.171ns (57.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.575     0.911    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X56Y60         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.171     1.210    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X55Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.845     0.847    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X55Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.752%)  route 0.179ns (58.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.575     0.911    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X56Y60         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.179     1.217    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X55Y62         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.843     0.845    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X55Y62         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.303%)  route 0.170ns (54.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.573     0.909    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X56Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.170     1.220    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[8]
    SLICE_X55Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.842     0.844    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X55Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.303%)  route 0.170ns (54.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.575     0.911    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X56Y60         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.170     1.222    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X55Y60         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.845     0.847    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X55Y60         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.368%)  route 0.189ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.573     0.909    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X56Y63         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.189     1.226    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[10]
    SLICE_X56Y64         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.844     0.846    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X56Y64         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.204%)  route 0.185ns (56.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.579     0.915    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X64Y54         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.185     1.241    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X62Y55         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.850     0.852    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X62Y55         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.081%)  route 0.208ns (61.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.297ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.575     0.911    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X56Y60         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.208     1.247    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X62Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.864     0.864    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=531, routed)         0.848     0.850    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X62Y61         FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.435%)  route 0.448ns (49.565%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y118        FDRE                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
    SLICE_X28Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/Q
                         net (fo=1, routed)           0.448     0.904    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_in
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770     2.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.685     6.821    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.813ns  (logic 0.518ns (63.701%)  route 0.295ns (36.299%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y119        FDRE                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
    SLICE_X26Y119        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/Q
                         net (fo=1, routed)           0.295     0.813    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_in
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770     2.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.684     6.819    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y119        FDRE                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/C
    SLICE_X26Y119        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/Q
                         net (fo=1, routed)           0.105     0.269    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_in
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.919     3.064    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.613%)  route 0.168ns (54.387%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y118        FDRE                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/C
    SLICE_X28Y118        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/Q
                         net (fo=1, routed)           0.168     0.309    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_in
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.920     3.065    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.534ns  (logic 0.580ns (37.800%)  route 0.954ns (62.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.820ns
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.874     3.168    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X27Y129        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y129        FDRE (Prop_fdre_C_Q)         0.456     3.624 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.954     4.578    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X27Y119        LUT5 (Prop_lut5_I4_O)        0.124     4.702 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     4.702    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770     2.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.684     6.819    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.527ns  (logic 0.573ns (37.514%)  route 0.954ns (62.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.820ns
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.874     3.168    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X27Y129        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y129        FDRE (Prop_fdre_C_Q)         0.456     3.624 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.954     4.578    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X27Y119        LUT5 (Prop_lut5_I4_O)        0.117     4.695 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     4.695    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770     2.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.684     6.819    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (recovery check against rising-edge clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.039ns  (logic 0.518ns (49.835%)  route 0.521ns (50.165%))
  Logic Levels:           0  
  Clock Path Skew:        3.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.821ns
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.874     3.168    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X30Y122        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.521     4.207    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X29Y122        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770     2.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.685     6.821    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (recovery check against rising-edge clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.039ns  (logic 0.518ns (49.835%)  route 0.521ns (50.165%))
  Logic Levels:           0  
  Clock Path Skew:        3.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.821ns
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.874     3.168    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X30Y122        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.521     4.207    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X29Y122        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770     2.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.685     6.821    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (recovery check against rising-edge clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.039ns  (logic 0.518ns (49.835%)  route 0.521ns (50.165%))
  Logic Levels:           0  
  Clock Path Skew:        3.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.821ns
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.874     3.168    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X30Y122        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.521     4.207    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X29Y122        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770     2.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.685     6.821    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (recovery check against rising-edge clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.039ns  (logic 0.518ns (49.835%)  route 0.521ns (50.165%))
  Logic Levels:           0  
  Clock Path Skew:        3.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.821ns
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.874     3.168    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X30Y122        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.521     4.207    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X29Y122        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770     2.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.685     6.821    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (recovery check against rising-edge clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.039ns  (logic 0.518ns (49.835%)  route 0.521ns (50.165%))
  Logic Levels:           0  
  Clock Path Skew:        3.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.821ns
    Source Clock Delay      (SCD):    3.168ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.874     3.168    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X30Y122        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.518     3.686 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.521     4.207    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X29Y122        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770     2.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.685     6.821    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
                            (removal check against rising-edge clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.089%)  route 0.163ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.062ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.648     0.984    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X30Y122        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.164     1.148 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.163     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X29Y122        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.917     3.062    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync1/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
                            (removal check against rising-edge clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.089%)  route 0.163ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.062ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.648     0.984    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X30Y122        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.164     1.148 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.163     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X29Y122        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.917     3.062    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync2/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
                            (removal check against rising-edge clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.089%)  route 0.163ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.062ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.648     0.984    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X30Y122        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.164     1.148 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.163     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X29Y122        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.917     3.062    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync3/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
                            (removal check against rising-edge clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.089%)  route 0.163ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.062ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.648     0.984    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X30Y122        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.164     1.148 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.163     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X29Y122        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.917     3.062    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync4/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
                            (removal check against rising-edge clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.089%)  route 0.163ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.062ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.648     0.984    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/ref_clk
    SLICE_X30Y122        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y122        FDRE (Prop_fdre_C_Q)         0.164     1.148 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg/Q
                         net (fo=5, routed)           0.163     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_in
    SLICE_X29Y122        FDPE                                         f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.917     3.062    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/clk
    SLICE_X29Y122        FDPE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_sync5/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.157%)  route 0.392ns (67.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.646     0.982    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X27Y129        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y129        FDRE (Prop_fdre_C_Q)         0.141     1.123 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.392     1.515    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X27Y119        LUT5 (Prop_lut5_I4_O)        0.045     1.560 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_col_INST_0/O
                         net (fo=1, routed)           0.000     1.560    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.919     3.064    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_COL_i_reg/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.190ns (32.623%)  route 0.392ns (67.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.646     0.982    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X27Y129        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y129        FDRE (Prop_fdre_C_Q)         0.141     1.123 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/DUPLEX_MODE_REG_reg/Q
                         net (fo=4, routed)           0.392     1.515    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/DUPLEX_MODE
    SLICE_X27Y119        LUT5 (Prop_lut5_I4_O)        0.049     1.564 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_crs_INST_0/O
                         net (fo=1, routed)           0.000     1.564    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.919     3.064    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_TX_CLK
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_CRS_i_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2
  To Clock:  i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.886%)  route 0.606ns (59.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.821ns
    Source Clock Delay      (SCD):    7.545ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.980     3.274    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.876     7.545    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.419     7.964 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/Q
                         net (fo=1, routed)           0.606     8.570    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync5
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770     2.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.685     6.821    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.937ns  (logic 0.456ns (48.675%)  route 0.481ns (51.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.821ns
    Source Clock Delay      (SCD):    7.545ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.980     3.274    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.876     7.545    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.456     8.001 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/Q
                         net (fo=1, routed)           0.481     8.482    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync4
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770     2.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.685     6.821    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.937ns  (logic 0.456ns (48.675%)  route 0.481ns (51.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.820ns
    Source Clock Delay      (SCD):    7.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.980     3.274    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.875     7.544    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y119        FDRE (Prop_fdre_C_Q)         0.456     8.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/Q
                         net (fo=1, routed)           0.481     8.481    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync4
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770     2.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.684     6.819    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.865ns  (logic 0.419ns (48.453%)  route 0.446ns (51.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.821ns
    Source Clock Delay      (SCD):    7.545ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.980     3.274    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.876     7.545    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.419     7.964 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/Q
                         net (fo=1, routed)           0.446     8.410    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync3
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770     2.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.685     6.821    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.865ns  (logic 0.419ns (48.453%)  route 0.446ns (51.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.820ns
    Source Clock Delay      (SCD):    7.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.980     3.274    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.875     7.544    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y119        FDRE (Prop_fdre_C_Q)         0.419     7.963 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/Q
                         net (fo=1, routed)           0.446     8.409    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync3
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770     2.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.684     6.819    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.419ns (48.473%)  route 0.445ns (51.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.820ns
    Source Clock Delay      (SCD):    7.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.980     3.274    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.875     7.544    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y119        FDRE (Prop_fdre_C_Q)         0.419     7.963 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/Q
                         net (fo=1, routed)           0.445     8.408    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync5
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770     2.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.684     6.819    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.821ns
    Source Clock Delay      (SCD):    7.545ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.980     3.274    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.876     7.545    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.419     7.964 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/Q
                         net (fo=1, routed)           0.382     8.346    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync2
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770     2.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.685     6.821    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.820ns
    Source Clock Delay      (SCD):    7.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.980     3.274    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.875     7.544    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y119        FDRE (Prop_fdre_C_Q)         0.419     7.963 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/Q
                         net (fo=1, routed)           0.382     8.345    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync2
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770     2.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.684     6.819    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.821ns
    Source Clock Delay      (SCD):    7.545ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.980     3.274    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.876     7.545    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.456     8.001 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/Q
                         net (fo=1, routed)           0.190     8.191    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync1
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770     2.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.685     6.821    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.820ns
    Source Clock Delay      (SCD):    7.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.980     3.274    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.362 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.568    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.669 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.875     7.544    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y119        FDRE (Prop_fdre_C_Q)         0.456     8.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/Q
                         net (fo=1, routed)           0.190     8.190    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync1
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770     2.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     3.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     5.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     5.135 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          1.684     6.819    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.672     1.008    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.647     2.428    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y119        FDRE (Prop_fdre_C_Q)         0.141     2.569 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.624    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync1
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.919     3.064    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.065ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.672     1.008    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.648     2.429    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.141     2.570 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.625    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync1
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.920     3.065    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.672     1.008    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.647     2.428    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y119        FDRE (Prop_fdre_C_Q)         0.128     2.556 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     2.675    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync2
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.919     3.064    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.065ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.672     1.008    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.648     2.429    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.128     2.557 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     2.676    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync2
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.920     3.065    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.479%)  route 0.166ns (56.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.672     1.008    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.647     2.428    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y119        FDRE (Prop_fdre_C_Q)         0.128     2.556 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/Q
                         net (fo=1, routed)           0.166     2.722    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync5
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.919     3.064    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg6/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.425%)  route 0.167ns (56.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.672     1.008    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.647     2.428    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y119        FDRE (Prop_fdre_C_Q)         0.128     2.556 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg3/Q
                         net (fo=1, routed)           0.167     2.722    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync3
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.919     3.064    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.425%)  route 0.167ns (56.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.065ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.672     1.008    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.648     2.429    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.128     2.557 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg3/Q
                         net (fo=1, routed)           0.167     2.723    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync3
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.920     3.065    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.364%)  route 0.170ns (54.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.064ns
    Source Clock Delay      (SCD):    2.428ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.672     1.008    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.647     2.428    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y119        FDRE (Prop_fdre_C_Q)         0.141     2.569 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg4/Q
                         net (fo=1, routed)           0.170     2.738    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync4
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.919     3.064    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/clk
    SLICE_X27Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_er/data_sync_reg5/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.364%)  route 0.170ns (54.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.065ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.672     1.008    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.648     2.429    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.141     2.570 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg4/Q
                         net (fo=1, routed)           0.170     2.739    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync4
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.920     3.065    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.178%)  route 0.226ns (63.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.065ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.672     1.008    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.755    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.781 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.648     2.429    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y118        FDRE (Prop_fdre_C_Q)         0.128     2.557 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg5/Q
                         net (fo=1, routed)           0.226     2.782    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync5
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.145 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=25, routed)          0.920     3.065    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/clk
    SLICE_X27Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_sync_rx_dv/data_sync_reg6/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_3

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_3  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.288ns  (logic 0.456ns (10.634%)  route 3.832ns (89.365%))
  Logic Levels:           0  
  Clock Path Skew:        1.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.879     3.173    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X31Y130        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y130        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           3.832     7.461    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core_n_1
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770     2.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     5.044    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt_1
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_3  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.141ns (7.605%)  route 1.713ns (92.395%))
  Logic Levels:           0  
  Clock Path Skew:        1.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.650     0.986    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X31Y130        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y130        FDRE (Prop_fdre_C_Q)         0.141     1.127 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           1.713     2.840    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core_n_1
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE1
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     2.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/lopt_1
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_4

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_4  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.098ns  (logic 0.456ns (11.126%)  route 3.642ns (88.874%))
  Logic Levels:           0  
  Clock Path Skew:        2.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.055ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.879     3.173    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X31Y130        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y130        FDRE (Prop_fdre_C_Q)         0.456     3.629 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           3.642     7.271    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core_n_1
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.770     2.949    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     3.032 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.960     3.992    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clk_10
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918     4.910 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O
                         net (fo=1, routed)           1.145     6.055    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_2_5m
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_4  {rise@0.000ns fall@200.000ns period=400.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.793ns  (logic 0.141ns (7.862%)  route 1.652ns (92.138%))
  Logic Levels:           0  
  Clock Path Skew:        1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.650     0.986    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/CLK
    SLICE_X31Y130        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y130        FDRE (Prop_fdre_C_Q)         0.141     1.127 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/SPEED_SELECTION_REG_reg[0]/Q
                         net (fo=4, routed)           1.652     2.779    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core_n_1
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.945     1.311    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.364 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.402     1.766    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clk_10
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.197 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O
                         net (fo=1, routed)           0.508     2.705    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_2_5m
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.525ns  (logic 0.686ns (15.159%)  route 3.839ns (84.841%))
  Logic Levels:           2  (IDDR=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y120        IDDR                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
    ILOGIC_X1Y120        IDDR (Prop_iddr_C_Q2)        0.508     0.508 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                         net (fo=1, routed)           3.348     3.856    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_reg
    SLICE_X29Y119        LUT2 (Prop_lut2_I0_O)        0.178     4.034 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           0.492     4.525    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_ER
    SLICE_X26Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.383ns  (logic 0.686ns (15.650%)  route 3.697ns (84.350%))
  Logic Levels:           2  (IDDR=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y120        IDDR                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
    ILOGIC_X1Y120        IDDR (Prop_iddr_C_Q2)        0.508     0.508 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q2
                         net (fo=1, routed)           3.348     3.856    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_reg
    SLICE_X29Y119        LUT2 (Prop_lut2_I0_O)        0.178     4.034 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_INST_0/O
                         net (fo=2, routed)           0.350     4.383    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er
    SLICE_X26Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_er_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.055ns  (logic 0.517ns (12.750%)  route 3.538ns (87.250%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y120        IDDR                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
    ILOGIC_X1Y120        IDDR (Prop_iddr_C_Q1)        0.517     0.517 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           3.538     4.055    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_DV
    SLICE_X26Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.921ns  (logic 0.517ns (13.187%)  route 3.404ns (86.813%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y120        IDDR                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
    ILOGIC_X1Y120        IDDR (Prop_iddr_C_Q1)        0.517     0.517 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           3.404     3.921    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv
    SLICE_X28Y118        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_dv_reg_int_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.882ns  (logic 0.508ns (17.625%)  route 2.374ns (82.375%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y129        IDDR                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
    ILOGIC_X1Y129        IDDR (Prop_iddr_C_Q2)        0.508     0.508 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           2.374     2.882    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD[6]
    SLICE_X66Y123        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.848ns  (logic 0.518ns (18.190%)  route 2.330ns (81.810%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/C
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/Q
                         net (fo=1, routed)           2.330     2.848    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i[1]
    PS7_X0Y0             PS7                                          r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.833ns  (logic 0.508ns (17.932%)  route 2.325ns (82.068%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y123        IDDR                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
    ILOGIC_X1Y123        IDDR (Prop_iddr_C_Q2)        0.508     0.508 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           2.325     2.833    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD[7]
    SLICE_X66Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.793ns  (logic 0.508ns (18.189%)  route 2.285ns (81.811%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y130        IDDR                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
    ILOGIC_X1Y130        IDDR (Prop_iddr_C_Q2)        0.508     0.508 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           2.285     2.793    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD[5]
    SLICE_X66Y128        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.689ns  (logic 0.518ns (19.267%)  route 2.171ns (80.733%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDRE                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/C
    SLICE_X66Y128        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[5]/Q
                         net (fo=1, routed)           2.171     2.689    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i[5]
    PS7_X0Y0             PS7                                          r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.688ns  (logic 0.508ns (18.899%)  route 2.180ns (81.101%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y119        IDDR                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
    ILOGIC_X1Y119        IDDR (Prop_iddr_C_Q2)        0.508     0.508 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q2
                         net (fo=1, routed)           2.180     2.688    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD[4]
    SLICE_X66Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXDV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.164ns (50.196%)  route 0.163ns (49.804%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y118        FDRE                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/C
    SLICE_X26Y118        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i_reg/Q
                         net (fo=1, routed)           0.163     0.327    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_DV_i
    PS7_X0Y0             PS7                                          r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXDV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXER
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.164ns (42.182%)  route 0.225ns (57.818%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y118        FDRE                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/C
    SLICE_X26Y118        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i_reg/Q
                         net (fo=1, routed)           0.225     0.389    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RX_ER_i
    PS7_X0Y0             PS7                                          r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXER
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.932ns  (logic 0.164ns (17.599%)  route 0.768ns (82.401%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y119        FDRE                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/C
    SLICE_X66Y119        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[7]/Q
                         net (fo=1, routed)           0.768     0.932    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i[7]
    PS7_X0Y0             PS7                                          r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.016ns  (logic 0.164ns (16.135%)  route 0.852ns (83.865%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y119        FDRE                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/C
    SLICE_X66Y119        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[3]/Q
                         net (fo=1, routed)           0.852     1.016    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i[3]
    PS7_X0Y0             PS7                                          r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.037ns  (logic 0.164ns (15.816%)  route 0.873ns (84.184%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y119        FDRE                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/C
    SLICE_X66Y119        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[4]/Q
                         net (fo=1, routed)           0.873     1.037    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i[4]
    PS7_X0Y0             PS7                                          r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.045ns  (logic 0.164ns (15.698%)  route 0.881ns (84.302%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/C
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[6]/Q
                         net (fo=1, routed)           0.881     1.045    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i[6]
    PS7_X0Y0             PS7                                          r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.048ns  (logic 0.164ns (15.654%)  route 0.884ns (84.346%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y119        FDRE                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/C
    SLICE_X66Y119        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/Q
                         net (fo=1, routed)           0.884     1.048    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i[0]
    PS7_X0Y0             PS7                                          r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.080ns  (logic 0.164ns (15.188%)  route 0.916ns (84.812%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y123        FDRE                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/C
    SLICE_X66Y123        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[2]/Q
                         net (fo=1, routed)           0.916     1.080    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i[2]
    PS7_X0Y0             PS7                                          r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/EMIOENET0GMIIRXD[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.099ns  (logic 0.180ns (16.377%)  route 0.919ns (83.623%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y119        IDDR                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
    ILOGIC_X1Y119        IDDR (Prop_iddr_C_Q1)        0.180     0.180 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           0.919     1.099    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD[0]
    SLICE_X66Y119        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR)
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.116ns  (logic 0.180ns (16.125%)  route 0.936ns (83.875%))
  Logic Levels:           1  (IDDR=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y130        IDDR                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
    ILOGIC_X1Y130        IDDR (Prop_iddr_C_Q1)        0.180     0.180 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/Q1
                         net (fo=1, routed)           0.936     1.116    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD[1]
    SLICE_X66Y128        FDRE                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/ENET0_GMII_RXD_i_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGMII_0_rd_0[0]
                            (input port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.846ns  (logic 3.846ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    A22                                               0.000     2.500 r  RGMII_0_rd_0[0] (IN)
                         net (fo=0)                   0.000     2.500    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    A22                  IBUF (Prop_ibuf_I_O)         1.496     3.996 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.996    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.346 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.346    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y119        IDDR                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rx_ctl_0
                            (input port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.844ns  (logic 3.844ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    A21                                               0.000     2.500 r  RGMII_0_rx_ctl_0 (IN)
                         net (fo=0)                   0.000     2.500    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    A21                  IBUF (Prop_ibuf_I_O)         1.494     3.994 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     3.994    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y120        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.344 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     6.344    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y120        IDDR                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rd_0[3]
                            (input port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.835ns  (logic 3.835ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    B20                                               0.000     2.500 r  RGMII_0_rd_0[3] (IN)
                         net (fo=0)                   0.000     2.500    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    B20                  IBUF (Prop_ibuf_I_O)         1.484     3.984 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.984    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.335 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.335    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y123        IDDR                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rd_0[2]
                            (input port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.830ns  (logic 3.830ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    A19                                               0.000     2.500 r  RGMII_0_rd_0[2] (IN)
                         net (fo=0)                   0.000     2.500    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    A19                  IBUF (Prop_ibuf_I_O)         1.479     3.979 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.979    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y129        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.330 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.330    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y129        IDDR                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rd_0[1]
                            (input port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.829ns  (logic 3.829ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    A18                                               0.000     2.500 r  RGMII_0_rd_0[1] (IN)
                         net (fo=0)                   0.000     2.500    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    A18                  IBUF (Prop_ibuf_I_O)         1.478     3.978 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.978    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y130        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.350     6.329 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     6.329    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y130        IDDR                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGMII_0_rd_0[1]
                            (input port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.529ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    A18                                               0.000    -2.800 r  RGMII_0_rd_0[1] (IN)
                         net (fo=0)                   0.000    -2.800    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    A18                  IBUF (Prop_ibuf_I_O)         0.246    -2.554 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.554    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y130        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.271 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.271    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_1
    ILOGIC_X1Y130        IDDR                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rd_0[2]
                            (input port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.530ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    A19                                               0.000    -2.800 r  RGMII_0_rd_0[2] (IN)
                         net (fo=0)                   0.000    -2.800    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    A19                  IBUF (Prop_ibuf_I_O)         0.247    -2.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.553    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y129        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.270 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.270    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_2
    ILOGIC_X1Y129        IDDR                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rd_0[3]
                            (input port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.535ns  (logic 1.535ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    B20                                               0.000    -2.800 r  RGMII_0_rd_0[3] (IN)
                         net (fo=0)                   0.000    -2.800    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    B20                  IBUF (Prop_ibuf_I_O)         0.252    -2.548 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.548    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y123        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.265 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.265    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_3
    ILOGIC_X1Y123        IDDR                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rx_ctl_0
                            (input port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.544ns  (logic 1.544ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    A21                                               0.000    -2.800 r  RGMII_0_rx_ctl_0 (IN)
                         net (fo=0)                   0.000    -2.800    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    A21                  IBUF (Prop_ibuf_I_O)         0.262    -2.538 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.538    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y120        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.256 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -1.256    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rx_ctl_delay
    ILOGIC_X1Y120        IDDR                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGMII_0_rd_0[0]
                            (input port clocked by ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.546ns  (logic 1.546ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZYNQ_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    A22                                               0.000    -2.800 r  RGMII_0_rd_0[0] (IN)
                         net (fo=0)                   0.000    -2.800    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    A22                  IBUF (Prop_ibuf_I_O)         0.264    -2.536 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -2.536    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.283    -1.254 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -1.254    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/rgmii_rxd_delay_0
    ILOGIC_X1Y119        IDDR                                         r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.034ns  (logic 0.101ns (3.329%)  route 2.933ns (96.671%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.794 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.740     5.534    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_1
    IDELAYCTRL_X1Y2      IDELAYCTRL                                   f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.954ns  (logic 0.026ns (2.725%)  route 0.928ns (97.275%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.618     0.954    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking_n_1
    IDELAYCTRL_X1Y2      IDELAYCTRL                                   r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_idelayctrl/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_ZYNQ_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_0_tmds_clk_n_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.322ns  (logic 2.321ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out2_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.880     1.883    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_clk/pclk_x5
    OLOGIC_X1Y68         OSERDESE2                                    r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y68         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.355 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.356    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/tmds_clk_serial
    N22                  OBUFDS (Prop_obufds_I_OB)    1.849     4.205 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/TMDS3/OB
                         net (fo=0)                   0.000     4.205    TMDS_0_tmds_clk_n_0
    P22                                                               r  TMDS_0_tmds_clk_n_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_0_tmds_clk_p_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.321ns  (logic 2.320ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out2_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.880     1.883    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_clk/pclk_x5
    OLOGIC_X1Y68         OSERDESE2                                    r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y68         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.355 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.356    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/tmds_clk_serial
    N22                  OBUFDS (Prop_obufds_I_O)     1.848     4.204 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/TMDS3/O
                         net (fo=0)                   0.000     4.204    TMDS_0_tmds_clk_p_0
    N22                                                               r  TMDS_0_tmds_clk_p_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_0_tmds_data_n_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.313ns  (logic 2.312ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out2_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.883     1.886    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_r/pclk_x5
    OLOGIC_X1Y84         OSERDESE2                                    r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.358 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.359    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/tmds_data_serial_2
    J21                  OBUFDS (Prop_obufds_I_OB)    1.840     4.199 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/TMDS2/OB
                         net (fo=0)                   0.000     4.199    TMDS_0_tmds_data_n_0[2]
    J22                                                               r  TMDS_0_tmds_data_n_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_0_tmds_data_p_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out2_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.883     1.886    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_r/pclk_x5
    OLOGIC_X1Y84         OSERDESE2                                    r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.358 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.359    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/tmds_data_serial_2
    J21                  OBUFDS (Prop_obufds_I_O)     1.839     4.198 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/TMDS2/O
                         net (fo=0)                   0.000     4.198    TMDS_0_tmds_data_p_0[2]
    J21                                                               r  TMDS_0_tmds_data_p_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_0_tmds_data_n_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.316ns  (logic 2.315ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out2_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.876     1.879    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_b/pclk_x5
    OLOGIC_X1Y70         OSERDESE2                                    r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.351 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.352    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/tmds_data_serial_0
    M21                  OBUFDS (Prop_obufds_I_OB)    1.843     4.196 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/TMDS0/OB
                         net (fo=0)                   0.000     4.196    TMDS_0_tmds_data_n_0[0]
    M22                                                               r  TMDS_0_tmds_data_n_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_0_tmds_data_p_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.315ns  (logic 2.314ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out2_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.876     1.879    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_b/pclk_x5
    OLOGIC_X1Y70         OSERDESE2                                    r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.351 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.352    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/tmds_data_serial_0
    M21                  OBUFDS (Prop_obufds_I_O)     1.842     4.195 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/TMDS0/O
                         net (fo=0)                   0.000     4.195    TMDS_0_tmds_data_p_0[0]
    M21                                                               r  TMDS_0_tmds_data_p_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_0_tmds_data_n_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out2_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.876     1.879    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_g/pclk_x5
    OLOGIC_X1Y80         OSERDESE2                                    r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.351 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.352    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/tmds_data_serial_1
    L21                  OBUFDS (Prop_obufds_I_OB)    1.825     4.177 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/TMDS1/OB
                         net (fo=0)                   0.000     4.177    TMDS_0_tmds_data_n_0[1]
    L22                                                               r  TMDS_0_tmds_data_n_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_0_tmds_data_p_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.297ns  (logic 2.296ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806     1.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out2_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.876     1.879    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_g/pclk_x5
    OLOGIC_X1Y80         OSERDESE2                                    r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.351 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     2.352    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/tmds_data_serial_1
    L21                  OBUFDS (Prop_obufds_I_O)     1.824     4.176 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/TMDS1/O
                         net (fo=0)                   0.000     4.176    TMDS_0_tmds_data_p_0[1]
    L21                                                               r  TMDS_0_tmds_data_p_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_0_tmds_data_p_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.950ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out2_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.623     0.625    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_g/pclk_x5
    OLOGIC_X1Y80         OSERDESE2                                    r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.802 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.803    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/tmds_data_serial_1
    L21                  OBUFDS (Prop_obufds_I_O)     0.773     1.576 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/TMDS1/O
                         net (fo=0)                   0.000     1.576    TMDS_0_tmds_data_p_0[1]
    L21                                                               r  TMDS_0_tmds_data_p_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_0_tmds_data_n_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out2_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.623     0.625    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_g/pclk_x5
    OLOGIC_X1Y80         OSERDESE2                                    r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.802 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_g/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.803    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/tmds_data_serial_1
    L21                  OBUFDS (Prop_obufds_I_OB)    0.774     1.577 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/TMDS1/OB
                         net (fo=0)                   0.000     1.577    TMDS_0_tmds_data_n_0[1]
    L22                                                               r  TMDS_0_tmds_data_n_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_0_tmds_data_p_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.969ns  (logic 0.968ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out2_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.623     0.625    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_b/pclk_x5
    OLOGIC_X1Y70         OSERDESE2                                    r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.802 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.803    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/tmds_data_serial_0
    M21                  OBUFDS (Prop_obufds_I_O)     0.791     1.594 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/TMDS0/O
                         net (fo=0)                   0.000     1.594    TMDS_0_tmds_data_p_0[0]
    M21                                                               r  TMDS_0_tmds_data_p_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_0_tmds_data_p_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out2_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.627     0.629    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_r/pclk_x5
    OLOGIC_X1Y84         OSERDESE2                                    r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.806 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.807    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/tmds_data_serial_2
    J21                  OBUFDS (Prop_obufds_I_O)     0.788     1.595 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/TMDS2/O
                         net (fo=0)                   0.000     1.595    TMDS_0_tmds_data_p_0[2]
    J21                                                               r  TMDS_0_tmds_data_p_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_0_tmds_data_n_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.970ns  (logic 0.969ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out2_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.623     0.625    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_b/pclk_x5
    OLOGIC_X1Y70         OSERDESE2                                    r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.802 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_b/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.803    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/tmds_data_serial_0
    M21                  OBUFDS (Prop_obufds_I_OB)    0.792     1.595 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/TMDS0/OB
                         net (fo=0)                   0.000     1.595    TMDS_0_tmds_data_n_0[0]
    M22                                                               r  TMDS_0_tmds_data_n_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_0_tmds_data_n_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.967ns  (logic 0.966ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out2_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.627     0.629    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_r/pclk_x5
    OLOGIC_X1Y84         OSERDESE2                                    r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.806 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_r/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.807    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/tmds_data_serial_2
    J21                  OBUFDS (Prop_obufds_I_OB)    0.789     1.596 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/TMDS2/OB
                         net (fo=0)                   0.000     1.596    TMDS_0_tmds_data_n_0[2]
    J22                                                               r  TMDS_0_tmds_data_n_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_0_tmds_clk_p_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.974ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out2_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.625     0.627    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_clk/pclk_x5
    OLOGIC_X1Y68         OSERDESE2                                    r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y68         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.804 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.805    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/tmds_clk_serial
    N22                  OBUFDS (Prop_obufds_I_O)     0.797     1.602 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/TMDS3/O
                         net (fo=0)                   0.000     1.602    TMDS_0_tmds_clk_p_0
    N22                                                               r  TMDS_0_tmds_clk_p_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_ZYNQ_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_0_tmds_clk_n_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.976ns  (logic 0.975ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out2_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.625     0.627    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_clk/pclk_x5
    OLOGIC_X1Y68         OSERDESE2                                    r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y68         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.804 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001     0.805    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/tmds_clk_serial
    N22                  OBUFDS (Prop_obufds_I_OB)    0.798     1.603 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/TMDS3/OB
                         net (fo=0)                   0.000     1.603    TMDS_0_tmds_clk_n_0
    P22                                                               r  TMDS_0_tmds_clk_n_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     3.693    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     3.794 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        1.980     5.774    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     5.862 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     5.876    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkfbout
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4414, routed)        0.672     1.008    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkin
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.058 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.063    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/clkfbout
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ZYNQ_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ZYNQ_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ZYNQ_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y19       BUFG                         0.000    10.000 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         1.806    11.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793     8.013 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889     9.902    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkfbout_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    10.003 f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.803    11.806    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkfbout_buf_ZYNQ_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ZYNQ_clk_wiz_0_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ZYNQ_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=768, routed)         0.597     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.553 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.024    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkfbout_ZYNQ_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.597    Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clkfbout_buf_ZYNQ_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





