// Seed: 1551572082
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1
);
  output logic [7:0] id_1;
  wire id_2;
  assign id_1[-1] = id_2;
  parameter id_3 = -1'b0;
  always_ff begin : LABEL_0
    $clog2(70);
    ;
  end
  wire id_4 [1 : 1] id_5;
  localparam id_6 = -1;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_2,
      id_7,
      id_5,
      id_6,
      id_7,
      id_4,
      id_4
  );
  assign id_4 = ~^id_7;
endmodule
