/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright (C) 2020 Renesas Electronics Corp.
 */
#ifndef __DT_BINDINGS_CLOCK_R8A779A0_CPG_MSSR_H__
#define __DT_BINDINGS_CLOCK_R8A779A0_CPG_MSSR_H__

#include <dt-bindings/clock/renesas-cpg-mssr.h>

/* r8a779a0 CPG Core Clocks */
#define R8A779A0_CLK_Z0			0
#define R8A779A0_CLK_ZX			1
#define R8A779A0_CLK_ZK0		2
#define R8A779A0_CLK_Z1			3
#define R8A779A0_CLK_ZK1		4
#define R8A779A0_CLK_ZG			5
#define R8A779A0_CLK_ZB30		6
#define R8A779A0_CLK_ZB30D2		7
#define R8A779A0_CLK_ZB30D4		8
#define R8A779A0_CLK_ZB31		9
#define R8A779A0_CLK_ZB31D2		10
#define R8A779A0_CLK_ZB31D4		11
#define R8A779A0_CLK_S1D1		12
#define R8A779A0_CLK_S1D2		13
#define R8A779A0_CLK_S1D4		14
#define R8A779A0_CLK_S1D8		15
#define R8A779A0_CLK_S1D12		16
#define R8A779A0_CLK_S2D1		17
#define R8A779A0_CLK_S2D2		18
#define R8A779A0_CLK_S2D4		19
#define R8A779A0_CLK_S3D1		20
#define R8A779A0_CLK_S3D2		21
#define R8A779A0_CLK_S3D4		22
#define R8A779A0_CLK_CL			23
#define R8A779A0_CLK_CL16M		24
#define R8A779A0_CLK_ZS			25
#define R8A779A0_CLK_ZT			26
#define R8A779A0_CLK_ZTR		27
#define R8A779A0_CLK_ZR			28
#define R8A779A0_CLK_SDSRC		29
#define R8A779A0_CLK_SD0H		30
#define R8A779A0_CLK_SD0		31
#define R8A779A0_CLK_RPC		32
#define R8A779A0_CLK_RPCD2		33
#define R8A779A0_CLK_DSI		34
#define R8A779A0_CLK_MSO		35
#define R8A779A0_CLK_CANFD		36
#define R8A779A0_CLK_CSI0		37
#define R8A779A0_CLK_FRAY		38
#define R8A779A0_CLK_IPC		39
#define R8A779A0_CLK_CNNDSP		40
#define R8A779A0_CLK_VIP		41
#define R8A779A0_CLK_VIPD2		42
#define R8A779A0_CLK_VIPD4		43
#define R8A779A0_CLK_ADGH		44
#define R8A779A0_CLK_ICU		45
#define R8A779A0_CLK_ICUD2		46
#define R8A779A0_CLK_VCBUS		47
#define R8A779A0_CLK_VCBUSD2		48
#define R8A779A0_CLK_VCBUSD4		49
#define R8A779A0_CLK_POST		50
#define R8A779A0_CLK_POST2		51
#define R8A779A0_CLK_POST3		52
#define R8A779A0_CLK_POST4		53
#define R8A779A0_CLK_CPFUSA		54
#define R8A779A0_CLK_CP			55
#define R8A779A0_CLK_13M		56
#define R8A779A0_CLK_R			57
#define R8A779A0_CLK_SGD1		58
#define R8A779A0_CLK_SGD2		59
#define R8A779A0_CLK_SGD4		60
#define R8A779A0_CLK_OSC		61

#endif /* __DT_BINDINGS_CLOCK_R8A779A0_CPG_MSSR_H__ */
