Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Reading design: ALU_UNIT.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU_UNIT.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU_UNIT"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : ALU_UNIT
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/XProjects/MIPS_CPU/lab1/ALU.vhdl" in Library work.
Entity <alu> compiled.
Entity <alu> (Architecture <beh>) compiled.
Compiling vhdl file "E:/XProjects/MIPS_CPU/lab1/ALU_UNIT/ALU_UNIT.vhd" in Library work.
Architecture behavioral of Entity alu_unit is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ALU_UNIT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <beh>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ALU_UNIT> in library <work> (Architecture <behavioral>).
Entity <ALU_UNIT> analyzed. Unit <ALU_UNIT> generated.

Analyzing Entity <ALU> in library <work> (Architecture <beh>).
Entity <ALU> analyzed. Unit <ALU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "E:/XProjects/MIPS_CPU/lab1/ALU.vhdl".
WARNING:Xst:646 - Signal <b_temp<14:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 16-bit latch for signal <b_temp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <y_temp_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit adder for signal <b_temp$addsub0000> created at line 53.
    Found 1-bit xor2 for signal <y_temp_0$xor0000> created at line 59.
    Found 1-bit xor2 for signal <y_temp_1$xor0000> created at line 59.
    Found 1-bit xor2 for signal <y_temp_10$xor0000> created at line 59.
    Found 1-bit xor2 for signal <y_temp_11$xor0000> created at line 59.
    Found 1-bit xor2 for signal <y_temp_12$xor0000> created at line 59.
    Found 1-bit xor2 for signal <y_temp_13$xor0000> created at line 59.
    Found 1-bit xor2 for signal <y_temp_14$xor0000> created at line 59.
    Found 17-bit adder for signal <y_temp_15$add0000> created at line 49.
    Found 17-bit subtractor for signal <y_temp_15$sub0000> created at line 52.
    Found 1-bit xor2 for signal <y_temp_15$xor0000> created at line 59.
    Found 16-bit shifter rotate left for signal <y_temp_15_0$shift0003> created at line 69.
    Found 16-bit shifter logical left for signal <y_temp_15_0$shift0004> created at line 63.
    Found 16-bit shifter logical right for signal <y_temp_15_0$shift0005> created at line 65.
    Found 16-bit shifter arithmetic right for signal <y_temp_15_0$shift0006> created at line 67.
    Found 1-bit xor2 for signal <y_temp_2$xor0000> created at line 59.
    Found 1-bit xor2 for signal <y_temp_3$xor0000> created at line 59.
    Found 1-bit xor2 for signal <y_temp_4$xor0000> created at line 59.
    Found 1-bit xor2 for signal <y_temp_5$xor0000> created at line 59.
    Found 1-bit xor2 for signal <y_temp_6$xor0000> created at line 59.
    Found 1-bit xor2 for signal <y_temp_7$xor0000> created at line 59.
    Found 1-bit xor2 for signal <y_temp_8$xor0000> created at line 59.
    Found 1-bit xor2 for signal <y_temp_9$xor0000> created at line 59.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   4 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <ALU_UNIT>.
    Related source file is "E:/XProjects/MIPS_CPU/lab1/ALU_UNIT/ALU_UNIT.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <a>.
    Found 16-bit register for signal <b>.
    Found 4-bit register for signal <op>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  36 D-type flip-flop(s).
Unit <ALU_UNIT> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 17-bit subtractor                                     : 1
# Registers                                            : 3
 16-bit register                                       : 2
 4-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 1
 16-bit latch                                          : 1
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 16-bit shifter rotate left                            : 1
# Xors                                                 : 16
 1-bit xor2                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 17-bit subtractor                                     : 1
# Registers                                            : 36
 Flip-Flops                                            : 36
# Latches                                              : 2
 1-bit latch                                           : 1
 16-bit latch                                          : 1
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 16-bit shifter rotate left                            : 1
# Xors                                                 : 16
 1-bit xor2                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <b_temp_0> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <b_temp_1> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <b_temp_2> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <b_temp_3> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <b_temp_4> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <b_temp_5> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <b_temp_6> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <b_temp_7> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <b_temp_8> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <b_temp_9> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <b_temp_10> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <b_temp_11> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <b_temp_12> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <b_temp_13> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2677 - Node <b_temp_14> of sequential type is unconnected in block <ALU>.
WARNING:Xst:2170 - Unit ALU : the following signal(s) form a combinatorial loop: y_temp_15_0_shift0002<15>.

Optimizing unit <ALU_UNIT> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU_UNIT, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU_UNIT.ngr
Top Level Output File Name         : ALU_UNIT
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 38

Cell Usage :
# BELS                             : 505
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 1
#      LUT2                        : 44
#      LUT3                        : 97
#      LUT4                        : 226
#      MUXCY                       : 47
#      MUXF5                       : 37
#      VCC                         : 1
#      XORCY                       : 34
# FlipFlops/Latches                : 42
#      FDC                         : 3
#      FDE                         : 36
#      FDP                         : 1
#      LD                          : 1
#      LDE_1                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 17
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      212  out of   8672     2%  
 Number of Slice Flip Flops:             41  out of  17344     0%  
 Number of 4 input LUTs:                385  out of  17344     2%  
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of    250    15%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)  | Load  |
---------------------------------------------+------------------------+-------+
CLK                                          | BUFGP                  | 40    |
U0/b_temp_not0002(U0/b_temp_not00021:O)      | NONE(*)(U0/b_temp_15)  | 1     |
U0/y_temp_16_not0001(U0/y_temp_16_not00012:O)| NONE(*)(U0/y_temp_16)  | 1     |
---------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------+------------------------+-------+
Control Signal                                         | Buffer(FF name)        | Load  |
-------------------------------------------------------+------------------------+-------+
state_FSM_Acst_FSM_inv(state_FSM_Acst_FSM_inv1_INV_0:O)| NONE(state_FSM_FFd1)   | 4     |
-------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.410ns (Maximum Frequency: 293.255MHz)
   Minimum input arrival time before clock: 4.273ns
   Maximum output required time after clock: 18.072ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.410ns (frequency: 293.255MHz)
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Delay:               3.410ns (Levels of Logic = 1)
  Source:            state_FSM_FFd4 (FF)
  Destination:       a_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: state_FSM_FFd4 to a_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.591   0.526  state_FSM_FFd4 (state_FSM_FFd4)
     LUT2:I1->O           16   0.704   1.034  a_and00001 (a_and0000)
     FDE:CE                    0.555          a_0
    ----------------------------------------
    Total                      3.410ns (1.850ns logic, 1.560ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 72 / 72
-------------------------------------------------------------------------
Offset:              4.273ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       a_0 (FF)
  Destination Clock: CLK rising

  Data Path: RST to a_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  RST_IBUF (RST_IBUF)
     LUT2:I0->O           16   0.704   1.034  b_and00001 (b_and0000)
     FDE:CE                    0.555          b_0
    ----------------------------------------
    Total                      4.273ns (2.477ns logic, 1.796ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 9565 / 19
-------------------------------------------------------------------------
Offset:              18.072ns (Levels of Logic = 11)
  Source:            b_13 (FF)
  Destination:       flag<1> (PAD)
  Source Clock:      CLK rising

  Data Path: b_13 to flag<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.591   0.883  b_13 (b_13)
     LUT4:I0->O            2   0.704   0.622  U0/y_temp_15_0_or00004 (U0/y_temp_15_0_or00004)
     LUT3:I0->O           21   0.704   1.163  U0/y_temp_15_0_or000023 (U0/y_temp_15_0_or0000)
     LUT3:I2->O           14   0.704   1.035  U0/y_temp_2_mux000061 (U0/N73)
     LUT4:I2->O            2   0.704   0.622  U0/y_temp_10_mux0000129 (U0/y_temp_10_mux0000129)
     LUT4:I0->O            1   0.704   0.424  U0/y_temp_14_mux000075_SW0 (N139)
     LUT4:I3->O            1   0.704   0.455  U0/y_temp_14_mux000075 (U0/y_temp_14_mux000075)
     LUT4:I2->O            2   0.704   0.622  U0/y_temp_14_mux0000141 (Fout_14_OBUF)
     LUT4:I0->O            1   0.704   0.424  U0/flag_1_cmp_eq000022_SW0 (N95)
     LUT4:I3->O            1   0.704   0.499  U0/flag_1_cmp_eq000022 (U0/flag_1_cmp_eq000022)
     LUT4:I1->O            1   0.704   0.420  U0/flag_1_cmp_eq000085 (flag_1_OBUF)
     OBUF:I->O                 3.272          flag_1_OBUF (flag<1>)
    ----------------------------------------
    Total                     18.072ns (10.903ns logic, 7.169ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U0/b_temp_not0002'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.571ns (Levels of Logic = 2)
  Source:            U0/b_temp_15 (LATCH)
  Destination:       flag<2> (PAD)
  Source Clock:      U0/b_temp_not0002 rising

  Data Path: U0/b_temp_15 to flag<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.676   0.499  U0/b_temp_15 (U0/b_temp_15)
     LUT3:I1->O            1   0.704   0.420  U0/flag_2_mux00011 (flag_2_OBUF)
     OBUF:I->O                 3.272          flag_2_OBUF (flag<2>)
    ----------------------------------------
    Total                      5.571ns (4.652ns logic, 0.919ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U0/y_temp_16_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            U0/y_temp_16 (LATCH)
  Destination:       flag<0> (PAD)
  Source Clock:      U0/y_temp_16_not0001 falling

  Data Path: U0/y_temp_16 to flag<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  U0/y_temp_16 (U0/y_temp_16)
     OBUF:I->O                 3.272          flag_0_OBUF (flag<0>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 32.57 secs
 
--> 

Total memory usage is 390296 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    3 (   0 filtered)

