
      Lattice Mapping Report File for Design Module 'LED_ARRAY_SUB_top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-256HC -t TQFP100 -s 4 -oc Commercial
     U2_PRJ_impl1.ngd -o U2_PRJ_impl1_map.ncd -pr U2_PRJ_impl1.prf -mp
     U2_PRJ_impl1.mrp -lpf
     C:/GIThab/LEDarray-controller/build2/impl1/U2_PRJ_impl1.lpf -lpf
     C:/GIThab/LEDarray-controller/build2/U2_PRJ.lpf -c 0 -gui -msgset
     C:/GIThab/LEDarray-controller/build2/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-256HCTQFP100
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  03/10/23  13:26:28

Design Summary
--------------

   Number of registers:     67 out of   424 (16%)
      PFU registers:           67 out of   256 (26%)
      PIO registers:            0 out of   168 (0%)
   Number of SLICEs:        49 out of   128 (38%)
      SLICEs as Logic/ROM:     49 out of   128 (38%)
      SLICEs as RAM:            0 out of    96 (0%)
      SLICEs as Carry:          0 out of   128 (0%)
   Number of LUT4s:         64 out of   256 (25%)
      Number used as logic LUTs:         64
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 35 + 4(JTAG) out of 56 (70%)
   Number of block RAMs:  0 out of 0
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk: 49 loads, 49 rising, 0 falling (Driver: OSCH_inst )
   Number of Clock Enables:  1
     Net clk_enable_32: 16 loads, 16 LSLICEs
   Number of LSRs:  25
     Net n2216: 1 loads, 1 LSLICEs
     Net n193: 2 loads, 2 LSLICEs
     Net n2813: 1 loads, 1 LSLICEs
     Net n197: 2 loads, 2 LSLICEs

                                    Page 1




Design:  LED_ARRAY_SUB_top                             Date:  03/10/23  13:26:28

Design Summary (cont)
---------------------
     Net n2819: 1 loads, 1 LSLICEs
     Net n201: 2 loads, 2 LSLICEs
     Net n2810: 1 loads, 1 LSLICEs
     Net n205: 2 loads, 2 LSLICEs
     Net n2176: 1 loads, 1 LSLICEs
     Net n209: 2 loads, 2 LSLICEs
     Net n2812: 1 loads, 1 LSLICEs
     Net n213: 2 loads, 2 LSLICEs
     Net n2816: 1 loads, 1 LSLICEs
     Net n217: 2 loads, 2 LSLICEs
     Net n2811: 1 loads, 1 LSLICEs
     Net n2294: 16 loads, 16 LSLICEs
     Net n219: 1 loads, 1 LSLICEs
     Net n195: 1 loads, 1 LSLICEs
     Net n215: 1 loads, 1 LSLICEs
     Net n211: 1 loads, 1 LSLICEs
     Net n203: 1 loads, 1 LSLICEs
     Net n207: 1 loads, 1 LSLICEs
     Net n190: 1 loads, 1 LSLICEs
     Net n199: 1 loads, 1 LSLICEs
     Net n191: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net o_LED_SINK_31_N_1_0: 20 loads
     Net clk_enable_32: 16 loads
     Net n2294: 16 loads
     Net n1542: 13 loads
     Net n1452: 11 loads
     Net n1335: 9 loads
     Net n1493: 9 loads
     Net n191: 9 loads
     Net n190: 8 loads
     Net n192: 7 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[14]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[15]      | OUTPUT    | LVCMOS33  |            |

                                    Page 2




Design:  LED_ARRAY_SUB_top                             Date:  03/10/23  13:26:28

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| o_LED_SINK[16]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[17]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[18]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[19]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[20]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[21]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[22]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[23]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[24]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[13]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[12]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[11]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[10]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[9]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[8]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[7]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[6]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[25]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[26]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[5]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[27]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[4]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[3]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[28]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[2]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[29]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[1]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_HEAD_FLAG         | INPUT     | LVCMOS33  |            |

                                    Page 3




Design:  LED_ARRAY_SUB_top                             Date:  03/10/23  13:26:28

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| i_TOGGLE_SYNC       | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[0]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_RESET_n           | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[30]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_LED_SINK[31]      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i1371 undriven or does not drive anything - clipped.
Signal n625 was merged into signal n213
Signal n753 was merged into signal n205
Signal n2305 was merged into signal n190
Signal n945 was merged into signal n193
Signal n817 was merged into signal n201
Signal n689 was merged into signal n209
Signal n881 was merged into signal n197
Signal n561 was merged into signal n217
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Block i307_1_lut was optimized away.
Block i311_1_lut was optimized away.
Block i863_1_lut was optimized away.
Block i317_1_lut was optimized away.
Block i313_1_lut was optimized away.
Block i309_1_lut was optimized away.
Block i315_1_lut was optimized away.
Block i305_1_lut was optimized away.
Block i1 was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCH_inst
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     clk
  OSC Nominal Frequency (MHz):                      10.23

ASIC Components
---------------

Instance Name: OSCH_inst

                                    Page 4




Design:  LED_ARRAY_SUB_top                             Date:  03/10/23  13:26:28

ASIC Components (cont)
----------------------
         Type: OSCH

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'i_RESET_n_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'i_RESET_n_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 63 

     Type and instance name of component: 
   Register : LED_SINK_i30
   Register : LED_SINK_i28
   Register : LED_SINK_i26
   Register : LED_SINK_i25
   Register : LED_SINK_i24
   Register : LED_SINK_i22
   Register : LED_SINK_i20
   Register : LED_SINK_i18
   Register : LED_SINK_i17
   Register : LED_SINK_i16
   Register : LED_SINK_i14
   Register : LED_SINK_i12
   Register : LED_SINK_i10
   Register : LED_SINK_i9
   Register : LED_SINK_i8
   Register : LED_SINK_i6
   Register : LED_SINK_i4
   Register : LED_SINK_i2
   Register : LED_SINK_i5
   Register : LED_SINK_i7
   Register : LED_SINK_i11
   Register : LED_SINK_i13
   Register : count_FSM_i0_i24
   Register : LED_SINK_i15
   Register : LED_SINK_i19
   Register : LED_SINK_i21
   Register : LED_SINK_i23
   Register : LED_SINK_i27

                                    Page 5




Design:  LED_ARRAY_SUB_top                             Date:  03/10/23  13:26:28

GSR Usage (cont)
----------------
   Register : LED_SINK_i29
   Register : LED_SINK_i31
   Register : LED_SINK_i32
   Register : count_FSM_i0_i1
   Register : count_FSM_i0_i2
   Register : count_FSM_i0_i27
   Register : count_FSM_i0_i3
   Register : count_FSM_i0_i4
   Register : count_FSM_i0_i5
   Register : count_FSM_i0_i26
   Register : count_FSM_i0_i6
   Register : count_FSM_i0_i7
   Register : count_FSM_i0_i8
   Register : count_FSM_i0_i9
   Register : count_FSM_i0_i10
   Register : count_FSM_i0_i11
   Register : count_FSM_i0_i18
   Register : count_FSM_i0_i15
   Register : count_FSM_i0_i0
   Register : count_FSM_i0_i12
   Register : count_FSM_i0_i23
   Register : count_FSM_i0_i21
   Register : count_FSM_i0_i17
   Register : count_FSM_i0_i14
   Register : count_FSM_i0_i31
   Register : count_FSM_i0_i29
   Register : count_FSM_i0_i13
   Register : count_FSM_i0_i16
   Register : count_FSM_i0_i19
   Register : count_FSM_i0_i20
   Register : count_FSM_i0_i22
   Register : count_FSM_i0_i25
   Register : count_FSM_i0_i28
   Register : count_FSM_i0_i30
   Register : LED_SINK_i3

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 32 MB
        














                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
