// Or gate with 2 1 bit inputs
// Sum = a or b

module myand(a,b,y);
input a ,b;
output y;
assign y= a&b;
endmodule
