# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2 \
    name val_buf5_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf5_14 \
    op interface \
    ports { val_buf5_14_address0 { O 12 vector } val_buf5_14_ce0 { O 1 bit } val_buf5_14_we0 { O 1 bit } val_buf5_14_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf5_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3 \
    name val_buf5_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf5_13 \
    op interface \
    ports { val_buf5_13_address0 { O 12 vector } val_buf5_13_ce0 { O 1 bit } val_buf5_13_we0 { O 1 bit } val_buf5_13_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf5_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4 \
    name val_buf5_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf5_12 \
    op interface \
    ports { val_buf5_12_address0 { O 12 vector } val_buf5_12_ce0 { O 1 bit } val_buf5_12_we0 { O 1 bit } val_buf5_12_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf5_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5 \
    name val_buf5_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf5_11 \
    op interface \
    ports { val_buf5_11_address0 { O 12 vector } val_buf5_11_ce0 { O 1 bit } val_buf5_11_we0 { O 1 bit } val_buf5_11_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf5_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6 \
    name val_buf5_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf5_10 \
    op interface \
    ports { val_buf5_10_address0 { O 12 vector } val_buf5_10_ce0 { O 1 bit } val_buf5_10_we0 { O 1 bit } val_buf5_10_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf5_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7 \
    name val_buf5_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf5_9 \
    op interface \
    ports { val_buf5_9_address0 { O 12 vector } val_buf5_9_ce0 { O 1 bit } val_buf5_9_we0 { O 1 bit } val_buf5_9_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf5_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 8 \
    name val_buf5_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf5_8 \
    op interface \
    ports { val_buf5_8_address0 { O 12 vector } val_buf5_8_ce0 { O 1 bit } val_buf5_8_we0 { O 1 bit } val_buf5_8_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf5_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 9 \
    name val_buf5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf5 \
    op interface \
    ports { val_buf5_address0 { O 12 vector } val_buf5_ce0 { O 1 bit } val_buf5_we0 { O 1 bit } val_buf5_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10 \
    name dst_buf5_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf5_14 \
    op interface \
    ports { dst_buf5_14_address0 { O 10 vector } dst_buf5_14_ce0 { O 1 bit } dst_buf5_14_we0 { O 1 bit } dst_buf5_14_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf5_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 11 \
    name dst_buf5_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf5_13 \
    op interface \
    ports { dst_buf5_13_address0 { O 10 vector } dst_buf5_13_ce0 { O 1 bit } dst_buf5_13_we0 { O 1 bit } dst_buf5_13_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf5_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 12 \
    name dst_buf5_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf5_12 \
    op interface \
    ports { dst_buf5_12_address0 { O 10 vector } dst_buf5_12_ce0 { O 1 bit } dst_buf5_12_we0 { O 1 bit } dst_buf5_12_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf5_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13 \
    name dst_buf5_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf5_11 \
    op interface \
    ports { dst_buf5_11_address0 { O 10 vector } dst_buf5_11_ce0 { O 1 bit } dst_buf5_11_we0 { O 1 bit } dst_buf5_11_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf5_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 14 \
    name dst_buf5_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf5_10 \
    op interface \
    ports { dst_buf5_10_address0 { O 10 vector } dst_buf5_10_ce0 { O 1 bit } dst_buf5_10_we0 { O 1 bit } dst_buf5_10_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf5_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name dst_buf5_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf5_9 \
    op interface \
    ports { dst_buf5_9_address0 { O 10 vector } dst_buf5_9_ce0 { O 1 bit } dst_buf5_9_we0 { O 1 bit } dst_buf5_9_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf5_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name dst_buf5_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf5_8 \
    op interface \
    ports { dst_buf5_8_address0 { O 10 vector } dst_buf5_8_ce0 { O 1 bit } dst_buf5_8_we0 { O 1 bit } dst_buf5_8_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf5_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 17 \
    name dst_buf5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf5 \
    op interface \
    ports { dst_buf5_address0 { O 10 vector } dst_buf5_ce0 { O 1 bit } dst_buf5_we0 { O 1 bit } dst_buf5_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 18 \
    name val_buf4_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf4_14 \
    op interface \
    ports { val_buf4_14_address0 { O 12 vector } val_buf4_14_ce0 { O 1 bit } val_buf4_14_we0 { O 1 bit } val_buf4_14_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf4_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 19 \
    name val_buf4_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf4_13 \
    op interface \
    ports { val_buf4_13_address0 { O 12 vector } val_buf4_13_ce0 { O 1 bit } val_buf4_13_we0 { O 1 bit } val_buf4_13_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf4_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20 \
    name val_buf4_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf4_12 \
    op interface \
    ports { val_buf4_12_address0 { O 12 vector } val_buf4_12_ce0 { O 1 bit } val_buf4_12_we0 { O 1 bit } val_buf4_12_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf4_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 21 \
    name val_buf4_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf4_11 \
    op interface \
    ports { val_buf4_11_address0 { O 12 vector } val_buf4_11_ce0 { O 1 bit } val_buf4_11_we0 { O 1 bit } val_buf4_11_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf4_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 22 \
    name val_buf4_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf4_10 \
    op interface \
    ports { val_buf4_10_address0 { O 12 vector } val_buf4_10_ce0 { O 1 bit } val_buf4_10_we0 { O 1 bit } val_buf4_10_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf4_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 23 \
    name val_buf4_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf4_9 \
    op interface \
    ports { val_buf4_9_address0 { O 12 vector } val_buf4_9_ce0 { O 1 bit } val_buf4_9_we0 { O 1 bit } val_buf4_9_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf4_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 24 \
    name val_buf4_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf4_8 \
    op interface \
    ports { val_buf4_8_address0 { O 12 vector } val_buf4_8_ce0 { O 1 bit } val_buf4_8_we0 { O 1 bit } val_buf4_8_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf4_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 25 \
    name val_buf4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf4 \
    op interface \
    ports { val_buf4_address0 { O 12 vector } val_buf4_ce0 { O 1 bit } val_buf4_we0 { O 1 bit } val_buf4_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 26 \
    name dst_buf4_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf4_14 \
    op interface \
    ports { dst_buf4_14_address0 { O 10 vector } dst_buf4_14_ce0 { O 1 bit } dst_buf4_14_we0 { O 1 bit } dst_buf4_14_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf4_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 27 \
    name dst_buf4_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf4_13 \
    op interface \
    ports { dst_buf4_13_address0 { O 10 vector } dst_buf4_13_ce0 { O 1 bit } dst_buf4_13_we0 { O 1 bit } dst_buf4_13_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf4_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 28 \
    name dst_buf4_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf4_12 \
    op interface \
    ports { dst_buf4_12_address0 { O 10 vector } dst_buf4_12_ce0 { O 1 bit } dst_buf4_12_we0 { O 1 bit } dst_buf4_12_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf4_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 29 \
    name dst_buf4_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf4_11 \
    op interface \
    ports { dst_buf4_11_address0 { O 10 vector } dst_buf4_11_ce0 { O 1 bit } dst_buf4_11_we0 { O 1 bit } dst_buf4_11_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf4_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 30 \
    name dst_buf4_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf4_10 \
    op interface \
    ports { dst_buf4_10_address0 { O 10 vector } dst_buf4_10_ce0 { O 1 bit } dst_buf4_10_we0 { O 1 bit } dst_buf4_10_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf4_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 31 \
    name dst_buf4_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf4_9 \
    op interface \
    ports { dst_buf4_9_address0 { O 10 vector } dst_buf4_9_ce0 { O 1 bit } dst_buf4_9_we0 { O 1 bit } dst_buf4_9_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf4_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 32 \
    name dst_buf4_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf4_8 \
    op interface \
    ports { dst_buf4_8_address0 { O 10 vector } dst_buf4_8_ce0 { O 1 bit } dst_buf4_8_we0 { O 1 bit } dst_buf4_8_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf4_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name dst_buf4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf4 \
    op interface \
    ports { dst_buf4_address0 { O 10 vector } dst_buf4_ce0 { O 1 bit } dst_buf4_we0 { O 1 bit } dst_buf4_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 34 \
    name val_buf3_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf3_14 \
    op interface \
    ports { val_buf3_14_address0 { O 12 vector } val_buf3_14_ce0 { O 1 bit } val_buf3_14_we0 { O 1 bit } val_buf3_14_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf3_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 35 \
    name val_buf3_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf3_13 \
    op interface \
    ports { val_buf3_13_address0 { O 12 vector } val_buf3_13_ce0 { O 1 bit } val_buf3_13_we0 { O 1 bit } val_buf3_13_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf3_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 36 \
    name val_buf3_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf3_12 \
    op interface \
    ports { val_buf3_12_address0 { O 12 vector } val_buf3_12_ce0 { O 1 bit } val_buf3_12_we0 { O 1 bit } val_buf3_12_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf3_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name val_buf3_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf3_11 \
    op interface \
    ports { val_buf3_11_address0 { O 12 vector } val_buf3_11_ce0 { O 1 bit } val_buf3_11_we0 { O 1 bit } val_buf3_11_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf3_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 38 \
    name val_buf3_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf3_10 \
    op interface \
    ports { val_buf3_10_address0 { O 12 vector } val_buf3_10_ce0 { O 1 bit } val_buf3_10_we0 { O 1 bit } val_buf3_10_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf3_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 39 \
    name val_buf3_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf3_9 \
    op interface \
    ports { val_buf3_9_address0 { O 12 vector } val_buf3_9_ce0 { O 1 bit } val_buf3_9_we0 { O 1 bit } val_buf3_9_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf3_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 40 \
    name val_buf3_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf3_8 \
    op interface \
    ports { val_buf3_8_address0 { O 12 vector } val_buf3_8_ce0 { O 1 bit } val_buf3_8_we0 { O 1 bit } val_buf3_8_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf3_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 41 \
    name val_buf3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf3 \
    op interface \
    ports { val_buf3_address0 { O 12 vector } val_buf3_ce0 { O 1 bit } val_buf3_we0 { O 1 bit } val_buf3_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 42 \
    name dst_buf3_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf3_14 \
    op interface \
    ports { dst_buf3_14_address0 { O 10 vector } dst_buf3_14_ce0 { O 1 bit } dst_buf3_14_we0 { O 1 bit } dst_buf3_14_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf3_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 43 \
    name dst_buf3_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf3_13 \
    op interface \
    ports { dst_buf3_13_address0 { O 10 vector } dst_buf3_13_ce0 { O 1 bit } dst_buf3_13_we0 { O 1 bit } dst_buf3_13_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf3_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 44 \
    name dst_buf3_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf3_12 \
    op interface \
    ports { dst_buf3_12_address0 { O 10 vector } dst_buf3_12_ce0 { O 1 bit } dst_buf3_12_we0 { O 1 bit } dst_buf3_12_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf3_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name dst_buf3_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf3_11 \
    op interface \
    ports { dst_buf3_11_address0 { O 10 vector } dst_buf3_11_ce0 { O 1 bit } dst_buf3_11_we0 { O 1 bit } dst_buf3_11_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf3_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name dst_buf3_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf3_10 \
    op interface \
    ports { dst_buf3_10_address0 { O 10 vector } dst_buf3_10_ce0 { O 1 bit } dst_buf3_10_we0 { O 1 bit } dst_buf3_10_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf3_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name dst_buf3_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf3_9 \
    op interface \
    ports { dst_buf3_9_address0 { O 10 vector } dst_buf3_9_ce0 { O 1 bit } dst_buf3_9_we0 { O 1 bit } dst_buf3_9_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf3_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 48 \
    name dst_buf3_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf3_8 \
    op interface \
    ports { dst_buf3_8_address0 { O 10 vector } dst_buf3_8_ce0 { O 1 bit } dst_buf3_8_we0 { O 1 bit } dst_buf3_8_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf3_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 49 \
    name dst_buf3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf3 \
    op interface \
    ports { dst_buf3_address0 { O 10 vector } dst_buf3_ce0 { O 1 bit } dst_buf3_we0 { O 1 bit } dst_buf3_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 50 \
    name val_buf2_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf2_14 \
    op interface \
    ports { val_buf2_14_address0 { O 12 vector } val_buf2_14_ce0 { O 1 bit } val_buf2_14_we0 { O 1 bit } val_buf2_14_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf2_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 51 \
    name val_buf2_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf2_13 \
    op interface \
    ports { val_buf2_13_address0 { O 12 vector } val_buf2_13_ce0 { O 1 bit } val_buf2_13_we0 { O 1 bit } val_buf2_13_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf2_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 52 \
    name val_buf2_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf2_12 \
    op interface \
    ports { val_buf2_12_address0 { O 12 vector } val_buf2_12_ce0 { O 1 bit } val_buf2_12_we0 { O 1 bit } val_buf2_12_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf2_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 53 \
    name val_buf2_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf2_11 \
    op interface \
    ports { val_buf2_11_address0 { O 12 vector } val_buf2_11_ce0 { O 1 bit } val_buf2_11_we0 { O 1 bit } val_buf2_11_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf2_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 54 \
    name val_buf2_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf2_10 \
    op interface \
    ports { val_buf2_10_address0 { O 12 vector } val_buf2_10_ce0 { O 1 bit } val_buf2_10_we0 { O 1 bit } val_buf2_10_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf2_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 55 \
    name val_buf2_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf2_9 \
    op interface \
    ports { val_buf2_9_address0 { O 12 vector } val_buf2_9_ce0 { O 1 bit } val_buf2_9_we0 { O 1 bit } val_buf2_9_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf2_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 56 \
    name val_buf2_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf2_8 \
    op interface \
    ports { val_buf2_8_address0 { O 12 vector } val_buf2_8_ce0 { O 1 bit } val_buf2_8_we0 { O 1 bit } val_buf2_8_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf2_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 57 \
    name val_buf2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf2 \
    op interface \
    ports { val_buf2_address0 { O 12 vector } val_buf2_ce0 { O 1 bit } val_buf2_we0 { O 1 bit } val_buf2_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 58 \
    name dst_buf2_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf2_14 \
    op interface \
    ports { dst_buf2_14_address0 { O 10 vector } dst_buf2_14_ce0 { O 1 bit } dst_buf2_14_we0 { O 1 bit } dst_buf2_14_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf2_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 59 \
    name dst_buf2_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf2_13 \
    op interface \
    ports { dst_buf2_13_address0 { O 10 vector } dst_buf2_13_ce0 { O 1 bit } dst_buf2_13_we0 { O 1 bit } dst_buf2_13_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf2_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 60 \
    name dst_buf2_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf2_12 \
    op interface \
    ports { dst_buf2_12_address0 { O 10 vector } dst_buf2_12_ce0 { O 1 bit } dst_buf2_12_we0 { O 1 bit } dst_buf2_12_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf2_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 61 \
    name dst_buf2_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf2_11 \
    op interface \
    ports { dst_buf2_11_address0 { O 10 vector } dst_buf2_11_ce0 { O 1 bit } dst_buf2_11_we0 { O 1 bit } dst_buf2_11_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf2_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 62 \
    name dst_buf2_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf2_10 \
    op interface \
    ports { dst_buf2_10_address0 { O 10 vector } dst_buf2_10_ce0 { O 1 bit } dst_buf2_10_we0 { O 1 bit } dst_buf2_10_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf2_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 63 \
    name dst_buf2_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf2_9 \
    op interface \
    ports { dst_buf2_9_address0 { O 10 vector } dst_buf2_9_ce0 { O 1 bit } dst_buf2_9_we0 { O 1 bit } dst_buf2_9_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf2_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 64 \
    name dst_buf2_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf2_8 \
    op interface \
    ports { dst_buf2_8_address0 { O 10 vector } dst_buf2_8_ce0 { O 1 bit } dst_buf2_8_we0 { O 1 bit } dst_buf2_8_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf2_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 65 \
    name dst_buf2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf2 \
    op interface \
    ports { dst_buf2_address0 { O 10 vector } dst_buf2_ce0 { O 1 bit } dst_buf2_we0 { O 1 bit } dst_buf2_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 66 \
    name val_buf1_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf1_14 \
    op interface \
    ports { val_buf1_14_address0 { O 12 vector } val_buf1_14_ce0 { O 1 bit } val_buf1_14_we0 { O 1 bit } val_buf1_14_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf1_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 67 \
    name val_buf1_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf1_13 \
    op interface \
    ports { val_buf1_13_address0 { O 12 vector } val_buf1_13_ce0 { O 1 bit } val_buf1_13_we0 { O 1 bit } val_buf1_13_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf1_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 68 \
    name val_buf1_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf1_12 \
    op interface \
    ports { val_buf1_12_address0 { O 12 vector } val_buf1_12_ce0 { O 1 bit } val_buf1_12_we0 { O 1 bit } val_buf1_12_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf1_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 69 \
    name val_buf1_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf1_11 \
    op interface \
    ports { val_buf1_11_address0 { O 12 vector } val_buf1_11_ce0 { O 1 bit } val_buf1_11_we0 { O 1 bit } val_buf1_11_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf1_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 70 \
    name val_buf1_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf1_10 \
    op interface \
    ports { val_buf1_10_address0 { O 12 vector } val_buf1_10_ce0 { O 1 bit } val_buf1_10_we0 { O 1 bit } val_buf1_10_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf1_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 71 \
    name val_buf1_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf1_9 \
    op interface \
    ports { val_buf1_9_address0 { O 12 vector } val_buf1_9_ce0 { O 1 bit } val_buf1_9_we0 { O 1 bit } val_buf1_9_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf1_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 72 \
    name val_buf1_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf1_8 \
    op interface \
    ports { val_buf1_8_address0 { O 12 vector } val_buf1_8_ce0 { O 1 bit } val_buf1_8_we0 { O 1 bit } val_buf1_8_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf1_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 73 \
    name val_buf1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf1 \
    op interface \
    ports { val_buf1_address0 { O 12 vector } val_buf1_ce0 { O 1 bit } val_buf1_we0 { O 1 bit } val_buf1_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 74 \
    name dst_buf1_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf1_14 \
    op interface \
    ports { dst_buf1_14_address0 { O 10 vector } dst_buf1_14_ce0 { O 1 bit } dst_buf1_14_we0 { O 1 bit } dst_buf1_14_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf1_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 75 \
    name dst_buf1_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf1_13 \
    op interface \
    ports { dst_buf1_13_address0 { O 10 vector } dst_buf1_13_ce0 { O 1 bit } dst_buf1_13_we0 { O 1 bit } dst_buf1_13_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf1_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 76 \
    name dst_buf1_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf1_12 \
    op interface \
    ports { dst_buf1_12_address0 { O 10 vector } dst_buf1_12_ce0 { O 1 bit } dst_buf1_12_we0 { O 1 bit } dst_buf1_12_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf1_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 77 \
    name dst_buf1_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf1_11 \
    op interface \
    ports { dst_buf1_11_address0 { O 10 vector } dst_buf1_11_ce0 { O 1 bit } dst_buf1_11_we0 { O 1 bit } dst_buf1_11_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf1_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 78 \
    name dst_buf1_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf1_10 \
    op interface \
    ports { dst_buf1_10_address0 { O 10 vector } dst_buf1_10_ce0 { O 1 bit } dst_buf1_10_we0 { O 1 bit } dst_buf1_10_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf1_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 79 \
    name dst_buf1_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf1_9 \
    op interface \
    ports { dst_buf1_9_address0 { O 10 vector } dst_buf1_9_ce0 { O 1 bit } dst_buf1_9_we0 { O 1 bit } dst_buf1_9_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf1_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 80 \
    name dst_buf1_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf1_8 \
    op interface \
    ports { dst_buf1_8_address0 { O 10 vector } dst_buf1_8_ce0 { O 1 bit } dst_buf1_8_we0 { O 1 bit } dst_buf1_8_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf1_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 81 \
    name dst_buf1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf1 \
    op interface \
    ports { dst_buf1_address0 { O 10 vector } dst_buf1_ce0 { O 1 bit } dst_buf1_we0 { O 1 bit } dst_buf1_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 82 \
    name val_buf0_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf0_14 \
    op interface \
    ports { val_buf0_14_address0 { O 12 vector } val_buf0_14_ce0 { O 1 bit } val_buf0_14_we0 { O 1 bit } val_buf0_14_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf0_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 83 \
    name val_buf0_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf0_13 \
    op interface \
    ports { val_buf0_13_address0 { O 12 vector } val_buf0_13_ce0 { O 1 bit } val_buf0_13_we0 { O 1 bit } val_buf0_13_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf0_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 84 \
    name val_buf0_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf0_12 \
    op interface \
    ports { val_buf0_12_address0 { O 12 vector } val_buf0_12_ce0 { O 1 bit } val_buf0_12_we0 { O 1 bit } val_buf0_12_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf0_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 85 \
    name val_buf0_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf0_11 \
    op interface \
    ports { val_buf0_11_address0 { O 12 vector } val_buf0_11_ce0 { O 1 bit } val_buf0_11_we0 { O 1 bit } val_buf0_11_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf0_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 86 \
    name val_buf0_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf0_10 \
    op interface \
    ports { val_buf0_10_address0 { O 12 vector } val_buf0_10_ce0 { O 1 bit } val_buf0_10_we0 { O 1 bit } val_buf0_10_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf0_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 87 \
    name val_buf0_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf0_9 \
    op interface \
    ports { val_buf0_9_address0 { O 12 vector } val_buf0_9_ce0 { O 1 bit } val_buf0_9_we0 { O 1 bit } val_buf0_9_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf0_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 88 \
    name val_buf0_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf0_8 \
    op interface \
    ports { val_buf0_8_address0 { O 12 vector } val_buf0_8_ce0 { O 1 bit } val_buf0_8_we0 { O 1 bit } val_buf0_8_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf0_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 89 \
    name val_buf0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename val_buf0 \
    op interface \
    ports { val_buf0_address0 { O 12 vector } val_buf0_ce0 { O 1 bit } val_buf0_we0 { O 1 bit } val_buf0_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'val_buf0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 90 \
    name dst_buf0_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf0_14 \
    op interface \
    ports { dst_buf0_14_address0 { O 10 vector } dst_buf0_14_ce0 { O 1 bit } dst_buf0_14_we0 { O 1 bit } dst_buf0_14_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf0_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 91 \
    name dst_buf0_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf0_13 \
    op interface \
    ports { dst_buf0_13_address0 { O 10 vector } dst_buf0_13_ce0 { O 1 bit } dst_buf0_13_we0 { O 1 bit } dst_buf0_13_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf0_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 92 \
    name dst_buf0_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf0_12 \
    op interface \
    ports { dst_buf0_12_address0 { O 10 vector } dst_buf0_12_ce0 { O 1 bit } dst_buf0_12_we0 { O 1 bit } dst_buf0_12_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf0_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 93 \
    name dst_buf0_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf0_11 \
    op interface \
    ports { dst_buf0_11_address0 { O 10 vector } dst_buf0_11_ce0 { O 1 bit } dst_buf0_11_we0 { O 1 bit } dst_buf0_11_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf0_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 94 \
    name dst_buf0_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf0_10 \
    op interface \
    ports { dst_buf0_10_address0 { O 10 vector } dst_buf0_10_ce0 { O 1 bit } dst_buf0_10_we0 { O 1 bit } dst_buf0_10_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf0_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 95 \
    name dst_buf0_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf0_9 \
    op interface \
    ports { dst_buf0_9_address0 { O 10 vector } dst_buf0_9_ce0 { O 1 bit } dst_buf0_9_we0 { O 1 bit } dst_buf0_9_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf0_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 96 \
    name dst_buf0_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf0_8 \
    op interface \
    ports { dst_buf0_8_address0 { O 10 vector } dst_buf0_8_ce0 { O 1 bit } dst_buf0_8_we0 { O 1 bit } dst_buf0_8_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf0_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 97 \
    name dst_buf0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dst_buf0 \
    op interface \
    ports { dst_buf0_address0 { O 10 vector } dst_buf0_ce0 { O 1 bit } dst_buf0_we0 { O 1 bit } dst_buf0_d0 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dst_buf0'"
}
}


# Native AXIS:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::native_axis_add] == "::AESL_LIB_XILADAPTER::native_axis_add"} {
eval "::AESL_LIB_XILADAPTER::native_axis_add { \
    id 98 \
    name src \
    reset_level 1 \
    sync_rst true \
    corename {} \
    metadata {  } \
    op interface \
    ports { src_TVALID { I 1 bit } src_TDATA { I 8 vector } src_TREADY { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'src'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name empty \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty \
    op interface \
    ports { empty { I 33 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name size0_15_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_size0_15_out \
    op interface \
    ports { size0_15_out { O 16 vector } size0_15_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name size1_15_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_size1_15_out \
    op interface \
    ports { size1_15_out { O 16 vector } size1_15_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name size2_15_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_size2_15_out \
    op interface \
    ports { size2_15_out { O 16 vector } size2_15_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name size3_15_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_size3_15_out \
    op interface \
    ports { size3_15_out { O 16 vector } size3_15_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name size4_15_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_size4_15_out \
    op interface \
    ports { size4_15_out { O 16 vector } size4_15_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name size5_16_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_size5_16_out \
    op interface \
    ports { size5_16_out { O 16 vector } size5_16_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name val_size0_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_val_size0_3_out \
    op interface \
    ports { val_size0_3_out { O 16 vector } val_size0_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name val_size1_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_val_size1_3_out \
    op interface \
    ports { val_size1_3_out { O 16 vector } val_size1_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name val_size2_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_val_size2_3_out \
    op interface \
    ports { val_size2_3_out { O 16 vector } val_size2_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name val_size3_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_val_size3_3_out \
    op interface \
    ports { val_size3_3_out { O 16 vector } val_size3_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name val_size4_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_val_size4_3_out \
    op interface \
    ports { val_size4_3_out { O 16 vector } val_size4_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name val_size5_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_val_size5_4_out \
    op interface \
    ports { val_size5_4_out { O 16 vector } val_size5_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name trunc_ln_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_trunc_ln_out \
    op interface \
    ports { trunc_ln_out { O 15 vector } trunc_ln_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name trunc_ln171_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_trunc_ln171_1_out \
    op interface \
    ports { trunc_ln171_1_out { O 15 vector } trunc_ln171_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name trunc_ln171_2_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_trunc_ln171_2_out \
    op interface \
    ports { trunc_ln171_2_out { O 15 vector } trunc_ln171_2_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name trunc_ln171_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_trunc_ln171_3_out \
    op interface \
    ports { trunc_ln171_3_out { O 13 vector } trunc_ln171_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name trunc_ln171_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_trunc_ln171_4_out \
    op interface \
    ports { trunc_ln171_4_out { O 15 vector } trunc_ln171_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name trunc_ln171_5_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_trunc_ln171_5_out \
    op interface \
    ports { trunc_ln171_5_out { O 13 vector } trunc_ln171_5_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name trunc_ln171_6_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_trunc_ln171_6_out \
    op interface \
    ports { trunc_ln171_6_out { O 15 vector } trunc_ln171_6_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name trunc_ln171_7_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_trunc_ln171_7_out \
    op interface \
    ports { trunc_ln171_7_out { O 13 vector } trunc_ln171_7_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name trunc_ln171_8_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_trunc_ln171_8_out \
    op interface \
    ports { trunc_ln171_8_out { O 15 vector } trunc_ln171_8_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name trunc_ln171_9_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_trunc_ln171_9_out \
    op interface \
    ports { trunc_ln171_9_out { O 13 vector } trunc_ln171_9_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name trunc_ln171_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_trunc_ln171_out \
    op interface \
    ports { trunc_ln171_out { O 13 vector } trunc_ln171_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name trunc_ln171_10_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_trunc_ln171_10_out \
    op interface \
    ports { trunc_ln171_10_out { O 13 vector } trunc_ln171_10_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName dut_flow_control_loop_pipe_sequential_init_U
set CompName dut_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix dut_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


