v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult1|mult_7dt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult1|mult_7dt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult1|mult_7dt:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult1|mult_7dt:auto_generated|mac_out6,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult1|mult_7dt:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult3,
