library ieee;
use ieee.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use IEEE.std_logic_arith.all;

entity SevenSegDisplay is
    Port(clk : in  std_logic;                         -- 100MHzç³»ç»Ÿæ—¶é’Ÿ
         en_n : in std_logic_vector (7 downto 0);     -- æ˜¾ç¤ºä½¿èƒ½ç«¯ï¼Œä½ç”µå¹³ä½¿èƒ?
         dp : in std_logic_vector (7 downto 0);       -- å°æ•°ç‚¹æ§åˆ¶ç«¯
         number : in  std_logic_vector (31 downto 0); -- 8ä¸ªæ•°å­—çš„è¾“å…¥æ•°æ®(æ¯ä¸ªæ•°å­—4ä½ï¼Œå…?8*4=32ä½?)
         seg : out  std_logic_vector (7 downto 0);    -- æ•°æ®ç«?(æœ?é«˜ä½ä¸ºå°æ•°ç‚¹)
         an : out  std_logic_vector (7 downto 0));    -- é˜³æé€‰æ‹©ç«?
end SevenSegDisplay;

architecture Behavioral of SevenSegDisplay is

    signal cnt: std_logic_vector (19 downto 0);
    signal anode_select: std_logic_vector (2 downto 0); -- 3ä½é˜³ææ‰«æä¿¡å·ï¼Œä¹Ÿæ˜¯çŠ¶æ?æœºçŠ¶æ??
    signal digit_data: std_logic_vector (3 downto 0); -- å½“å‰æ˜¾ç¤ºçš„æ•°å­—æ•°æ?
    signal dp_bit: std_logic;                         -- å½“å‰å°æ•°ç‚¹çŠ¶æ€?
    signal segment_data: std_logic_vector (6 downto 0); -- ä¸ƒæ®µæ•°ç ç®¡æ•°æ®ä¿¡å?(ä¸å«å°æ•°ç‚?)
    signal an_tmp: std_logic_vector (7 downto 0);       -- æœªä¸ä½¿èƒ½ç«¯ç»„åˆå‰çš„é˜³ææ‰«æä¿¡å?(8ä½?)

begin
    -- è®¡æ•°å™?
    process(clk)
    begin
        if rising_edge(clk) then
            cnt <= cnt + '1';
        end if;
    end process;
    
    -- æœ?é«˜ä¸‰ä½ï¼Œä½œä¸ºæ‰«æçŠ¶æ?? (æ¯ä¸ªæ•°å­—åˆ·æ–°ç‡ï¼š100MHz/2^20 â‰? 95.3Hz)
    anode_select <= cnt(19 downto 17);
    
    -- é˜³ææ‰«æ (3-8è¯‘ç å™?)
    with anode_select select
        an_tmp <=
            "11111110" when "000",
            "11111101" when "001",
            "11111011" when "010",
            "11110111" when "011",
            "11101111" when "100",
            "11011111" when "101",
            "10111111" when "110",
            "01111111" when "111",
            "11111111" when others;
    
    -- åº”ç”¨ä½ç”µå¹³ä½¿èƒ½æ§åˆ?
    an <= an_tmp or en_n;

    -- æ•°æ®é€‰æ‹©å¤šè·¯å¤ç”¨
    with anode_select select
        digit_data <=
            number(3 downto 0)   when "000",
            number(7 downto 4)   when "001",
            number(11 downto 8)  when "010",
            number(15 downto 12) when "011",
            number(19 downto 16) when "100",
            number(23 downto 20) when "101",
            number(27 downto 24) when "110",
            number(31 downto 28) when "111",
            "0000"               when others;
    
    -- å°æ•°ç‚¹ä½
    with anode_select select
        dp_bit <=
            dp(0) when "000",
            dp(1) when "001",
            dp(2) when "010",
            dp(3) when "011",
            dp(4) when "100",
            dp(5) when "101",
            dp(6) when "110",
            dp(7) when "111",
            '1'   when others;
    
    -- åå…­è¿›åˆ¶åˆ°ä¸ƒæ®µæ•°ç ç®¡è¯‘ç  (gfedcba)
    with digit_data select
        segment_data <=
            "1000000" when "0000", -- 0
            "1111001" when "0001", -- 1
            "0100100" when "0010", -- 2
            "0110000" when "0011", -- 3
            "0011001" when "0100", -- 4
            "0010010" when "0101", -- 5
            "0000010" when "0110", -- 6
            "1111000" when "0111", -- 7
            "0000000" when "1000", -- 8
            "0010000" when "1001", -- 9
            "0001000" when "1010", -- A
            "0000011" when "1011", -- b
            "1111111" when "1100", -- IDLE
            "0111111" when "1101", -- DOOR_OP
            "1011100" when "1110", -- UP
            "1100011" when "1111", -- DOWN 
--            "0100001" when "1101", -- d
--            "1101010" when "1110", -- M!
--            "0001100" when "1111", -- P!
--            "1011100" when ""
            "1111111" when others; -- å…¨ç­
    
    -- ç»„åˆå°æ•°ç‚¹å’Œä¸ƒæ®µæ•°æ® (å°æ•°ç‚¹åœ¨æœ?é«˜ä½)
    seg <= dp_bit & segment_data;
    
end Behavioral;