# Benchmark "control_merge" written by ABC on Sun Jul 13 14:43:37 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] \
 ins_valid[5] ins_valid[6] ins_valid[7] ins_valid[8] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] ins_ready[8] outs[0] outs[1] \
 outs[2] outs_valid index index_valid

.latch       n112 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n117 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n122 control.tehb.dataReg  0
.latch       n127 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n69
01 1
.names control.tehb.control.fullReg new_n69 ins_ready[1]
01 1
.names ins_valid[0] new_n69 new_n71
00 1
.names ins_valid[2] new_n71 new_n72
11 1
.names control.tehb.control.fullReg new_n72 ins_ready[2]
01 1
.names new_n71 new_n72 new_n74
00 1
.names new_n72 new_n74 new_n75
00 1
.names ins_valid[3] new_n75 new_n76
11 1
.names control.tehb.control.fullReg new_n76 ins_ready[3]
01 1
.names new_n75 new_n76 new_n78
00 1
.names new_n76 new_n78 new_n79
00 1
.names ins_valid[4] new_n79 new_n80
11 1
.names control.tehb.control.fullReg new_n80 ins_ready[4]
01 1
.names new_n79 new_n80 new_n82
00 1
.names new_n80 new_n82 new_n83
00 1
.names ins_valid[5] new_n83 new_n84
11 1
.names control.tehb.control.fullReg new_n84 ins_ready[5]
01 1
.names new_n83 new_n84 new_n86
00 1
.names new_n84 new_n86 new_n87
00 1
.names ins_valid[6] new_n87 new_n88
11 1
.names control.tehb.control.fullReg new_n88 ins_ready[6]
01 1
.names new_n87 new_n88 new_n90
00 1
.names new_n88 new_n90 new_n91
00 1
.names ins_valid[7] new_n91 new_n92
11 1
.names control.tehb.control.fullReg new_n92 ins_ready[7]
01 1
.names new_n91 new_n92 new_n94
00 1
.names new_n92 new_n94 new_n95
00 1
.names ins_valid[8] new_n95 new_n96
11 1
.names control.tehb.control.fullReg new_n96 ins_ready[8]
01 1
.names control.tehb.dataReg control.tehb.control.fullReg new_n98
11 1
.names new_n69 new_n76 new_n99
00 1
.names new_n80 new_n99 new_n100
00 1
.names new_n84 new_n100 new_n101
00 1
.names new_n88 new_n101 new_n102
00 1
.names new_n92 new_n102 new_n103
00 1
.names new_n96 new_n103 new_n104
00 1
.names control.tehb.control.fullReg new_n104 new_n105
01 1
.names new_n98 new_n105 index
00 0
.names ins[0] index new_n107
10 1
.names ins[3] index new_n108
11 1
.names new_n107 new_n108 outs[0]
00 0
.names ins[1] index new_n110
10 1
.names ins[4] index new_n111
11 1
.names new_n110 new_n111 outs[1]
00 0
.names ins[5] index new_n113
11 1
.names ins[2] index new_n114
10 1
.names new_n113 new_n114 outs[2]
00 0
.names new_n95 new_n96 new_n116
00 1
.names new_n96 new_n116 new_n117_1
00 1
.names control.tehb.control.fullReg new_n117_1 new_n118
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n118 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n118 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n121
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n122_1
01 1
.names new_n121 new_n122_1 new_n123
00 1
.names rst new_n123 new_n124
00 1
.names new_n118 new_n124 n127
01 1
.names new_n121 n127 n112
01 0
.names new_n122_1 n127 n117
01 0
.names control.tehb.control.fullReg new_n123 new_n128
00 1
.names new_n117_1 new_n128 new_n129
01 1
.names control.tehb.dataReg new_n129 new_n130
10 1
.names new_n104 new_n129 new_n131
11 1
.names new_n130 new_n131 new_n132
00 1
.names rst new_n132 n122
00 1
.end
