<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 139 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v</a>
defines: 
time_elapsed: 1.024s
ram usage: 41160 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpwxn2znr3/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:24</a>: No timescale set for &#34;test&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:34</a>: No timescale set for &#34;drec&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:40</a>: No timescale set for &#34;U_drec&#34;.

[INF:CP0300] Compilation...

[INF:CP0305] <a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:40</a>: Compile udp &#34;work@U_drec&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:34</a>: Compile module &#34;work@drec&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:24</a>: Compile module &#34;work@test&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:34</a>: Implicit port type (wire) for &#34;q&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:24</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpwxn2znr3/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpwxn2znr3/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpwxn2znr3/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@drec, file:<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v</a>, line:34, parent:work@test
   |vpiDefName:work@drec
   |vpiFullName:work@drec
   |vpiPort:
   \_port: (q), line:34
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:34
         |vpiName:q
         |vpiFullName:work@drec.q
   |vpiPort:
   \_port: (a), line:34
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:34
         |vpiName:a
         |vpiFullName:work@drec.a
   |vpiPort:
   \_port: (b), line:34
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:34
         |vpiName:b
         |vpiFullName:work@drec.b
   |vpiNet:
   \_logic_net: (q), line:34
   |vpiNet:
   \_logic_net: (a), line:34
   |vpiNet:
   \_logic_net: (b), line:34
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v</a>, line:24, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_sys_func_call: ($display), line:30
       |vpiName:$display
       |vpiArgument:
       \_constant: , line:30
         |vpiConstType:6
         |vpiDecompile:&#34;PASSED&#34;
         |vpiSize:8
         |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (q), line:26
     |vpiName:q
     |vpiFullName:work@test.q
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (a), line:26
     |vpiName:a
     |vpiFullName:work@test.a
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (b), line:26
     |vpiName:b
     |vpiFullName:work@test.b
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v</a>, line:24
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiModule:
   \_module: work@drec (U1), file:<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v</a>, line:27, parent:work@test
     |vpiDefName:work@drec
     |vpiName:U1
     |vpiFullName:work@test.U1
     |vpiPort:
     \_port: (q), line:34, parent:U1
       |vpiName:q
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (q)
         |vpiName:q
         |vpiActual:
         \_logic_net: (q), line:26, parent:work@test
           |vpiName:q
           |vpiFullName:work@test.q
           |vpiNetType:1
           |vpiRange:
           \_range: , line:26
             |vpiLeftRange:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiRightRange:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (q), line:34, parent:U1
           |vpiName:q
           |vpiFullName:work@test.U1.q
     |vpiPort:
     \_port: (a), line:34, parent:U1
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (a)
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:26, parent:work@test
           |vpiName:a
           |vpiFullName:work@test.a
           |vpiNetType:1
           |vpiRange:
           \_range: , line:26
             |vpiLeftRange:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiRightRange:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:34, parent:U1
           |vpiName:a
           |vpiFullName:work@test.U1.a
     |vpiPort:
     \_port: (b), line:34, parent:U1
       |vpiName:b
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (b)
         |vpiName:b
         |vpiActual:
         \_logic_net: (b), line:26, parent:work@test
           |vpiName:b
           |vpiFullName:work@test.b
           |vpiNetType:1
           |vpiRange:
           \_range: , line:26
             |vpiLeftRange:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiRightRange:
             \_constant: , line:26
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:34, parent:U1
           |vpiName:b
           |vpiFullName:work@test.U1.b
     |vpiNet:
     \_logic_net: (q), line:34, parent:U1
     |vpiNet:
     \_logic_net: (a), line:34, parent:U1
     |vpiNet:
     \_logic_net: (b), line:34, parent:U1
     |vpiInstance:
     \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v</a>, line:24
   |vpiModule:
   \_module: work@drec (U2), file:<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v</a>, line:28, parent:work@test
     |vpiDefName:work@drec
     |vpiName:U2
     |vpiFullName:work@test.U2
     |vpiPort:
     \_port: (q), line:34, parent:U2
       |vpiName:q
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (q)
         |vpiName:q
         |vpiActual:
         \_logic_net: (q), line:26, parent:work@test
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (q), line:34, parent:U2
           |vpiName:q
           |vpiFullName:work@test.U2.q
     |vpiPort:
     \_port: (a), line:34, parent:U2
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (a)
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:26, parent:work@test
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:34, parent:U2
           |vpiName:a
           |vpiFullName:work@test.U2.a
     |vpiPort:
     \_port: (b), line:34, parent:U2
       |vpiName:b
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (b)
         |vpiName:b
         |vpiActual:
         \_logic_net: (b), line:26, parent:work@test
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:34, parent:U2
           |vpiName:b
           |vpiFullName:work@test.U2.b
     |vpiNet:
     \_logic_net: (q), line:34, parent:U2
     |vpiNet:
     \_logic_net: (a), line:34, parent:U2
     |vpiNet:
     \_logic_net: (b), line:34, parent:U2
     |vpiInstance:
     \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v</a>, line:24
   |vpiNet:
   \_logic_net: (q), line:26, parent:work@test
   |vpiNet:
   \_logic_net: (a), line:26, parent:work@test
   |vpiNet:
   \_logic_net: (b), line:26, parent:work@test
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \U1 of type 32
Object: \q of type 44
Object: \a of type 44
Object: \b of type 44
Object: \q of type 36
Object: \a of type 36
Object: \b of type 36
Object: \U2 of type 32
Object: \q of type 36
Object: \a of type 36
Object: \b of type 36
Object: \q of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_drec of type 32
Object: \q of type 36
Object: \a of type 36
Object: \b of type 36
Object: \work_test of type 32
Object:  of type 24
Object: \$display of type 56
Object:  of type 7
Object: \q of type 36
Object: \a of type 36
Object: \b of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_drec&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a9b8b0] str=&#39;\work_drec&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:34</a>.0-34.0&gt; [0x2a9bb90] str=&#39;\q&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:34</a>.0-34.0&gt; [0x2a9bfa0] str=&#39;\a&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:34</a>.0-34.0&gt; [0x2a9c170] str=&#39;\b&#39; input port=3
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a9b8b0] str=&#39;\work_drec&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:34</a>.0-34.0&gt; [0x2a9bb90] str=&#39;\q&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:34</a>.0-34.0&gt; [0x2a9bfa0] str=&#39;\a&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:34</a>.0-34.0&gt; [0x2a9c170] str=&#39;\b&#39; input basic_prep port=3 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a9b490] str=&#39;\work_test&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:27</a>.0-27.0&gt; [0x2a9b710] str=&#39;\U1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a9c370] str=&#39;\work_drec&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:27</a>.0-27.0&gt; [0x2a9c490] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:27</a>.0-27.0&gt; [0x2a9c5b0] str=&#39;\q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:27</a>.0-27.0&gt; [0x2a9c7b0] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:27</a>.0-27.0&gt; [0x2a9c8d0] str=&#39;\a&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:27</a>.0-27.0&gt; [0x2a9cab0] str=&#39;\b&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:27</a>.0-27.0&gt; [0x2a9cbd0] str=&#39;\b&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:28</a>.0-28.0&gt; [0x2ab0420] str=&#39;\U2&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ab05b0] str=&#39;\work_drec&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:28</a>.0-28.0&gt; [0x2ab06f0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:28</a>.0-28.0&gt; [0x2ab0810] str=&#39;\q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:28</a>.0-28.0&gt; [0x2ab0a10] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:28</a>.0-28.0&gt; [0x2ab0b30] str=&#39;\a&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:28</a>.0-28.0&gt; [0x2ab0d10] str=&#39;\b&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:28</a>.0-28.0&gt; [0x2ab0e30] str=&#39;\b&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab1030] str=&#39;\q&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab11c0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab1500] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab16b0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab1370] str=&#39;\a&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab1860]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab1b40] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab1cd0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab19d0] str=&#39;\b&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab1e80]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab2160] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab2310] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ab26d0]
        AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:30</a>.0-30.0&gt; [0x2ab27f0] str=&#39;$display&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:30</a>.0-30.0&gt; [0x2ab2af0] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
--- END OF AST DUMP ---
&#34;PASSED&#34;
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a9b490] str=&#39;\work_test&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:27</a>.0-27.0&gt; [0x2a9b710] str=&#39;\U1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2a9c370] str=&#39;\work_drec&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:27</a>.0-27.0&gt; [0x2a9c490] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:27</a>.0-27.0&gt; [0x2a9c5b0 -&gt; 0x2ab1030] str=&#39;\q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:27</a>.0-27.0&gt; [0x2a9c7b0] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:27</a>.0-27.0&gt; [0x2a9c8d0 -&gt; 0x2ab1370] str=&#39;\a&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:27</a>.0-27.0&gt; [0x2a9cab0] str=&#39;\b&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:27</a>.0-27.0&gt; [0x2a9cbd0 -&gt; 0x2ab19d0] str=&#39;\b&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:28</a>.0-28.0&gt; [0x2ab0420] str=&#39;\U2&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ab05b0] str=&#39;\work_drec&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:28</a>.0-28.0&gt; [0x2ab06f0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:28</a>.0-28.0&gt; [0x2ab0810 -&gt; 0x2ab1030] str=&#39;\q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:28</a>.0-28.0&gt; [0x2ab0a10] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:28</a>.0-28.0&gt; [0x2ab0b30 -&gt; 0x2ab1370] str=&#39;\a&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:28</a>.0-28.0&gt; [0x2ab0d10] str=&#39;\b&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:28</a>.0-28.0&gt; [0x2ab0e30 -&gt; 0x2ab19d0] str=&#39;\b&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab1030] str=&#39;\q&#39; basic_prep swapped_range=[2:1]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab11c0] basic_prep swapped_range=[2:1]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab1500] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab16b0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab1370] str=&#39;\a&#39; basic_prep swapped_range=[2:1]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab1860] basic_prep swapped_range=[2:1]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab1b40] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab1cd0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab19d0] str=&#39;\b&#39; basic_prep swapped_range=[2:1]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab1e80] basic_prep swapped_range=[2:1]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab2160] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:26</a>.0-26.0&gt; [0x2ab2310] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ab26d0] basic_prep
        AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/ldelay5.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/ldelay5.v:30</a>.0-30.0&gt; [0x2ab27f0] basic_prep
Segmentation fault

</pre>
</body>