digraph G {
"umanovskis/baremetal-arm" -> "Xilinx/libsystemctlm-soc" ["e"=1]
"steveicarus/iverilog" -> "YosysHQ/picorv32" ["e"=1]
"steveicarus/iverilog" -> "chipsalliance/chisel" ["e"=1]
"steveicarus/iverilog" -> "chipsalliance/rocket-chip" ["e"=1]
"olofk/fusesoc" -> "olofk/serv" ["e"=1]
"olofk/fusesoc" -> "lowRISC/ibex" ["e"=1]
"openocd-org/openocd" -> "riscv-collab/riscv-openocd" ["e"=1]
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "dogfight360/Stop-Ask-Questions-The-Stupid-Ways"
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "NJU-ProjectN/ics-pa-gitbook"
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "ryanhanwu/How-To-Ask-Questions-The-Smart-Way" ["e"=1]
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "OSCPU/NutShell"
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "riscv-non-isa/riscv-elf-psabi-doc"
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "shinezyy/micro-arch-training"
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "YuriMiller/CompleteSuicideManual-Zh_CN" ["e"=1]
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "CollegesChat/university-information" ["e"=1]
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "moesoha/debian-media-box" ["e"=1]
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "ivmm/Student-resources" ["e"=1]
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "NJU-ProjectN/abstract-machine"
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "NJU-ProjectN/nvboard"
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "NJU-ProjectN/nemu"
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "pku-minic/online-doc" ["e"=1]
"tangx/Stop-Ask-Questions-The-Stupid-Ways" -> "tvvocold/How-To-Ask-Questions-The-Smart-Way" ["e"=1]
"YuriMiller/CompleteSuicideManual-Zh_CN" -> "tangx/Stop-Ask-Questions-The-Stupid-Ways" ["e"=1]
"darklife/darkriscv" -> "YosysHQ/picorv32"
"darklife/darkriscv" -> "SpinalHDL/VexRiscv"
"darklife/darkriscv" -> "ZipCPU/zipcpu" ["e"=1]
"darklife/darkriscv" -> "olofk/serv"
"darklife/darkriscv" -> "ultraembedded/riscv"
"darklife/darkriscv" -> "SI-RISCV/e200_opensource"
"darklife/darkriscv" -> "ultraembedded/biriscv"
"darklife/darkriscv" -> "openhwgroup/cva6"
"darklife/darkriscv" -> "riscv-mcu/e203_hbirdv2"
"darklife/darkriscv" -> "lowRISC/ibex"
"darklife/darkriscv" -> "chipsalliance/Cores-VeeR-EH1"
"darklife/darkriscv" -> "alexforencich/verilog-ethernet" ["e"=1]
"darklife/darkriscv" -> "alexforencich/verilog-axi" ["e"=1]
"darklife/darkriscv" -> "openhwgroup/cv32e40p"
"darklife/darkriscv" -> "pConst/basic_verilog" ["e"=1]
"verilator/verilator" -> "chipsalliance/chisel" ["e"=1]
"verilator/verilator" -> "chipsalliance/rocket-chip" ["e"=1]
"verilator/verilator" -> "lowRISC/ibex" ["e"=1]
"verilator/verilator" -> "riscv-boom/riscv-boom" ["e"=1]
"verilator/verilator" -> "ucb-bar/chipyard" ["e"=1]
"verilator/verilator" -> "openhwgroup/cva6" ["e"=1]
"verilator/verilator" -> "llvm/circt" ["e"=1]
"verilator/verilator" -> "YosysHQ/picorv32" ["e"=1]
"pulp-platform/bender" -> "pulp-platform/FlooNoC" ["e"=1]
"pulp-platform/bender" -> "pulp-platform/common_cells" ["e"=1]
"pulp-platform/bender" -> "pulp-platform/mempool" ["e"=1]
"pulp-platform/bender" -> "pulp-platform/iDMA" ["e"=1]
"NJU-ProjectN/nemu" -> "NJU-ProjectN/abstract-machine"
"NJU-ProjectN/nemu" -> "NJU-ProjectN/ics-pa"
"NJU-ProjectN/nemu" -> "OSCPU/NutShell"
"NJU-ProjectN/nemu" -> "NJU-ProjectN/ics-pa-gitbook"
"NJU-ProjectN/nemu" -> "shinezyy/micro-arch-training"
"NJU-ProjectN/nemu" -> "OpenXiangShan/NEMU"
"NJU-ProjectN/nemu" -> "NJU-ProjectN/nvboard"
"NJU-ProjectN/nemu" -> "riscv-non-isa/riscv-elf-psabi-doc"
"NJU-ProjectN/nemu" -> "OpenXiangShan/XiangShan"
"NJU-ProjectN/nemu" -> "plctlab/PLCT-Open-Reports" ["e"=1]
"NJU-ProjectN/nemu" -> "plctlab/riscv-operating-system-mooc" ["e"=1]
"NJU-ProjectN/nemu" -> "mit-pdos/xv6-riscv" ["e"=1]
"NJU-ProjectN/nemu" -> "riscv-software-src/riscv-isa-sim"
"NJU-ProjectN/nemu" -> "riscv-boom/riscv-boom"
"NJU-ProjectN/nemu" -> "NJU-ProjectN/fceux-am"
"riscv-non-isa/riscv-toolchain-conventions" -> "riscv-non-isa/riscv-c-api-doc"
"riscv-non-isa/riscv-toolchain-conventions" -> "riscv-non-isa/rvv-intrinsic-doc"
"riscv-non-isa/riscv-toolchain-conventions" -> "riscv-non-isa/riscv-device-tree-doc"
"wavedrom/wavedrom.github.io" -> "chipsalliance/Cores-VeeR-EH1" ["e"=1]
"wavedrom/wavedrom.github.io" -> "lowRISC/ibex" ["e"=1]
"wavedrom/wavedrom.github.io" -> "syntacore/scr1" ["e"=1]
"wavedrom/wavedrom.github.io" -> "openhwgroup/cv32e40p" ["e"=1]
"NJU-ProjectN/ics-pa" -> "NJU-ProjectN/ics-pa-gitbook"
"NJU-ProjectN/ics-pa" -> "NJU-ProjectN/nemu"
"NJU-ProjectN/ics-pa" -> "NJU-ProjectN/abstract-machine"
"NJU-ProjectN/ics-pa" -> "NJU-ProjectN/fceux-am"
"NJU-ProjectN/ics-pa" -> "riscv-non-isa/riscv-elf-psabi-doc"
"NJU-ProjectN/ics-pa" -> "zhangyikaii/NJUCS-Course-Material" ["e"=1]
"NJU-ProjectN/ics-pa" -> "NJU-ProjectN/nvboard"
"NJU-ProjectN/ics-pa" -> "GeeeekExplorer/NJU-ICS" ["e"=1]
"NJU-ProjectN/ics-pa" -> "pascal-lab/Tai-e-assignments" ["e"=1]
"NJU-ProjectN/ics-pa" -> "jiangyy/mosaic"
"NJU-ProjectN/ics-pa" -> "sleepycoke/Mathematical_Logic_NJUCS" ["e"=1]
"NJU-ProjectN/ics-pa" -> "OSCPU/NutShell"
"NJU-ProjectN/ics-pa" -> "nju-lug/NJUThesis" ["e"=1]
"NJU-ProjectN/ics-pa" -> "shinezyy/micro-arch-training"
"NJU-ProjectN/ics-pa" -> "NJU-ProjectN/ics2015" ["e"=1]
"NJU-ProjectN/ics-pa-gitbook" -> "NJU-ProjectN/ics-pa"
"NJU-ProjectN/ics-pa-gitbook" -> "NJU-ProjectN/abstract-machine"
"NJU-ProjectN/ics-pa-gitbook" -> "riscv-non-isa/riscv-elf-psabi-doc"
"NJU-ProjectN/ics-pa-gitbook" -> "NJU-ProjectN/nemu"
"NJU-ProjectN/ics-pa-gitbook" -> "NJU-ProjectN/fceux-am"
"NJU-ProjectN/ics-pa-gitbook" -> "NJU-ProjectN/nvboard"
"NJU-ProjectN/ics-pa-gitbook" -> "jiangyy/mosaic"
"NJU-ProjectN/ics-pa-gitbook" -> "yangminz/bcst_csapp" ["e"=1]
"NJU-ProjectN/ics-pa-gitbook" -> "tangx/Stop-Ask-Questions-The-Stupid-Ways"
"NJU-ProjectN/ics-pa-gitbook" -> "pascal-lab/Tai-e-assignments" ["e"=1]
"NJU-ProjectN/ics-pa-gitbook" -> "LearningOS/os-lectures" ["e"=1]
"NJU-ProjectN/ics-pa-gitbook" -> "zhangyikaii/NJUCS-Course-Material" ["e"=1]
"NJU-ProjectN/ics-pa-gitbook" -> "oscomp/os-competition-info" ["e"=1]
"NJU-ProjectN/ics-pa-gitbook" -> "shinezyy/micro-arch-training"
"NJU-ProjectN/ics-pa-gitbook" -> "zweix123/jyyslide-md"
"nvdla/hw" -> "nvdla/sw" ["e"=1]
"nvdla/hw" -> "fengbintu/Neural-Networks-on-Silicon" ["e"=1]
"nvdla/hw" -> "nvdla/doc" ["e"=1]
"nvdla/hw" -> "XUANTIE-RV/wujian100_open"
"nvdla/hw" -> "SI-RISCV/e200_opensource"
"nvdla/hw" -> "chipsalliance/rocket-chip"
"nvdla/hw" -> "jbush001/NyuziProcessor"
"nvdla/hw" -> "ucb-bar/gemmini"
"nvdla/hw" -> "ucb-bar/chipyard"
"nvdla/hw" -> "chipsalliance/riscv-dv"
"nvdla/hw" -> "openhwgroup/cva6"
"nvdla/hw" -> "alexforencich/verilog-axi" ["e"=1]
"nvdla/hw" -> "YosysHQ/picorv32"
"nvdla/hw" -> "chipsalliance/chisel"
"nvdla/hw" -> "VerticalResearchGroup/miaow"
"ucb-bar/riscv-sodor" -> "ucb-bar/riscv-mini"
"ucb-bar/riscv-sodor" -> "ucb-bar/chisel-tutorial"
"ucb-bar/riscv-sodor" -> "freechipsproject/chisel-bootcamp"
"ucb-bar/riscv-sodor" -> "riscv-boom/riscv-boom"
"ucb-bar/riscv-sodor" -> "ucb-bar/chipyard"
"ucb-bar/riscv-sodor" -> "schoeberl/chisel-book"
"ucb-bar/riscv-sodor" -> "chipsalliance/chisel-template"
"ucb-bar/riscv-sodor" -> "chipsalliance/rocket-chip"
"ucb-bar/riscv-sodor" -> "chipsalliance/firrtl"
"ucb-bar/riscv-sodor" -> "chipsalliance/chisel"
"ucb-bar/riscv-sodor" -> "ucb-bar/dsptools"
"ucb-bar/riscv-sodor" -> "riscv-software-src/riscv-tests"
"ucb-bar/riscv-sodor" -> "openhwgroup/cv32e40p"
"ucb-bar/riscv-sodor" -> "lowRISC/lowrisc-chip"
"ucb-bar/riscv-sodor" -> "rsd-devel/rsd"
"mortbopet/Ripes" -> "riscv-software-src/riscv-isa-sim"
"mortbopet/Ripes" -> "TheThirdOne/rars"
"mortbopet/Ripes" -> "BrunoLevy/learn-fpga" ["e"=1]
"mortbopet/Ripes" -> "YosysHQ/picorv32"
"mortbopet/Ripes" -> "openhwgroup/cva6"
"mortbopet/Ripes" -> "SpinalHDL/VexRiscv"
"mortbopet/Ripes" -> "olofk/serv"
"mortbopet/Ripes" -> "riscv-non-isa/riscv-asm-manual"
"mortbopet/Ripes" -> "darklife/darkriscv"
"mortbopet/Ripes" -> "liangkangnan/tinyriscv"
"mortbopet/Ripes" -> "chipsalliance/chisel"
"mortbopet/Ripes" -> "lowRISC/ibex"
"mortbopet/Ripes" -> "riscv-boom/riscv-boom"
"mortbopet/Ripes" -> "enjoy-digital/litex" ["e"=1]
"mortbopet/Ripes" -> "chipsalliance/rocket-chip"
"Evensgn/RISC-V-CPU" -> "jasonlin316/RISC-V-CPU"
"Evensgn/RISC-V-CPU" -> "sxtyzhangzk/mips-cpu"
"Evensgn/RISC-V-CPU" -> "eminfedar/fedar-f1-rv64im"
"Evensgn/RISC-V-CPU" -> "ultraembedded/riscv"
"Evensgn/RISC-V-CPU" -> "Michaelvll/RISCV_CPU"
"Evensgn/RISC-V-CPU" -> "ultraembedded/biriscv"
"Evensgn/RISC-V-CPU" -> "VenciFreeman/RISC-V"
"Evensgn/RISC-V-CPU" -> "bluespec/Flute"
"Evensgn/RISC-V-CPU" -> "iammituraj/pequeno_riscv"
"Evensgn/RISC-V-CPU" -> "openhwgroup/programs"
"Michaelvll/RISCV_CPU" -> "Engineev/math-notes"
"openhwgroup/cva6" -> "lowRISC/ibex"
"openhwgroup/cva6" -> "openhwgroup/cv32e40p"
"openhwgroup/cva6" -> "riscv-boom/riscv-boom"
"openhwgroup/cva6" -> "SpinalHDL/VexRiscv"
"openhwgroup/cva6" -> "YosysHQ/picorv32"
"openhwgroup/cva6" -> "chipsalliance/rocket-chip"
"openhwgroup/cva6" -> "chipsalliance/Cores-VeeR-EH1"
"openhwgroup/cva6" -> "ucb-bar/chipyard"
"openhwgroup/cva6" -> "PrincetonUniversity/openpiton"
"openhwgroup/cva6" -> "pulp-platform/axi" ["e"=1]
"openhwgroup/cva6" -> "chipsalliance/riscv-dv"
"openhwgroup/cva6" -> "darklife/darkriscv"
"openhwgroup/cva6" -> "ultraembedded/biriscv"
"openhwgroup/cva6" -> "rsd-devel/rsd"
"openhwgroup/cva6" -> "riscv-software-src/riscv-isa-sim"
"pulp-platform/pulp" -> "pulp-platform/pulpissimo"
"pulp-platform/pulp" -> "pulp-platform/pulpino"
"pulp-platform/pulp" -> "lowRISC/ibex"
"pulp-platform/pulp" -> "openhwgroup/cv32e40p"
"pulp-platform/pulp" -> "pulp-platform/axi" ["e"=1]
"pulp-platform/pulp" -> "pulp-platform/common_cells"
"pulp-platform/pulp" -> "openhwgroup/cva6"
"pulp-platform/pulp" -> "pulp-platform/pulp-sdk"
"pulp-platform/pulp" -> "openhwgroup/cvfpu"
"pulp-platform/pulp" -> "pulp-platform/pulp-riscv-gnu-toolchain"
"pulp-platform/pulp" -> "SymbioticEDA/riscv-formal"
"pulp-platform/pulp" -> "chipsalliance/Cores-VeeR-EH1"
"pulp-platform/pulp" -> "syntacore/scr1"
"pulp-platform/pulp" -> "bespoke-silicon-group/basejump_stl" ["e"=1]
"pulp-platform/pulp" -> "pulp-platform/ara"
"riscv-non-isa/riscv-arch-test" -> "riscv-software-src/riscv-tests"
"riscv-non-isa/riscv-arch-test" -> "riscv/sail-riscv"
"riscv-non-isa/riscv-arch-test" -> "chipsalliance/riscv-dv"
"riscv-non-isa/riscv-arch-test" -> "SymbioticEDA/riscv-formal"
"riscv-non-isa/riscv-arch-test" -> "riscv/riscv-debug-spec"
"riscv-non-isa/riscv-arch-test" -> "chipsalliance/dromajo"
"riscv-non-isa/riscv-arch-test" -> "riscv/riscv-opcodes"
"riscv-non-isa/riscv-arch-test" -> "openhwgroup/force-riscv"
"riscv-non-isa/riscv-arch-test" -> "ucb-bar/riscv-torture"
"riscv-non-isa/riscv-arch-test" -> "openhwgroup/core-v-verif"
"riscv-non-isa/riscv-arch-test" -> "riscv-ovpsim/imperas-riscv-tests"
"riscv-non-isa/riscv-arch-test" -> "riscv-software-src/riscof"
"riscv-non-isa/riscv-arch-test" -> "riscv-software-src/riscv-isa-sim"
"riscv-non-isa/riscv-arch-test" -> "lowRISC/ibex"
"riscv-non-isa/riscv-arch-test" -> "openhwgroup/cv32e40p"
"jasonlin316/RISC-V-CPU" -> "Evensgn/RISC-V-CPU"
"jasonlin316/RISC-V-CPU" -> "jasonlin316/A-Single-Path-Delay-32-Point-FFT-Processor"
"riscvarchive/riscv-v-spec" -> "riscv-non-isa/rvv-intrinsic-doc"
"riscvarchive/riscv-v-spec" -> "riscv-software-src/riscv-isa-sim"
"riscvarchive/riscv-v-spec" -> "pulp-platform/ara"
"riscvarchive/riscv-v-spec" -> "riscv/riscv-isa-manual"
"riscvarchive/riscv-v-spec" -> "riscv-collab/riscv-gnu-toolchain"
"riscvarchive/riscv-v-spec" -> "riscv/riscv-opcodes"
"riscvarchive/riscv-v-spec" -> "ucb-bar/chipyard"
"riscvarchive/riscv-v-spec" -> "riscv-non-isa/riscv-arch-test"
"riscvarchive/riscv-v-spec" -> "openhwgroup/cv32e40p"
"riscvarchive/riscv-v-spec" -> "riscv-non-isa/riscv-asm-manual"
"riscvarchive/riscv-v-spec" -> "riscv/riscv-p-spec"
"riscvarchive/riscv-v-spec" -> "riscv-software-src/riscv-tests"
"riscvarchive/riscv-v-spec" -> "riscvarchive/riscv-cores-list"
"riscvarchive/riscv-v-spec" -> "ucb-bar/berkeley-hardfloat"
"riscvarchive/riscv-v-spec" -> "riscv-boom/riscv-boom"
"SI-RISCV/hbird-e-sdk" -> "riscv-mcu/hbird-sdk"
"SI-RISCV/hbird-e-sdk" -> "sifive/freedom-e-sdk"
"SI-RISCV/hbird-e-sdk" -> "Lichee-Pi/Tang_E203_Mini"
"SI-RISCV/hbird-e-sdk" -> "freecores/turbo8051"
"litex-hub/linux-on-litex-vexriscv" -> "SpinalHDL/VexRiscv" ["e"=1]
"litex-hub/linux-on-litex-vexriscv" -> "SpinalHDL/NaxRiscv" ["e"=1]
"litex-hub/linux-on-litex-vexriscv" -> "olofk/serv" ["e"=1]
"wavedrom/wavedrom" -> "YosysHQ/picorv32" ["e"=1]
"wavedrom/wavedrom" -> "chipsalliance/chisel" ["e"=1]
"xpack-dev-tools/openocd-xpack" -> "riscv-collab/riscv-openocd" ["e"=1]
"dremio/gandiva" -> "abs-tudelft/fletcher" ["e"=1]
"karlrupp/microprocessor-trend-data" -> "shioyadan/Konata" ["e"=1]
"karlrupp/microprocessor-trend-data" -> "PrincetonUniversity/openpiton" ["e"=1]
"hukenovs/dsp-theory" -> "syntacore/scr1" ["e"=1]
"jameslzhu/riscv-card" -> "riscv-non-isa/riscv-asm-manual"
"jameslzhu/riscv-card" -> "riscv-non-isa/riscv-elf-psabi-doc"
"jameslzhu/riscv-card" -> "riscv/riscv-opcodes"
"jameslzhu/riscv-card" -> "johnwinans/rvalp"
"jameslzhu/riscv-card" -> "twilco/riscv-from-scratch" ["e"=1]
"jameslzhu/riscv-card" -> "olofk/serv"
"jameslzhu/riscv-card" -> "black-parrot/black-parrot"
"jameslzhu/riscv-card" -> "riscv-software-src/riscv-isa-sim"
"jameslzhu/riscv-card" -> "mnurzia/rv" ["e"=1]
"zachjs/sv2v" -> "pulp-platform/common_cells" ["e"=1]
"zachjs/sv2v" -> "black-parrot/black-parrot" ["e"=1]
"cocotb/cocotb" -> "YosysHQ/picorv32" ["e"=1]
"pulp-platform/axi" -> "pulp-platform/common_cells" ["e"=1]
"pulp-platform/axi" -> "openhwgroup/cv32e40p" ["e"=1]
"pulp-platform/axi" -> "lowRISC/ibex" ["e"=1]
"pulp-platform/axi" -> "openhwgroup/cva6" ["e"=1]
"pulp-platform/axi" -> "chipsalliance/riscv-dv" ["e"=1]
"alexforencich/verilog-axi" -> "YosysHQ/picorv32" ["e"=1]
"ucb-bar/chiseltest" -> "ucb-bar/dsptools"
"ucb-bar/chiseltest" -> "chiselverify/chiselverify"
"ucb-bar/chiseltest" -> "freechipsproject/chisel-testers"
"ucb-bar/chiseltest" -> "chipsalliance/treadle"
"ucb-bar/chiseltest" -> "chipsalliance/chisel-template"
"ucb-bar/chiseltest" -> "freechipsproject/diagrammer"
"ucb-bar/chiseltest" -> "ovh/sv2chisel"
"ucb-bar/chiseltest" -> "ucb-bar/riscv-mini"
"ucb-bar/chiseltest" -> "chipsalliance/firrtl"
"ucb-bar/chiseltest" -> "ucb-bar/constellation"
"ucb-bar/chiseltest" -> "schoeberl/chisel-examples"
"ucb-bar/chiseltest" -> "schoeberl/chisel-book"
"ucb-bar/chiseltest" -> "ucb-bar/chisel-tutorial"
"ucb-bar/chiseltest" -> "ucsc-vama/essent"
"ucb-bar/chiseltest" -> "ucb-bar/berkeley-hardfloat"
"ucb-bar/gemmini" -> "ucb-bar/chipyard"
"ucb-bar/gemmini" -> "NVlabs/timeloop" ["e"=1]
"ucb-bar/gemmini" -> "scalesim-project/scale-sim-v2" ["e"=1]
"ucb-bar/gemmini" -> "fengbintu/Neural-Networks-on-Silicon" ["e"=1]
"ucb-bar/gemmini" -> "firesim/firesim"
"ucb-bar/gemmini" -> "BRTResearch/AIChip_Paper_List" ["e"=1]
"ucb-bar/gemmini" -> "SingularityKChen/dl_accelerator" ["e"=1]
"ucb-bar/gemmini" -> "schoeberl/chisel-book"
"ucb-bar/gemmini" -> "harvard-acc/gem5-aladdin" ["e"=1]
"ucb-bar/gemmini" -> "ARM-software/SCALE-Sim" ["e"=1]
"ucb-bar/gemmini" -> "freechipsproject/chisel-bootcamp"
"ucb-bar/gemmini" -> "chipsalliance/chisel-template"
"ucb-bar/gemmini" -> "THU-DSP-LAB/ventus-gpgpu"
"ucb-bar/gemmini" -> "chipsalliance/chisel"
"ucb-bar/gemmini" -> "HewlettPackard/cacti" ["e"=1]
"chipsalliance/riscv-dv" -> "lowRISC/ibex"
"chipsalliance/riscv-dv" -> "openhwgroup/core-v-verif"
"chipsalliance/riscv-dv" -> "riscv-software-src/riscv-tests"
"chipsalliance/riscv-dv" -> "riscv-non-isa/riscv-arch-test"
"chipsalliance/riscv-dv" -> "openhwgroup/cv32e40p"
"chipsalliance/riscv-dv" -> "SymbioticEDA/riscv-formal"
"chipsalliance/riscv-dv" -> "chipsalliance/Cores-VeeR-EH1"
"chipsalliance/riscv-dv" -> "openhwgroup/force-riscv"
"chipsalliance/riscv-dv" -> "chipsalliance/verible" ["e"=1]
"chipsalliance/riscv-dv" -> "openhwgroup/cva6"
"chipsalliance/riscv-dv" -> "lowRISC/opentitan"
"chipsalliance/riscv-dv" -> "riscv-software-src/riscv-isa-sim"
"chipsalliance/riscv-dv" -> "ultraembedded/riscv"
"chipsalliance/riscv-dv" -> "pulp-platform/axi" ["e"=1]
"chipsalliance/riscv-dv" -> "ucb-bar/chipyard"
"lnis-uofu/OpenFPGA" -> "olofk/serv" ["e"=1]
"lvyufeng/step_into_mips" -> "riscv-mcu/e203_hbirdv2" ["e"=1]
"lvyufeng/step_into_mips" -> "shinezyy/micro-arch-training" ["e"=1]
"lvyufeng/step_into_mips" -> "SI-RISCV/e200_opensource" ["e"=1]
"janestreet/hardcaml" -> "B-Lang-org/bsc" ["e"=1]
"openrisc/orpsoc-cores" -> "openrisc/mor1kx"
"nvdla/doc" -> "nvdla/hw" ["e"=1]
"riscvarchive/riscv-platform-specs" -> "riscv/configuration-structure"
"riscvarchive/riscv-platform-specs" -> "riscv/riscv-profiles"
"eembc/coremark" -> "eembc/coremark-pro"
"eembc/coremark" -> "riscv-software-src/riscv-tests"
"eembc/coremark" -> "riscv-non-isa/riscv-arch-test"
"eembc/coremark" -> "riscv-boom/riscv-boom"
"eembc/coremark" -> "Keith-S-Thompson/dhrystone"
"eembc/coremark" -> "riscv-software-src/riscv-isa-sim"
"eembc/coremark" -> "chipsalliance/rocket-chip"
"eembc/coremark" -> "chipsalliance/dromajo"
"eembc/coremark" -> "XUANTIE-RV/openc910"
"eembc/coremark" -> "ucb-bar/chipyard"
"eembc/coremark" -> "sifive/benchmark-dhrystone"
"eembc/coremark" -> "syntacore/scr1"
"eembc/coremark" -> "riscvarchive/riscv-cores-list"
"eembc/coremark" -> "openhwgroup/cva6"
"eembc/coremark" -> "shioyadan/Konata"
"clash-lang/clash-compiler" -> "B-Lang-org/bsc" ["e"=1]
"clash-lang/clash-compiler" -> "chipsalliance/firrtl" ["e"=1]
"clash-lang/clash-compiler" -> "chipsalliance/chisel" ["e"=1]
"clash-lang/clash-compiler" -> "llvm/circt" ["e"=1]
"bespoke-silicon-group/basejump_stl" -> "black-parrot/black-parrot" ["e"=1]
"bespoke-silicon-group/basejump_stl" -> "pulp-platform/common_cells" ["e"=1]
"bespoke-silicon-group/basejump_stl" -> "bespoke-silicon-group/bsg_manycore" ["e"=1]
"bespoke-silicon-group/basejump_stl" -> "PrincetonUniversity/openpiton" ["e"=1]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "tangx/Stop-Ask-Questions-The-Stupid-Ways"
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "ryanhanwu/How-To-Ask-Questions-The-Smart-Way" ["e"=1]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "violet7pan/XYplorer_Help" ["e"=1]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "xmcp/pakku.js" ["e"=1]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "copyliu/bililive_dm" ["e"=1]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "Notsfsssf/Pix-EzViewer" ["e"=1]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "sovetskyfish/pixivfs-uwp" ["e"=1]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "metowolf/BilibiliHelper" ["e"=1]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "NtrQQ/download" ["e"=1]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "Edgarware/Threshold-Skin" ["e"=1]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "moesoha/debian-media-box" ["e"=1]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "VigorousPro/TS3-Translation_zh-CN" ["e"=1]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" -> "Richasy/BiliBili-UWP" ["e"=1]
"mcinglis/c-style" -> "adam-maj/tiny-gpu" ["e"=1]
"keystone-enclave/keystone" -> "riscv-software-src/opensbi" ["e"=1]
"NVlabs/timeloop" -> "ucb-bar/gemmini" ["e"=1]
"umd-memsys/DRAMsim3" -> "tukl-msd/DRAMSys" ["e"=1]
"machineware-gmbh/vcml" -> "Minres/SystemC-Components"
"machineware-gmbh/vcml" -> "aut0/avp64"
"machineware-gmbh/vcml" -> "Xilinx/systemctlm-cosim-demo"
"machineware-gmbh/vcml" -> "Xilinx/libsystemctlm-soc"
"machineware-gmbh/vcml" -> "Arteris-IP/tlm2-interfaces"
"machineware-gmbh/vcml" -> "tukl-msd/DRAMSys"
"machineware-gmbh/vcml" -> "intel/systemc-compiler"
"machineware-gmbh/vcml" -> "accellera-official/systemc"
"machineware-gmbh/vcml" -> "mariusmm/RISC-V-TLM"
"machineware-gmbh/vcml" -> "quic/qbox"
"machineware-gmbh/vcml" -> "agra-uni-bremen/riscv-vp"
"machineware-gmbh/vcml" -> "anikau31/systemc-clang"
"machineware-gmbh/vcml" -> "nvdla/qbox"
"machineware-gmbh/vcml" -> "SingularityKChen/SystemC-Training"
"olofk/serv" -> "stnolting/neorv32"
"olofk/serv" -> "lowRISC/ibex"
"olofk/serv" -> "olofk/fusesoc" ["e"=1]
"olofk/serv" -> "YosysHQ/picorv32"
"olofk/serv" -> "SpinalHDL/VexRiscv"
"olofk/serv" -> "darklife/darkriscv"
"olofk/serv" -> "enjoy-digital/litex" ["e"=1]
"olofk/serv" -> "BrunoLevy/learn-fpga" ["e"=1]
"olofk/serv" -> "ultraembedded/biriscv"
"olofk/serv" -> "olofk/edalize" ["e"=1]
"olofk/serv" -> "syntacore/scr1"
"olofk/serv" -> "chipsalliance/Cores-VeeR-EH1"
"olofk/serv" -> "rsd-devel/rsd"
"olofk/serv" -> "riscvarchive/riscv-cores-list"
"olofk/serv" -> "black-parrot/black-parrot"
"ferrandi/PandA-bambu" -> "llvm/circt" ["e"=1]
"ferrandi/PandA-bambu" -> "chipsalliance/firrtl" ["e"=1]
"ferrandi/PandA-bambu" -> "pku-liang/Hector" ["e"=1]
"riscv-software-src/opensbi" -> "riscv-non-isa/riscv-sbi-doc"
"riscv-software-src/opensbi" -> "rustsbi/rustsbi" ["e"=1]
"riscv-software-src/opensbi" -> "riscv-software-src/riscv-pk"
"riscv-software-src/opensbi" -> "riscv-software-src/riscv-isa-sim"
"riscv-software-src/opensbi" -> "riscv-software-src/riscv-tests"
"riscv-software-src/opensbi" -> "riscv-non-isa/riscv-asm-manual"
"riscv-software-src/opensbi" -> "riscv-non-isa/riscv-elf-psabi-doc"
"riscv-software-src/opensbi" -> "riscv/riscv-opcodes"
"riscv-software-src/opensbi" -> "riscv-collab/riscv-gnu-toolchain"
"riscv-software-src/opensbi" -> "riscv/riscv-isa-manual"
"riscv-software-src/opensbi" -> "keystone-enclave/keystone" ["e"=1]
"riscv-software-src/opensbi" -> "sifiveinc/freedom-u-sdk"
"riscv-software-src/opensbi" -> "riscv-collab/riscv-openocd"
"riscv-software-src/opensbi" -> "u-boot/u-boot" ["e"=1]
"riscv-software-src/opensbi" -> "chipsalliance/rocket-chip"
"schoeberl/chisel-lab" -> "schoeberl/chisel-examples"
"schoeberl/chisel-lab" -> "schoeberl/chisel-book"
"schoeberl/chisel-lab" -> "ucb-bar/riscv-mini"
"schoeberl/chisel-lab" -> "ccelio/chisel-style-guide"
"mit-plv/riscv-semantics" -> "riscvarchive/ISA_Formal_Spec_Public_Review" ["e"=1]
"riscv/sail-riscv" -> "rems-project/sail" ["e"=1]
"riscv/sail-riscv" -> "riscv-non-isa/riscv-arch-test"
"riscv/sail-riscv" -> "SymbioticEDA/riscv-formal"
"riscv/sail-riscv" -> "openhwgroup/force-riscv"
"riscv/sail-riscv" -> "riscv/riscv-opcodes"
"riscv/sail-riscv" -> "riscv-software-src/riscv-tests"
"riscv/sail-riscv" -> "ucb-bar/riscv-torture"
"riscv/sail-riscv" -> "riscv-ovpsim/imperas-riscv-tests"
"riscv/sail-riscv" -> "riscv/riscv-debug-spec"
"riscv/sail-riscv" -> "riscv-software-src/riscv-isa-sim"
"riscv/sail-riscv" -> "riscv/riscv-bitmanip"
"riscv/sail-riscv" -> "YosysHQ/riscv-formal"
"riscv/sail-riscv" -> "riscv/riscv-crypto"
"riscv/sail-riscv" -> "chipsalliance/riscv-dv"
"riscv/sail-riscv" -> "riscvarchive/ISA_Formal_Spec_Public_Review"
"pulp-platform/common_cells" -> "pulp-platform/axi" ["e"=1]
"pulp-platform/common_cells" -> "bespoke-silicon-group/basejump_stl" ["e"=1]
"pulp-platform/common_cells" -> "openhwgroup/cvfpu"
"pulp-platform/common_cells" -> "ZipCPU/wb2axip" ["e"=1]
"pulp-platform/common_cells" -> "openhwgroup/cv32e40p"
"pulp-platform/common_cells" -> "pulp-platform/register_interface"
"pulp-platform/common_cells" -> "lowRISC/ibex"
"pulp-platform/common_cells" -> "zachjs/sv2v" ["e"=1]
"pulp-platform/common_cells" -> "pulp-platform/riscv-dbg"
"pulp-platform/common_cells" -> "black-parrot/black-parrot"
"pulp-platform/common_cells" -> "openhwgroup/core-v-verif"
"pulp-platform/common_cells" -> "olofk/fusesoc" ["e"=1]
"pulp-platform/common_cells" -> "chipsalliance/verible" ["e"=1]
"pulp-platform/common_cells" -> "alexforencich/verilog-axis" ["e"=1]
"pulp-platform/common_cells" -> "VLSIDA/OpenRAM" ["e"=1]
"westerndigitalcorporation/swerv-ISS" -> "westerndigitalcorporation/omnixtend"
"westerndigitalcorporation/swerv-ISS" -> "westerndigitalcorporation/swerv_eh1"
"westerndigitalcorporation/swerv-ISS" -> "westerndigitalcorporation/swerv_eh1_fpga"
"westerndigitalcorporation/swerv-ISS" -> "SanDisk-Open-Source/riscv-fw-infrastructure"
"westerndigitalcorporation/swerv-ISS" -> "riscv/riscv-ovpsim"
"raysalemi/uvmprimer" -> "openhwgroup/core-v-verif" ["e"=1]
"raysalemi/uvmprimer" -> "chipsalliance/riscv-dv" ["e"=1]
"VerificationExcellence/SystemVerilogReference" -> "pulp-platform/common_cells" ["e"=1]
"olofk/edalize" -> "olofk/serv" ["e"=1]
"calyxir/calyx" -> "llvm/circt" ["e"=1]
"bluespec/Piccolo" -> "bluespec/Flute"
"bluespec/Piccolo" -> "bluespec/Toooba"
"bluespec/Piccolo" -> "B-Lang-org/bsc"
"bluespec/Piccolo" -> "BSVLang/Main"
"bluespec/Piccolo" -> "stevehoover/warp-v"
"bluespec/Piccolo" -> "riscv/riscv-debug-spec"
"bluespec/Piccolo" -> "chipsalliance/dromajo"
"SpinalHDL/SaxonSoc" -> "SpinalHDL/NaxRiscv" ["e"=1]
"ThomasKaiser/sbc-bench" -> "starfive-tech/VisionFive2" ["e"=1]
"Xilinx/RapidWright" -> "chipsalliance/firrtl" ["e"=1]
"EECS-NTNU/bismo" -> "maltanar/fpga-tidbits" ["e"=1]
"riscvarchive/riscv-cores-list" -> "chipsalliance/Cores-VeeR-EH1"
"riscvarchive/riscv-cores-list" -> "lowRISC/ibex"
"riscvarchive/riscv-cores-list" -> "ultraembedded/biriscv"
"riscvarchive/riscv-cores-list" -> "openhwgroup/cva6"
"riscvarchive/riscv-cores-list" -> "openhwgroup/cv32e40p"
"riscvarchive/riscv-cores-list" -> "olofk/serv"
"riscvarchive/riscv-cores-list" -> "rsd-devel/rsd"
"riscvarchive/riscv-cores-list" -> "SpinalHDL/VexRiscv"
"riscvarchive/riscv-cores-list" -> "syntacore/scr1"
"riscvarchive/riscv-cores-list" -> "YosysHQ/picorv32"
"riscvarchive/riscv-cores-list" -> "ultraembedded/riscv"
"riscvarchive/riscv-cores-list" -> "riscv-boom/riscv-boom"
"riscvarchive/riscv-cores-list" -> "chipsalliance/riscv-dv"
"riscvarchive/riscv-cores-list" -> "ucb-bar/chipyard"
"riscvarchive/riscv-cores-list" -> "PrincetonUniversity/openpiton"
"bakhshalipour/NoC-Verilog" -> "anan-cn/Open-Source-Network-on-Chip-Router-RTL"
"bakhshalipour/NoC-Verilog" -> "agalimberti/NoCRouter"
"Intensivate/learning-journey" -> "cnrv/rocket-chip-read"
"Intensivate/learning-journey" -> "meton-robean/ResearchNote"
"Intensivate/learning-journey" -> "ucb-bar/sha3"
"Intensivate/learning-journey" -> "bu-icsg/dana"
"vhda/verilog_systemverilog.vim" -> "chipsalliance/riscv-dv" ["e"=1]
"cnrv/fpga-rocket-chip" -> "cnrv/rocket-chip-read"
"cnrv/fpga-rocket-chip" -> "ucb-bar/fpga-zynq"
"cnrv/fpga-rocket-chip" -> "seldridge/rocket-rocc-examples"
"cnrv/fpga-rocket-chip" -> "sycuricon/starship"
"black-parrot/black-parrot" -> "bespoke-silicon-group/basejump_stl" ["e"=1]
"black-parrot/black-parrot" -> "rsd-devel/rsd"
"black-parrot/black-parrot" -> "PrincetonUniversity/openpiton"
"black-parrot/black-parrot" -> "bespoke-silicon-group/bsg_manycore"
"black-parrot/black-parrot" -> "chipsalliance/Cores-VeeR-EH1"
"black-parrot/black-parrot" -> "chipsalliance/sv-tests" ["e"=1]
"black-parrot/black-parrot" -> "chipsalliance/Surelog" ["e"=1]
"black-parrot/black-parrot" -> "syntacore/scr1"
"black-parrot/black-parrot" -> "zachjs/sv2v" ["e"=1]
"black-parrot/black-parrot" -> "ultraembedded/biriscv"
"black-parrot/black-parrot" -> "openhwgroup/cvw"
"black-parrot/black-parrot" -> "pulp-platform/common_cells"
"black-parrot/black-parrot" -> "SpinalHDL/NaxRiscv"
"black-parrot/black-parrot" -> "openhwgroup/cv32e40p"
"black-parrot/black-parrot" -> "olofk/serv"
"xiaop1/Verilog-Practice" -> "riscv-mcu/e203_hbirdv2" ["e"=1]
"xiaop1/Verilog-Practice" -> "XUANTIE-RV/wujian100_open" ["e"=1]
"xiaop1/Verilog-Practice" -> "SI-RISCV/e200_opensource" ["e"=1]
"xiaop1/Verilog-Practice" -> "liangkangnan/tinyriscv" ["e"=1]
"wangmu0115/Book-CSAPP" -> "NJU-ProjectN/ics-pa-gitbook" ["e"=1]
"riscv-boom/riscv-boom" -> "chipsalliance/rocket-chip"
"riscv-boom/riscv-boom" -> "ucb-bar/chipyard"
"riscv-boom/riscv-boom" -> "chipsalliance/chisel"
"riscv-boom/riscv-boom" -> "openhwgroup/cva6"
"riscv-boom/riscv-boom" -> "ucb-bar/riscv-sodor"
"riscv-boom/riscv-boom" -> "freechipsproject/chisel-bootcamp"
"riscv-boom/riscv-boom" -> "rsd-devel/rsd"
"riscv-boom/riscv-boom" -> "ucb-bar/riscv-mini"
"riscv-boom/riscv-boom" -> "riscv-software-src/riscv-isa-sim"
"riscv-boom/riscv-boom" -> "OpenXiangShan/XiangShan"
"riscv-boom/riscv-boom" -> "SpinalHDL/VexRiscv"
"riscv-boom/riscv-boom" -> "sifive/freedom"
"riscv-boom/riscv-boom" -> "firesim/firesim"
"riscv-boom/riscv-boom" -> "openhwgroup/cv32e40p"
"riscv-boom/riscv-boom" -> "XUANTIE-RV/openc910"
"dawsonjon/fpu" -> "openhwgroup/cvfpu" ["e"=1]
"dawsonjon/fpu" -> "ucb-bar/berkeley-hardfloat" ["e"=1]
"dawsonjon/fpu" -> "ultraembedded/biriscv" ["e"=1]
"riscv-non-isa/riscv-sbi-doc" -> "riscv-software-src/opensbi"
"riscv-non-isa/riscv-sbi-doc" -> "rustsbi/rustsbi" ["e"=1]
"riscv-non-isa/riscv-sbi-doc" -> "riscv/riscv-plic-spec"
"riscv-non-isa/riscv-sbi-doc" -> "riscv-non-isa/riscv-elf-psabi-doc"
"riscv-non-isa/riscv-sbi-doc" -> "riscv-non-isa/riscv-asm-manual"
"riscv-non-isa/riscv-sbi-doc" -> "riscv-non-isa/riscv-trace-spec"
"riscv-non-isa/riscv-sbi-doc" -> "riscv-non-isa/riscv-iommu"
"riscv-non-isa/riscv-sbi-doc" -> "riscv/riscv-CMOs"
"riscv-non-isa/riscv-sbi-doc" -> "riscv/riscv-profiles"
"riscv-non-isa/riscv-sbi-doc" -> "rustsbi/rustsbi-qemu" ["e"=1]
"riscv-non-isa/riscv-sbi-doc" -> "riscv/riscv-cfi"
"riscv-non-isa/riscv-sbi-doc" -> "riscv-non-isa/riscv-uefi"
"riscv-non-isa/riscv-sbi-doc" -> "riscvarchive/riscv-platform-specs"
"riscv-non-isa/riscv-sbi-doc" -> "riscv/riscv-opcodes"
"riscv-non-isa/riscv-sbi-doc" -> "Lingrui98/RISC-V-book" ["e"=1]
"riscv/riscv-plic-spec" -> "riscv/riscv-fast-interrupt"
"riscv/riscv-plic-spec" -> "riscv/riscv-CMOs"
"riscv/riscv-plic-spec" -> "riscv/riscv-aclint"
"sifive/freedom-tools" -> "sifive/freedom-e-sdk"
"sifive/freedom-tools" -> "sifiveinc/freedom-u-sdk"
"sifive/freedom-tools" -> "sifive/sifive-blocks"
"sifive/freedom-tools" -> "chipsalliance/treadle"
"sifive/freedom-tools" -> "sifive/freedom-metal"
"sifive/freedom-tools" -> "sifive/freedom"
"riscv-non-isa/riscv-c-api-doc" -> "riscv-non-isa/riscv-toolchain-conventions"
"SpinalHDL/SpinalWorkshop" -> "SpinalHDL/VexiiRiscv" ["e"=1]
"nvdla/vp" -> "nvdla/qbox" ["e"=1]
"westerndigitalcorporation/swerv_eh1" -> "chipsalliance/Cores-VeeR-EH1"
"westerndigitalcorporation/swerv_eh1" -> "westerndigitalcorporation/swerv-ISS"
"westerndigitalcorporation/swerv_eh1" -> "syntacore/scr1"
"westerndigitalcorporation/swerv_eh1" -> "openhwgroup/cv32e40p"
"westerndigitalcorporation/swerv_eh1" -> "lowRISC/lowrisc-chip"
"westerndigitalcorporation/swerv_eh1" -> "chipsalliance/riscv-dv"
"westerndigitalcorporation/swerv_eh1" -> "sifive/freedom"
"westerndigitalcorporation/swerv_eh1" -> "riscv-boom/riscv-boom"
"westerndigitalcorporation/swerv_eh1" -> "openhwgroup/cva6"
"westerndigitalcorporation/swerv_eh1" -> "SymbioticEDA/riscv-formal"
"westerndigitalcorporation/swerv_eh1" -> "YosysHQ/picorv32"
"westerndigitalcorporation/swerv_eh1" -> "darklife/darkriscv"
"westerndigitalcorporation/swerv_eh1" -> "westerndigitalcorporation/swerv_eh1_fpga"
"westerndigitalcorporation/swerv_eh1" -> "RoaLogic/RV12"
"westerndigitalcorporation/swerv_eh1" -> "pulp-platform/pulpino"
"skyzh/RISCV-Simulator" -> "hehao98/RISCV-Simulator"
"skyzh/RISCV-Simulator" -> "skyzh/raytracer.rs"
"riscv-non-isa/riscv-trace-spec" -> "riscv/riscv-debug-spec"
"riscv-non-isa/riscv-trace-spec" -> "riscv-non-isa/tg-nexus-trace"
"riscv-non-isa/riscv-trace-spec" -> "riscv/riscv-fast-interrupt"
"riscv-non-isa/riscv-trace-spec" -> "openhwgroup/programs"
"riscv-non-isa/riscv-trace-spec" -> "riscv/riscv-bitmanip"
"riscv-non-isa/riscv-trace-spec" -> "ucb-bar/berkeley-hardfloat"
"riscv-non-isa/riscv-trace-spec" -> "chipsalliance/dromajo"
"embench/embench-iot" -> "mageec/beebs"
"embench/embench-iot" -> "riscvarchive/riscv-code-size-reduction"
"openhwgroup/cvfpu" -> "pulp-platform/common_cells"
"openhwgroup/cvfpu" -> "openhwgroup/cv32e40p"
"openhwgroup/cvfpu" -> "ucb-bar/berkeley-hardfloat"
"openhwgroup/cvfpu" -> "dawsonjon/fpu" ["e"=1]
"openhwgroup/cvfpu" -> "pulp-platform/ara"
"openhwgroup/cvfpu" -> "pulp-platform/axi" ["e"=1]
"openhwgroup/cvfpu" -> "rsd-devel/rsd"
"openhwgroup/cvfpu" -> "pulp-platform/riscv-dbg"
"openhwgroup/cvfpu" -> "openhwgroup/core-v-cores"
"openhwgroup/cvfpu" -> "syntacore/scr1"
"openhwgroup/cvfpu" -> "black-parrot/black-parrot"
"openhwgroup/cvfpu" -> "chipsalliance/Cores-VeeR-EH1"
"openhwgroup/cvfpu" -> "lowRISC/ibex"
"openhwgroup/cvfpu" -> "bespoke-silicon-group/bsg_manycore"
"openhwgroup/cvfpu" -> "pulp-platform/mempool"
"JulianKemmerer/PipelineC" -> "suarezvictor/CflexHDL" ["e"=1]
"viduraakalanka/HDL-Bits-Solutions" -> "microdynamics-cpu/tree-core-ide" ["e"=1]
"viduraakalanka/HDL-Bits-Solutions" -> "XUANTIE-RV/wujian100_open" ["e"=1]
"viduraakalanka/HDL-Bits-Solutions" -> "riscv-mcu/e203_hbirdv2" ["e"=1]
"ONNC/onnc" -> "bu-icsg/dana" ["e"=1]
"riscv/riscv-bitmanip" -> "riscv/riscv-profiles"
"riscv/riscv-bitmanip" -> "riscv/riscv-p-spec"
"riscv/riscv-bitmanip" -> "riscv-non-isa/riscv-trace-spec"
"riscv/riscv-bitmanip" -> "riscv/riscv-crypto"
"riscv/riscv-bitmanip" -> "riscv/sail-riscv"
"riscv/riscv-bitmanip" -> "riscv/riscv-plic-spec"
"riscv/riscv-bitmanip" -> "riscv/riscv-opcodes"
"riscv/riscv-bitmanip" -> "riscvarchive/riscv-code-size-reduction"
"riscv/riscv-bitmanip" -> "riscv/riscv-debug-spec"
"mariusmm/RISC-V-TLM" -> "tukl-msd/DRAMSys"
"mariusmm/RISC-V-TLM" -> "Minres/SystemC-Components"
"mariusmm/RISC-V-TLM" -> "accellera-official/systemc"
"mariusmm/RISC-V-TLM" -> "intel/systemc-compiler"
"mariusmm/RISC-V-TLM" -> "Xilinx/libsystemctlm-soc"
"mariusmm/RISC-V-TLM" -> "agra-uni-bremen/riscv-vp"
"mariusmm/RISC-V-TLM" -> "machineware-gmbh/vcml"
"mariusmm/RISC-V-TLM" -> "Xilinx/systemctlm-cosim-demo"
"mariusmm/RISC-V-TLM" -> "systemc/systemc-2.3"
"mariusmm/RISC-V-TLM" -> "Muriukidavid/systemc-examples"
"mariusmm/RISC-V-TLM" -> "dcblack/ModernSystemC"
"mariusmm/RISC-V-TLM" -> "NVlabs/matchlib"
"mariusmm/RISC-V-TLM" -> "anikau31/systemc-clang"
"mariusmm/RISC-V-TLM" -> "AleksandarKostovic/SystemC-tutorial"
"mariusmm/RISC-V-TLM" -> "davidepatti/noxim"
"pulp-platform/riscv-dbg" -> "pulp-platform/register_interface"
"pulp-platform/riscv-dbg" -> "pulp-platform/tech_cells_generic"
"pulp-platform/riscv-dbg" -> "pulp-platform/common_cells"
"pulp-platform/riscv-dbg" -> "riscv-collab/riscv-openocd"
"pulp-platform/riscv-dbg" -> "riscv/riscv-fast-interrupt"
"pulp-platform/riscv-dbg" -> "openhwgroup/programs"
"pulp-platform/riscv-dbg" -> "pulp-platform/cheshire"
"pulp-platform/riscv-dbg" -> "riscv/riscv-debug-spec"
"pulp-platform/riscv-dbg" -> "openhwgroup/cv32e40p"
"pulp-platform/riscv-dbg" -> "pulp-platform/pulp_cluster"
"pulp-platform/riscv-dbg" -> "openhwgroup/core-v-cores"
"pulp-platform/riscv-dbg" -> "RoaLogic/RV12"
"pulp-platform/riscv-dbg" -> "openhwgroup/core-v-verif"
"pulp-platform/riscv-dbg" -> "chipsalliance/VeeRwolf"
"pulp-platform/riscv-dbg" -> "openhwgroup/cvfpu"
"chipsalliance/Cores-VeeR-EH1" -> "chipsalliance/Cores-VeeR-EH2"
"chipsalliance/Cores-VeeR-EH1" -> "chipsalliance/Cores-VeeR-EL2"
"chipsalliance/Cores-VeeR-EH1" -> "westerndigitalcorporation/swerv_eh1"
"chipsalliance/Cores-VeeR-EH1" -> "chipsalliance/VeeRwolf"
"chipsalliance/Cores-VeeR-EH1" -> "lowRISC/ibex"
"chipsalliance/Cores-VeeR-EH1" -> "syntacore/scr1"
"chipsalliance/Cores-VeeR-EH1" -> "openhwgroup/cv32e40p"
"chipsalliance/Cores-VeeR-EH1" -> "openhwgroup/cva6"
"chipsalliance/Cores-VeeR-EH1" -> "ultraembedded/biriscv"
"chipsalliance/Cores-VeeR-EH1" -> "chipsalliance/riscv-dv"
"chipsalliance/Cores-VeeR-EH1" -> "black-parrot/black-parrot"
"chipsalliance/Cores-VeeR-EH1" -> "rsd-devel/rsd"
"chipsalliance/Cores-VeeR-EH1" -> "riscvarchive/riscv-cores-list"
"chipsalliance/Cores-VeeR-EH1" -> "riscv-boom/riscv-boom"
"chipsalliance/Cores-VeeR-EH1" -> "pulp-platform/axi" ["e"=1]
"sld-columbia/esp" -> "PrincetonUniversity/openpiton"
"sld-columbia/esp" -> "harvard-acc/gem5-aladdin" ["e"=1]
"sld-columbia/esp" -> "UCLA-VAST/AutoSA" ["e"=1]
"sld-columbia/esp" -> "NVlabs/matchlib"
"sld-columbia/esp" -> "black-parrot/black-parrot"
"sld-columbia/esp" -> "ucb-bar/gemmini"
"sld-columbia/esp" -> "bespoke-silicon-group/basejump_stl" ["e"=1]
"sld-columbia/esp" -> "pnnl/OpenCGRA" ["e"=1]
"sld-columbia/esp" -> "aignacio/ravenoc"
"sld-columbia/esp" -> "ucb-bar/chipyard"
"accellera-official/systemc" -> "intel/systemc-compiler"
"accellera-official/systemc" -> "mariusmm/RISC-V-TLM"
"accellera-official/systemc" -> "tukl-msd/DRAMSys"
"accellera-official/systemc" -> "Minres/SystemC-Components"
"accellera-official/systemc" -> "Xilinx/libsystemctlm-soc"
"accellera-official/systemc" -> "machineware-gmbh/vcml"
"accellera-official/systemc" -> "NVlabs/matchlib"
"accellera-official/systemc" -> "learnwithexamples/learnsystemc"
"accellera-official/systemc" -> "davidepatti/noxim"
"accellera-official/systemc" -> "systemc/systemc-2.3"
"accellera-official/systemc" -> "Xilinx/systemctlm-cosim-demo"
"accellera-official/systemc" -> "anikau31/systemc-clang"
"accellera-official/systemc" -> "verilator/verilator" ["e"=1]
"accellera-official/systemc" -> "tymonx/logic"
"accellera-official/systemc" -> "chipsalliance/Surelog" ["e"=1]
"carlosedp/riscv-bringup" -> "kvm-riscv/howto"
"carlosedp/riscv-bringup" -> "starfive-tech/VisionFive2"
"carlosedp/riscv-bringup" -> "sifiveinc/freedom-u-sdk"
"nvdla/sw" -> "nvdla/hw" ["e"=1]
"nvdla/sw" -> "PrincetonUniversity/openpiton" ["e"=1]
"nvdla/sw" -> "ucb-bar/gemmini" ["e"=1]
"nvdla/sw" -> "bu-icsg/dana" ["e"=1]
"taichi-ishitani/tvip-axi" -> "openhwgroup/core-v-verif" ["e"=1]
"taichi-ishitani/tvip-axi" -> "taichi-ishitani/tnoc" ["e"=1]
"cornell-brg/lizard" -> "csail-csg/riscy-OOO"
"rggen/rggen" -> "pulp-platform/common_cells" ["e"=1]
"hehao98/RISCV-Simulator" -> "skyzh/RISCV-Simulator"
"hehao98/RISCV-Simulator" -> "ksco/nanoemu"
"SystemRDL/systemrdl-compiler" -> "intel/systemc-compiler" ["e"=1]
"trivialmips/nontrivial-mips" -> "OSCPU/NutShell" ["e"=1]
"lowRISC/style-guides" -> "pulp-platform/common_cells" ["e"=1]
"lowRISC/style-guides" -> "chipsalliance/riscv-dv" ["e"=1]
"lowRISC/style-guides" -> "openhwgroup/cvw" ["e"=1]
"lowRISC/style-guides" -> "lowRISC/ibex" ["e"=1]
"lowRISC/style-guides" -> "syntacore/scr1" ["e"=1]
"lowRISC/style-guides" -> "openhwgroup/cv32e40p" ["e"=1]
"anikau31/systemc-clang" -> "intel/systemc-compiler"
"anikau31/systemc-clang" -> "Minres/SystemC-Quickstart"
"anikau31/systemc-clang" -> "Minres/SystemC-Components"
"risclite/SuperScalar-RISCV-CPU" -> "ultraembedded/biriscv"
"risclite/SuperScalar-RISCV-CPU" -> "ridecore/ridecore"
"risclite/SuperScalar-RISCV-CPU" -> "bluespec/Toooba"
"risclite/SuperScalar-RISCV-CPU" -> "SpinalHDL/NaxRiscv"
"risclite/SuperScalar-RISCV-CPU" -> "ic-lab-duth/RISC-V-Vector"
"risclite/SuperScalar-RISCV-CPU" -> "rsd-devel/rsd"
"risclite/SuperScalar-RISCV-CPU" -> "mathis-s/SoomRV"
"risclite/SuperScalar-RISCV-CPU" -> "syntacore/scr1"
"risclite/SuperScalar-RISCV-CPU" -> "chipsalliance/Cores-VeeR-EL2"
"tymonx/logic" -> "tymonx/virtio"
"tymonx/logic" -> "Xilinx/libsystemctlm-soc"
"tymonx/logic" -> "Minres/SystemC-Components"
"tymonx/logic" -> "accellera-official/systemc"
"tymonx/logic" -> "mariusmm/RISC-V-TLM"
"tymonx/logic" -> "tpoikela/uvm-python" ["e"=1]
"tymonx/logic" -> "chipsalliance/Surelog" ["e"=1]
"tymonx/logic" -> "rggen/rggen" ["e"=1]
"nandland/nandland" -> "os-fpga/Virtual-FPGA-Lab" ["e"=1]
"riscv/meta-riscv" -> "sifiveinc/freedom-u-sdk" ["e"=1]
"riscv/meta-riscv" -> "sifiveinc/meta-sifive" ["e"=1]
"riscv/meta-riscv" -> "riscv/riscv-debug-spec" ["e"=1]
"riscv/meta-riscv" -> "riscv-software-src/opensbi" ["e"=1]
"riscv/meta-riscv" -> "sifive/freedom-e-sdk" ["e"=1]
"soDLA-publishment/soDLA" -> "bu-icsg/dana" ["e"=1]
"soDLA-publishment/soDLA" -> "cnrv/rocket-chip-read" ["e"=1]
"andrescv/jupiter" -> "TheThirdOne/rars"
"andrescv/jupiter" -> "kvakil/venus"
"andrescv/jupiter" -> "michaeljclark/rv8"
"andrescv/jupiter" -> "ThaumicMekanism/venus"
"andrescv/jupiter" -> "riscv-software-src/riscv-isa-sim"
"andrescv/jupiter" -> "bucaps/marss-riscv"
"andrescv/jupiter" -> "riscv-non-isa/riscv-asm-manual"
"pulp-platform/pulpissimo" -> "pulp-platform/pulp"
"pulp-platform/pulpissimo" -> "openhwgroup/cv32e40p"
"pulp-platform/pulpissimo" -> "pulp-platform/pulpino"
"pulp-platform/pulpissimo" -> "pulp-platform/pulp-sdk"
"pulp-platform/pulpissimo" -> "lowRISC/ibex"
"pulp-platform/pulpissimo" -> "pulp-platform/pulp-riscv-gnu-toolchain"
"pulp-platform/pulpissimo" -> "pulp-platform/riscv-dbg"
"pulp-platform/pulpissimo" -> "openhwgroup/core-v-verif"
"pulp-platform/pulpissimo" -> "syntacore/scr1"
"pulp-platform/pulpissimo" -> "openhwgroup/cvfpu"
"pulp-platform/pulpissimo" -> "pulp-platform/common_cells"
"pulp-platform/pulpissimo" -> "pulp-platform/iDMA"
"pulp-platform/pulpissimo" -> "pulp-platform/cheshire"
"pulp-platform/pulpissimo" -> "chipsalliance/Cores-VeeR-EH1"
"pulp-platform/pulpissimo" -> "pulp-platform/snitch"
"BSVLang/Main" -> "rsnikhil/Bluespec_BSV_Tutorial"
"BSVLang/Main" -> "B-Lang-org/bsc"
"BSVLang/Main" -> "B-Lang-org/bsc-contrib"
"BSVLang/Main" -> "rsnikhil/Learn_Bluespec_and_RISCV_Design"
"BSVLang/Main" -> "kcamenzind/BluespecIntroGuide"
"BSVLang/Main" -> "bluespec/Toooba"
"BSVLang/Main" -> "bluespec/Flute"
"mmicko/prjtang" -> "kprasadvnsi/Anlogic_Doc_English"
"bluespec/Flute" -> "bluespec/Piccolo"
"bluespec/Flute" -> "bluespec/Toooba"
"bluespec/Flute" -> "B-Lang-org/bsc"
"bluespec/Flute" -> "chipsalliance/dromajo"
"bluespec/Flute" -> "BSVLang/Main"
"bluespec/Flute" -> "SymbioticEDA/riscv-formal"
"bluespec/Flute" -> "openhwgroup/force-riscv"
"bluespec/Flute" -> "PrincetonUniversity/openpiton"
"bluespec/Flute" -> "riscv/riscv-debug-spec"
"bluespec/Flute" -> "B-Lang-org/bsc-contrib"
"bluespec/Flute" -> "ucb-bar/berkeley-hardfloat"
"bluespec/Flute" -> "sifive/Kami" ["e"=1]
"bluespec/Flute" -> "rsnikhil/ICFP2020_Bluespec_Tutorial"
"bluespec/Toooba" -> "bluespec/Flute"
"bluespec/Toooba" -> "bluespec/Piccolo"
"bluespec/Toooba" -> "csail-csg/riscy-OOO"
"bluespec/Toooba" -> "risclite/SuperScalar-RISCV-CPU"
"ACM-Class-2016/probability-theory-lecture-notes" -> "jinningli/system2018-project1"
"ACM-Class-2016/probability-theory-lecture-notes" -> "dbindel/sjtu-summer2018"
"ACM-Class-2016/probability-theory-lecture-notes" -> "Engineev/math-notes"
"ACM-Class-2016/probability-theory-lecture-notes" -> "ChenXinhao/ACM-Class-Compiler-2018"
"ACM-Class-2016/probability-theory-lecture-notes" -> "Engineev/compiler-offline-judge"
"ACM-Class-2016/probability-theory-lecture-notes" -> "dbindel/sjtu-summer19"
"ACM-Class-2016/probability-theory-lecture-notes" -> "yaoyaoding/mstar-compiler"
"freechipsproject/diagrammer" -> "chipsalliance/treadle"
"freechipsproject/diagrammer" -> "ucb-bar/chiseltest"
"freechipsproject/diagrammer" -> "ucb-bar/chisel-gui"
"freechipsproject/diagrammer" -> "ovh/sv2chisel"
"freechipsproject/diagrammer" -> "sifive/fpga-shells"
"freechipsproject/diagrammer" -> "freechipsproject/chisel-testers"
"freechipsproject/diagrammer" -> "ucb-bar/dsptools"
"kcamenzind/BluespecIntroGuide" -> "rsnikhil/ICFP2020_Bluespec_Tutorial"
"abs-tudelft/fletcher" -> "os-fpga/1st-CLaaS"
"abs-tudelft/fletcher" -> "abs-tudelft/vhdeps"
"lmxyy/Computer-Architecture-Task-2" -> "jinningli/system2018-project1"
"lmxyy/Computer-Architecture-Task-2" -> "yutxie/cpu-riscv"
"lmxyy/Computer-Architecture-Task-2" -> "sxtyzhangzk/mips-cpu"
"riscvarchive/riscv-software-list" -> "riscvarchive/riscv-cores-list"
"riscvarchive/riscv-software-list" -> "riscv-software-src/riscv-tests"
"riscvarchive/riscv-software-list" -> "riscvarchive/educational-materials"
"riscvarchive/riscv-software-list" -> "riscv-software-src/riscv-tools"
"riscvarchive/riscv-software-list" -> "riscv-collab/v8"
"riscvarchive/riscv-software-list" -> "sifive/freedom-tools"
"riscvarchive/riscv-software-list" -> "josecm/riscv-hyp-tests"
"riscvarchive/riscv-software-list" -> "riscv/riscv-bitmanip"
"riscvarchive/riscv-software-list" -> "riscv-software-src/riscv-pk"
"riscvarchive/riscv-software-list" -> "ucb-bar/riscv-sodor"
"riscvarchive/riscv-software-list" -> "chipsalliance/firrtl"
"riscvarchive/riscv-software-list" -> "chipsalliance/riscv-dv"
"riscvarchive/riscv-software-list" -> "riscv/riscv-fast-interrupt"
"riscvarchive/riscv-software-list" -> "riscvarchive/riscv-v-spec"
"riscvarchive/riscv-software-list" -> "chipsalliance/treadle"
"ThaumicMekanism/venus" -> "kvakil/venus"
"ThaumicMekanism/venus" -> "61c-teach/venus"
"ThaumicMekanism/venus" -> "maksir98/cs61c" ["e"=1]
"syntacore/fpga-sdk-prj" -> "syntacore/sc-bl"
"syntacore/scr1-sdk" -> "syntacore/fpga-sdk-prj"
"syntacore/scr1-sdk" -> "syntacore/sc-bl"
"syntacore/scr1-sdk" -> "syntacore/scr1"
"skyzh/raytracer.rs" -> "skyzh/raytracer-tutorial"
"skyzh/raytracer.rs" -> "7sDream/remda"
"pulp-platform/register_interface" -> "pulp-platform/iDMA"
"pulp-platform/register_interface" -> "pulp-platform/pulp_cluster"
"pulp-platform/register_interface" -> "pulp-platform/tech_cells_generic"
"Muriukidavid/systemc-examples" -> "AleksandarKostovic/SystemC-tutorial"
"Muriukidavid/systemc-examples" -> "learnwithexamples/learnsystemc"
"chipsalliance/treadle" -> "freechipsproject/firrtl-interpreter"
"chipsalliance/treadle" -> "freechipsproject/chisel-testers"
"chipsalliance/treadle" -> "freechipsproject/diagrammer"
"chipsalliance/treadle" -> "ucb-bar/chiseltest"
"chipsalliance/treadle" -> "pku-liang/ksim"
"riscvarchive/riscv-qemu" -> "riscvarchive/riscv-linux"
"riscvarchive/riscv-qemu" -> "riscv-software-src/riscv-tools"
"riscvarchive/riscv-qemu" -> "riscvarchive/riscv-wiki"
"riscvarchive/riscv-qemu" -> "riscvarchive/riscv-fesvr"
"riscvarchive/riscv-qemu" -> "riscvarchive/riscv-binutils-gdb"
"riscvarchive/riscv-qemu" -> "sifive/freedom-e-sdk"
"riscvarchive/riscv-qemu" -> "riscvarchive/riscv-poky"
"riscvarchive/riscv-qemu" -> "riscv-software-src/riscv-angel"
"riscvarchive/riscv-qemu" -> "michaeljclark/rv8"
"riscvarchive/riscv-qemu" -> "riscvarchive/riscv-clang"
"riscvarchive/riscv-qemu" -> "riscvarchive/riscv-glibc"
"riscvarchive/riscv-qemu" -> "lowRISC/lowrisc-chip"
"riscvarchive/riscv-qemu" -> "riscvarchive/ISA_Formal_Spec_Public_Review"
"riscvarchive/riscv-qemu" -> "ucb-bar/esp-llvm"
"riscvarchive/riscv-qemu" -> "sifiveinc/freedom-u-sdk"
"schoeberl/chisel-examples" -> "schoeberl/chisel-lab"
"schoeberl/chisel-examples" -> "schoeberl/chisel-book"
"schoeberl/chisel-examples" -> "ucb-bar/riscv-mini"
"schoeberl/chisel-examples" -> "chipsalliance/chisel-template"
"schoeberl/chisel-examples" -> "ucb-bar/chiseltest"
"schoeberl/chisel-examples" -> "freechipsproject/chisel-bootcamp"
"schoeberl/chisel-examples" -> "maltanar/axi-in-chisel"
"schoeberl/chisel-examples" -> "ucb-bar/chisel-tutorial"
"schoeberl/chisel-examples" -> "freechipsproject/ip-contributions"
"schoeberl/chisel-examples" -> "jlpteaching/dinocpu"
"schoeberl/chisel-examples" -> "chiselverify/chiselverify"
"schoeberl/chisel-examples" -> "ccelio/chisel-style-guide"
"schoeberl/chisel-examples" -> "ucb-bar/dsptools"
"schoeberl/chisel-examples" -> "freechipsproject/diagrammer"
"schoeberl/chisel-examples" -> "maltanar/fpga-tidbits"
"jlpteaching/dinocpu" -> "ucb-bar/riscv-mini"
"jlpteaching/dinocpu" -> "schoeberl/chisel-examples"
"cornell-brg/pymtl" -> "NVlabs/matchlib" ["e"=1]
"UCSBarchlab/PyRTL" -> "ucb-bar/midas" ["e"=1]
"UCSBarchlab/PyRTL" -> "ucb-bar/hammer" ["e"=1]
"UCSBarchlab/PyRTL" -> "ucsc-vama/essent" ["e"=1]
"NVlabs/matchlib" -> "hlslibs/matchlib_connections"
"NVlabs/matchlib" -> "intel/systemc-compiler"
"NVlabs/matchlib" -> "Xilinx/libsystemctlm-soc"
"NVlabs/matchlib" -> "tukl-msd/DRAMSys"
"NVlabs/matchlib" -> "pymtl/pymtl3" ["e"=1]
"NVlabs/matchlib" -> "harvard-acc/ALADDIN" ["e"=1]
"NVlabs/matchlib" -> "accellera-official/systemc"
"NVlabs/matchlib" -> "sld-columbia/esp"
"NVlabs/matchlib" -> "hlslibs/ac_types"
"NVlabs/matchlib" -> "mariusmm/RISC-V-TLM"
"rems-project/sail" -> "riscv/sail-riscv" ["e"=1]
"rems-project/sail" -> "B-Lang-org/bsc" ["e"=1]
"rems-project/sail" -> "SymbioticEDA/riscv-formal" ["e"=1]
"rems-project/sail" -> "riscv-non-isa/riscv-arch-test" ["e"=1]
"firesim/firesim" -> "ucb-bar/chipyard"
"firesim/firesim" -> "ucb-bar/gemmini"
"firesim/firesim" -> "riscv-boom/riscv-boom"
"firesim/firesim" -> "chipsalliance/rocket-chip"
"firesim/firesim" -> "chipsalliance/firrtl"
"firesim/firesim" -> "ucb-bar/chisel-tutorial"
"firesim/firesim" -> "chipsalliance/chisel"
"firesim/firesim" -> "CSL-KU/firesim-nvdla" ["e"=1]
"firesim/firesim" -> "PrincetonUniversity/openpiton"
"firesim/firesim" -> "chipsalliance/chisel-template"
"firesim/firesim" -> "bu-icsg/dana"
"firesim/firesim" -> "ucb-bar/hammer"
"firesim/firesim" -> "freechipsproject/chisel-bootcamp"
"firesim/firesim" -> "schoeberl/chisel-book"
"firesim/firesim" -> "ucb-bar/riscv-sodor"
"riscv/riscv-fast-interrupt" -> "riscv/riscv-plic-spec"
"riscv/riscv-fast-interrupt" -> "riscv/riscv-debug-spec"
"riscv/riscv-fast-interrupt" -> "riscv-non-isa/riscv-trace-spec"
"riscv/riscv-fast-interrupt" -> "riscv/riscv-j-extension"
"riscv/riscv-fast-interrupt" -> "pulp-platform/riscv-dbg"
"riscv/riscv-fast-interrupt" -> "openhwgroup/programs"
"riscv/riscv-fast-interrupt" -> "riscv-non-isa/riscv-iommu"
"riscv/riscv-fast-interrupt" -> "riscv/riscv-aia"
"riscv/riscv-fast-interrupt" -> "riscvarchive/riscv-code-size-reduction"
"riscv/riscv-fast-interrupt" -> "riscv/riscv-profiles"
"Minres/SystemC-Quickstart" -> "Minres/SCViewer"
"sifive/freedom-metal" -> "sifive/freedom-e-sdk"
"sifive/freedom-metal" -> "sifiveinc/meta-sifive"
"vmware-archive/cascade" -> "chipsalliance/firrtl" ["e"=1]
"vmware-archive/cascade" -> "B-Lang-org/bsc" ["e"=1]
"bespoke-silicon-group/bsg_manycore" -> "bespoke-silicon-group/basejump_stl" ["e"=1]
"bespoke-silicon-group/bsg_manycore" -> "black-parrot/black-parrot"
"bespoke-silicon-group/bsg_manycore" -> "bespoke-silicon-group/bsg_replicant"
"bespoke-silicon-group/bsg_manycore" -> "pulp-platform/mempool"
"bespoke-silicon-group/bsg_manycore" -> "PrincetonUniversity/openpiton"
"booksim/booksim2" -> "davidepatti/noxim" ["e"=1]
"ucb-bar/esp-llvm" -> "riscvarchive/riscv-clang"
"westerndigitalcorporation/swerv_eh1_fpga" -> "chipsalliance/Cores-SweRV_fpga"
"westerndigitalcorporation/swerv_eh1_fpga" -> "westerndigitalcorporation/swerv-ISS"
"sxtyzhangzk/mips-cpu" -> "jinningli/system2018-project1"
"sxtyzhangzk/mips-cpu" -> "Engineev/math-notes"
"sxtyzhangzk/mips-cpu" -> "ACM-Class-2016/probability-theory-lecture-notes"
"sxtyzhangzk/mips-cpu" -> "dbindel/sjtu-summer2018"
"sxtyzhangzk/mips-cpu" -> "CreeperLin/Arch2018"
"sxtyzhangzk/mips-cpu" -> "Engineev/compiler-offline-judge"
"sxtyzhangzk/mips-cpu" -> "Engineev/quintet"
"sxtyzhangzk/mips-cpu" -> "abcdabcd987/compiler2016"
"sxtyzhangzk/mips-cpu" -> "kzoacn/RISCV-CPU"
"sxtyzhangzk/mips-cpu" -> "Evensgn/RISC-V-CPU"
"johnwinans/rvalp" -> "johnwinans/rvddt"
"johnwinans/rvalp" -> "johnwinans/riscv-toolchain-install-guide"
"GreenWaves-Technologies/gap_sdk" -> "pulp-platform/pulp-sdk" ["e"=1]
"tymonx/virtio" -> "RSPwFPGAs/virtio-fpga-bridge"
"tymonx/virtio" -> "RSPwFPGAs/virtio-fpga"
"Lichee-Pi/Tang_E203_Mini" -> "Lichee-Pi/Tang_FPGA_Examples"
"Lichee-Pi/Tang_E203_Mini" -> "SI-RISCV/hbird-e-sdk"
"Lichee-Pi/Tang_E203_Mini" -> "Lichee-Pi/LicheeTang_openocd"
"riscv-software-src/riscv-angel" -> "riscvarchive/riscv-wiki"
"riscv-software-src/riscv-angel" -> "riscvarchive/riscv-qemu"
"pulp-platform/pulp-sdk" -> "pulp-platform/pulp-riscv-gnu-toolchain"
"pulp-platform/pulp-sdk" -> "pulp-platform/pulp-runtime"
"pulp-platform/pulp-sdk" -> "pulp-platform/pulpissimo"
"pulp-platform/pulp-sdk" -> "pulp-platform/dory" ["e"=1]
"pulp-platform/pulp-sdk" -> "pulp-platform/pulp-nn" ["e"=1]
"kprasadvnsi/Anlogic_Doc_English" -> "Lichee-Pi/Tang_FPGA_Examples"
"kprasadvnsi/Anlogic_Doc_English" -> "har-in-air/SIPEED_TANG_PRIMER"
"CSL-KU/firesim-nvdla" -> "bu-icsg/dana" ["e"=1]
"Lichee-Pi/anlogic-usbjtag" -> "AnlogicInfo/anlogic-usbjtag"
"hlslibs/ac_math" -> "hlslibs/ac_dsp"
"hlslibs/ac_math" -> "hlslibs/ac_types"
"taichi-ishitani/tnoc" -> "agalimberti/NoCRouter"
"taichi-ishitani/tnoc" -> "aignacio/ravenoc"
"taichi-ishitani/tnoc" -> "anan-cn/Open-Source-Network-on-Chip-Router-RTL"
"taichi-ishitani/tnoc" -> "LBL-CoDEx/OpenSoCFabric"
"taichi-ishitani/tnoc" -> "ucb-bar/constellation"
"taichi-ishitani/tnoc" -> "taichi-ishitani/tvip-axi" ["e"=1]
"taichi-ishitani/tnoc" -> "pulp-platform/FlooNoC"
"taichi-ishitani/tnoc" -> "davidepatti/noxim"
"taichi-ishitani/tnoc" -> "PacoReinaCampo/MPSoC-NoC"
"taichi-ishitani/tnoc" -> "optimsoc/optimsoc"
"taichi-ishitani/tnoc" -> "bakhshalipour/NoC-Verilog"
"Engineev/math-notes" -> "jinningli/system2018-project1"
"Engineev/math-notes" -> "dbindel/sjtu-summer2018"
"Engineev/math-notes" -> "Engineev/quintet"
"Engineev/math-notes" -> "Engineev/compiler-offline-judge"
"yutxie/cpu-riscv" -> "kzoacn/RISCV-CPU"
"jinningli/system2018-project1" -> "dbindel/sjtu-summer2018"
"jinningli/system2018-project1" -> "Engineev/math-notes"
"jinningli/system2018-project1" -> "ChenXinhao/ACM-Class-Compiler-2018"
"jinningli/system2018-project1" -> "ACM-Class-2016/probability-theory-lecture-notes"
"jinningli/system2018-project1" -> "yutxie/cpu-riscv"
"dbindel/sjtu-summer2018" -> "jinningli/system2018-project1"
"dbindel/sjtu-summer2018" -> "Engineev/math-notes"
"dbindel/sjtu-summer2018" -> "ACM-Class-2016/probability-theory-lecture-notes"
"dbindel/sjtu-summer2018" -> "ChenXinhao/ACM-Class-Compiler-2018"
"dbindel/sjtu-summer19" -> "jinningli/system2018-project1"
"dbindel/sjtu-summer19" -> "abcdabcd987/LLIRInterpreter"
"dbindel/sjtu-summer19" -> "Engineev/compiler-offline-judge"
"dbindel/sjtu-summer19" -> "Engineev/quintet"
"AleksandarKostovic/SystemC-tutorial" -> "Muriukidavid/systemc-examples"
"AleksandarKostovic/SystemC-tutorial" -> "dcblack/SCFTGU_BOOK"
"westerndigitalcorporation/omnixtend" -> "westerndigitalcorporation/swerv-ISS"
"agra-uni-bremen/riscv-vp" -> "vherdt/riscv-vp" ["e"=1]
"agra-uni-bremen/riscv-vp" -> "agra-uni-bremen/riscv-freertos"
"agra-uni-bremen/riscv-vp" -> "mariusmm/RISC-V-TLM"
"agra-uni-bremen/riscv-vp" -> "machineware-gmbh/vcml"
"agra-uni-bremen/riscv-vp" -> "Xilinx/libsystemctlm-soc"
"agra-uni-bremen/riscv-vp" -> "ics-jku/riscv-vp-plusplus"
"agra-uni-bremen/riscv-vp" -> "Minres/SystemC-Components"
"agra-uni-bremen/riscv-vp" -> "tukl-msd/DRAMSys"
"os-fpga/1st-CLaaS" -> "stevehoover/warp-v"
"os-fpga/1st-CLaaS" -> "shivanishah269/risc-v-core"
"os-fpga/1st-CLaaS" -> "dovebutch/tlv-comp"
"os-fpga/1st-CLaaS" -> "abs-tudelft/fletcher"
"eembc/coremark-pro" -> "eembc/coremark"
"eembc/coremark-pro" -> "eembc/mlmark"
"Lichee-Pi/Tang_FPGA_Examples" -> "kprasadvnsi/Anlogic_Doc_English"
"Lichee-Pi/Tang_FPGA_Examples" -> "Lichee-Pi/Tang_E203_Mini"
"Lichee-Pi/Tang_FPGA_Examples" -> "har-in-air/SIPEED_TANG_PRIMER"
"Lichee-Pi/Tang_FPGA_Examples" -> "Lichee-Pi/LicheeTang_openocd"
"Lichee-Pi/Tang_FPGA_Examples" -> "Lichee-Pi/anlogic-usbjtag"
"pulp-platform/pulp-riscv-gnu-toolchain" -> "pulp-platform/pulp-sdk"
"pulp-platform/pulp-riscv-gnu-toolchain" -> "pulp-platform/ri5cy_gnu_toolchain"
"stevehoover/warp-v" -> "os-fpga/1st-CLaaS"
"stevehoover/warp-v" -> "shivanishah269/risc-v-core"
"stevehoover/warp-v" -> "TL-X-org/TL-V_Projects"
"stevehoover/warp-v" -> "stevehoover/RISC-V_MYTH_Workshop"
"stevehoover/warp-v" -> "dovebutch/tlv-comp"
"stevehoover/warp-v" -> "bluespec/Piccolo"
"riscv/riscv-p-spec" -> "riscv/riscv-bfloat16"
"riscv/riscv-p-spec" -> "riscv/riscv-bitmanip"
"scarv/xcrypto" -> "scarv/scarv"
"bespoke-silicon-group/bsg_bladerunner" -> "bespoke-silicon-group/bsg_replicant"
"dcblack/ModernSystemC" -> "Minres/SystemC-Quickstart"
"dcblack/ModernSystemC" -> "Minres/SystemC-Components"
"sxtyzhangzk/MxCompiler" -> "spectrometerHBH/Daedalus"
"jasonlin316/A-Single-Path-Delay-32-Point-FFT-Processor" -> "AugustinJose1221/FFTx32"
"pulp-platform/pulp_cluster" -> "pulp-platform/cheshire"
"pulp-platform/pulp_cluster" -> "pulp-platform/register_interface"
"riscv-boom/riscv-coremark" -> "josecm/riscv-hyp-tests"
"t-crest/patmos" -> "firesim/firechip"
"kzoacn/RISCV-CPU" -> "yutxie/cpu-riscv"
"hlslibs/ac_dsp" -> "hlslibs/ac_math"
"hlslibs/ac_dsp" -> "hlslibs/ac_types"
"rhit-neuro/deca" -> "meton-robean/deca"
"Engineev/solutions" -> "Engineev/quintet"
"Engineev/solutions" -> "Engineev/mocker"
"ChenXinhao/ACM-Class-Compiler-2018" -> "jinningli/system2018-project1"
"Engineev/quintet" -> "Engineev/compiler-offline-judge"
"Engineev/quintet" -> "Engineev/mocker"
"Engineev/quintet" -> "Engineev/math-notes"
"Engineev/quintet" -> "Engineev/solutions"
"Engineev/compiler-offline-judge" -> "Engineev/quintet"
"Engineev/compiler-offline-judge" -> "Engineev/mocker"
"Engineev/mocker" -> "spectrometerHBH/Daedalus"
"KurodaKanbei/TOEFL" -> "jinhongyii/Lightning"
"iree-org/iree" -> "llvm/circt" ["e"=1]
"rsd-devel/rsd" -> "black-parrot/black-parrot"
"rsd-devel/rsd" -> "ultraembedded/biriscv"
"rsd-devel/rsd" -> "shioyadan/Konata"
"rsd-devel/rsd" -> "riscv-boom/riscv-boom"
"rsd-devel/rsd" -> "chipsalliance/Cores-VeeR-EH1"
"rsd-devel/rsd" -> "risclite/SuperScalar-RISCV-CPU"
"rsd-devel/rsd" -> "openhwgroup/cva6"
"rsd-devel/rsd" -> "openhwgroup/cv32e40p"
"rsd-devel/rsd" -> "syntacore/scr1"
"rsd-devel/rsd" -> "ridecore/ridecore"
"rsd-devel/rsd" -> "PrincetonUniversity/openpiton"
"rsd-devel/rsd" -> "bespoke-silicon-group/basejump_stl" ["e"=1]
"rsd-devel/rsd" -> "olofk/serv"
"rsd-devel/rsd" -> "vortexgpgpu/vortex"
"rsd-devel/rsd" -> "openhwgroup/cvfpu"
"riscv-software-src/homebrew-riscv" -> "riscv-software-src/riscv-pk"
"riscv-collab/riscv-gnu-toolchain" -> "riscv-software-src/riscv-isa-sim"
"riscv-collab/riscv-gnu-toolchain" -> "riscv/riscv-isa-manual"
"riscv-collab/riscv-gnu-toolchain" -> "riscv-software-src/riscv-tools"
"riscv-collab/riscv-gnu-toolchain" -> "chipsalliance/rocket-chip"
"riscv-collab/riscv-gnu-toolchain" -> "riscv-software-src/riscv-tests"
"riscv-collab/riscv-gnu-toolchain" -> "YosysHQ/picorv32"
"riscv-collab/riscv-gnu-toolchain" -> "riscv-non-isa/riscv-asm-manual"
"riscv-collab/riscv-gnu-toolchain" -> "chipsalliance/chisel"
"riscv-collab/riscv-gnu-toolchain" -> "mit-pdos/xv6-riscv" ["e"=1]
"riscv-collab/riscv-gnu-toolchain" -> "riscv-software-src/riscv-pk"
"riscv-collab/riscv-gnu-toolchain" -> "openhwgroup/cva6"
"riscv-collab/riscv-gnu-toolchain" -> "ucb-bar/chipyard"
"riscv-collab/riscv-gnu-toolchain" -> "SpinalHDL/VexRiscv"
"riscv-collab/riscv-gnu-toolchain" -> "riscv-boom/riscv-boom"
"riscv-collab/riscv-gnu-toolchain" -> "OpenXiangShan/XiangShan"
"mit-pdos/xv6-riscv" -> "riscv-collab/riscv-gnu-toolchain" ["e"=1]
"mit-pdos/xv6-riscv" -> "riscv/riscv-isa-manual" ["e"=1]
"mit-pdos/xv6-riscv" -> "riscv-software-src/riscv-isa-sim" ["e"=1]
"mit-pdos/xv6-riscv" -> "OpenXiangShan/XiangShan" ["e"=1]
"OpenXiangShan/XiangShan" -> "chipsalliance/chisel"
"OpenXiangShan/XiangShan" -> "chipsalliance/rocket-chip"
"OpenXiangShan/XiangShan" -> "OSCPU/NutShell"
"OpenXiangShan/XiangShan" -> "riscv-boom/riscv-boom"
"OpenXiangShan/XiangShan" -> "ucb-bar/chipyard"
"OpenXiangShan/XiangShan" -> "riscv-mcu/e203_hbirdv2"
"OpenXiangShan/XiangShan" -> "openhwgroup/cva6"
"OpenXiangShan/XiangShan" -> "SI-RISCV/e200_opensource"
"OpenXiangShan/XiangShan" -> "XUANTIE-RV/openc910"
"OpenXiangShan/XiangShan" -> "riscv/riscv-isa-manual"
"OpenXiangShan/XiangShan" -> "OpenXiangShan/XiangShan-doc"
"OpenXiangShan/XiangShan" -> "verilator/verilator" ["e"=1]
"OpenXiangShan/XiangShan" -> "riscv-collab/riscv-gnu-toolchain"
"OpenXiangShan/XiangShan" -> "XUANTIE-RV/wujian100_open"
"OpenXiangShan/XiangShan" -> "riscv-software-src/riscv-isa-sim"
"trabucayre/openFPGALoader" -> "olofk/serv" ["e"=1]
"LeiWang1999/FPGA" -> "riscv-mcu/e203_hbirdv2" ["e"=1]
"LeiWang1999/FPGA" -> "SI-RISCV/e200_opensource" ["e"=1]
"LeiWang1999/FPGA" -> "OpenXiangShan/XiangShan" ["e"=1]
"LeiWang1999/FPGA" -> "XUANTIE-RV/wujian100_open" ["e"=1]
"LeiWang1999/FPGA" -> "liangkangnan/tinyriscv" ["e"=1]
"u-boot/u-boot" -> "riscv-software-src/opensbi" ["e"=1]
"VerticalResearchGroup/miaow" -> "hughperkins/VeriGPU"
"VerticalResearchGroup/miaow" -> "jbush001/NyuziProcessor"
"VerticalResearchGroup/miaow" -> "vortexgpgpu/vortex"
"VerticalResearchGroup/miaow" -> "asicguy/gplgpu"
"VerticalResearchGroup/miaow" -> "THU-DSP-LAB/ventus-gpgpu"
"VerticalResearchGroup/miaow" -> "nvdla/hw"
"VerticalResearchGroup/miaow" -> "openhwgroup/cva6"
"VerticalResearchGroup/miaow" -> "gpgpu-sim/gpgpu-sim_distribution" ["e"=1]
"VerticalResearchGroup/miaow" -> "openhwgroup/cv32e40p"
"VerticalResearchGroup/miaow" -> "syntacore/scr1"
"VerticalResearchGroup/miaow" -> "riscv-boom/riscv-boom"
"VerticalResearchGroup/miaow" -> "YosysHQ/picorv32"
"VerticalResearchGroup/miaow" -> "ridecore/ridecore"
"VerticalResearchGroup/miaow" -> "chipsalliance/rocket-chip"
"VerticalResearchGroup/miaow" -> "pulp-platform/axi" ["e"=1]
"XUANTIE-RV/wujian100_open" -> "SI-RISCV/e200_opensource"
"XUANTIE-RV/wujian100_open" -> "pConst/basic_verilog" ["e"=1]
"XUANTIE-RV/wujian100_open" -> "riscv-mcu/e203_hbirdv2"
"XUANTIE-RV/wujian100_open" -> "nvdla/hw"
"XUANTIE-RV/wujian100_open" -> "YosysHQ/picorv32"
"XUANTIE-RV/wujian100_open" -> "chipsalliance/rocket-chip"
"XUANTIE-RV/wujian100_open" -> "darklife/darkriscv"
"XUANTIE-RV/wujian100_open" -> "chipsalliance/Cores-VeeR-EH1"
"XUANTIE-RV/wujian100_open" -> "XUANTIE-RV/openc910"
"XUANTIE-RV/wujian100_open" -> "alexforencich/verilog-axi" ["e"=1]
"XUANTIE-RV/wujian100_open" -> "OpenXiangShan/XiangShan"
"XUANTIE-RV/wujian100_open" -> "lowRISC/opentitan"
"XUANTIE-RV/wujian100_open" -> "ucb-bar/chipyard"
"XUANTIE-RV/wujian100_open" -> "jbush001/NyuziProcessor"
"XUANTIE-RV/wujian100_open" -> "openhwgroup/cva6"
"rajesh-s/computer-architecture-and-systems-resources" -> "PrincetonUniversity/openpiton" ["e"=1]
"rajesh-s/computer-architecture-and-systems-resources" -> "black-parrot/black-parrot" ["e"=1]
"rajesh-s/computer-architecture-and-systems-resources" -> "rsd-devel/rsd" ["e"=1]
"riscv-software-src/riscv-isa-sim" -> "riscv-collab/riscv-gnu-toolchain"
"riscv-software-src/riscv-isa-sim" -> "riscv/riscv-isa-manual"
"riscv-software-src/riscv-isa-sim" -> "riscv-software-src/riscv-pk"
"riscv-software-src/riscv-isa-sim" -> "riscv-software-src/riscv-tests"
"riscv-software-src/riscv-isa-sim" -> "riscv-software-src/riscv-tools"
"riscv-software-src/riscv-isa-sim" -> "chipsalliance/rocket-chip"
"riscv-software-src/riscv-isa-sim" -> "riscv-boom/riscv-boom"
"riscv-software-src/riscv-isa-sim" -> "riscv/riscv-opcodes"
"riscv-software-src/riscv-isa-sim" -> "chipsalliance/riscv-dv"
"riscv-software-src/riscv-isa-sim" -> "ucb-bar/chipyard"
"riscv-software-src/riscv-isa-sim" -> "openhwgroup/cva6"
"riscv-software-src/riscv-isa-sim" -> "riscv-non-isa/riscv-asm-manual"
"riscv-software-src/riscv-isa-sim" -> "chipsalliance/chisel"
"riscv-software-src/riscv-isa-sim" -> "riscvarchive/riscv-v-spec"
"riscv-software-src/riscv-isa-sim" -> "riscv-software-src/opensbi"
"chipsalliance/sv-tests" -> "black-parrot/black-parrot" ["e"=1]
"nickg/nvc" -> "sergeykhbr/riscv_vhdl" ["e"=1]
"nickg/nvc" -> "stnolting/neorv32" ["e"=1]
"google/skywater-pdk" -> "YosysHQ/picorv32" ["e"=1]
"CMU-HKN/CMU-ECE-CS-Guide" -> "shinezyy/micro-arch-training" ["e"=1]
"chipsalliance/rocket-chip" -> "chipsalliance/chisel"
"chipsalliance/rocket-chip" -> "ucb-bar/chipyard"
"chipsalliance/rocket-chip" -> "riscv-boom/riscv-boom"
"chipsalliance/rocket-chip" -> "sifive/freedom"
"chipsalliance/rocket-chip" -> "YosysHQ/picorv32"
"chipsalliance/rocket-chip" -> "freechipsproject/chisel-bootcamp"
"chipsalliance/rocket-chip" -> "openhwgroup/cva6"
"chipsalliance/rocket-chip" -> "SI-RISCV/e200_opensource"
"chipsalliance/rocket-chip" -> "ucb-bar/chisel-tutorial"
"chipsalliance/rocket-chip" -> "SpinalHDL/VexRiscv"
"chipsalliance/rocket-chip" -> "riscv-software-src/riscv-isa-sim"
"chipsalliance/rocket-chip" -> "OpenXiangShan/XiangShan"
"chipsalliance/rocket-chip" -> "chipsalliance/firrtl"
"chipsalliance/rocket-chip" -> "lowRISC/ibex"
"chipsalliance/rocket-chip" -> "riscv-collab/riscv-gnu-toolchain"
"pulp-platform/pulp-runtime" -> "pulp-platform/pulp-freertos"
"plctlab/PLCT-Weekly" -> "plctlab/llvm-project" ["e"=1]
"riscv/riscv-j-extension" -> "riscv/riscv-fast-interrupt"
"riscv/riscv-j-extension" -> "riscv-non-isa/iopmp-spec"
"riscv/riscv-j-extension" -> "riscv/riscv-cfi"
"riscv/riscv-j-extension" -> "riscv/riscv-profiles"
"riscv-non-isa/rvv-intrinsic-doc" -> "riscvarchive/riscv-v-spec"
"riscv-non-isa/rvv-intrinsic-doc" -> "riscv-non-isa/riscv-toolchain-conventions"
"riscv-non-isa/rvv-intrinsic-doc" -> "riscv/riscv-profiles"
"riscv-non-isa/rvv-intrinsic-doc" -> "pulp-platform/ara"
"riscv-non-isa/rvv-intrinsic-doc" -> "plctlab/llvm-project"
"riscv-non-isa/rvv-intrinsic-doc" -> "XUANTIE-RV/riscv-matrix-extension-spec"
"riscv-non-isa/rvv-intrinsic-doc" -> "riscv/riscv-p-spec"
"riscv-non-isa/rvv-intrinsic-doc" -> "riscv-non-isa/riscv-c-api-doc"
"riscv-non-isa/rvv-intrinsic-doc" -> "RALC88/riscv-vectorized-benchmark-suite"
"riscv-non-isa/rvv-intrinsic-doc" -> "chipsalliance/riscv-vector-tests"
"riscv-non-isa/rvv-intrinsic-doc" -> "camel-cdr/rvv-bench"
"riscv-non-isa/rvv-intrinsic-doc" -> "riscv/riscv-bitmanip"
"riscv-non-isa/rvv-intrinsic-doc" -> "riscv/riscv-opcodes"
"riscv-non-isa/rvv-intrinsic-doc" -> "compiler-dev/llvm-rv"
"riscv-non-isa/rvv-intrinsic-doc" -> "riscv/riscv-crypto"
"rustsbi/rustsbi" -> "riscv-software-src/opensbi" ["e"=1]
"rustsbi/rustsbi" -> "riscv-non-isa/riscv-sbi-doc" ["e"=1]
"logisim-evolution/logisim-evolution" -> "hneemann/Digital"
"logisim-evolution/logisim-evolution" -> "jdah/jdh-8" ["e"=1]
"logisim-evolution/logisim-evolution" -> "SebLague/Digital-Logic-Sim" ["e"=1]
"logisim-evolution/logisim-evolution" -> "sam-astro/Astro8-Computer" ["e"=1]
"logisim-evolution/logisim-evolution" -> "ghdl/ghdl" ["e"=1]
"logisim-evolution/logisim-evolution" -> "steveicarus/iverilog" ["e"=1]
"logisim-evolution/logisim-evolution" -> "YosysHQ/yosys" ["e"=1]
"logisim-evolution/logisim-evolution" -> "mortbopet/Ripes"
"logisim-evolution/logisim-evolution" -> "verilator/verilator" ["e"=1]
"logisim-evolution/logisim-evolution" -> "BrunoLevy/learn-fpga" ["e"=1]
"logisim-evolution/logisim-evolution" -> "enjoy-digital/litex" ["e"=1]
"logisim-evolution/logisim-evolution" -> "SpinalHDL/VexRiscv"
"logisim-evolution/logisim-evolution" -> "YosysHQ/picorv32"
"logisim-evolution/logisim-evolution" -> "stnolting/neorv32"
"logisim-evolution/logisim-evolution" -> "riscv/riscv-isa-manual"
"gem5/gem5" -> "ucb-bar/chipyard" ["e"=1]
"gem5/gem5" -> "riscv-boom/riscv-boom" ["e"=1]
"gem5/gem5" -> "riscv-software-src/riscv-isa-sim" ["e"=1]
"gem5/gem5" -> "chipsalliance/chisel" ["e"=1]
"gem5/gem5" -> "chipsalliance/rocket-chip" ["e"=1]
"gem5/gem5" -> "openhwgroup/cva6" ["e"=1]
"gem5/gem5" -> "ucb-bar/gemmini" ["e"=1]
"The-OpenROAD-Project/OpenROAD" -> "ucb-bar/chipyard" ["e"=1]
"sin-x/FPGA" -> "riscv-mcu/e203_hbirdv2" ["e"=1]
"sin-x/FPGA" -> "liangkangnan/tinyriscv" ["e"=1]
"alexforencich/verilog-ethernet" -> "YosysHQ/picorv32" ["e"=1]
"alexforencich/verilog-ethernet" -> "darklife/darkriscv" ["e"=1]
"eugene-tarassov/vivado-risc-v" -> "ucb-bar/chipyard"
"eugene-tarassov/vivado-risc-v" -> "openhwgroup/cva6"
"eugene-tarassov/vivado-risc-v" -> "ultraembedded/biriscv"
"eugene-tarassov/vivado-risc-v" -> "riscv-mcu/e203_hbirdv2"
"eugene-tarassov/vivado-risc-v" -> "pulp-platform/axi" ["e"=1]
"eugene-tarassov/vivado-risc-v" -> "XUANTIE-RV/openc910"
"eugene-tarassov/vivado-risc-v" -> "riscv-boom/riscv-boom"
"eugene-tarassov/vivado-risc-v" -> "ultraembedded/riscv"
"eugene-tarassov/vivado-risc-v" -> "SpinalHDL/VexRiscv"
"eugene-tarassov/vivado-risc-v" -> "ucb-bar/gemmini"
"eugene-tarassov/vivado-risc-v" -> "chipsalliance/rocket-chip"
"eugene-tarassov/vivado-risc-v" -> "cnrv/fpga-rocket-chip"
"eugene-tarassov/vivado-risc-v" -> "litex-hub/linux-on-litex-vexriscv" ["e"=1]
"eugene-tarassov/vivado-risc-v" -> "YosysHQ/picorv32"
"eugene-tarassov/vivado-risc-v" -> "corundum/corundum" ["e"=1]
"riscv-mcu/e203_hbirdv2" -> "SI-RISCV/e200_opensource"
"riscv-mcu/e203_hbirdv2" -> "liangkangnan/tinyriscv"
"riscv-mcu/e203_hbirdv2" -> "YosysHQ/picorv32"
"riscv-mcu/e203_hbirdv2" -> "pConst/basic_verilog" ["e"=1]
"riscv-mcu/e203_hbirdv2" -> "ultraembedded/biriscv"
"riscv-mcu/e203_hbirdv2" -> "XUANTIE-RV/openc910"
"riscv-mcu/e203_hbirdv2" -> "riscv-mcu/hbird-sdk"
"riscv-mcu/e203_hbirdv2" -> "darklife/darkriscv"
"riscv-mcu/e203_hbirdv2" -> "ultraembedded/riscv"
"riscv-mcu/e203_hbirdv2" -> "chipsalliance/rocket-chip"
"riscv-mcu/e203_hbirdv2" -> "lowRISC/ibex"
"riscv-mcu/e203_hbirdv2" -> "XUANTIE-RV/wujian100_open"
"riscv-mcu/e203_hbirdv2" -> "SpinalHDL/VexRiscv"
"riscv-mcu/e203_hbirdv2" -> "OpenXiangShan/XiangShan"
"riscv-mcu/e203_hbirdv2" -> "openhwgroup/cva6"
"amaranth-lang/amaranth" -> "olofk/serv" ["e"=1]
"m-labs/migen" -> "SpinalHDL/VexRiscv" ["e"=1]
"ultraembedded/riscv" -> "ultraembedded/biriscv"
"ultraembedded/riscv" -> "darklife/darkriscv"
"ultraembedded/riscv" -> "YosysHQ/picorv32"
"ultraembedded/riscv" -> "chipsalliance/riscv-dv"
"ultraembedded/riscv" -> "SpinalHDL/VexRiscv"
"ultraembedded/riscv" -> "riscv-mcu/e203_hbirdv2"
"ultraembedded/riscv" -> "lowRISC/ibex"
"ultraembedded/riscv" -> "syntacore/scr1"
"ultraembedded/riscv" -> "chipsalliance/Cores-VeeR-EH1"
"ultraembedded/riscv" -> "openhwgroup/cva6"
"ultraembedded/riscv" -> "ultraembedded/cores" ["e"=1]
"ultraembedded/riscv" -> "olofk/serv"
"ultraembedded/riscv" -> "riscvarchive/riscv-cores-list"
"ultraembedded/riscv" -> "ZipCPU/zipcpu" ["e"=1]
"ultraembedded/riscv" -> "riscv-software-src/riscv-tests"
"troyguo/awesome-dv" -> "openhwgroup/core-v-verif" ["e"=1]
"troyguo/awesome-dv" -> "chipsalliance/riscv-dv" ["e"=1]
"rafaelcalcada/rvx" -> "SonalPinto/kronos"
"rafaelcalcada/rvx" -> "Fraunhofer-IMS/airisc_core_complex" ["e"=1]
"rafaelcalcada/rvx" -> "openhwgroup/cv32e40s"
"rafaelcalcada/rvx" -> "RoaLogic/RV12"
"rafaelcalcada/rvx" -> "FelipeFFerreira/ITA-CORES"
"rafaelcalcada/rvx" -> "openhwgroup/cv32e41p"
"open-sdr/openwifi" -> "XUANTIE-RV/wujian100_open" ["e"=1]
"open-sdr/openwifi" -> "SI-RISCV/e200_opensource" ["e"=1]
"open-sdr/openwifi" -> "OpenXiangShan/XiangShan" ["e"=1]
"open-sdr/openwifi" -> "SpinalHDL/VexRiscv" ["e"=1]
"OSCPU/NutShell" -> "OpenXiangShan/XiangShan"
"OSCPU/NutShell" -> "OSCPU/NutShell-doc"
"OSCPU/NutShell" -> "freechipsproject/chisel-bootcamp"
"OSCPU/NutShell" -> "chipsalliance/rocket-chip"
"OSCPU/NutShell" -> "SI-RISCV/e200_opensource"
"OSCPU/NutShell" -> "chipsalliance/chisel-template"
"OSCPU/NutShell" -> "ucb-bar/riscv-mini"
"OSCPU/NutShell" -> "riscv-boom/riscv-boom"
"OSCPU/NutShell" -> "schoeberl/chisel-book"
"OSCPU/NutShell" -> "riscv-mcu/e203_hbirdv2"
"OSCPU/NutShell" -> "ucb-bar/chipyard"
"OSCPU/NutShell" -> "chipsalliance/chisel"
"OSCPU/NutShell" -> "shinezyy/micro-arch-training"
"OSCPU/NutShell" -> "THU-DSP-LAB/ventus-gpgpu"
"OSCPU/NutShell" -> "openhwgroup/cva6"
"SpinalHDL/SpinalHDL" -> "SpinalHDL/VexRiscv" ["e"=1]
"SpinalHDL/SpinalHDL" -> "chipsalliance/chisel" ["e"=1]
"SpinalHDL/SpinalHDL" -> "chipsalliance/rocket-chip" ["e"=1]
"SpinalHDL/SpinalHDL" -> "chipsalliance/firrtl" ["e"=1]
"SpinalHDL/SpinalHDL" -> "ucb-bar/chipyard" ["e"=1]
"SpinalHDL/SpinalHDL" -> "schoeberl/chisel-book" ["e"=1]
"SpinalHDL/SpinalHDL" -> "YosysHQ/picorv32" ["e"=1]
"liangkangnan/tinyriscv" -> "riscv-mcu/e203_hbirdv2"
"liangkangnan/tinyriscv" -> "ultraembedded/biriscv"
"liangkangnan/tinyriscv" -> "SI-RISCV/e200_opensource"
"liangkangnan/tinyriscv" -> "ultraembedded/riscv"
"liangkangnan/tinyriscv" -> "YosysHQ/picorv32"
"liangkangnan/tinyriscv" -> "pConst/basic_verilog" ["e"=1]
"liangkangnan/tinyriscv" -> "lowRISC/ibex"
"liangkangnan/tinyriscv" -> "darklife/darkriscv"
"liangkangnan/tinyriscv" -> "OSCPU/NutShell"
"liangkangnan/tinyriscv" -> "XUANTIE-RV/wujian100_open"
"liangkangnan/tinyriscv" -> "THU-DSP-LAB/ventus-gpgpu"
"liangkangnan/tinyriscv" -> "SpinalHDL/VexRiscv"
"liangkangnan/tinyriscv" -> "alexforencich/verilog-axi" ["e"=1]
"liangkangnan/tinyriscv" -> "chipsalliance/rocket-chip"
"liangkangnan/tinyriscv" -> "shinezyy/micro-arch-training"
"lowRISC/opentitan" -> "lowRISC/ibex"
"lowRISC/opentitan" -> "chipsalliance/riscv-dv"
"lowRISC/opentitan" -> "pulp-platform/axi" ["e"=1]
"lowRISC/opentitan" -> "openhwgroup/cva6"
"lowRISC/opentitan" -> "chipsalliance/Cores-VeeR-EH1"
"lowRISC/opentitan" -> "YosysHQ/picorv32"
"lowRISC/opentitan" -> "chipsalliance/rocket-chip"
"lowRISC/opentitan" -> "olofk/fusesoc" ["e"=1]
"lowRISC/opentitan" -> "chipsalliance/verible" ["e"=1]
"lowRISC/opentitan" -> "nvdla/hw"
"lowRISC/opentitan" -> "XUANTIE-RV/wujian100_open"
"lowRISC/opentitan" -> "openhwgroup/cv32e40p"
"lowRISC/opentitan" -> "pulp-platform/common_cells"
"lowRISC/opentitan" -> "ucb-bar/chipyard"
"lowRISC/opentitan" -> "cocotb/cocotb" ["e"=1]
"chipsalliance/verible" -> "chipsalliance/riscv-dv" ["e"=1]
"openhwgroup/programs" -> "openhwgroup/core-v-verif"
"openhwgroup/programs" -> "pulp-platform/snitch"
"openhwgroup/programs" -> "chipsalliance/VeeRwolf"
"openhwgroup/programs" -> "openhwgroup/core-v-mcu"
"openhwgroup/programs" -> "pulp-platform/riscv-dbg"
"openhwgroup/programs" -> "openhwgroup/cv32e40x"
"openhwgroup/programs" -> "riscv/riscv-debug-spec"
"openhwgroup/programs" -> "riscv-non-isa/riscv-trace-spec"
"openhwgroup/programs" -> "pulp-platform/pulp_cluster"
"openhwgroup/programs" -> "riscv/riscv-fast-interrupt"
"openhwgroup/programs" -> "openhwgroup/core-v-cores"
"openhwgroup/programs" -> "chipsalliance/Cores-VeeR-EH2"
"openhwgroup/programs" -> "openhwgroup/cv32e40p"
"hdl-util/hdmi" -> "olofk/serv" ["e"=1]
"HewlettPackard/mcpat" -> "tukl-msd/DRAMSys" ["e"=1]
"NJU-ProjectN/abstract-machine" -> "NJU-ProjectN/nemu"
"NJU-ProjectN/abstract-machine" -> "NJU-ProjectN/am-kernels"
"NJU-ProjectN/abstract-machine" -> "NJU-ProjectN/ics-pa-gitbook"
"NJU-ProjectN/abstract-machine" -> "OpenXiangShan/NEMU"
"NJU-ProjectN/abstract-machine" -> "jiangyy/mosaic"
"NJU-ProjectN/abstract-machine" -> "NJU-ProjectN/ics-pa"
"NJU-ProjectN/abstract-machine" -> "NJU-ProjectN/fceux-am"
"NJU-ProjectN/abstract-machine" -> "NJU-ProjectN/os-workbench-2022"
"NJU-ProjectN/abstract-machine" -> "shinezyy/micro-arch-training"
"NJU-ProjectN/abstract-machine" -> "riscv-non-isa/riscv-elf-psabi-doc"
"NJU-ProjectN/abstract-machine" -> "NJU-ProjectN/nvboard"
"NJU-ProjectN/abstract-machine" -> "plctlab/riscv-operating-system-mooc" ["e"=1]
"NJU-ProjectN/abstract-machine" -> "jiangyy/njuthesis" ["e"=1]
"NJU-ProjectN/abstract-machine" -> "OSCPU/oscpu-framework"
"NJU-ProjectN/abstract-machine" -> "OpenXiangShan/difftest"
"ustclug/Linux101-docs" -> "NJU-ProjectN/nvboard" ["e"=1]
"ustclug/Linux101-docs" -> "NJU-ProjectN/ics-pa-gitbook" ["e"=1]
"ustclug/Linux101-docs" -> "jiangyy/mosaic" ["e"=1]
"The-OpenROAD-Project/OpenLane" -> "lowRISC/ibex" ["e"=1]
"openhwgroup/core-v-cores" -> "openhwgroup/cvw"
"openhwgroup/core-v-cores" -> "openhwgroup/cv32e40x"
"openhwgroup/core-v-cores" -> "pulp-platform/riscv-dbg"
"openhwgroup/core-v-cores" -> "openhwgroup/core-v-verif"
"openhwgroup/core-v-cores" -> "openhwgroup/programs"
"openhwgroup/core-v-cores" -> "openhwgroup/cva5"
"openhwgroup/core-v-cores" -> "chipsalliance/VeeRwolf"
"openhwgroup/core-v-cores" -> "openhwgroup/cvfpu"
"openhwgroup/core-v-cores" -> "openhwgroup/cv32e40s"
"openhwgroup/core-v-cores" -> "RoaLogic/RV12"
"openhwgroup/core-v-cores" -> "pulp-platform/common_cells"
"openhwgroup/core-v-cores" -> "chipsalliance/Cores-VeeR-EH2"
"openhwgroup/core-v-cores" -> "pulp-platform/register_interface"
"openhwgroup/core-v-cores" -> "pulp-platform/cheshire"
"openhwgroup/core-v-cores" -> "riscv/riscv-fast-interrupt"
"llvm/torch-mlir" -> "llvm/circt" ["e"=1]
"doonny/basic_knowledge" -> "shinezyy/micro-arch-training"
"doonny/basic_knowledge" -> "doonny/PipeCNN" ["e"=1]
"bao-project/bao-hypervisor" -> "zero-day-labs/riscv-aia" ["e"=1]
"LBL-CoDEx/OpenSoCFabric" -> "hyoukjun/OpenSMART"
"LBL-CoDEx/OpenSoCFabric" -> "davidepatti/noxim"
"LBL-CoDEx/OpenSoCFabric" -> "anan-cn/Open-Source-Network-on-Chip-Router-RTL"
"LBL-CoDEx/OpenSoCFabric" -> "taichi-ishitani/tnoc"
"LBL-CoDEx/OpenSoCFabric" -> "ucb-bar/constellation"
"LBL-CoDEx/OpenSoCFabric" -> "TUM-LIS/lisnoc"
"lazyparser/becoming-a-compiler-engineer" -> "plctlab/llvm-project" ["e"=1]
"skyzh/core-os-riscv" -> "skyzh/raytracer.rs" ["e"=1]
"skyzh/core-os-riscv" -> "skyzh/RISCV-Simulator" ["e"=1]
"CS144/sponge-old2" -> "NJU-ProjectN/abstract-machine" ["e"=1]
"ARM-software/abi-aa" -> "eembc/coremark" ["e"=1]
"tukl-msd/DRAMPower" -> "tukl-msd/DRAMSys" ["e"=1]
"gpgpu-sim/gpgpu-sim_distribution" -> "vortexgpgpu/vortex" ["e"=1]
"gpgpu-sim/gpgpu-sim_distribution" -> "jbush001/NyuziProcessor" ["e"=1]
"gpgpu-sim/gpgpu-sim_distribution" -> "THU-DSP-LAB/ventus-gpgpu" ["e"=1]
"gpgpu-sim/gpgpu-sim_distribution" -> "VerticalResearchGroup/miaow" ["e"=1]
"BRTResearch/AIChip_Paper_List" -> "ucb-bar/gemmini" ["e"=1]
"chipsalliance/Cores-VeeR-EL2" -> "chipsalliance/Cores-VeeR-EH2"
"chipsalliance/Cores-VeeR-EL2" -> "chipsalliance/Cores-VeeR-EH1"
"chipsalliance/Cores-VeeR-EL2" -> "chipsalliance/VeeRwolf"
"chipsalliance/Cores-VeeR-EL2" -> "westerndigitalcorporation/swerv_eh1_fpga"
"chipsalliance/Cores-VeeR-EL2" -> "chipsalliance/Cores-SweRV_fpga"
"chipsalliance/Cores-VeeR-EL2" -> "SpinalHDL/NaxRiscv"
"chipsalliance/Cores-VeeR-EL2" -> "risclite/SuperScalar-RISCV-CPU"
"chipsalliance/Cores-VeeR-EL2" -> "syntacore/scr1"
"chipsalliance/Cores-VeeR-EL2" -> "chipsalliance/VeeR-ISS"
"BrunoLevy/learn-fpga" -> "olofk/serv" ["e"=1]
"BrunoLevy/learn-fpga" -> "YosysHQ/picorv32" ["e"=1]
"BrunoLevy/learn-fpga" -> "SpinalHDL/VexRiscv" ["e"=1]
"BrunoLevy/learn-fpga" -> "stnolting/neorv32" ["e"=1]
"BrunoLevy/learn-fpga" -> "riscv/learn" ["e"=1]
"BrunoLevy/learn-fpga" -> "darklife/darkriscv" ["e"=1]
"OpenXiangShan/NEMU" -> "OpenXiangShan/difftest"
"OpenXiangShan/NEMU" -> "OSCPU/ysyxSoC"
"OpenXiangShan/NEMU" -> "OpenXiangShan/HuanCun"
"OpenXiangShan/NEMU" -> "OpenXiangShan/GEM5"
"OpenXiangShan/NEMU" -> "shinezyy/micro-arch-training"
"OpenXiangShan/NEMU" -> "cyyself/cemu" ["e"=1]
"OpenXiangShan/NEMU" -> "NJU-ProjectN/abstract-machine"
"OpenXiangShan/NEMU" -> "OpenXiangShan/nexus-am"
"OpenXiangShan/NEMU" -> "OpenXiangShan/CoupledL2"
"tukl-msd/DRAMSys" -> "Minres/SystemC-Components"
"tukl-msd/DRAMSys" -> "mariusmm/RISC-V-TLM"
"tukl-msd/DRAMSys" -> "tukl-msd/DRAMPower" ["e"=1]
"tukl-msd/DRAMSys" -> "umd-memsys/DRAMsim3" ["e"=1]
"tukl-msd/DRAMSys" -> "Xilinx/libsystemctlm-soc"
"tukl-msd/DRAMSys" -> "machineware-gmbh/vcml"
"tukl-msd/DRAMSys" -> "accellera-official/systemc"
"tukl-msd/DRAMSys" -> "Liu-Cheng/cycle-accurate-SystemC-simulator-over-ramulator"
"tukl-msd/DRAMSys" -> "davidepatti/noxim"
"tukl-msd/DRAMSys" -> "NVlabs/matchlib"
"tukl-msd/DRAMSys" -> "intel/systemc-compiler"
"tukl-msd/DRAMSys" -> "CMU-SAFARI/ramulator" ["e"=1]
"tukl-msd/DRAMSys" -> "CMU-SAFARI/ramulator2" ["e"=1]
"tukl-msd/DRAMSys" -> "Xilinx/systemctlm-cosim-demo"
"tukl-msd/DRAMSys" -> "Arteris-IP/tlm2-interfaces"
"ultraembedded/biriscv" -> "ultraembedded/riscv"
"ultraembedded/biriscv" -> "rsd-devel/rsd"
"ultraembedded/biriscv" -> "risclite/SuperScalar-RISCV-CPU"
"ultraembedded/biriscv" -> "chipsalliance/Cores-VeeR-EH1"
"ultraembedded/biriscv" -> "lowRISC/ibex"
"ultraembedded/biriscv" -> "syntacore/scr1"
"ultraembedded/biriscv" -> "SpinalHDL/VexRiscv"
"ultraembedded/biriscv" -> "riscv-mcu/e203_hbirdv2"
"ultraembedded/biriscv" -> "darklife/darkriscv"
"ultraembedded/biriscv" -> "YosysHQ/picorv32"
"ultraembedded/biriscv" -> "ultraembedded/cores" ["e"=1]
"ultraembedded/biriscv" -> "riscvarchive/riscv-cores-list"
"ultraembedded/biriscv" -> "olofk/serv"
"ultraembedded/biriscv" -> "openhwgroup/cva6"
"ultraembedded/biriscv" -> "chipsalliance/riscv-dv"
"vortexgpgpu/vortex" -> "THU-DSP-LAB/ventus-gpgpu"
"vortexgpgpu/vortex" -> "hughperkins/VeriGPU"
"vortexgpgpu/vortex" -> "jbush001/NyuziProcessor"
"vortexgpgpu/vortex" -> "vortexgpgpu/vortex_tutorials"
"vortexgpgpu/vortex" -> "VerticalResearchGroup/miaow"
"vortexgpgpu/vortex" -> "gpgpu-sim/gpgpu-sim_distribution" ["e"=1]
"vortexgpgpu/vortex" -> "rsd-devel/rsd"
"vortexgpgpu/vortex" -> "openhwgroup/cva6"
"vortexgpgpu/vortex" -> "ucb-bar/chipyard"
"vortexgpgpu/vortex" -> "riscv-boom/riscv-boom"
"vortexgpgpu/vortex" -> "black-parrot/black-parrot"
"vortexgpgpu/vortex" -> "ultraembedded/biriscv"
"vortexgpgpu/vortex" -> "XUANTIE-RV/openc910"
"vortexgpgpu/vortex" -> "ucb-bar/gemmini"
"vortexgpgpu/vortex" -> "accel-sim/accel-sim-framework" ["e"=1]
"chipsalliance/VeeRwolf" -> "chipsalliance/Cores-VeeR-EH1"
"chipsalliance/VeeRwolf" -> "chipsalliance/Cores-VeeR-EL2"
"chipsalliance/VeeRwolf" -> "chipsalliance/Cores-VeeR-EH2"
"chipsalliance/VeeRwolf" -> "openhwgroup/programs"
"chipsalliance/VeeRwolf" -> "pulp-platform/riscv-dbg"
"chipsalliance/VeeRwolf" -> "openhwgroup/cv32e40p"
"chipsalliance/VeeRwolf" -> "openhwgroup/core-v-cores"
"chipsalliance/VeeRwolf" -> "olofk/fusesoc" ["e"=1]
"chipsalliance/VeeRwolf" -> "chipsalliance/VeeR-ISS"
"chipsalliance/VeeRwolf" -> "openhwgroup/core-v-verif"
"chipsalliance/VeeRwolf" -> "openhwgroup/cvfpu"
"chipsalliance/VeeRwolf" -> "pulp-platform/ara"
"chipsalliance/VeeRwolf" -> "SymbioticEDA/riscv-formal"
"chipsalliance/VeeRwolf" -> "risclite/SuperScalar-RISCV-CPU"
"chipsalliance/VeeRwolf" -> "black-parrot/black-parrot"
"riscv-mcu/hbird-sdk" -> "riscv-mcu/e203_hbirdv2"
"riscv-mcu/hbird-sdk" -> "SI-RISCV/hbird-e-sdk"
"riscv-mcu/hbird-sdk" -> "Nuclei-Software/nuclei-board-labs"
"riscv-mcu/hbird-sdk" -> "Nuclei-Software/nuclei-sdk"
"riscv-mcu/hbird-sdk" -> "xiaoerlang0359/E203plus"
"asicguy/gplgpu" -> "VerticalResearchGroup/miaow"
"asicguy/gplgpu" -> "jbush001/NyuziProcessor"
"asicguy/gplgpu" -> "fallingcat/HomebrewGPU"
"asicguy/gplgpu" -> "openrisc/mor1kx"
"asicguy/gplgpu" -> "Kenji-Ishimaru/polyphony"
"asicguy/gplgpu" -> "lowRISC/lowrisc-chip"
"asicguy/gplgpu" -> "vortexgpgpu/vortex"
"asicguy/gplgpu" -> "ridecore/ridecore"
"asicguy/gplgpu" -> "Wren6991/RISCBoy" ["e"=1]
"asicguy/gplgpu" -> "hughperkins/VeriGPU"
"asicguy/gplgpu" -> "JulianKemmerer/PipelineC-Graphics"
"asicguy/gplgpu" -> "pulp-platform/pulpino"
"adki/AMBA_AXI_AHB_APB" -> "riscv-mcu/e203_hbirdv2" ["e"=1]
"adki/AMBA_AXI_AHB_APB" -> "XUANTIE-RV/wujian100_open" ["e"=1]
"ucb-bar/fpga-zynq" -> "sifive/freedom"
"ucb-bar/fpga-zynq" -> "cnrv/rocket-chip-read"
"ucb-bar/fpga-zynq" -> "cnrv/fpga-rocket-chip"
"ucb-bar/fpga-zynq" -> "ucb-bar/chisel-tutorial"
"ucb-bar/fpga-zynq" -> "chipsalliance/rocket-chip"
"ucb-bar/fpga-zynq" -> "lowRISC/lowrisc-chip"
"ucb-bar/fpga-zynq" -> "ucb-bar/dsptools"
"ucb-bar/fpga-zynq" -> "chipsalliance/firrtl"
"ucb-bar/fpga-zynq" -> "ucb-bar/chipyard"
"ucb-bar/fpga-zynq" -> "riscv-software-src/riscv-tools"
"ucb-bar/fpga-zynq" -> "riscv-boom/fpga-zynq"
"ucb-bar/fpga-zynq" -> "sergeykhbr/riscv_vhdl"
"ucb-bar/fpga-zynq" -> "chipsalliance/chisel-template"
"ucb-bar/fpga-zynq" -> "firesim/firesim"
"ucb-bar/fpga-zynq" -> "riscv-boom/riscv-boom"
"meton-robean/ResearchNote" -> "meton-robean/Vector_MulAdd_Accelerator"
"meton-robean/ResearchNote" -> "meton-robean/deca"
"meton-robean/ResearchNote" -> "cnrv/rocket-chip-read"
"meton-robean/ResearchNote" -> "Intensivate/learning-journey"
"riscv/riscv-opcodes" -> "riscv-software-src/riscv-isa-sim"
"riscv/riscv-opcodes" -> "riscv-software-src/riscv-tests"
"riscv/riscv-opcodes" -> "riscv-non-isa/riscv-arch-test"
"riscv/riscv-opcodes" -> "riscv-software-src/riscv-pk"
"riscv/riscv-opcodes" -> "riscv/sail-riscv"
"riscv/riscv-opcodes" -> "riscv-non-isa/riscv-asm-manual"
"riscv/riscv-opcodes" -> "openhwgroup/force-riscv"
"riscv/riscv-opcodes" -> "riscv/riscv-debug-spec"
"riscv/riscv-opcodes" -> "riscv/riscv-isa-manual"
"riscv/riscv-opcodes" -> "riscv-software-src/opensbi"
"riscv/riscv-opcodes" -> "SymbioticEDA/riscv-formal"
"riscv/riscv-opcodes" -> "riscv-non-isa/riscv-elf-psabi-doc"
"riscv/riscv-opcodes" -> "riscv-software-src/riscv-tools"
"riscv/riscv-opcodes" -> "riscv/riscv-bitmanip"
"riscv/riscv-opcodes" -> "riscv-non-isa/riscv-toolchain-conventions"
"xiaoerlang0359/E203plus" -> "mfkiwl/E203_dma"
"exo-lang/exo" -> "ucb-bar/gemmini" ["e"=1]
"google/xls" -> "llvm/circt" ["e"=1]
"google/xls" -> "B-Lang-org/bsc" ["e"=1]
"google/xls" -> "chipsalliance/firrtl" ["e"=1]
"google/xls" -> "NVlabs/matchlib" ["e"=1]
"apache/parquet-cpp" -> "abs-tudelft/fletcher" ["e"=1]
"sparcians/map" -> "riscv-software-src/riscv-perf-model"
"sparcians/map" -> "Xilinx/libsystemctlm-soc"
"sparcians/map" -> "tukl-msd/DRAMSys"
"riscv-software-src/riscv-pk" -> "riscv-software-src/riscv-isa-sim"
"riscv-software-src/riscv-pk" -> "riscv-software-src/riscv-tests"
"riscv-software-src/riscv-pk" -> "riscv/riscv-opcodes"
"riscv-software-src/riscv-pk" -> "riscv-software-src/opensbi"
"riscv-software-src/riscv-pk" -> "riscv-software-src/riscv-tools"
"riscv-software-src/riscv-pk" -> "riscv/riscv-debug-spec"
"riscv-software-src/riscv-pk" -> "riscv-collab/riscv-gnu-toolchain"
"riscv-software-src/riscv-pk" -> "riscv-non-isa/riscv-elf-psabi-doc"
"riscv-software-src/riscv-pk" -> "riscv-collab/riscv-openocd"
"riscv-software-src/riscv-pk" -> "riscvarchive/riscv-fesvr"
"riscv-software-src/riscv-pk" -> "riscv-non-isa/riscv-arch-test"
"riscv-software-src/riscv-pk" -> "riscv-non-isa/riscv-asm-manual"
"riscv-software-src/riscv-pk" -> "sifive/freedom"
"riscv-software-src/riscv-pk" -> "riscv/sail-riscv"
"riscv-software-src/riscv-pk" -> "riscv-non-isa/riscv-toolchain-conventions"
"Nuclei-Software/NMSIS" -> "Nuclei-Software/nuclei-sdk"
"antonblanchard/microwatt" -> "olofk/serv" ["e"=1]
"antonblanchard/microwatt" -> "black-parrot/black-parrot" ["e"=1]
"antonblanchard/microwatt" -> "rsd-devel/rsd" ["e"=1]
"antonblanchard/microwatt" -> "PrincetonUniversity/openpiton" ["e"=1]
"google/qkeras" -> "sld-columbia/esp" ["e"=1]
"libriscv/libriscv" -> "michaeljclark/rv8" ["e"=1]
"libriscv/libriscv" -> "mathis-s/SoomRV" ["e"=1]
"libriscv/libriscv" -> "openhwgroup/cvw" ["e"=1]
"libriscv/libriscv" -> "riscv-software-src/riscv-pk" ["e"=1]
"mit-pdos/xv6-riscv-book" -> "riscv-non-isa/riscv-sbi-doc" ["e"=1]
"mit-pdos/xv6-riscv-book" -> "riscv-collab/riscv-gnu-toolchain" ["e"=1]
"mit-pdos/xv6-riscv-book" -> "riscv-software-src/opensbi" ["e"=1]
"openrisc/or1200" -> "openrisc/mor1kx"
"openrisc/or1200" -> "openrisc/orpsoc-cores"
"ucb-bar/berkeley-hardfloat" -> "openhwgroup/cvfpu"
"ucb-bar/berkeley-hardfloat" -> "ucb-bar/dsptools"
"ucb-bar/berkeley-hardfloat" -> "OpenXiangShan/fudian"
"ucb-bar/berkeley-hardfloat" -> "ucb-bar/testchipip"
"ucb-bar/berkeley-hardfloat" -> "ucb-bar/chiseltest"
"ucb-bar/berkeley-hardfloat" -> "chipsalliance/firrtl"
"ucb-bar/berkeley-hardfloat" -> "PrincetonUniversity/openpiton"
"ucb-bar/berkeley-hardfloat" -> "ucb-bar/riscv-torture"
"ucb-bar/berkeley-hardfloat" -> "chipsalliance/chisel-template"
"ucb-bar/berkeley-hardfloat" -> "pulp-platform/ara"
"ucb-bar/berkeley-hardfloat" -> "ucb-bar/riscv-mini"
"ucb-bar/berkeley-hardfloat" -> "IntelLabs/riscv-vector"
"ucb-bar/berkeley-hardfloat" -> "cnrv/rocket-chip-read"
"ucb-bar/berkeley-hardfloat" -> "ucb-bar/gemmini"
"dalance/svls" -> "chipsalliance/firrtl" ["e"=1]
"YosysHQ/apicula" -> "mmicko/prjtang" ["e"=1]
"stnolting/neorv32" -> "olofk/serv"
"stnolting/neorv32" -> "SpinalHDL/VexRiscv"
"stnolting/neorv32" -> "YosysHQ/picorv32"
"stnolting/neorv32" -> "lowRISC/ibex"
"stnolting/neorv32" -> "enjoy-digital/litex" ["e"=1]
"stnolting/neorv32" -> "BrunoLevy/learn-fpga" ["e"=1]
"stnolting/neorv32" -> "ultraembedded/biriscv"
"stnolting/neorv32" -> "openhwgroup/cva6"
"stnolting/neorv32" -> "darklife/darkriscv"
"stnolting/neorv32" -> "olofk/fusesoc" ["e"=1]
"stnolting/neorv32" -> "sergeykhbr/riscv_vhdl"
"stnolting/neorv32" -> "syntacore/scr1"
"stnolting/neorv32" -> "The-OpenROAD-Project/OpenLane" ["e"=1]
"stnolting/neorv32" -> "ghdl/ghdl" ["e"=1]
"stnolting/neorv32" -> "trabucayre/openFPGALoader" ["e"=1]
"harvard-acc/ALADDIN" -> "NVlabs/matchlib" ["e"=1]
"laforest/FPGADesignElements" -> "aignacio/ravenoc" ["e"=1]
"openhwgroup/force-riscv" -> "openhwgroup/core-v-verif"
"openhwgroup/force-riscv" -> "riscv-ovpsim/imperas-riscv-tests"
"openhwgroup/force-riscv" -> "chipsalliance/riscv-dv"
"openhwgroup/force-riscv" -> "riscv/sail-riscv"
"openhwgroup/force-riscv" -> "riscv-non-isa/riscv-arch-test"
"openhwgroup/force-riscv" -> "ucb-bar/riscv-torture"
"openhwgroup/force-riscv" -> "chipsalliance/riscv-vector-tests"
"openhwgroup/force-riscv" -> "riscv/riscv-opcodes"
"openhwgroup/force-riscv" -> "chipsalliance/dromajo"
"openhwgroup/force-riscv" -> "riscv-software-src/riscv-perf-model"
"openhwgroup/force-riscv" -> "pulp-platform/riscv-dbg"
"openhwgroup/force-riscv" -> "openhwgroup/programs"
"openhwgroup/force-riscv" -> "riscv/riscv-debug-spec"
"openhwgroup/force-riscv" -> "openhwgroup/cv32e40s"
"projf/projf-explore" -> "olofk/serv" ["e"=1]
"projf/projf-explore" -> "pulp-platform/common_cells" ["e"=1]
"alexforencich/verilog-axis" -> "pulp-platform/common_cells" ["e"=1]
"Nuclei-Software/nuclei-linux-sdk" -> "Nuclei-Software/nuclei-sdk"
"Jerc007/Open-GPGPU-FlexGrip-" -> "avl-bsuir/rv64x-base"
"jbush001/NyuziProcessor" -> "VerticalResearchGroup/miaow"
"jbush001/NyuziProcessor" -> "vortexgpgpu/vortex"
"jbush001/NyuziProcessor" -> "hughperkins/VeriGPU"
"jbush001/NyuziProcessor" -> "SpinalHDL/VexRiscv"
"jbush001/NyuziProcessor" -> "THU-DSP-LAB/ventus-gpgpu"
"jbush001/NyuziProcessor" -> "gpgpu-sim/gpgpu-sim_distribution" ["e"=1]
"jbush001/NyuziProcessor" -> "nvdla/hw"
"jbush001/NyuziProcessor" -> "openhwgroup/cva6"
"jbush001/NyuziProcessor" -> "pConst/basic_verilog" ["e"=1]
"jbush001/NyuziProcessor" -> "ZipCPU/zipcpu" ["e"=1]
"jbush001/NyuziProcessor" -> "YosysHQ/picorv32"
"jbush001/NyuziProcessor" -> "asicguy/gplgpu"
"jbush001/NyuziProcessor" -> "PrincetonUniversity/openpiton"
"jbush001/NyuziProcessor" -> "darklife/darkriscv"
"jbush001/NyuziProcessor" -> "rsd-devel/rsd"
"B-Lang-org/bsc" -> "BSVLang/Main"
"B-Lang-org/bsc" -> "bluespec/Flute"
"B-Lang-org/bsc" -> "bluespec/Piccolo"
"B-Lang-org/bsc" -> "google/xls" ["e"=1]
"B-Lang-org/bsc" -> "WangXuan95/BSV_Tutorial_cn" ["e"=1]
"B-Lang-org/bsc" -> "chipsalliance/firrtl"
"B-Lang-org/bsc" -> "clash-lang/clash-compiler" ["e"=1]
"B-Lang-org/bsc" -> "drom/awesome-hdl" ["e"=1]
"B-Lang-org/bsc" -> "llvm/circt"
"B-Lang-org/bsc" -> "chipsalliance/Surelog" ["e"=1]
"B-Lang-org/bsc" -> "bluespec/Toooba"
"B-Lang-org/bsc" -> "MikePopoloski/slang" ["e"=1]
"B-Lang-org/bsc" -> "chipsalliance/verible" ["e"=1]
"B-Lang-org/bsc" -> "rsnikhil/Bluespec_BSV_Tutorial"
"B-Lang-org/bsc" -> "zachjs/sv2v" ["e"=1]
"sylefeb/Silice" -> "olofk/serv" ["e"=1]
"sylefeb/Silice" -> "stnolting/neorv32" ["e"=1]
"llvm/circt" -> "chipsalliance/firrtl"
"llvm/circt" -> "google/xls" ["e"=1]
"llvm/circt" -> "calyxir/calyx" ["e"=1]
"llvm/circt" -> "chipsalliance/chisel"
"llvm/circt" -> "MikePopoloski/slang" ["e"=1]
"llvm/circt" -> "ucb-bar/chipyard"
"llvm/circt" -> "verilator/verilator" ["e"=1]
"llvm/circt" -> "llvm/torch-mlir" ["e"=1]
"llvm/circt" -> "YosysHQ/yosys" ["e"=1]
"llvm/circt" -> "llvm/Polygeist" ["e"=1]
"llvm/circt" -> "iree-org/iree" ["e"=1]
"llvm/circt" -> "fabianschuiki/llhd" ["e"=1]
"llvm/circt" -> "ucb-bar/gemmini"
"llvm/circt" -> "chipsalliance/verible" ["e"=1]
"llvm/circt" -> "B-Lang-org/bsc"
"antmicro/fastvdma" -> "maltanar/fpga-tidbits"
"chipsalliance/Cores-VeeR-EH2" -> "chipsalliance/Cores-VeeR-EL2"
"chipsalliance/Cores-VeeR-EH2" -> "chipsalliance/Cores-VeeR-EH1"
"chipsalliance/Cores-VeeR-EH2" -> "chipsalliance/VeeRwolf"
"chipsalliance/Cores-VeeR-EH2" -> "westerndigitalcorporation/swerv_eh1_fpga"
"chipsalliance/Cores-VeeR-EH2" -> "pulp-platform/ara"
"chipsalliance/Cores-VeeR-EH2" -> "SpinalHDL/NaxRiscv"
"chipsalliance/Cores-VeeR-EH2" -> "chipsalliance/Cores-SweRV_fpga"
"chipsalliance/Cores-VeeR-EH2" -> "chipsalliance/VeeR-ISS"
"chipsalliance/Cores-VeeR-EH2" -> "openhwgroup/programs"
"chipsalliance/Cores-VeeR-EH2" -> "PrincetonUniversity/openpiton"
"riscv-collab/v8" -> "ISRC-CAS/v8-riscv"
"fujitsu/A64FX" -> "shioyadan/Konata" ["e"=1]
"stevehoover/RISC-V_MYTH_Workshop" -> "shivanishah269/risc-v-core"
"stevehoover/RISC-V_MYTH_Workshop" -> "TL-X-org/TL-V_Projects"
"stevehoover/RISC-V_MYTH_Workshop" -> "kunalg123/riscv_workshop_collaterals"
"d0iasm/rvemu" -> "riscv-software-src/riscv-tests" ["e"=1]
"d0iasm/rvemu" -> "riscv/riscv-opcodes" ["e"=1]
"d0iasm/rvemu" -> "riscv-software-src/riscv-pk" ["e"=1]
"plctlab/PLCT-Open-Reports" -> "OSCPU/NutShell" ["e"=1]
"plctlab/PLCT-Open-Reports" -> "freechipsproject/chisel-bootcamp" ["e"=1]
"plctlab/PLCT-Open-Reports" -> "ucb-bar/chipyard" ["e"=1]
"plctlab/PLCT-Open-Reports" -> "shinezyy/micro-arch-training" ["e"=1]
"RSPwFPGAs/virtio-fpga-bridge" -> "tymonx/virtio"
"apache/tvm-vta" -> "ucb-bar/gemmini" ["e"=1]
"rsnikhil/ICFP2020_Bluespec_Tutorial" -> "kcamenzind/BluespecIntroGuide"
"ic-lab-duth/RISC-V-Vector" -> "ic-lab-duth/DRIM-S"
"ic-lab-duth/RISC-V-Vector" -> "martinriis/RISC-V-Vector-Processor"
"ic-lab-duth/RISC-V-Vector" -> "pulp-platform/ara"
"ic-lab-duth/RISC-V-Vector" -> "vproc/vicuna"
"Nuclei-Software/nuclei-sdk" -> "Nuclei-Software/nuclei-linux-sdk"
"Nuclei-Software/nuclei-sdk" -> "Nuclei-Software/NMSIS"
"Nuclei-Software/nuclei-sdk" -> "Nuclei-Software/nuclei-board-labs"
"chipsalliance/dromajo" -> "riscv-non-isa/riscv-arch-test"
"chipsalliance/dromajo" -> "SymbioticEDA/riscv-formal"
"chipsalliance/dromajo" -> "ucb-bar/riscv-torture"
"chipsalliance/dromajo" -> "chipsalliance/VeeR-ISS"
"chipsalliance/dromajo" -> "bluespec/Flute"
"takahirox/riscv-rust" -> "riscv-software-src/opensbi" ["e"=1]
"takahirox/riscv-rust" -> "riscv-software-src/riscv-tests" ["e"=1]
"takahirox/riscv-rust" -> "bluespec/Toooba" ["e"=1]
"takahirox/riscv-rust" -> "michaeljclark/rv8" ["e"=1]
"sycuricon/riscv-spike-sdk" -> "sycuricon/starship"
"sycuricon/riscv-spike-sdk" -> "ericxiao417/sensor-farm"
"ucsc-vama/essent" -> "pku-liang/ksim"
"ucsc-vama/essent" -> "ovh/sv2chisel"
"ucsc-vama/essent" -> "dian-lun-lin/RTLflow"
"ucsc-vama/essent" -> "Kuree/hgdb" ["e"=1]
"ucsc-vama/essent" -> "chiselverify/chiselverify"
"chiselverify/chiselverify" -> "ucb-bar/chiseltest"
"chiselverify/chiselverify" -> "ovh/sv2chisel"
"chiselverify/chiselverify" -> "ucsc-vama/essent"
"chiselverify/chiselverify" -> "freechipsproject/ip-contributions"
"chiselverify/chiselverify" -> "sifive/chisel-circt" ["e"=1]
"chiselverify/chiselverify" -> "maltanar/fpga-tidbits"
"chiselverify/chiselverify" -> "ucb-bar/dsptools"
"maltanar/axi-in-chisel" -> "maltanar/fpga-tidbits"
"ovh/sv2chisel" -> "ucsc-vama/essent"
"ovh/sv2chisel" -> "chiselverify/chiselverify"
"ovh/sv2chisel" -> "ucb-bar/chiseltest"
"mflowgen/mflowgen" -> "ucb-bar/hammer" ["e"=1]
"OpenXiangShan/nexus-am" -> "Tang-Haojin/YuQuan"
"ultraembedded/core_ddr3_controller" -> "ultraembedded/biriscv" ["e"=1]
"chipsalliance/Surelog" -> "black-parrot/black-parrot" ["e"=1]
"riscv/riscv-crypto" -> "riscvarchive/riscv-code-size-reduction"
"riscv/riscv-crypto" -> "riscv/riscv-debug-spec"
"riscv/riscv-crypto" -> "scarv/xcrypto"
"riscv/riscv-crypto" -> "riscv/riscv-bitmanip"
"riscv/riscv-crypto" -> "riscv/sail-riscv"
"riscv/riscv-crypto" -> "riscv/riscv-profiles"
"riscv/riscv-crypto" -> "mjosaarinen/lwaes_isa" ["e"=1]
"riscv/riscv-crypto" -> "riscv-non-isa/riscv-arch-test"
"riscv/riscv-crypto" -> "riscv/riscv-fast-interrupt"
"riscv/riscv-crypto" -> "riscv/riscv-opcodes"
"riscv/riscv-crypto" -> "riscv-non-isa/rvv-intrinsic-doc"
"riscv/riscv-crypto" -> "riscv-non-isa/riscv-iommu"
"riscv/riscv-crypto" -> "grayresearch/CX"
"riscv/riscv-crypto" -> "pulp-platform/ara"
"riscv/riscv-crypto" -> "chipsalliance/Cores-VeeR-EL2"
"chipsalliance/Cores-SweRV_fpga" -> "westerndigitalcorporation/swerv_eh1_fpga"
"OSCPU/chisel-playground" -> "ysyx-ta/ysyx-summer-readings"
"IBM/AccDNN" -> "ucb-bar/gemmini" ["e"=1]
"ucb-bar/rocket" -> "ucb-bar/chisel2-deprecated"
"ucb-bar/rocket" -> "ucb-bar/vscale"
"MaxXSoft/Fuxi" -> "ucb-bar/riscv-mini" ["e"=1]
"aignacio/ravenoc" -> "agalimberti/NoCRouter"
"aignacio/ravenoc" -> "taichi-ishitani/tnoc"
"aignacio/ravenoc" -> "aignacio/mpsoc_example"
"aignacio/ravenoc" -> "pulp-platform/FlooNoC"
"aignacio/ravenoc" -> "matutani/nocgen"
"aignacio/ravenoc" -> "ucb-bar/constellation"
"fabianschuiki/llhd" -> "chipsalliance/firrtl" ["e"=1]
"fabianschuiki/llhd" -> "llvm/circt" ["e"=1]
"fabianschuiki/llhd" -> "ucsc-vama/essent" ["e"=1]
"openhwgroup/core-v-verif" -> "openhwgroup/cv32e40p"
"openhwgroup/core-v-verif" -> "openhwgroup/programs"
"openhwgroup/core-v-verif" -> "chipsalliance/riscv-dv"
"openhwgroup/core-v-verif" -> "openhwgroup/force-riscv"
"openhwgroup/core-v-verif" -> "taichi-ishitani/tvip-axi" ["e"=1]
"openhwgroup/core-v-verif" -> "lowRISC/ibex"
"openhwgroup/core-v-verif" -> "SymbioticEDA/riscv-formal"
"openhwgroup/core-v-verif" -> "troyguo/awesome-dv" ["e"=1]
"openhwgroup/core-v-verif" -> "pulp-platform/common_cells"
"openhwgroup/core-v-verif" -> "riscv-non-isa/riscv-arch-test"
"openhwgroup/core-v-verif" -> "pulp-platform/riscv-dbg"
"openhwgroup/core-v-verif" -> "openhwgroup/core-v-cores"
"openhwgroup/core-v-verif" -> "tpoikela/uvm-python" ["e"=1]
"openhwgroup/core-v-verif" -> "chipsalliance/Cores-VeeR-EH1"
"openhwgroup/core-v-verif" -> "ucb-bar/riscv-torture"
"OSCPU/NutShell-doc" -> "OSCPU/NutShell"
"riscvarchive/riscv-code-size-reduction" -> "riscv-software-src/riscv-config"
"ucb-bar/sha3" -> "seldridge/rocket-rocc-examples"
"ucb-bar/sha3" -> "meton-robean/Vector_MulAdd_Accelerator"
"ucb-bar/sha3" -> "IBM/rocc-software"
"kvm-riscv/linux" -> "kvm-riscv/howto"
"plctlab/llvm-project" -> "compiler-dev/llvm-rv"
"plctlab/llvm-project" -> "plctlab/rvv-benchmark"
"plctlab/llvm-project" -> "ISRC-CAS/c910-llvm"
"plctlab/llvm-project" -> "riscv-non-isa/rvv-intrinsic-doc"
"plctlab/llvm-project" -> "RALC88/riscv-vectorized-benchmark-suite"
"learnwithexamples/learnsystemc" -> "Muriukidavid/systemc-examples"
"learnwithexamples/learnsystemc" -> "intel/systemc-compiler"
"learnwithexamples/learnsystemc" -> "Minres/SystemC-Components"
"anan-cn/Open-Source-Network-on-Chip-Router-RTL" -> "taichi-ishitani/tnoc"
"anan-cn/Open-Source-Network-on-Chip-Router-RTL" -> "bakhshalipour/NoC-Verilog"
"anan-cn/Open-Source-Network-on-Chip-Router-RTL" -> "agalimberti/NoCRouter"
"anan-cn/Open-Source-Network-on-Chip-Router-RTL" -> "LBL-CoDEx/OpenSoCFabric"
"anan-cn/Open-Source-Network-on-Chip-Router-RTL" -> "Angela-WangBo/Shenjing-RTL"
"shivanishah269/risc-v-core" -> "TL-X-org/TL-V_Projects"
"shivanishah269/risc-v-core" -> "manili/VSDBabySoC"
"shivanishah269/risc-v-core" -> "stevehoover/RISC-V_MYTH_Workshop"
"riscvarchive/educational-materials" -> "stevehoover/warp-v"
"openhwgroup/core-v-mcu" -> "openhwgroup/programs"
"chipsalliance/VeeR-ISS" -> "tenstorrent/whisper"
"chipsalliance/VeeR-ISS" -> "chipsalliance/dromajo"
"Kenji-Ishimaru/polyphony" -> "bradgrantham/alice5"
"RSPwFPGAs/qemu-hdl-cosim" -> "RSPwFPGAs/virtio-fpga"
"B-Lang-org/bsc-contrib" -> "B-Lang-org/bdw"
"pulp-platform/mempool" -> "pulp-platform/snitch"
"pulp-platform/mempool" -> "bespoke-silicon-group/bsg_manycore"
"pulp-platform/mempool" -> "pulp-platform/spatz"
"pulp-platform/mempool" -> "openhwgroup/cv32e40x"
"pulp-platform/mempool" -> "pulp-platform/cheshire"
"pulp-platform/mempool" -> "openhwgroup/cvfpu"
"pulp-platform/mempool" -> "openhwgroup/cv32e40s"
"pulp-platform/mempool" -> "pulp-platform/FlooNoC"
"pulp-platform/mempool" -> "pulp-platform/bender" ["e"=1]
"pulp-platform/mempool" -> "openhwgroup/cv-hpdcache"
"boyuai/CS420" -> "LiJiasen-00921/Arch2019_Assignment"
"boyuai/CS420" -> "peterzheng98/Compiler-2020"
"boyuai/CS420" -> "SJTU-ACM-Class-2018/lecture-notes-of-probability"
"boyuai/CS420" -> "peterzheng98/Compiler-2020-testcases"
"boyuai/CS420" -> "Engineev/ravel"
"boyuai/CS420" -> "oscardhc/Compiler-Spider"
"boyuai/CS420" -> "MasterJH5574/Mx-Compiler"
"aut0/avp64" -> "not-chciken/TLMBoy"
"pulp-platform/snitch" -> "pulp-platform/snitch_cluster"
"pulp-platform/snitch" -> "pulp-platform/mempool"
"pulp-platform/snitch" -> "openhwgroup/programs"
"pulp-platform/snitch" -> "pulp-platform/spatz"
"pulp-platform/snitch" -> "pulp-platform/pulp_cluster"
"RALC88/riscv-vectorized-benchmark-suite" -> "RALC88/gem5"
"RALC88/riscv-vectorized-benchmark-suite" -> "camel-cdr/rvv-bench"
"peterzheng98/Compiler-2020-testcases" -> "LiJiasen-00921/Arch2019_Assignment"
"meton-robean/Vector_MulAdd_Accelerator" -> "rhit-neuro/deca"
"meton-robean/Vector_MulAdd_Accelerator" -> "ucb-bar/sha3"
"Engineev/ravel" -> "Engineev/mocker"
"Engineev/ravel" -> "oscardhc/Compiler-Spider"
"Engineev/ravel" -> "peterzheng98/Compiler-2020"
"7sDream/remda" -> "skyzh/raytracer.rs"
"Arteris-IP/tlm2-interfaces" -> "Minres/SystemC-Components"
"kvm-riscv/howto" -> "kvm-riscv/linux"
"skyzh/raytracer-tutorial" -> "skyzh/raytracer.rs"
"jinhongyii/Lightning" -> "spectrometerHBH/Daedalus"
"shsjxzh/ACM-DB" -> "CreeperLin/Arch2018"
"SJTU-ACM-Class-2018/lecture-notes-of-probability" -> "peterzheng98/Compiler-2020"
"SJTU-ACM-Class-2018/lecture-notes-of-probability" -> "peterzheng98/Compiler-2020-testcases"
"peterzheng98/Compiler-2020" -> "SJTU-ACM-Class-2018/lecture-notes-of-probability"
"peterzheng98/Compiler-2020" -> "peterzheng98/Compiler-2020-testcases"
"oscardhc/TicketSystem-2020" -> "ACMClassCourses/acmOS-riscv"
"ACMClassCourses/MS108-2020" -> "ACMClassCourses/acmOS-riscv"
"ACMClassCourses/MS108-2020" -> "jinhongyii/Python_Assignment"
"ACMClassCourses/MS108-2020" -> "cmd2001/jLock"
"oscardhc/Compiler-Spider" -> "peterzheng98/Compiler-2020-testcases"
"MasterJH5574/Mx-Compiler" -> "peterzheng98/Compiler-2020-testcases"
"LiJiasen-00921/Arch2019_Assignment" -> "peterzheng98/Compiler-2020-testcases"
"tvvocold/How-To-Ask-Questions-The-Smart-Way" -> "tangx/Stop-Ask-Questions-The-Stupid-Ways" ["e"=1]
"sysprog21/rv32emu" -> "mathis-s/SoomRV" ["e"=1]
"jdah/jdh-8" -> "logisim-evolution/logisim-evolution" ["e"=1]
"sharpie7/circuitjs1" -> "hneemann/Digital" ["e"=1]
"sharpie7/circuitjs1" -> "logisim-evolution/logisim-evolution" ["e"=1]
"algorithmica-org/algorithmica" -> "mortbopet/Ripes" ["e"=1]
"yangminz/bcst_csapp" -> "NJU-ProjectN/ics-pa-gitbook" ["e"=1]
"kaitoukito/Computer-Science-Textbooks" -> "kaitoukito/A-Primer-on-Memory-Consistency-and-Cache-Coherence"
"kaitoukito/Computer-Science-Textbooks" -> "kaitoukito/Integrated-Circuit-Textbooks"
"kaitoukito/Computer-Science-Textbooks" -> "shinezyy/micro-arch-training"
"kaitoukito/Computer-Science-Textbooks" -> "THU-DSP-LAB/ventus-gpgpu"
"kaitoukito/Computer-Science-Textbooks" -> "vortexgpgpu/vortex"
"kaitoukito/Computer-Science-Textbooks" -> "XUANTIE-RV/openc910"
"kaitoukito/Computer-Science-Textbooks" -> "hughperkins/VeriGPU"
"kaitoukito/Computer-Science-Textbooks" -> "VerticalResearchGroup/miaow"
"kaitoukito/Computer-Science-Textbooks" -> "riscv-mcu/e203_hbirdv2"
"kaitoukito/Computer-Science-Textbooks" -> "ucb-bar/gemmini"
"kaitoukito/Computer-Science-Textbooks" -> "jbush001/NyuziProcessor"
"kaitoukito/Computer-Science-Textbooks" -> "sin-x/FPGA" ["e"=1]
"kaitoukito/Computer-Science-Textbooks" -> "gpgpu-sim/gpgpu-sim_distribution" ["e"=1]
"kaitoukito/Computer-Science-Textbooks" -> "accel-sim/accel-sim-framework" ["e"=1]
"kaitoukito/Computer-Science-Textbooks" -> "ucb-bar/chipyard"
"kdlucas/byte-unixbench" -> "eembc/coremark" ["e"=1]
"riscv/riscv-profiles" -> "riscvarchive/riscv-platform-specs"
"riscv/riscv-profiles" -> "riscv-non-isa/riscv-iommu"
"riscv/riscv-profiles" -> "riscv-software-src/riscv-config"
"riscv/riscv-profiles" -> "riscv-software-src/riscof"
"riscv/riscv-profiles" -> "riscvarchive/riscv-code-size-reduction"
"riscv/riscv-profiles" -> "riscv/riscv-bitmanip"
"ACMClassCourses/Compiler-Design-Implementation" -> "ACMClassCourses/RISCV-CPU"
"ACMClassCourses/Compiler-Design-Implementation" -> "ZYHowell/Yx"
"ACMClassCourses/Compiler-Design-Implementation" -> "ACMClassCourses/Arch2022-Notes"
"ACMClassCourses/Compiler-Design-Implementation" -> "GAIR-NLP/cs2916" ["e"=1]
"ACMClassCourses/Compiler-Design-Implementation" -> "Engineev/ravel"
"ACMClassCourses/Compiler-Design-Implementation" -> "ZYHowell/YPU"
"ACMClassCourses/Compiler-Design-Implementation" -> "SiriusNEO/Masterball"
"ACMClassCourses/Compiler-Design-Implementation" -> "Seven-Streams/Notes"
"ZYHowell/Yx" -> "ACMClassCourses/acmOS-riscv"
"ZYHowell/Yx" -> "ACMClassCourses/Compiler-Design-Implementation"
"myhdl/myhdl" -> "chipsalliance/chisel" ["e"=1]
"lowRISC/lowrisc-chip" -> "pulp-platform/pulpino"
"lowRISC/lowrisc-chip" -> "sifive/freedom"
"lowRISC/lowrisc-chip" -> "ucb-bar/fpga-zynq"
"lowRISC/lowrisc-chip" -> "westerndigitalcorporation/swerv_eh1"
"lowRISC/lowrisc-chip" -> "chipsalliance/firrtl"
"lowRISC/lowrisc-chip" -> "ucb-bar/riscv-sodor"
"lowRISC/lowrisc-chip" -> "chipsalliance/rocket-chip"
"lowRISC/lowrisc-chip" -> "VectorBlox/orca"
"lowRISC/lowrisc-chip" -> "syntacore/scr1"
"lowRISC/lowrisc-chip" -> "bu-icsg/dana"
"lowRISC/lowrisc-chip" -> "firesim/firesim"
"lowRISC/lowrisc-chip" -> "openhwgroup/cv32e40p"
"lowRISC/lowrisc-chip" -> "RoaLogic/RV12"
"lowRISC/lowrisc-chip" -> "sergeykhbr/riscv_vhdl"
"lowRISC/lowrisc-chip" -> "ucb-bar/chisel-tutorial"
"YosysHQ/icestorm" -> "YosysHQ/picorv32" ["e"=1]
"rcore-os/rCore-Tutorial-v3" -> "riscv-software-src/opensbi" ["e"=1]
"eminfedar/fedar-f1-rv64im" -> "Evensgn/RISC-V-CPU"
"eminfedar/fedar-f1-rv64im" -> "eminfedar/fedar-e1-rv32i"
"eminfedar/fedar-f1-rv64im" -> "mbaykenar/apis_anatolia"
"eminfedar/fedar-f1-rv64im" -> "KASIRGA-KIZIL/tekno-kizil"
"eminfedar/fedar-f1-rv64im" -> "jasonlin316/RISC-V-CPU"
"chipsalliance/chisel" -> "chipsalliance/rocket-chip"
"chipsalliance/chisel" -> "freechipsproject/chisel-bootcamp"
"chipsalliance/chisel" -> "ucb-bar/chipyard"
"chipsalliance/chisel" -> "chipsalliance/firrtl"
"chipsalliance/chisel" -> "ucb-bar/chisel-tutorial"
"chipsalliance/chisel" -> "riscv-boom/riscv-boom"
"chipsalliance/chisel" -> "chipsalliance/chisel-template"
"chipsalliance/chisel" -> "schoeberl/chisel-book"
"chipsalliance/chisel" -> "SpinalHDL/SpinalHDL" ["e"=1]
"chipsalliance/chisel" -> "OpenXiangShan/XiangShan"
"chipsalliance/chisel" -> "verilator/verilator" ["e"=1]
"chipsalliance/chisel" -> "YosysHQ/yosys" ["e"=1]
"chipsalliance/chisel" -> "llvm/circt"
"chipsalliance/chisel" -> "SpinalHDL/VexRiscv"
"chipsalliance/chisel" -> "YosysHQ/picorv32"
"scalesim-project/scale-sim-v2" -> "ucb-bar/gemmini" ["e"=1]
"ultraembedded/cores" -> "ultraembedded/biriscv" ["e"=1]
"zhenyu-zang/xv6-riscv-book-Chinese" -> "shinezyy/micro-arch-training" ["e"=1]
"OpenXiangShan/difftest" -> "OpenXiangShan/NEMU"
"OpenXiangShan/difftest" -> "OpenXiangShan/HuanCun"
"OpenXiangShan/difftest" -> "OSCPU/chisel-playground"
"SebLague/Digital-Logic-Sim" -> "logisim-evolution/logisim-evolution" ["e"=1]
"SebLague/Digital-Logic-Sim" -> "hneemann/Digital" ["e"=1]
"microdynamics-cpu/tree-core-ide" -> "sycuricon/starship"
"cccriscv/mini-riscv-os" -> "mathis-s/SoomRV" ["e"=1]
"bao-project/bao-demos" -> "zero-day-labs/riscv-iommu-demo" ["e"=1]
"YosysHQ/picorv32" -> "SpinalHDL/VexRiscv"
"YosysHQ/picorv32" -> "darklife/darkriscv"
"YosysHQ/picorv32" -> "chipsalliance/rocket-chip"
"YosysHQ/picorv32" -> "YosysHQ/yosys" ["e"=1]
"YosysHQ/picorv32" -> "openhwgroup/cva6"
"YosysHQ/picorv32" -> "lowRISC/ibex"
"YosysHQ/picorv32" -> "SI-RISCV/e200_opensource"
"YosysHQ/picorv32" -> "olofk/serv"
"YosysHQ/picorv32" -> "enjoy-digital/litex" ["e"=1]
"YosysHQ/picorv32" -> "ultraembedded/riscv"
"YosysHQ/picorv32" -> "riscv-mcu/e203_hbirdv2"
"YosysHQ/picorv32" -> "openhwgroup/cv32e40p"
"YosysHQ/picorv32" -> "stnolting/neorv32"
"YosysHQ/picorv32" -> "ultraembedded/biriscv"
"YosysHQ/picorv32" -> "syntacore/scr1"
"google/CFU-Playground" -> "ucb-bar/gemmini" ["e"=1]
"google/CFU-Playground" -> "sld-columbia/esp" ["e"=1]
"chipsalliance/firrtl" -> "chipsalliance/chisel"
"chipsalliance/firrtl" -> "chipsalliance/chisel-template"
"chipsalliance/firrtl" -> "ucb-bar/chisel-tutorial"
"chipsalliance/firrtl" -> "llvm/circt"
"chipsalliance/firrtl" -> "ucb-bar/dsptools"
"chipsalliance/firrtl" -> "schoeberl/chisel-book"
"chipsalliance/firrtl" -> "freechipsproject/chisel-bootcamp"
"chipsalliance/firrtl" -> "ucb-bar/chiseltest"
"chipsalliance/firrtl" -> "ucb-bar/chipyard"
"chipsalliance/firrtl" -> "freechipsproject/chisel-testers"
"chipsalliance/firrtl" -> "chipsalliance/treadle"
"chipsalliance/firrtl" -> "chipsalliance/rocket-chip"
"chipsalliance/firrtl" -> "ucb-bar/riscv-mini"
"chipsalliance/firrtl" -> "freechipsproject/diagrammer"
"chipsalliance/firrtl" -> "ucb-bar/riscv-sodor"
"pulp-platform/ara" -> "ic-lab-duth/RISC-V-Vector"
"pulp-platform/ara" -> "vproc/vicuna"
"pulp-platform/ara" -> "IntelLabs/riscv-vector"
"pulp-platform/ara" -> "XUANTIE-RV/riscv-matrix-extension-spec"
"pulp-platform/ara" -> "chipsalliance/Cores-VeeR-EH2"
"pulp-platform/ara" -> "ucb-bar/saturn-vectors"
"pulp-platform/ara" -> "pulp-platform/spatz"
"pulp-platform/ara" -> "riscvarchive/riscv-v-spec"
"pulp-platform/ara" -> "openhwgroup/cvfpu"
"pulp-platform/ara" -> "tenstorrent/riscv-ocelot"
"pulp-platform/ara" -> "pulp-platform/FlooNoC"
"pulp-platform/ara" -> "ucb-bar/berkeley-hardfloat"
"pulp-platform/ara" -> "THU-DSP-LAB/ventus-gpgpu"
"pulp-platform/ara" -> "ucb-bar/chipyard"
"pulp-platform/ara" -> "pulp-platform/cheshire"
"aolofsson/oh" -> "YosysHQ/picorv32" ["e"=1]
"aolofsson/oh" -> "pulp-platform/common_cells" ["e"=1]
"mikeroyal/RISC-V-Guide" -> "openhwgroup/cvw"
"mikeroyal/RISC-V-Guide" -> "riscv/learn"
"mikeroyal/RISC-V-Guide" -> "mattvenn/awesome-opensource-asic-resources" ["e"=1]
"mikeroyal/RISC-V-Guide" -> "olofk/serv"
"mikeroyal/RISC-V-Guide" -> "BrunoLevy/learn-fpga" ["e"=1]
"mikeroyal/RISC-V-Guide" -> "openhwgroup/core-v-cores"
"mikeroyal/RISC-V-Guide" -> "arm-university/VLSI-Fundamentals-Education-Kit" ["e"=1]
"mikeroyal/RISC-V-Guide" -> "lowRISC/ibex"
"mikeroyal/RISC-V-Guide" -> "sysprog21/rv32emu" ["e"=1]
"CMU-SAFARI/ramulator" -> "tukl-msd/DRAMSys" ["e"=1]
"CMU-SAFARI/ramulator" -> "ucb-bar/gemmini" ["e"=1]
"LeiWang1999/ZYNQ-NVDLA" -> "ucb-bar/gemmini" ["e"=1]
"Wren6991/Hazard3" -> "splinedrive/kianRiscV" ["e"=1]
"Wren6991/Hazard3" -> "olofk/serv"
"Wren6991/Hazard3" -> "stnolting/neorv32"
"Wren6991/Hazard3" -> "lawrie/fpga_pio" ["e"=1]
"Wren6991/Hazard3" -> "syntacore/scr1"
"Wren6991/Hazard3" -> "raspberrypi/pico-bootrom-rp2350"
"Wren6991/Hazard3" -> "pulp-platform/riscv-dbg"
"Wren6991/Hazard3" -> "BrunoLevy/learn-fpga" ["e"=1]
"Wren6991/Hazard3" -> "trabucayre/openFPGALoader" ["e"=1]
"Wren6991/Hazard3" -> "YosysHQ/apicula" ["e"=1]
"Wren6991/Hazard3" -> "openhwgroup/cvw"
"Wren6991/Hazard3" -> "laforest/FPGADesignElements" ["e"=1]
"Wren6991/Hazard3" -> "openhwgroup/cv32e40p"
"Wren6991/Hazard3" -> "black-parrot/black-parrot"
"Wren6991/Hazard3" -> "lowRISC/ibex"
"LekKit/RVVM" -> "michaeljclark/rv8" ["e"=1]
"LekKit/RVVM" -> "riscv-software-src/opensbi" ["e"=1]
"LekKit/RVVM" -> "riscv-software-src/riscv-isa-sim" ["e"=1]
"stffrdhrn/sdram-controller" -> "openrisc/mor1kx" ["e"=1]
"chadyuu/riscv-chisel-book" -> "chipsalliance/chisel-template"
"chadyuu/riscv-chisel-book" -> "ucb-bar/riscv-mini"
"chadyuu/riscv-chisel-book" -> "schoeberl/chisel-examples"
"chadyuu/riscv-chisel-book" -> "maltanar/axi-in-chisel"
"chadyuu/riscv-chisel-book" -> "schoeberl/chisel-book"
"plctlab/riscv-operating-system-mooc" -> "riscv-collab/riscv-gnu-toolchain" ["e"=1]
"plctlab/riscv-operating-system-mooc" -> "shinezyy/micro-arch-training" ["e"=1]
"plctlab/riscv-operating-system-mooc" -> "liangkangnan/tinyriscv" ["e"=1]
"plctlab/riscv-operating-system-mooc" -> "OSCPU/NutShell" ["e"=1]
"jeffhammond/STREAM" -> "eembc/coremark-pro" ["e"=1]
"enjoy-digital/litedram" -> "chipsalliance/VeeRwolf" ["e"=1]
"Redcrafter/verilog2factorio" -> "shioyadan/Konata" ["e"=1]
"QQxiaoming/quard_star_tutorial" -> "arch-simulator-sig/advanced-computer-architecture"
"QQxiaoming/quard_star_tutorial" -> "arch-simulator-sig/quard-star-tutorial-2021"
"QQxiaoming/quard_star_tutorial" -> "shinezyy/micro-arch-training"
"QQxiaoming/quard_star_tutorial" -> "LoveLonelyTime/Bergamot"
"QQxiaoming/quard_star_tutorial" -> "OSCPU-Zhoushan/Zhoushan"
"QQxiaoming/quard_star_tutorial" -> "Seeker0472/ysyx-linux"
"QQxiaoming/quard_star_tutorial" -> "CmdBlockZQG/rvcore-mini-linux"
"ucb-bar/chisel2-deprecated" -> "ucb-bar/rocket"
"ucb-bar/chisel2-deprecated" -> "ucb-bar/vscale"
"ucb-bar/chisel2-deprecated" -> "chipsalliance/firrtl"
"ucb-bar/chisel2-deprecated" -> "sifive/sifive-blocks"
"ucb-bar/chisel2-deprecated" -> "maltanar/fpga-tidbits"
"ucb-bar/chisel2-deprecated" -> "ucb-bar/chisel-tutorial"
"ucb-bar/chisel2-deprecated" -> "LBL-CoDEx/OpenSoCFabric"
"ucb-bar/chisel2-deprecated" -> "ucb-bar/zscale"
"ucb-bar/chisel2-deprecated" -> "lowRISC/lowrisc-chip"
"ucb-bar/chisel2-deprecated" -> "ucb-bar/uncore"
"cvut/qtrvsim" -> "liangkangnan/tinyriscv" ["e"=1]
"cvut/qtrvsim" -> "mortbopet/Ripes" ["e"=1]
"cvut/qtrvsim" -> "openhwgroup/cvw" ["e"=1]
"cvut/qtrvsim" -> "black-parrot/black-parrot" ["e"=1]
"os-fpga/Virtual-FPGA-Lab" -> "os-fpga/GettingStartedWithFPGAs"
"os-fpga/Virtual-FPGA-Lab" -> "stevehoover/RISC-V_MYTH_Workshop"
"os-fpga/Virtual-FPGA-Lab" -> "shivanishah269/risc-v-core"
"os-fpga/Virtual-FPGA-Lab" -> "shariethernet/RPHAX"
"os-fpga/Virtual-FPGA-Lab" -> "stillwater-sc/RISC-V-TensorCore"
"OSCPU/ysyx" -> "OSCPU/oscpu-framework"
"starfive-tech/linux" -> "starfive-tech/u-boot"
"starfive-tech/linux" -> "starfive-tech/JH7100_Docs"
"starfive-tech/linux" -> "starfive-tech/VisionFive2"
"starfive-tech/linux" -> "starfive-tech/VisionFive"
"starfive-tech/linux" -> "starfive-tech/Fedora_on_StarFive"
"starfive-tech/linux" -> "starfive-tech/opensbi"
"starfive-tech/linux" -> "starfive-tech/freelight-u-sdk"
"OpenXiangShan/fudian" -> "OpenXiangShan/HuanCun"
"OpenXiangShan/fudian" -> "pulp-platform/cvfpu"
"OpenXiangShan/fudian" -> "OpenXiangShan/YunSuan"
"smunaut/doom_riscv" -> "zxmarcos/huedeon-gpu" ["e"=1]
"f32c/f32c" -> "VectorBlox/orca"
"f32c/f32c" -> "f32c/arduino"
"f32c/f32c" -> "skordal/potato"
"f32c/f32c" -> "RoaLogic/RV12"
"f32c/f32c" -> "ridecore/ridecore"
"f32c/f32c" -> "sergeykhbr/riscv_vhdl"
"f32c/f32c" -> "syntacore/scr1"
"f32c/f32c" -> "onchipuis/mriscv"
"f32c/f32c" -> "pulp-platform/pulpino"
"f32c/f32c" -> "SymbioticEDA/riscv-formal"
"f32c/f32c" -> "YosysHQ/prjtrellis" ["e"=1]
"f32c/f32c" -> "openrisc/mor1kx"
"f32c/f32c" -> "SpinalHDL/VexRiscv"
"f32c/f32c" -> "VLSI-EDA/PoC" ["e"=1]
"f32c/f32c" -> "lowRISC/lowrisc-chip"
"HonkW93/automatic-verilog" -> "RV-BOSC/OpenNoC" ["e"=1]
"openhwgroup/cv32e40x" -> "openhwgroup/cv32e40s"
"openhwgroup/cv32e40x" -> "openhwgroup/core-v-xif"
"openhwgroup/cv32e40x" -> "pulp-platform/register_interface"
"openhwgroup/cv32e40x" -> "esl-epfl/x-heep"
"openhwgroup/cv32e40x" -> "pulp-platform/mempool"
"openhwgroup/cv32e40x" -> "openhwgroup/core-v-cores"
"openhwgroup/cv32e40x" -> "openhwgroup/programs"
"intel/systemc-compiler" -> "anikau31/systemc-clang"
"intel/systemc-compiler" -> "accellera-official/systemc"
"intel/systemc-compiler" -> "Minres/SystemC-Components"
"intel/systemc-compiler" -> "mariusmm/RISC-V-TLM"
"intel/systemc-compiler" -> "NVlabs/matchlib"
"intel/systemc-compiler" -> "machineware-gmbh/vcml"
"intel/systemc-compiler" -> "tukl-msd/DRAMSys"
"intel/systemc-compiler" -> "learnwithexamples/learnsystemc"
"intel/systemc-compiler" -> "Arteris-IP/tlm2-interfaces"
"intel/systemc-compiler" -> "Xilinx/libsystemctlm-soc"
"intel/systemc-compiler" -> "Nic30/hwt" ["e"=1]
"intel/systemc-compiler" -> "Xilinx/systemctlm-cosim-demo"
"intel/systemc-compiler" -> "tpoikela/uvm-python" ["e"=1]
"intel/systemc-compiler" -> "SystemRDL/systemrdl-compiler" ["e"=1]
"intel/systemc-compiler" -> "davidepatti/noxim"
"stevehoover/LF-Building-a-RISC-V-CPU-Core" -> "TL-X-org/TL-V_Projects"
"stevehoover/LF-Building-a-RISC-V-CPU-Core" -> "shivanishah269/risc-v-core"
"stevehoover/LF-Building-a-RISC-V-CPU-Core" -> "stevehoover/RISC-V_MYTH_Workshop"
"stevehoover/LF-Building-a-RISC-V-CPU-Core" -> "riscv/learn"
"stevehoover/LF-Building-a-RISC-V-CPU-Core" -> "splinedrive/kianRiscV" ["e"=1]
"stevehoover/LF-Building-a-RISC-V-CPU-Core" -> "olofk/serv"
"stevehoover/LF-Building-a-RISC-V-CPU-Core" -> "The-OpenROAD-Project/OpenLane" ["e"=1]
"stevehoover/LF-Building-a-RISC-V-CPU-Core" -> "openhwgroup/cv32e40s"
"stevehoover/LF-Building-a-RISC-V-CPU-Core" -> "riscv/meta-riscv" ["e"=1]
"stevehoover/LF-Building-a-RISC-V-CPU-Core" -> "Fraunhofer-IMS/airisc_core_complex" ["e"=1]
"stevehoover/LF-Building-a-RISC-V-CPU-Core" -> "riscv-software-src/riscv-tests"
"davidepatti/noxim" -> "booksim/booksim2" ["e"=1]
"davidepatti/noxim" -> "LBL-CoDEx/OpenSoCFabric"
"davidepatti/noxim" -> "tukl-msd/DRAMSys"
"davidepatti/noxim" -> "jessebarreto/NetworkOnChip"
"davidepatti/noxim" -> "taichi-ishitani/tnoc"
"davidepatti/noxim" -> "amonemi/ProNoC"
"davidepatti/noxim" -> "intel/systemc-compiler"
"davidepatti/noxim" -> "ucb-bar/constellation"
"davidepatti/noxim" -> "agalimberti/NoCRouter"
"davidepatti/noxim" -> "mariusmm/RISC-V-TLM"
"davidepatti/noxim" -> "accellera-official/systemc"
"davidepatti/noxim" -> "harvard-acc/gem5-aladdin" ["e"=1]
"davidepatti/noxim" -> "anan-cn/Open-Source-Network-on-Chip-Router-RTL"
"davidepatti/noxim" -> "Accelergy-Project/accelergy" ["e"=1]
"davidepatti/noxim" -> "aignacio/ravenoc"
"siliconcompiler/siliconcompiler" -> "pulp-platform/common_cells" ["e"=1]
"XUANTIE-RV/riscv-aosp" -> "XUANTIE-RV/open-yoc"
"XUANTIE-RV/riscv-aosp" -> "aosp-riscv/working-group"
"XUANTIE-RV/riscv-aosp" -> "XUANTIE-RV/openc906"
"vproc/vicuna" -> "pulp-platform/ara"
"vproc/vicuna" -> "ic-lab-duth/RISC-V-Vector"
"seldridge/verilog" -> "openrisc/mor1kx" ["e"=1]
"os-fpga/open-source-fpga-resource" -> "os-fpga/Virtual-FPGA-Lab" ["e"=1]
"os-fpga/open-source-fpga-resource" -> "stevehoover/warp-v" ["e"=1]
"kaitoukito/Integrated-Circuit-Textbooks" -> "kaitoukito/Computer-Science-Textbooks"
"kaitoukito/Integrated-Circuit-Textbooks" -> "Dazhuzhu-github/systolic-array" ["e"=1]
"levskaya/jslinux-deobfuscated" -> "riscv-software-src/riscv-angel" ["e"=1]
"riscv-ovpsim/imperas-riscv-tests" -> "riscv-verification/RVVI"
"riscv-ovpsim/imperas-riscv-tests" -> "openhwgroup/force-riscv"
"riscv-ovpsim/imperas-riscv-tests" -> "riscv-admin/riscv-ovpsim"
"riscv-ovpsim/imperas-riscv-tests" -> "riscv-software-src/riscv-perf-model"
"riscv-ovpsim/imperas-riscv-tests" -> "riscv-non-isa/riscv-arch-test"
"riscv-verification/RVVI" -> "riscv-verification/riscvISACOV"
"riscv-verification/RVVI" -> "riscv-ovpsim/imperas-riscv-tests"
"ucb-bar/midas" -> "ucb-bar/midas-examples"
"ucb-bar/midas" -> "chick/visualizer"
"maltanar/fpga-tidbits" -> "maltanar/axi-in-chisel"
"maltanar/fpga-tidbits" -> "maltanar/rosetta"
"maltanar/fpga-tidbits" -> "antmicro/fastvdma"
"OpenXiangShan/XiangShan-doc" -> "OpenXiangShan/HuanCun"
"OpenXiangShan/XiangShan-doc" -> "OpenXiangShan/xs-env"
"OpenXiangShan/XiangShan-doc" -> "OpenXiangShan/XiangShan"
"OpenXiangShan/XiangShan-doc" -> "OpenXiangShan/difftest"
"OpenXiangShan/XiangShan-doc" -> "arch-simulator-sig/advanced-computer-architecture"
"OpenXiangShan/XiangShan-doc" -> "XUANTIE-RV/openc910"
"OpenXiangShan/XiangShan-doc" -> "OSCPU/NutShell"
"OpenXiangShan/XiangShan-doc" -> "OpenXiangShan/GEM5"
"OpenXiangShan/XiangShan-doc" -> "schoeberl/chisel-book"
"OpenXiangShan/XiangShan-doc" -> "riscv-boom/riscv-boom"
"OpenXiangShan/XiangShan-doc" -> "OSCPU/ysyx"
"OpenXiangShan/XiangShan-doc" -> "cnrv/riscv-soc-book" ["e"=1]
"OpenXiangShan/XiangShan-doc" -> "THU-DSP-LAB/ventus-gpgpu"
"OpenXiangShan/XiangShan-doc" -> "ucb-bar/chipyard"
"OpenXiangShan/XiangShan-doc" -> "pulp-platform/ara"
"ucb-bar/riscv-torture" -> "ccelio/chisel-style-guide"
"ucb-bar/riscv-torture" -> "chipsalliance/dromajo"
"ucb-bar/riscv-torture" -> "chipsalliance/riscv-dv"
"ucb-bar/riscv-torture" -> "riscv-non-isa/riscv-arch-test"
"ucb-bar/riscv-torture" -> "riscv-software-src/riscv-tests"
"ucb-bar/riscv-torture" -> "ucb-bar/berkeley-hardfloat"
"ucb-bar/riscv-torture" -> "openhwgroup/force-riscv"
"ucb-bar/riscv-torture" -> "riscv/sail-riscv"
"ucb-bar/riscv-torture" -> "riscv-verification/RVVI"
"riscv-software-src/riscof" -> "riscv-software-src/riscv-isac"
"riscv-software-src/riscof" -> "riscv-software-src/riscv-config"
"openhwgroup/cvw" -> "black-parrot/black-parrot"
"openhwgroup/cvw" -> "openhwgroup/core-v-cores"
"openhwgroup/cvw" -> "openhwgroup/cva5"
"openhwgroup/cvw" -> "lowRISC/muntjac"
"openhwgroup/cvw" -> "openhwgroup/cvfpu"
"openhwgroup/cvw" -> "splinedrive/kianRiscV" ["e"=1]
"openhwgroup/cvw" -> "SpinalHDL/NaxRiscv"
"openhwgroup/cvw" -> "SpinalHDL/VexiiRiscv"
"openhwgroup/cvw" -> "syntacore/scr1"
"openhwgroup/cvw" -> "vproc/vicuna"
"openhwgroup/cvw" -> "pulp-platform/redmule"
"openhwgroup/cvw" -> "esl-epfl/x-heep"
"openhwgroup/cvw" -> "ultraembedded/biriscv"
"openhwgroup/cvw" -> "riscv-software-src/riscof"
"ic-lab-duth/DRIM" -> "ic-lab-duth/DRIM-S"
"CTSRD-CHERI/bluecheck" -> "rsnikhil/Learn_Bluespec_and_RISCV_Design"
"sycuricon/starship" -> "sycuricon/riscv-spike-sdk"
"sycuricon/starship" -> "microdynamics-cpu/tree-core-ide"
"pulp-platform/hero" -> "pulp-platform/carfield"
"josecm/riscv-hyp-tests" -> "zero-day-labs/riscv-aia"
"josecm/riscv-hyp-tests" -> "zero-day-labs/riscv-iommu-demo"
"systemc/systemc-2.3" -> "mariusmm/RISC-V-TLM"
"dian-lun-lin/RTLflow" -> "ucsc-vama/essent"
"avl-bsuir/rv64x-base" -> "Y-BoBo/RV32I-GPU"
"avl-bsuir/rv64x-base" -> "Jerc007/Open-GPGPU-FlexGrip-"
"TL-X-org/TL-V_Projects" -> "shivanishah269/risc-v-core"
"TL-X-org/TL-V_Projects" -> "stevehoover/RISC-V_MYTH_Workshop"
"starfive-tech/freelight-u-sdk" -> "starfive-tech/JH7100_ddrinit"
"starfive-tech/freelight-u-sdk" -> "starfive-tech/JH7100_secondBoot"
"howardlau1999/server-programming-guide" -> "YukunJ/Teach-Myself-CPP" ["e"=1]
"riscv-software-src/riscv-ctg" -> "riscv-software-src/riscv-isac"
"openhwgroup/cv32e40s" -> "openhwgroup/cv32e40x"
"openhwgroup/cv32e40s" -> "openhwgroup/cv32e41p"
"openhwgroup/cv32e40s" -> "openhwgroup/core-v-xif"
"OpenXiangShan/HuanCun" -> "OpenXiangShan/CoupledL2"
"OpenXiangShan/HuanCun" -> "OpenXiangShan/fudian"
"riscv/riscv-aia" -> "zero-day-labs/riscv-aia"
"B-Lang-org/bdw" -> "B-Lang-org/bsc-contrib"
"starfive-tech/Fedora_on_StarFive" -> "starfive-tech/VisionFive"
"starfive-tech/Fedora_on_StarFive" -> "starfive-tech/freelight-u-sdk"
"starfive-tech/u-boot" -> "starfive-tech/opensbi"
"ic-lab-duth/DRIM-S" -> "ic-lab-duth/DRIM"
"riscv-software-src/riscv-isac" -> "riscv-software-src/riscv-ctg"
"starfive-tech/opensbi" -> "starfive-tech/u-boot"
"starfive-tech/JH7100_ddrinit" -> "starfive-tech/JH7100_secondBoot"
"starfive-tech/JH7100_secondBoot" -> "starfive-tech/JH7100_ddrinit"
"cmd2001/Open-TesutoHime" -> "ACMClassCourses/acmOS-riscv"
"ACMClassCourses/acmOS-riscv" -> "oscardhc/TicketSystem-2020"
"ACMClassCourses/acmOS-riscv" -> "cmd2001/Open-TesutoHime"
"ACMClassCourses/acmOS-riscv" -> "ACMClassCourses/MS108-2020"
"pConst/basic_verilog" -> "riscv-mcu/e203_hbirdv2" ["e"=1]
"pConst/basic_verilog" -> "XUANTIE-RV/wujian100_open" ["e"=1]
"foxsen/archbase" -> "OpenXiangShan/XiangShan" ["e"=1]
"aolofsson/awesome-opensource-hardware" -> "olofk/serv" ["e"=1]
"sam-astro/Astro8-Computer" -> "logisim-evolution/logisim-evolution" ["e"=1]
"ghdl/ghdl" -> "stnolting/neorv32" ["e"=1]
"larsbrinkhoff/awesome-cpus" -> "darklife/darkriscv" ["e"=1]
"kilograham/rp2040-doom" -> "Wren6991/Hazard3" ["e"=1]
"enjoy-digital/litepcie" -> "pulp-platform/common_cells" ["e"=1]
"enjoy-digital/litex" -> "SpinalHDL/VexRiscv" ["e"=1]
"enjoy-digital/litex" -> "YosysHQ/picorv32" ["e"=1]
"enjoy-digital/litex" -> "olofk/serv" ["e"=1]
"enjoy-digital/litex" -> "stnolting/neorv32" ["e"=1]
"NJU-ProjectN/nvboard" -> "OSCPU/ysyx-workbench"
"NJU-ProjectN/nvboard" -> "OSCPU/yosys-sta"
"NJU-ProjectN/nvboard" -> "OSCPU/ysyxSoC"
"NJU-ProjectN/nvboard" -> "shinezyy/micro-arch-training"
"NJU-ProjectN/nvboard" -> "NJU-ProjectN/fceux-am"
"NJU-ProjectN/nvboard" -> "OSCPU/chisel-playground"
"NJU-ProjectN/nvboard" -> "ysyx-ta/ysyx-summer-readings"
"NJU-ProjectN/nvboard" -> "ucb-bar/riscv-mini"
"NJU-ProjectN/nvboard" -> "OSCPU/NutShell"
"NJU-ProjectN/nvboard" -> "arch-simulator-sig/advanced-computer-architecture"
"NJU-ProjectN/nvboard" -> "Digital-EDA/Digital-IDE" ["e"=1]
"NJU-ProjectN/nvboard" -> "NJU-ProjectN/ics-pa-gitbook"
"NJU-ProjectN/nvboard" -> "OpenXiangShan/difftest"
"NJU-ProjectN/nvboard" -> "riscv-non-isa/riscv-elf-psabi-doc"
"NJU-ProjectN/nvboard" -> "OSCC-Project/iEDA" ["e"=1]
"sergeykhbr/riscv_vhdl" -> "skordal/potato"
"sergeykhbr/riscv_vhdl" -> "syntacore/scr1"
"sergeykhbr/riscv_vhdl" -> "stnolting/neorv32"
"sergeykhbr/riscv_vhdl" -> "ucb-bar/fpga-zynq"
"sergeykhbr/riscv_vhdl" -> "nickg/nvc" ["e"=1]
"sergeykhbr/riscv_vhdl" -> "lowRISC/lowrisc-chip"
"sergeykhbr/riscv_vhdl" -> "VLSI-EDA/PoC" ["e"=1]
"sergeykhbr/riscv_vhdl" -> "ultraembedded/biriscv"
"sergeykhbr/riscv_vhdl" -> "f32c/f32c"
"sergeykhbr/riscv_vhdl" -> "openrisc/mor1kx"
"sergeykhbr/riscv_vhdl" -> "drom/awesome-hdl" ["e"=1]
"sergeykhbr/riscv_vhdl" -> "UVVM/UVVM" ["e"=1]
"sergeykhbr/riscv_vhdl" -> "slaclab/surf" ["e"=1]
"sergeykhbr/riscv_vhdl" -> "sifive/freedom"
"sergeykhbr/riscv_vhdl" -> "openhwgroup/cv32e40p"
"schoeberl/chisel-book" -> "freechipsproject/chisel-bootcamp"
"schoeberl/chisel-book" -> "chipsalliance/chisel-template"
"schoeberl/chisel-book" -> "schoeberl/chisel-examples"
"schoeberl/chisel-book" -> "ucb-bar/riscv-mini"
"schoeberl/chisel-book" -> "chipsalliance/chisel"
"schoeberl/chisel-book" -> "ucb-bar/chipyard"
"schoeberl/chisel-book" -> "ucb-bar/chisel-tutorial"
"schoeberl/chisel-book" -> "chipsalliance/firrtl"
"schoeberl/chisel-book" -> "schoeberl/chisel-lab"
"schoeberl/chisel-book" -> "ucb-bar/chiseltest"
"schoeberl/chisel-book" -> "ucb-bar/riscv-sodor"
"schoeberl/chisel-book" -> "ucb-bar/dsptools"
"schoeberl/chisel-book" -> "chipsalliance/rocket-chip"
"schoeberl/chisel-book" -> "ucb-bar/gemmini"
"schoeberl/chisel-book" -> "riscv-boom/riscv-boom"
"MoonbaseOtago/vroom" -> "rsd-devel/rsd"
"MoonbaseOtago/vroom" -> "mathis-s/SoomRV"
"MoonbaseOtago/vroom" -> "chipsalliance/Cores-VeeR-EH2"
"MoonbaseOtago/vroom" -> "black-parrot/black-parrot"
"MoonbaseOtago/vroom" -> "SpinalHDL/NaxRiscv"
"MoonbaseOtago/vroom" -> "chipsalliance/Cores-VeeR-EL2"
"MoonbaseOtago/vroom" -> "chipsalliance/Cores-VeeR-EH1"
"MoonbaseOtago/vroom" -> "openhwgroup/cvfpu"
"MoonbaseOtago/vroom" -> "ultraembedded/biriscv"
"MoonbaseOtago/vroom" -> "openhwgroup/cvw"
"MoonbaseOtago/vroom" -> "bluespec/Toooba"
"MoonbaseOtago/vroom" -> "pulp-platform/ara"
"MoonbaseOtago/vroom" -> "vortexgpgpu/vortex"
"MoonbaseOtago/vroom" -> "bespoke-silicon-group/bsg_manycore"
"MoonbaseOtago/vroom" -> "XUANTIE-RV/openc910"
"hughperkins/VeriGPU" -> "VerticalResearchGroup/miaow"
"hughperkins/VeriGPU" -> "vortexgpgpu/vortex"
"hughperkins/VeriGPU" -> "jbush001/NyuziProcessor"
"hughperkins/VeriGPU" -> "THU-DSP-LAB/ventus-gpgpu"
"hughperkins/VeriGPU" -> "black-parrot/black-parrot"
"hughperkins/VeriGPU" -> "openhwgroup/cvfpu"
"hughperkins/VeriGPU" -> "ultraembedded/cores" ["e"=1]
"hughperkins/VeriGPU" -> "lowRISC/ibex"
"hughperkins/VeriGPU" -> "XUANTIE-RV/openc910"
"hughperkins/VeriGPU" -> "adam-maj/tiny-gpu"
"hughperkins/VeriGPU" -> "PrincetonUniversity/openpiton"
"hughperkins/VeriGPU" -> "openhwgroup/cv32e40p"
"hughperkins/VeriGPU" -> "ZipCPU/zipcpu" ["e"=1]
"hughperkins/VeriGPU" -> "pulp-platform/common_cells"
"hughperkins/VeriGPU" -> "pulp-platform/ara"
"OSCPU/ysyxSoC" -> "OSCPU/ysyx-exam"
"tensil-ai/tensil" -> "maltanar/fpga-tidbits" ["e"=1]
"tensil-ai/tensil" -> "sld-columbia/esp" ["e"=1]
"tensil-ai/tensil" -> "ucb-bar/gemmini" ["e"=1]
"SpinalHDL/NaxRiscv" -> "SpinalHDL/VexiiRiscv"
"SpinalHDL/NaxRiscv" -> "risclite/SuperScalar-RISCV-CPU"
"SpinalHDL/NaxRiscv" -> "mathis-s/SoomRV"
"SpinalHDL/NaxRiscv" -> "SpinalHDL/SaxonSoc" ["e"=1]
"SpinalHDL/NaxRiscv" -> "chipsalliance/Cores-VeeR-EL2"
"SpinalHDL/NaxRiscv" -> "black-parrot/black-parrot"
"SpinalHDL/NaxRiscv" -> "chipsalliance/Cores-VeeR-EH2"
"SpinalHDL/NaxRiscv" -> "shioyadan/Konata"
"SpinalHDL/NaxRiscv" -> "agra-uni-bremen/microrv32" ["e"=1]
"SpinalHDL/NaxRiscv" -> "bluespec/Toooba"
"SpinalHDL/NaxRiscv" -> "ultraembedded/exactstep"
"SpinalHDL/NaxRiscv" -> "meow-chip/MeowV64"
"SpinalHDL/NaxRiscv" -> "tomverbeure/math" ["e"=1]
"SpinalHDL/NaxRiscv" -> "Chainsaw-Team/Chainsaw" ["e"=1]
"SpinalHDL/NaxRiscv" -> "ridecore/ridecore"
"Digilent/vivado-boards" -> "eugene-tarassov/vivado-risc-v" ["e"=1]
"Digilent/vivado-boards" -> "ucb-bar/fpga-zynq" ["e"=1]
"intel/rohd" -> "llvm/circt" ["e"=1]
"intel/rohd" -> "dian-lun-lin/RTLflow" ["e"=1]
"splinedrive/kianRiscV" -> "openhwgroup/cvw" ["e"=1]
"splinedrive/kianRiscV" -> "Wren6991/Hazard3" ["e"=1]
"splinedrive/kianRiscV" -> "olofk/serv" ["e"=1]
"splinedrive/kianRiscV" -> "darklife/darkriscv" ["e"=1]
"Keith-S-Thompson/dhrystone" -> "sifive/benchmark-dhrystone"
"stdrc/modern-cmake-by-example" -> "skyzh/raytracer-tutorial" ["e"=1]
"OSCPU/ysyx-workbench" -> "NJU-ProjectN/nvboard"
"OSCPU/ysyx-workbench" -> "OSCPU/ysyxSoC"
"OSCPU/ysyx-workbench" -> "OSCPU/ysyx"
"OSCPU/ysyx-workbench" -> "NJU-ProjectN/fceux-am"
"ACMClassCourses/RISCV-CPU" -> "ACMClassCourses/Compiler-Design-Implementation"
"ACMClassCourses/RISCV-CPU" -> "ACMClassCourses/Arch2022-Notes"
"ACMClassCourses/RISCV-CPU" -> "SiriusNEO/Masterball"
"ACMClassCourses/RISCV-CPU" -> "SiriusNEO/NightWizard"
"ucb-bar/constellation" -> "ucb-bar/chiseltest"
"ucb-bar/constellation" -> "taichi-ishitani/tnoc"
"ucb-bar/constellation" -> "LBL-CoDEx/OpenSoCFabric"
"ucb-bar/constellation" -> "aignacio/ravenoc"
"ucb-bar/constellation" -> "chiselverify/chiselverify"
"ucb-bar/constellation" -> "OpenXiangShan/HuanCun"
"ucb-bar/constellation" -> "matutani/nocgen"
"skordal/potato" -> "sergeykhbr/riscv_vhdl"
"skordal/potato" -> "VectorBlox/orca"
"skordal/potato" -> "f32c/f32c"
"skordal/potato" -> "VHDL/news" ["e"=1]
"skordal/potato" -> "RoaLogic/RV12"
"skordal/potato" -> "UVVM/UVVM" ["e"=1]
"skordal/potato" -> "VLSI-EDA/PoC" ["e"=1]
"XUANTIE-RV/openc910" -> "XUANTIE-RV/openc906"
"XUANTIE-RV/openc910" -> "riscv-mcu/e203_hbirdv2"
"XUANTIE-RV/openc910" -> "riscv-boom/riscv-boom"
"XUANTIE-RV/openc910" -> "chipsalliance/Cores-VeeR-EH1"
"XUANTIE-RV/openc910" -> "THU-DSP-LAB/ventus-gpgpu"
"XUANTIE-RV/openc910" -> "openhwgroup/cva6"
"XUANTIE-RV/openc910" -> "ucb-bar/chipyard"
"XUANTIE-RV/openc910" -> "OpenXiangShan/XiangShan"
"XUANTIE-RV/openc910" -> "chipsalliance/rocket-chip"
"XUANTIE-RV/openc910" -> "ultraembedded/biriscv"
"XUANTIE-RV/openc910" -> "vortexgpgpu/vortex"
"XUANTIE-RV/openc910" -> "XUANTIE-RV/wujian100_open"
"XUANTIE-RV/openc910" -> "PrincetonUniversity/openpiton"
"XUANTIE-RV/openc910" -> "eugene-tarassov/vivado-risc-v"
"XUANTIE-RV/openc910" -> "lowRISC/ibex"
"p4fpga/p4fpga" -> "B-Lang-org/bsc-contrib" ["e"=1]
"shinezyy/micro-arch-training" -> "arch-simulator-sig/advanced-computer-architecture"
"shinezyy/micro-arch-training" -> "THU-DSP-LAB/ventus-gpgpu"
"shinezyy/micro-arch-training" -> "ysyx-ta/ysyx-summer-readings"
"shinezyy/micro-arch-training" -> "OSCC-Project/iEDA" ["e"=1]
"shinezyy/micro-arch-training" -> "OSCPU/NutShell"
"shinezyy/micro-arch-training" -> "OpenXiangShan/GEM5"
"shinezyy/micro-arch-training" -> "NJU-ProjectN/nvboard"
"shinezyy/micro-arch-training" -> "riscv-non-isa/riscv-elf-psabi-doc"
"shinezyy/micro-arch-training" -> "ucb-bar/riscv-mini"
"shinezyy/micro-arch-training" -> "WangXuan95/BSV_Tutorial_cn" ["e"=1]
"shinezyy/micro-arch-training" -> "gem5/gem5" ["e"=1]
"shinezyy/micro-arch-training" -> "chipsalliance/chisel-template"
"shinezyy/micro-arch-training" -> "ChampSim/ChampSim" ["e"=1]
"shinezyy/micro-arch-training" -> "OpenXiangShan/NEMU"
"shinezyy/micro-arch-training" -> "XUANTIE-RV/openc910"
"MIPT-ILab/mipt-mips" -> "hehao98/RISCV-Simulator"
"MIPT-ILab/mipt-mips" -> "clord/MIPS-CPU-Simulator"
"MIPT-ILab/mipt-mips" -> "mariusmm/RISC-V-TLM"
"MIPT-ILab/mipt-mips" -> "MIPT-ILab/ca-lectures"
"MIPT-ILab/mipt-mips" -> "michaeljclark/rv8"
"MIPT-ILab/mipt-mips" -> "bucaps/marss-riscv"
"MIPT-ILab/mipt-mips" -> "Liu-Cheng/cycle-accurate-SystemC-simulator-over-ramulator"
"MIPT-ILab/mipt-mips" -> "CMU-SAFARI/ramulator" ["e"=1]
"vortexgpgpu/vortex_tutorials" -> "vortexgpgpu/vortex"
"vortexgpgpu/vortex_tutorials" -> "vortexgpgpu/skybox"
"vortexgpgpu/vortex_tutorials" -> "Jerc007/Open-GPGPU-FlexGrip-"
"esl-epfl/x-heep" -> "openhwgroup/core-v-xif"
"esl-epfl/x-heep" -> "openhwgroup/cv32e40x"
"esl-epfl/x-heep" -> "esl-epfl/HEEPsilon"
"esl-epfl/x-heep" -> "grayresearch/CX"
"esl-epfl/x-heep" -> "pulp-platform/cheshire"
"esl-epfl/x-heep" -> "openhwgroup/cv32e40s"
"esl-epfl/x-heep" -> "pulp-platform/pulp_cluster"
"riscvarchive/riscv-linux" -> "riscvarchive/riscv-qemu"
"riscvarchive/riscv-linux" -> "riscv-software-src/riscv-tools"
"riscvarchive/riscv-linux" -> "riscvarchive/riscv-wiki"
"riscvarchive/riscv-linux" -> "riscvarchive/riscv-poky"
"riscvarchive/riscv-linux" -> "lowRISC/lowrisc-chip"
"riscvarchive/riscv-linux" -> "ucb-bar/fpga-zynq"
"riscvarchive/riscv-linux" -> "sifive/freedom"
"riscvarchive/riscv-linux" -> "sifiveinc/freedom-u-sdk"
"riscvarchive/riscv-linux" -> "riscv-software-src/riscv-pk"
"riscvarchive/riscv-linux" -> "riscv-software-src/riscv-isa-sim"
"riscvarchive/riscv-linux" -> "riscvarchive/riscv-fesvr"
"riscvarchive/riscv-linux" -> "riscvarchive/riscv-gcc"
"riscvarchive/riscv-linux" -> "riscv/riscv-isa-manual"
"riscvarchive/riscv-linux" -> "sifive/freedom-e-sdk"
"riscvarchive/riscv-linux" -> "riscv-software-src/riscv-angel"
"VectorBlox/orca" -> "f32c/f32c"
"VectorBlox/orca" -> "ucb-bar/rocket"
"VectorBlox/orca" -> "lowRISC/lowrisc-fpga"
"VectorBlox/orca" -> "skordal/potato"
"VectorBlox/orca" -> "lowRISC/lowrisc-chip"
"VectorBlox/orca" -> "ucb-bar/zscale"
"mshr-h/vscode-verilog-hdl-support" -> "pulp-platform/common_cells" ["e"=1]
"riscvarchive/riscv-binutils-gdb" -> "riscvarchive/riscv-glibc"
"riscvarchive/riscv-binutils-gdb" -> "riscvarchive/riscv-gcc"
"riscvarchive/riscv-binutils-gdb" -> "riscvarchive/riscv-dejagnu"
"riscvarchive/riscv-binutils-gdb" -> "riscvarchive/riscv-fesvr"
"XUANTIE-RV/opene902" -> "XUANTIE-RV/opene906"
"XUANTIE-RV/opene902" -> "XUANTIE-RV/openc906"
"XUANTIE-RV/openc906" -> "XUANTIE-RV/opene902"
"XUANTIE-RV/openc906" -> "XUANTIE-RV/opene906"
"XUANTIE-RV/openc906" -> "XUANTIE-RV/openc910"
"XUANTIE-RV/openc906" -> "tenstorrent/riscv-ocelot"
"suarezvictor/CflexHDL" -> "JulianKemmerer/PipelineC" ["e"=1]
"suarezvictor/CflexHDL" -> "JulianKemmerer/PipelineC-Graphics"
"not-chciken/TLMBoy" -> "aut0/avp64"
"ucb-bar/vscale" -> "ucb-bar/rocket"
"ucb-bar/vscale" -> "ucb-bar/zscale"
"ucb-bar/vscale" -> "rsnikhil/RISCV_Piccolo_v1"
"rsnikhil/Bluespec_BSV_Tutorial" -> "BSVLang/Main"
"rsnikhil/Bluespec_BSV_Tutorial" -> "rsnikhil/Learn_Bluespec_and_RISCV_Design"
"rsnikhil/Bluespec_BSV_Tutorial" -> "BalaDhinesh/Accelerating_Standard_and_Modified_AES128" ["e"=1]
"riscv-non-isa/riscv-iommu" -> "zero-day-labs/riscv-aia"
"riscv-non-isa/riscv-iommu" -> "josecm/riscv-hyp-tests"
"riscv-non-isa/riscv-iommu" -> "zero-day-labs/riscv-iommu"
"XUANTIE-RV/opene906" -> "XUANTIE-RV/opene902"
"XUANTIE-RV/opene906" -> "XUANTIE-RV/openc906"
"starfive-tech/VisionFive" -> "starfive-tech/Fedora_on_StarFive"
"starfive-tech/VisionFive" -> "starfive-tech/linux"
"XUANTIE-RV/xuantie-gnu-toolchain" -> "ISRC-CAS/c910-llvm"
"SiriusNEO/Masterball" -> "SiriusNEO/NightWizard"
"SiriusNEO/Masterball" -> "ACMClassCourses/Arch2022-Notes"
"SiriusNEO/Masterball" -> "Sakits/CPU_Shieru"
"riscvarchive/riscv-go" -> "riscvarchive/riscv-fesvr"
"ACMClassCourse-2021/TicketSystem" -> "ACMClassCourses/Arch2022-Notes"
"SiriusNEO/NightWizard" -> "SiriusNEO/Masterball"
"XUANTIE-RV/csi-nn2" -> "XUANTIE-RV/tvm"
"XUANTIE-RV/csi-nn2" -> "XUANTIE-RV/riscv-matrix-extension-spec"
"ACMClassOJ/Open-TesutoHime" -> "cmd2001/jLock"
"Sakits/CPU_Shieru" -> "SiriusNEO/Masterball"
"qemu/qemu" -> "riscv-collab/riscv-gnu-toolchain" ["e"=1]
"qemu/qemu" -> "riscv/riscv-isa-manual" ["e"=1]
"qemu/qemu" -> "riscv-software-src/riscv-isa-sim" ["e"=1]
"devicetree-org/devicetree-specification" -> "riscv-software-src/opensbi" ["e"=1]
"llvm/clangir" -> "llvm/circt" ["e"=1]
"srush/GPU-Puzzles" -> "adam-maj/tiny-gpu" ["e"=1]
"Engine-Simulator/engine-sim-community-edition" -> "logisim-evolution/logisim-evolution" ["e"=1]
"sunshaoce/rvcc" -> "shinezyy/micro-arch-training" ["e"=1]
"ISRC-CAS/riscv-isa-manual-cn" -> "LoveLonelyTime/Bergamot"
"ISRC-CAS/riscv-isa-manual-cn" -> "ownery/riscv-isa-manual-cn"
"cnlohr/mini-rv32ima" -> "riscv-software-src/riscv-tests" ["e"=1]
"cnlohr/mini-rv32ima" -> "Wren6991/Hazard3" ["e"=1]
"cnlohr/mini-rv32ima" -> "olofk/serv" ["e"=1]
"fengbintu/Neural-Networks-on-Silicon" -> "ucb-bar/gemmini" ["e"=1]
"fengbintu/Neural-Networks-on-Silicon" -> "nvdla/hw" ["e"=1]
"fengbintu/Neural-Networks-on-Silicon" -> "ucb-bar/chipyard" ["e"=1]
"fengbintu/Neural-Networks-on-Silicon" -> "jbush001/NyuziProcessor" ["e"=1]
"OSCC-Project/iEDA" -> "shinezyy/micro-arch-training" ["e"=1]
"pulp-platform/pulpino" -> "openhwgroup/cv32e40p"
"pulp-platform/pulpino" -> "pulp-platform/pulpissimo"
"pulp-platform/pulpino" -> "pulp-platform/pulp"
"pulp-platform/pulpino" -> "lowRISC/ibex"
"pulp-platform/pulpino" -> "lowRISC/lowrisc-chip"
"pulp-platform/pulpino" -> "syntacore/scr1"
"pulp-platform/pulpino" -> "openhwgroup/cva6"
"pulp-platform/pulpino" -> "sifive/freedom"
"pulp-platform/pulpino" -> "YosysHQ/picorv32"
"pulp-platform/pulpino" -> "RoaLogic/RV12"
"pulp-platform/pulpino" -> "chipsalliance/rocket-chip"
"pulp-platform/pulpino" -> "ridecore/ridecore"
"pulp-platform/pulpino" -> "riscv-boom/riscv-boom"
"pulp-platform/pulpino" -> "olofk/fusesoc" ["e"=1]
"pulp-platform/pulpino" -> "VectorBlox/orca"
"ucb-bar/chisel-tutorial" -> "freechipsproject/chisel-bootcamp"
"ucb-bar/chisel-tutorial" -> "chipsalliance/chisel-template"
"ucb-bar/chisel-tutorial" -> "chipsalliance/chisel"
"ucb-bar/chisel-tutorial" -> "chipsalliance/firrtl"
"ucb-bar/chisel-tutorial" -> "ucb-bar/riscv-sodor"
"ucb-bar/chisel-tutorial" -> "chipsalliance/rocket-chip"
"ucb-bar/chisel-tutorial" -> "schoeberl/chisel-book"
"ucb-bar/chisel-tutorial" -> "ucb-bar/riscv-mini"
"ucb-bar/chisel-tutorial" -> "ucb-bar/chipyard"
"ucb-bar/chisel-tutorial" -> "ucb-bar/chiseltest"
"ucb-bar/chisel-tutorial" -> "ucb-bar/dsptools"
"ucb-bar/chisel-tutorial" -> "riscv-boom/riscv-boom"
"ucb-bar/chisel-tutorial" -> "ucb-bar/fpga-zynq"
"ucb-bar/chisel-tutorial" -> "bu-icsg/dana"
"ucb-bar/chisel-tutorial" -> "sifive/freedom"
"chipsalliance/chisel-template" -> "freechipsproject/chisel-bootcamp"
"chipsalliance/chisel-template" -> "ucb-bar/chisel-tutorial"
"chipsalliance/chisel-template" -> "schoeberl/chisel-book"
"chipsalliance/chisel-template" -> "ucb-bar/riscv-mini"
"chipsalliance/chisel-template" -> "chipsalliance/firrtl"
"chipsalliance/chisel-template" -> "chipsalliance/chisel"
"chipsalliance/chisel-template" -> "ucb-bar/chiseltest"
"chipsalliance/chisel-template" -> "ucb-bar/chipyard"
"chipsalliance/chisel-template" -> "ucb-bar/dsptools"
"chipsalliance/chisel-template" -> "schoeberl/chisel-examples"
"chipsalliance/chisel-template" -> "ucb-bar/riscv-sodor"
"chipsalliance/chisel-template" -> "chipsalliance/rocket-chip"
"chipsalliance/chisel-template" -> "freechipsproject/chisel-testers"
"chipsalliance/chisel-template" -> "OSCPU/NutShell"
"chipsalliance/chisel-template" -> "ucb-bar/berkeley-hardfloat"
"YukunJ/Turtle" -> "YukunJ/Teach-Myself-CPP" ["e"=1]
"chipsalliance/t1" -> "chipsalliance/riscv-vector-tests"
"chipsalliance/t1" -> "IntelLabs/riscv-vector"
"chipsalliance/t1" -> "chipsalliance/chisel-nix"
"chipsalliance/t1" -> "chipsalliance/rvdecoderdb"
"chipsalliance/t1" -> "ucsc-vama/essent"
"chipsalliance/t1" -> "arch-simulator-sig/advanced-computer-architecture"
"chipsalliance/t1" -> "XUANTIE-RV/riscv-matrix-extension-spec"
"chipsalliance/t1" -> "ucb-bar/saturn-vectors"
"michaeljclark/rv8" -> "riscv-software-src/riscv-isa-sim"
"michaeljclark/rv8" -> "riscv-software-src/riscv-pk"
"michaeljclark/rv8" -> "riscvarchive/riscv-qemu"
"michaeljclark/rv8" -> "riscv-software-src/riscv-tools"
"michaeljclark/rv8" -> "riscv-non-isa/riscv-arch-test"
"michaeljclark/rv8" -> "riscv-software-src/riscv-tests"
"michaeljclark/rv8" -> "riscv/riscv-opcodes"
"michaeljclark/rv8" -> "ucb-bar/riscv-sodor"
"michaeljclark/rv8" -> "SymbioticEDA/riscv-formal"
"michaeljclark/rv8" -> "libriscv/libriscv" ["e"=1]
"michaeljclark/rv8" -> "ridecore/ridecore"
"michaeljclark/rv8" -> "ksco/rvemu" ["e"=1]
"michaeljclark/rv8" -> "bu-icsg/dana"
"michaeljclark/rv8" -> "RoaLogic/RV12"
"michaeljclark/rv8" -> "riscv/sail-riscv"
"FPGAwars/icestudio" -> "SpinalHDL/VexRiscv" ["e"=1]
"FPGAwars/icestudio" -> "YosysHQ/picorv32" ["e"=1]
"riscv-software-src/riscv-perf-model" -> "sparcians/map"
"riscv-software-src/riscv-perf-model" -> "riscv-ovpsim/imperas-riscv-tests"
"openhwgroup/cv32e40p" -> "lowRISC/ibex"
"openhwgroup/cv32e40p" -> "openhwgroup/core-v-verif"
"openhwgroup/cv32e40p" -> "openhwgroup/cva6"
"openhwgroup/cv32e40p" -> "syntacore/scr1"
"openhwgroup/cv32e40p" -> "pulp-platform/pulpino"
"openhwgroup/cv32e40p" -> "openhwgroup/cvfpu"
"openhwgroup/cv32e40p" -> "chipsalliance/Cores-VeeR-EH1"
"openhwgroup/cv32e40p" -> "pulp-platform/pulpissimo"
"openhwgroup/cv32e40p" -> "pulp-platform/axi" ["e"=1]
"openhwgroup/cv32e40p" -> "chipsalliance/riscv-dv"
"openhwgroup/cv32e40p" -> "pulp-platform/common_cells"
"openhwgroup/cv32e40p" -> "YosysHQ/picorv32"
"openhwgroup/cv32e40p" -> "chipsalliance/rocket-chip"
"openhwgroup/cv32e40p" -> "riscv-boom/riscv-boom"
"openhwgroup/cv32e40p" -> "rsd-devel/rsd"
"AmbiML/sparrow-manifest" -> "lowRISC/opentitan" ["e"=1]
"Digital-EDA/Digital-IDE" -> "NJU-ProjectN/nvboard" ["e"=1]
"KASIRGA-KIZIL/tekno-kizil" -> "kirbyydoge/kasirga_gok_2023"
"KASIRGA-KIZIL/tekno-kizil" -> "TUTEL-TUBITAK/TEKNOFEST_2023_Cip_Tasarim_Yarismasi"
"KASIRGA-KIZIL/tekno-kizil" -> "kirbyydoge/kasirga_2023"
"openrisc/mor1kx" -> "openrisc/or1200"
"openrisc/mor1kx" -> "openrisc/orpsoc-cores"
"openrisc/mor1kx" -> "syntacore/scr1"
"openrisc/mor1kx" -> "ZipCPU/zipcpu" ["e"=1]
"openrisc/mor1kx" -> "aolofsson/oh" ["e"=1]
"openrisc/mor1kx" -> "olofk/fusesoc" ["e"=1]
"openrisc/mor1kx" -> "jmahler/mips-cpu" ["e"=1]
"openrisc/mor1kx" -> "sergeykhbr/riscv_vhdl"
"openrisc/mor1kx" -> "chipsalliance/Cores-VeeR-EL2"
"openrisc/mor1kx" -> "chipsalliance/Cores-VeeR-EH1"
"openrisc/mor1kx" -> "bespoke-silicon-group/bsg_manycore"
"openrisc/mor1kx" -> "RoaLogic/RV12"
"openrisc/mor1kx" -> "t-crest/patmos"
"openrisc/mor1kx" -> "bluespec/Piccolo"
"openrisc/mor1kx" -> "ultraembedded/biriscv"
"ridecore/ridecore" -> "RoaLogic/RV12"
"ridecore/ridecore" -> "risclite/SuperScalar-RISCV-CPU"
"ridecore/ridecore" -> "bluespec/Toooba"
"ridecore/ridecore" -> "rsd-devel/rsd"
"ridecore/ridecore" -> "syntacore/scr1"
"ridecore/ridecore" -> "chipsalliance/Cores-VeeR-EH1"
"ridecore/ridecore" -> "onchipuis/mriscv"
"ridecore/ridecore" -> "pulp-platform/pulpino"
"ridecore/ridecore" -> "riscv-boom/riscv-boom"
"ridecore/ridecore" -> "openhwgroup/cv32e40p"
"ridecore/ridecore" -> "SpinalHDL/NaxRiscv"
"ridecore/ridecore" -> "arch-simulator-sig/advanced-computer-architecture"
"ridecore/ridecore" -> "ultraembedded/biriscv"
"ridecore/ridecore" -> "f32c/f32c"
"ridecore/ridecore" -> "ucb-bar/vscale"
"ccelio/chisel-style-guide" -> "ccelio/riscv-boom-doc"
"ccelio/chisel-style-guide" -> "ucb-bar/dsptools"
"THU-DSP-LAB/ventus-gpgpu" -> "vortexgpgpu/vortex"
"THU-DSP-LAB/ventus-gpgpu" -> "shinezyy/micro-arch-training"
"THU-DSP-LAB/ventus-gpgpu" -> "THU-DSP-LAB/ventus-gpgpu-verilog"
"THU-DSP-LAB/ventus-gpgpu" -> "VerticalResearchGroup/miaow"
"THU-DSP-LAB/ventus-gpgpu" -> "hughperkins/VeriGPU"
"THU-DSP-LAB/ventus-gpgpu" -> "jbush001/NyuziProcessor"
"THU-DSP-LAB/ventus-gpgpu" -> "XUANTIE-RV/openc910"
"THU-DSP-LAB/ventus-gpgpu" -> "pulp-platform/ara"
"THU-DSP-LAB/ventus-gpgpu" -> "ucb-bar/gemmini"
"THU-DSP-LAB/ventus-gpgpu" -> "accel-sim/accel-sim-framework" ["e"=1]
"THU-DSP-LAB/ventus-gpgpu" -> "SJTU-ACA-Lab/blue-porcelain"
"THU-DSP-LAB/ventus-gpgpu" -> "ucb-bar/chipyard"
"THU-DSP-LAB/ventus-gpgpu" -> "riscv-mcu/e203_hbirdv2"
"THU-DSP-LAB/ventus-gpgpu" -> "gpgpu-sim/gpgpu-sim_distribution" ["e"=1]
"THU-DSP-LAB/ventus-gpgpu" -> "schoeberl/chisel-book"
"tenstorrent/riscv-ocelot" -> "tenstorrent/chipyard"
"tenstorrent/riscv-ocelot" -> "IntelLabs/riscv-vector"
"tenstorrent/riscv-ocelot" -> "ic-lab-duth/RISC-V-Vector"
"tenstorrent/riscv-ocelot" -> "semidynamics/OpenVectorInterface"
"tenstorrent/riscv-ocelot" -> "ucb-bar/saturn-vectors"
"tenstorrent/riscv-ocelot" -> "XUANTIE-RV/riscv-matrix-extension-spec"
"tenstorrent/riscv-ocelot" -> "pulp-platform/ara"
"mathis-s/SoomRV" -> "risclite/SuperScalar-RISCV-CPU"
"mathis-s/SoomRV" -> "SpinalHDL/NaxRiscv"
"mathis-s/SoomRV" -> "pulp-platform/FlooNoC"
"mathis-s/SoomRV" -> "Tanvir1337x/awesome-linux-schedulers" ["e"=1]
"mathis-s/SoomRV" -> "bluespec/Toooba"
"mathis-s/SoomRV" -> "sysprog21/semu" ["e"=1]
"mathis-s/SoomRV" -> "rsd-devel/rsd"
"mathis-s/SoomRV" -> "tenok-rtos/tenok" ["e"=1]
"mathis-s/SoomRV" -> "shioyadan/Konata"
"riscv-stc/riscv-matrix-project" -> "riscv-stc/riscv-matrix-spec"
"starfive-tech/VisionFive2" -> "starfive-tech/linux"
"starfive-tech/VisionFive2" -> "starfive-tech/Debian"
"starfive-tech/VisionFive2" -> "starfive-tech/VisionFive"
"starfive-tech/VisionFive2" -> "cwt-vf2/archlinux-image-vf2"
"starfive-tech/VisionFive2" -> "carlosedp/riscv-bringup"
"starfive-tech/VisionFive2" -> "starfive-tech/u-boot"
"starfive-tech/VisionFive2" -> "riscv-software-src/opensbi"
"starfive-tech/VisionFive2" -> "riscv/meta-riscv" ["e"=1]
"starfive-tech/VisionFive2" -> "kng/visionfive2-docker"
"starfive-tech/VisionFive2" -> "Opvolger/Opvolger"
"starfive-tech/VisionFive2" -> "felixonmars/archriscv-packages" ["e"=1]
"starfive-tech/VisionFive2" -> "sophgo/linux-riscv"
"starfive-tech/VisionFive2" -> "XUANTIE-RV/openc906"
"starfive-tech/VisionFive2" -> "cwt-vf2/linux-cwt-starfive-vf2"
"starfive-tech/VisionFive2" -> "initdc/rootfs-tools"
"veryl-lang/veryl" -> "black-parrot/black-parrot" ["e"=1]
"veryl-lang/veryl" -> "rsd-devel/rsd" ["e"=1]
"pulp-platform/cheshire" -> "pulp-platform/pulp_cluster"
"pulp-platform/cheshire" -> "pulp-platform/carfield"
"pulp-platform/cheshire" -> "pulp-platform/FlooNoC"
"pulp-platform/cheshire" -> "pulp-platform/spatz"
"pulp-platform/cheshire" -> "pulp-platform/iDMA"
"pulp-platform/cheshire" -> "pulp-platform/register_interface"
"pulp-platform/cheshire" -> "pulp-platform/croc"
"pulp-platform/cheshire" -> "openhwgroup/cv-hpdcache"
"pulp-platform/cheshire" -> "pulp-platform/mempool"
"pulp-platform/cheshire" -> "pulp-platform/riscv-dbg"
"pulp-platform/cheshire" -> "RoaLogic/RV12"
"pulp-platform/cheshire" -> "esl-epfl/x-heep"
"pulp-platform/cheshire" -> "pulp-platform/snitch_cluster"
"pulp-platform/cheshire" -> "pulp-platform/redmule"
"pulp-platform/cheshire" -> "pulp-platform/ara"
"fallingcat/HomebrewGPU" -> "zxmarcos/huedeon-gpu"
"fallingcat/HomebrewGPU" -> "Kenji-Ishimaru/polyphony"
"fallingcat/HomebrewGPU" -> "asicguy/gplgpu"
"fallingcat/HomebrewGPU" -> "suarezvictor/CflexHDL"
"chen2438/zstu-study" -> "zweix123/CS-notes"
"chen2438/zstu-study" -> "zstuACM22/ICPC-useful-template"
"chipsalliance/riscv-vector-tests" -> "hushenwei2000/rvv-atg"
"zweix123/CS-notes" -> "zweix123/jyyslide-md"
"zweix123/CS-notes" -> "Lansongxx/MyStudyNote"
"zweix123/CS-notes" -> "YukunJ/Teach-Myself-CPP"
"zweix123/CS-notes" -> "chen2438/zstu-study"
"freechipsproject/chisel-testers" -> "freechipsproject/firrtl-interpreter"
"freechipsproject/chisel-testers" -> "chipsalliance/treadle"
"freechipsproject/chisel-testers" -> "ucb-bar/dsptools"
"freechipsproject/chisel-testers" -> "ucb-bar/chiseltest"
"freechipsproject/chisel-testers" -> "ucb-bar/testchipip"
"bu-icsg/dana" -> "seldridge/rocket-rocc-examples"
"bu-icsg/dana" -> "cnrv/rocket-chip-read"
"bu-icsg/dana" -> "soDLA-publishment/soDLA" ["e"=1]
"bu-icsg/dana" -> "ucb-bar/midas"
"bu-icsg/dana" -> "ucb-bar/sha3"
"bu-icsg/dana" -> "intel/rapid-design-methods-for-developing-hardware-accelerators"
"bu-icsg/dana" -> "sifive/sifive-blocks"
"bu-icsg/dana" -> "ucb-bar/dsptools"
"bu-icsg/dana" -> "freechipsproject/chisel-testers"
"bu-icsg/dana" -> "ucb-bar/chisel-tutorial"
"bu-icsg/dana" -> "IBM/rocc-software"
"bu-icsg/dana" -> "librecores/riscv-sodor"
"bu-icsg/dana" -> "Intensivate/learning-journey"
"bu-icsg/dana" -> "meton-robean/Vector_MulAdd_Accelerator"
"IntelLabs/riscv-vector" -> "pulp-platform/ara"
"IntelLabs/riscv-vector" -> "ucb-bar/saturn-vectors"
"IntelLabs/riscv-vector" -> "chipsalliance/riscv-vector-tests"
"IntelLabs/riscv-vector" -> "tenstorrent/riscv-ocelot"
"IntelLabs/riscv-vector" -> "ucb-bar/shuttle"
"IntelLabs/riscv-vector" -> "chipsalliance/t1"
"freechipsproject/firrtl-interpreter" -> "freechipsproject/chisel-testers"
"freechipsproject/firrtl-interpreter" -> "chipsalliance/treadle"
"OpenXiangShan/GEM5" -> "OpenXiangShan/xs-env"
"OpenXiangShan/GEM5" -> "cdsc-github/parade-ara-simulator"
"XUANTIE-RV/riscv-matrix-extension-spec" -> "XUANTIE-RV/csi-nn2"
"XUANTIE-RV/riscv-matrix-extension-spec" -> "pulp-platform/ara"
"XUANTIE-RV/riscv-matrix-extension-spec" -> "pulp-platform/spatz"
"XUANTIE-RV/riscv-matrix-extension-spec" -> "riscv-stc/riscv-matrix-spec"
"XUANTIE-RV/riscv-matrix-extension-spec" -> "tenstorrent/riscv-ocelot"
"XUANTIE-RV/riscv-matrix-extension-spec" -> "ucb-bar/saturn-vectors"
"abcdabcd987/compiler2016" -> "abcdabcd987/LLIRInterpreter"
"abcdabcd987/compiler2016" -> "jinningli/system2018-project1"
"abcdabcd987/compiler2016" -> "Engineev/quintet"
"abcdabcd987/compiler2016" -> "merrymercy/compiler2017"
"abcdabcd987/compiler2016" -> "Engineev/math-notes"
"abcdabcd987/compiler2016" -> "dbindel/sjtu-summer2018"
"abcdabcd987/compiler2016" -> "yaoyaoding/mstar-compiler"
"abcdabcd987/compiler2016" -> "dbindel/sjtu-summer19"
"abcdabcd987/compiler2016" -> "ACM-Class-2016/probability-theory-lecture-notes"
"abcdabcd987/compiler2016" -> "spectrometerHBH/Daedalus"
"abcdabcd987/compiler2016" -> "CreeperLin/Arch2018"
"abcdabcd987/compiler2016" -> "Engineev/compiler-offline-judge"
"abcdabcd987/compiler2016" -> "Engineev/mocker"
"pku-liang/Hector" -> "pku-liang/ksim"
"SJTU-ACA-Lab/blue-porcelain" -> "sjfeng1999/gpu-arch-microbenchmark" ["e"=1]
"SJTU-ACA-Lab/blue-porcelain" -> "THU-DSP-LAB/ventus-gpgpu"
"SJTU-ACA-Lab/blue-porcelain" -> "OpenGPGPU/opengpgpu"
"pulp-platform/iDMA" -> "pulp-platform/register_interface"
"pulp-platform/iDMA" -> "pulp-platform/croc"
"pulp-platform/iDMA" -> "pulp-platform/FlooNoC"
"VGalaxies/jyy-os-code" -> "victoryang00/OS2019-Labs"
"Xilinx/pcie-model" -> "Xilinx/systemctlm-cosim-demo"
"Xilinx/pcie-model" -> "Arteris-IP/tlm2-interfaces"
"THU-DSP-LAB/llvm-project" -> "THU-DSP-LAB/ventus-gpgpu-doc"
"THU-DSP-LAB/llvm-project" -> "THU-DSP-LAB/ventus-gpgpu-isa-simulator"
"THU-DSP-LAB/llvm-project" -> "THU-DSP-LAB/ventus-gpgpu-cpp-simulator"
"sysprog21/semu" -> "mathis-s/SoomRV" ["e"=1]
"OpenXiangShan/YunSuan" -> "OpenXiangShan/env-scripts"
"kirbyydoge/kasirga_gok_2023" -> "kirbyydoge/kasirga_2023"
"kirbyydoge/kasirga_2023" -> "kirbyydoge/kasirga_gok_2023"
"ACMClassCourses/Arch2022-Notes" -> "SiriusNEO/Masterball"
"ACMClassCourses/Arch2022-Notes" -> "SiriusNEO/NightWizard"
"ACMClassCourses/Arch2022-Notes" -> "ACMClassCourse-2021/TicketSystem"
"ACMClassCourses/Arch2022-Notes" -> "ACMClassCourses/RISCV-CPU"
"OpenXiangShan/CoupledL2" -> "OpenXiangShan/HuanCun"
"sophgo/sophgo-doc" -> "sophgo/zsbl" ["e"=1]
"THU-DSP-LAB/ventus-gpgpu-isa-simulator" -> "THU-DSP-LAB/ventus-gpgpu-cpp-simulator"
"THU-DSP-LAB/ventus-gpgpu-isa-simulator" -> "THU-DSP-LAB/ventus-gpgpu-doc"
"THU-DSP-LAB/ventus-gpgpu-isa-simulator" -> "THU-DSP-LAB/llvm-project"
"THU-DSP-LAB/ventus-gpgpu-doc" -> "THU-DSP-LAB/ventus-gpgpu-cpp-simulator"
"sifiveinc/freedom-u-sdk" -> "sifive/freedom-e-sdk"
"sifiveinc/freedom-u-sdk" -> "sifive/freedom-tools"
"sifiveinc/freedom-u-sdk" -> "sifive/sifive-blocks"
"sifiveinc/freedom-u-sdk" -> "riscv/meta-riscv" ["e"=1]
"sifiveinc/freedom-u-sdk" -> "sifive/freedom"
"sifiveinc/freedom-u-sdk" -> "riscv-software-src/opensbi"
"sifiveinc/freedom-u-sdk" -> "sifiveinc/meta-sifive"
"sifiveinc/freedom-u-sdk" -> "sifiveinc/riscv-linux"
"sifiveinc/freedom-u-sdk" -> "sifive/freedom-u540-c000-bootloader"
"sifiveinc/freedom-u-sdk" -> "sifive/freedom-metal"
"sifiveinc/freedom-u-sdk" -> "riscvarchive/riscv-linux"
"sifiveinc/freedom-u-sdk" -> "riscv-software-src/riscv-pk"
"sifiveinc/freedom-u-sdk" -> "ucb-bar/fpga-zynq"
"sifiveinc/freedom-u-sdk" -> "riscvarchive/riscv-qemu"
"hneemann/Digital" -> "logisim-evolution/logisim-evolution"
"hneemann/Digital" -> "YosysHQ/yosys" ["e"=1]
"hneemann/Digital" -> "enjoy-digital/litex" ["e"=1]
"hneemann/Digital" -> "YosysHQ/picorv32"
"hneemann/Digital" -> "ghdl/ghdl" ["e"=1]
"hneemann/Digital" -> "sharpie7/circuitjs1" ["e"=1]
"hneemann/Digital" -> "BrunoLevy/learn-fpga" ["e"=1]
"hneemann/Digital" -> "steveicarus/iverilog" ["e"=1]
"hneemann/Digital" -> "SebLague/Digital-Logic-Sim" ["e"=1]
"hneemann/Digital" -> "hlorenzi/customasm" ["e"=1]
"hneemann/Digital" -> "mortbopet/Ripes"
"hneemann/Digital" -> "FPGAwars/icestudio" ["e"=1]
"hneemann/Digital" -> "SpinalHDL/VexRiscv"
"hneemann/Digital" -> "wavedrom/wavedrom" ["e"=1]
"hneemann/Digital" -> "verilator/verilator" ["e"=1]
"ucb-bar/riscv-mini" -> "schoeberl/chisel-book"
"ucb-bar/riscv-mini" -> "chipsalliance/chisel-template"
"ucb-bar/riscv-mini" -> "ucb-bar/riscv-sodor"
"ucb-bar/riscv-mini" -> "schoeberl/chisel-examples"
"ucb-bar/riscv-mini" -> "ucb-bar/chiseltest"
"ucb-bar/riscv-mini" -> "ucb-bar/chisel-tutorial"
"ucb-bar/riscv-mini" -> "riscv-boom/riscv-boom"
"ucb-bar/riscv-mini" -> "ucb-bar/chipyard"
"ucb-bar/riscv-mini" -> "ucb-bar/dsptools"
"ucb-bar/riscv-mini" -> "freechipsproject/chisel-bootcamp"
"ucb-bar/riscv-mini" -> "chipsalliance/firrtl"
"ucb-bar/riscv-mini" -> "chipsalliance/rocket-chip"
"ucb-bar/riscv-mini" -> "chipsalliance/chisel"
"ucb-bar/riscv-mini" -> "OSCPU/NutShell"
"ucb-bar/riscv-mini" -> "jlpteaching/dinocpu"
"zweix123/jyyslide-md" -> "zweix123/CS-notes"
"zweix123/jyyslide-md" -> "TonyCrane/slide-template" ["e"=1]
"zweix123/jyyslide-md" -> "xieyumc/jyySlideWeb"
"zweix123/jyyslide-md" -> "arch-simulator-sig/advanced-computer-architecture"
"zweix123/jyyslide-md" -> "VGalaxies/jyy-os-code"
"zweix123/jyyslide-md" -> "jiangyy/mosaic"
"zweix123/jyyslide-md" -> "shinezyy/micro-arch-training"
"nuta/operating-system-in-1000-lines" -> "riscv-software-src/opensbi" ["e"=1]
"l0ngc/hpc-learning" -> "shinezyy/micro-arch-training" ["e"=1]
"ZipCPU/wb2axip" -> "pulp-platform/common_cells" ["e"=1]
"geohot/fromthetransistor" -> "adam-maj/tiny-gpu" ["e"=1]
"pulp-platform/spatz" -> "pulp-platform/snitch_cluster"
"pulp-platform/spatz" -> "pulp-platform/pulp_cluster"
"pulp-platform/spatz" -> "ucb-bar/shuttle"
"pulp-platform/spatz" -> "openhwgroup/cv-hpdcache"
"kaitoukito/A-Primer-on-Memory-Consistency-and-Cache-Coherence" -> "arch-simulator-sig/advanced-computer-architecture"
"kaitoukito/A-Primer-on-Memory-Consistency-and-Cache-Coherence" -> "kaitoukito/Computer-Science-Textbooks"
"kaitoukito/A-Primer-on-Memory-Consistency-and-Cache-Coherence" -> "kaitoukito/Integrated-Circuit-Textbooks"
"pfalstad/circuitjs1" -> "logisim-evolution/logisim-evolution" ["e"=1]
"pfalstad/circuitjs1" -> "hneemann/Digital" ["e"=1]
"CMU-SAFARI/ramulator2" -> "tukl-msd/DRAMSys" ["e"=1]
"arch-simulator-sig/advanced-computer-architecture" -> "ysyx-ta/ysyx-summer-readings"
"arch-simulator-sig/advanced-computer-architecture" -> "shinezyy/micro-arch-training"
"arch-simulator-sig/advanced-computer-architecture" -> "JamesAslan/MicroArchBench" ["e"=1]
"arch-simulator-sig/advanced-computer-architecture" -> "OSCPU-Zhoushan/Zhoushan"
"hlorenzi/customasm" -> "hneemann/Digital" ["e"=1]
"ucb-bar/hammer" -> "ucb-bar/dsptools"
"ucb-bar/hammer" -> "cnrv/rocket-chip-read"
"ucb-bar/hammer" -> "ucb-bar/chipyard"
"ucb-bar/hammer" -> "sifive/sifive-blocks"
"ucb-bar/hammer" -> "firesim/FireMarshal"
"ucb-bar/hammer" -> "IBM/chiffre"
"ucb-bar/hammer" -> "chipsalliance/firrtl"
"seldridge/rocket-rocc-examples" -> "IBM/rocc-software"
"seldridge/rocket-rocc-examples" -> "ucb-bar/sha3"
"seldridge/rocket-rocc-examples" -> "CMUAbstract/Rocket-Chip-RoCC"
"ZipCPU/zipcpu" -> "darklife/darkriscv" ["e"=1]
"ZipCPU/zipcpu" -> "SpinalHDL/VexRiscv" ["e"=1]
"ZipCPU/zipcpu" -> "YosysHQ/picorv32" ["e"=1]
"ZipCPU/zipcpu" -> "lowRISC/ibex" ["e"=1]
"ZipCPU/zipcpu" -> "olofk/serv" ["e"=1]
"ZipCPU/zipcpu" -> "jbush001/NyuziProcessor" ["e"=1]
"ZipCPU/zipcpu" -> "riscv-mcu/e203_hbirdv2" ["e"=1]
"ZipCPU/zipcpu" -> "ultraembedded/biriscv" ["e"=1]
"ZipCPU/zipcpu" -> "ultraembedded/riscv" ["e"=1]
"riscv-collab/riscv-openocd" -> "riscv/riscv-debug-spec"
"riscv-collab/riscv-openocd" -> "pulp-platform/riscv-dbg"
"riscv-collab/riscv-openocd" -> "sifive/freedom-e-sdk"
"riscv-collab/riscv-openocd" -> "riscv-software-src/riscv-pk"
"riscv-collab/riscv-openocd" -> "riscv-software-src/riscv-tests"
"riscv-collab/riscv-openocd" -> "riscv-software-src/riscv-isa-sim"
"riscv-collab/riscv-openocd" -> "riscv-software-src/opensbi"
"riscv-collab/riscv-openocd" -> "riscv-software-src/riscv-tools"
"riscv-collab/riscv-openocd" -> "riscvarchive/riscv-binutils-gdb"
"riscv-collab/riscv-openocd" -> "riscvarchive/riscv-newlib"
"riscv-collab/riscv-openocd" -> "riscvarchive/riscv-gcc"
"riscv-collab/riscv-openocd" -> "openocd-org/openocd" ["e"=1]
"riscv-collab/riscv-openocd" -> "xpack-dev-tools/openocd-xpack" ["e"=1]
"riscv-collab/riscv-openocd" -> "riscv-non-isa/riscv-arch-test"
"riscv-collab/riscv-openocd" -> "chipsalliance/VeeRwolf"
"sifive/freedom-e-sdk" -> "sifive/freedom"
"sifive/freedom-e-sdk" -> "sifiveinc/freedom-u-sdk"
"sifive/freedom-e-sdk" -> "sifive/freedom-metal"
"sifive/freedom-e-sdk" -> "sifive/freedom-tools"
"sifive/freedom-e-sdk" -> "sifive/sifive-blocks"
"sifive/freedom-e-sdk" -> "riscv-collab/riscv-openocd"
"sifive/freedom-e-sdk" -> "SI-RISCV/hbird-e-sdk"
"sifive/freedom-e-sdk" -> "riscv/riscv-debug-spec"
"sifive/freedom-e-sdk" -> "riscvarchive/riscv-gcc"
"sifive/freedom-e-sdk" -> "riscv-software-src/riscv-pk"
"sifive/freedom-e-sdk" -> "riscvarchive/riscv-qemu"
"sifive/freedom-e-sdk" -> "riscv-software-src/riscv-tools"
"sifive/freedom-e-sdk" -> "riscv-software-src/riscv-isa-sim"
"sifive/freedom-e-sdk" -> "riscv-boom/riscv-boom"
"sifive/freedom-e-sdk" -> "riscv-software-src/riscv-tests"
"chipsalliance/rvdecoderdb" -> "arch-simulator-sig/chisel-env"
"OSCPU/yosys-sta" -> "ysyx-ta/ysyx-summer-readings"
"ucb-bar/dsptools" -> "ucb-bar/chiseltest"
"ucb-bar/dsptools" -> "freechipsproject/chisel-testers"
"ucb-bar/dsptools" -> "chipsalliance/chisel-template"
"ucb-bar/dsptools" -> "chipsalliance/firrtl"
"ucb-bar/dsptools" -> "ucb-bar/berkeley-hardfloat"
"ucb-bar/dsptools" -> "ucb-bar/hammer"
"ucb-bar/dsptools" -> "ucb-bar/riscv-mini"
"ucb-bar/dsptools" -> "freechipsproject/diagrammer"
"ucb-bar/dsptools" -> "chiselverify/chiselverify"
"ucb-bar/dsptools" -> "ccelio/chisel-style-guide"
"ucb-bar/dsptools" -> "chipsalliance/treadle"
"ucb-bar/dsptools" -> "freechipsproject/chisel-bootcamp"
"ucb-bar/dsptools" -> "ucb-bar/chisel-tutorial"
"ucb-bar/dsptools" -> "schoeberl/chisel-book"
"ucb-bar/dsptools" -> "ucb-bar/testchipip"
"onchipuis/mriscvcore" -> "onchipuis/mriscv"
"riscvarchive/riscv-gcc" -> "riscvarchive/riscv-binutils-gdb"
"riscvarchive/riscv-gcc" -> "riscvarchive/riscv-glibc"
"riscvarchive/riscv-gcc" -> "sifive/freedom-e-sdk"
"riscvarchive/riscv-gcc" -> "riscv-collab/riscv-gnu-toolchain"
"riscvarchive/riscv-gcc" -> "riscvarchive/riscv-newlib"
"riscvarchive/riscv-gcc" -> "riscv-collab/riscv-openocd"
"riscvarchive/riscv-gcc" -> "riscv/riscv-debug-spec"
"riscvarchive/riscv-gcc" -> "riscv-software-src/riscv-tools"
"riscvarchive/riscv-gcc" -> "riscv-software-src/riscv-pk"
"riscvarchive/riscv-gcc" -> "riscv-software-src/riscv-tests"
"riscvarchive/riscv-gcc" -> "sifive/sifive-blocks"
"riscvarchive/riscv-gcc" -> "riscvarchive/riscv-linux"
"riscvarchive/riscv-gcc" -> "riscv-non-isa/rvv-intrinsic-doc"
"riscvarchive/riscv-gcc" -> "riscv/riscv-p-spec"
"riscvarchive/riscv-gcc" -> "ucb-bar/esp-llvm"
"SJTU-IPADS/OS-Course-Lab" -> "shinezyy/micro-arch-training" ["e"=1]
"SJTU-IPADS/OS-Course-Lab" -> "NJU-ProjectN/abstract-machine" ["e"=1]
"riscvarchive/riscv-glibc" -> "riscvarchive/riscv-dejagnu"
"ysyx-ta/ysyx-summer-readings" -> "arch-simulator-sig/advanced-computer-architecture"
"ysyx-ta/ysyx-summer-readings" -> "OSCPU/chisel-playground"
"ucb-bar/saturn-vectors" -> "ucb-bar/shuttle"
"cwt-vf2/archlinux-image-vf2" -> "cwt-vf2/linux-cwt-starfive-vf2"
"jiangyy/mosaic" -> "test-jitcomp/Artemis" ["e"=1]
"jiangyy/mosaic" -> "jiangyy/gpt-tokens"
"hlslibs/ac_types" -> "hlslibs/ac_math"
"hlslibs/ac_types" -> "hlslibs/ac_dsp"
"ZipCPU/wbuart32" -> "pulp-platform/register_interface" ["e"=1]
"ZipCPU/wbuart32" -> "pulp-platform/riscv-dbg" ["e"=1]
"ZipCPU/wbuart32" -> "ucb-bar/riscv-torture" ["e"=1]
"AngeloJacobo/UberDDR3" -> "pulp-platform/iDMA" ["e"=1]
"AngeloJacobo/UberDDR3" -> "pulp-platform/common_cells" ["e"=1]
"zero-day-labs/riscv-aia" -> "zero-day-labs/riscv-iommu-demo"
"zero-day-labs/riscv-aia" -> "josecm/riscv-hyp-tests"
"ZipCPU/sdspi" -> "pulp-platform/iDMA" ["e"=1]
"pulp-platform/carfield" -> "pulp-platform/cheshire"
"pulp-platform/carfield" -> "pulp-platform/hero"
"pulp-platform/carfield" -> "pulp-platform/hyperbus"
"zero-day-labs/riscv-iommu" -> "zero-day-labs/riscv-aia"
"zero-day-labs/riscv-iommu" -> "josecm/riscv-hyp-tests"
"zero-day-labs/riscv-iommu" -> "riscv-non-isa/riscv-iommu"
"pulp-platform/FlooNoC" -> "aignacio/ravenoc"
"pulp-platform/FlooNoC" -> "pulp-platform/cheshire"
"pulp-platform/FlooNoC" -> "pulp-platform/iDMA"
"pulp-platform/FlooNoC" -> "taichi-ishitani/tnoc"
"pulp-platform/FlooNoC" -> "pulp-platform/pulp_cluster"
"pulp-platform/FlooNoC" -> "openhwgroup/cv-hpdcache"
"pulp-platform/FlooNoC" -> "mathis-s/SoomRV"
"onchipuis/mriscv" -> "onchipuis/mriscvcore"
"onchipuis/mriscv" -> "RoaLogic/RV12"
"sophgo/linux-riscv" -> "sophgo/bootloader-riscv"
"sophgo/linux-riscv" -> "sophgo/zsbl"
"quic/qbox" -> "nvdla/qbox"
"gem5-graphics/gem5-graphics" -> "gem5-gpu/gem5-gpu"
"camel-cdr/rvv-bench" -> "camel-cdr/rvv-bench-results"
"camel-cdr/rvv-bench" -> "RALC88/riscv-vectorized-benchmark-suite"
"camel-cdr/rvv-bench" -> "chipsalliance/riscv-vector-tests"
"THU-DSP-LAB/ventus-gpgpu-cpp-simulator" -> "THU-DSP-LAB/ventus-gpgpu-doc"
"THU-DSP-LAB/ventus-gpgpu-cpp-simulator" -> "THU-DSP-LAB/ventus-gpgpu-isa-simulator"
"pulp-platform/snitch_cluster" -> "pulp-platform/pulp_cluster"
"pulp-platform/snitch_cluster" -> "pulp-platform/spatz"
"pulp-platform/snitch_cluster" -> "pulp-platform/snitch"
"pulp-platform/snitch_cluster" -> "pulp-platform/occamy"
"pulp-platform/snitch_cluster" -> "pulp-platform/redmule"
"arch-simulator-sig/chisel-env" -> "chipsalliance/rvdecoderdb"
"pku-liang/ksim" -> "NVlabs/GL0AM"
"pku-liang/ksim" -> "pku-liang/Hector"
"adam-maj/tiny-gpu" -> "hughperkins/VeriGPU"
"adam-maj/tiny-gpu" -> "karpathy/llm.c" ["e"=1]
"adam-maj/tiny-gpu" -> "OpenXiangShan/XiangShan"
"adam-maj/tiny-gpu" -> "gpu-mode/lectures" ["e"=1]
"adam-maj/tiny-gpu" -> "vortexgpgpu/vortex"
"adam-maj/tiny-gpu" -> "triton-lang/triton" ["e"=1]
"adam-maj/tiny-gpu" -> "srush/GPU-Puzzles" ["e"=1]
"adam-maj/tiny-gpu" -> "VerticalResearchGroup/miaow"
"adam-maj/tiny-gpu" -> "HazyResearch/ThunderKittens" ["e"=1]
"adam-maj/tiny-gpu" -> "xlite-dev/LeetCUDA" ["e"=1]
"adam-maj/tiny-gpu" -> "naklecha/llama3-from-scratch" ["e"=1]
"adam-maj/tiny-gpu" -> "YosysHQ/picorv32"
"adam-maj/tiny-gpu" -> "chipsalliance/chisel"
"adam-maj/tiny-gpu" -> "NVIDIA/cutlass" ["e"=1]
"adam-maj/tiny-gpu" -> "jbush001/NyuziProcessor"
"mirror/busybox" -> "riscv-software-src/opensbi" ["e"=1]
"apple/corenet" -> "adam-maj/tiny-gpu" ["e"=1]
"riscv-non-isa/riscv-elf-psabi-doc" -> "riscv-non-isa/riscv-asm-manual"
"riscv-non-isa/riscv-elf-psabi-doc" -> "riscv-software-src/riscv-pk"
"riscv-non-isa/riscv-elf-psabi-doc" -> "riscv-software-src/opensbi"
"riscv-non-isa/riscv-elf-psabi-doc" -> "riscv/riscv-opcodes"
"riscv-non-isa/riscv-elf-psabi-doc" -> "riscv-non-isa/riscv-sbi-doc"
"riscv-non-isa/riscv-elf-psabi-doc" -> "shinezyy/micro-arch-training"
"riscv-non-isa/riscv-elf-psabi-doc" -> "NJU-ProjectN/ics-pa-gitbook"
"riscv-non-isa/riscv-elf-psabi-doc" -> "riscv-software-src/riscv-tests"
"riscv-non-isa/riscv-elf-psabi-doc" -> "riscv-non-isa/riscv-toolchain-conventions"
"riscv-non-isa/riscv-elf-psabi-doc" -> "riscv/riscv-isa-manual"
"riscv-non-isa/riscv-elf-psabi-doc" -> "NJU-ProjectN/fceux-am"
"riscv-non-isa/riscv-elf-psabi-doc" -> "chipsalliance/chisel-template"
"riscv-non-isa/riscv-elf-psabi-doc" -> "riscv-collab/riscv-gnu-toolchain"
"riscv-non-isa/riscv-elf-psabi-doc" -> "riscv-software-src/riscv-isa-sim"
"riscv-non-isa/riscv-elf-psabi-doc" -> "riscv/riscv-debug-spec"
"itsfrank/MinecraftHDL" -> "rsd-devel/rsd" ["e"=1]
"itsfrank/MinecraftHDL" -> "YosysHQ/picorv32" ["e"=1]
"YosysHQ/yosys" -> "YosysHQ/picorv32" ["e"=1]
"YosysHQ/yosys" -> "chipsalliance/chisel" ["e"=1]
"PrincetonUniversity/openpiton" -> "black-parrot/black-parrot"
"PrincetonUniversity/openpiton" -> "openhwgroup/cva6"
"PrincetonUniversity/openpiton" -> "sld-columbia/esp"
"PrincetonUniversity/openpiton" -> "bespoke-silicon-group/basejump_stl" ["e"=1]
"PrincetonUniversity/openpiton" -> "bespoke-silicon-group/bsg_manycore"
"PrincetonUniversity/openpiton" -> "chipsalliance/Cores-VeeR-EH1"
"PrincetonUniversity/openpiton" -> "ucb-bar/berkeley-hardfloat"
"PrincetonUniversity/openpiton" -> "rsd-devel/rsd"
"PrincetonUniversity/openpiton" -> "chipsalliance/riscv-dv"
"PrincetonUniversity/openpiton" -> "SymbioticEDA/riscv-formal"
"PrincetonUniversity/openpiton" -> "ucb-bar/chipyard"
"PrincetonUniversity/openpiton" -> "chipsalliance/Cores-VeeR-EH2"
"PrincetonUniversity/openpiton" -> "chipsalliance/firrtl"
"PrincetonUniversity/openpiton" -> "ultraembedded/biriscv"
"PrincetonUniversity/openpiton" -> "riscv-boom/riscv-boom"
"riscv/learn" -> "BrunoLevy/learn-fpga" ["e"=1]
"riscv/learn" -> "splinedrive/kianRiscV" ["e"=1]
"riscv/learn" -> "riscv-software-src/riscv-isa-sim"
"riscv/learn" -> "riscv-software-src/riscv-tests"
"riscv/learn" -> "riscv/riscv-opcodes"
"riscv/learn" -> "olofk/serv"
"riscv/learn" -> "aolofsson/awesome-opensource-hardware" ["e"=1]
"riscv/learn" -> "stevehoover/LF-Building-a-RISC-V-CPU-Core"
"riscv/learn" -> "mikeroyal/RISC-V-Guide"
"riscv/learn" -> "riscvarchive/riscv-cores-list"
"riscv/learn" -> "lowRISC/ibex"
"riscv/learn" -> "riscv-non-isa/riscv-asm-manual"
"riscv/learn" -> "stnolting/neorv32"
"riscv/learn" -> "ultraembedded/biriscv"
"riscv/learn" -> "openhwgroup/cvw"
"sifive/freedom" -> "sifive/freedom-e-sdk"
"sifive/freedom" -> "chipsalliance/rocket-chip"
"sifive/freedom" -> "sifive/sifive-blocks"
"sifive/freedom" -> "ucb-bar/fpga-zynq"
"sifive/freedom" -> "riscv-boom/riscv-boom"
"sifive/freedom" -> "lowRISC/lowrisc-chip"
"sifive/freedom" -> "ucb-bar/chipyard"
"sifive/freedom" -> "riscv-software-src/riscv-tools"
"sifive/freedom" -> "SI-RISCV/e200_opensource"
"sifive/freedom" -> "ucb-bar/chisel-tutorial"
"sifive/freedom" -> "pulp-platform/pulpino"
"sifive/freedom" -> "chipsalliance/firrtl"
"sifive/freedom" -> "sifiveinc/freedom-u-sdk"
"sifive/freedom" -> "chipsalliance/chisel"
"sifive/freedom" -> "westerndigitalcorporation/swerv_eh1"
"intel/rapid-design-methods-for-developing-hardware-accelerators" -> "bu-icsg/dana"
"aws/aws-fpga" -> "firesim/firesim" ["e"=1]
"aws/aws-fpga" -> "chipsalliance/firrtl" ["e"=1]
"s-macke/jor1k" -> "riscv-software-src/riscv-angel" ["e"=1]
"linux-kernel-labs-zh/docs-linux-kernel-labs-zh-cn" -> "liangkangnan/tinyriscv" ["e"=1]
"ucb-bar/chipyard" -> "chipsalliance/rocket-chip"
"ucb-bar/chipyard" -> "ucb-bar/gemmini"
"ucb-bar/chipyard" -> "riscv-boom/riscv-boom"
"ucb-bar/chipyard" -> "chipsalliance/chisel"
"ucb-bar/chipyard" -> "freechipsproject/chisel-bootcamp"
"ucb-bar/chipyard" -> "chipsalliance/chisel-template"
"ucb-bar/chipyard" -> "firesim/firesim"
"ucb-bar/chipyard" -> "schoeberl/chisel-book"
"ucb-bar/chipyard" -> "openhwgroup/cva6"
"ucb-bar/chipyard" -> "chipsalliance/firrtl"
"ucb-bar/chipyard" -> "ucb-bar/chisel-tutorial"
"ucb-bar/chipyard" -> "ucb-bar/riscv-sodor"
"ucb-bar/chipyard" -> "ucb-bar/riscv-mini"
"ucb-bar/chipyard" -> "lowRISC/ibex"
"ucb-bar/chipyard" -> "riscv-software-src/riscv-isa-sim"
"RoaLogic/RV12" -> "ridecore/ridecore"
"RoaLogic/RV12" -> "onchipuis/mriscv"
"RoaLogic/RV12" -> "syntacore/scr1"
"RoaLogic/RV12" -> "pulp-platform/cheshire"
"RoaLogic/RV12" -> "pulp-platform/riscv-dbg"
"RoaLogic/RV12" -> "openhwgroup/cv32e40p"
"RoaLogic/RV12" -> "pulp-platform/pulpino"
"RoaLogic/RV12" -> "rafaelcalcada/rvx"
"RoaLogic/RV12" -> "iammituraj/pequeno_riscv"
"RoaLogic/RV12" -> "openhwgroup/core-v-cores"
"RoaLogic/RV12" -> "f32c/f32c"
"16bit-ykiko/magic-cpp" -> "zweix123/CS-notes" ["e"=1]
"sifive/sifive-blocks" -> "sifive/freedom"
"sifive/sifive-blocks" -> "cnrv/rocket-chip-read"
"sifive/sifive-blocks" -> "ucb-bar/testchipip"
"sifive/sifive-blocks" -> "bu-icsg/dana"
"sifive/sifive-blocks" -> "freechipsproject/chisel-testers"
"sifive/sifive-blocks" -> "sifive/freedom-e-sdk"
"sifive/sifive-blocks" -> "sifive/freedom-tools"
"sifive/sifive-blocks" -> "freechipsproject/diagrammer"
"YosysHQ/sby" -> "SymbioticEDA/riscv-formal" ["e"=1]
"YosysHQ/sby" -> "YosysHQ/riscv-formal" ["e"=1]
"SpinalHDL/VexiiRiscv" -> "SpinalHDL/NaxRiscv"
"raspberrypi/pico-bootrom-rp2350" -> "raspberrypi/rp2350_hacking_challenge"
"kactus2/kactus2dev" -> "Xilinx/libsystemctlm-soc" ["e"=1]
"SymbioticEDA/riscv-formal" -> "YosysHQ/sby" ["e"=1]
"SymbioticEDA/riscv-formal" -> "riscv-non-isa/riscv-arch-test"
"SymbioticEDA/riscv-formal" -> "chipsalliance/riscv-dv"
"SymbioticEDA/riscv-formal" -> "riscv-software-src/riscv-tests"
"SymbioticEDA/riscv-formal" -> "chipsalliance/dromajo"
"SymbioticEDA/riscv-formal" -> "openhwgroup/core-v-verif"
"SymbioticEDA/riscv-formal" -> "riscv/sail-riscv"
"SymbioticEDA/riscv-formal" -> "openhwgroup/cv32e40p"
"SymbioticEDA/riscv-formal" -> "lowRISC/ibex"
"SymbioticEDA/riscv-formal" -> "PrincetonUniversity/openpiton"
"SymbioticEDA/riscv-formal" -> "syntacore/scr1"
"SymbioticEDA/riscv-formal" -> "chipsalliance/firrtl"
"SymbioticEDA/riscv-formal" -> "ucb-bar/riscv-torture"
"SymbioticEDA/riscv-formal" -> "olofk/fusesoc" ["e"=1]
"SymbioticEDA/riscv-formal" -> "chipsalliance/Cores-VeeR-EH1"
"riscvarchive/riscv-wiki" -> "riscvarchive/riscv-qemu"
"riscvarchive/riscv-wiki" -> "riscvarchive/riscv-linux"
"riscvarchive/riscv-wiki" -> "riscv-software-src/riscv-angel"
"riscvarchive/riscv-wiki" -> "riscvarchive/riscv-fesvr"
"riscvarchive/riscv-wiki" -> "riscvarchive/riscv-go"
"THU-DSP-LAB/ventus-gpgpu-verilog" -> "THU-DSP-LAB/ventus-gpgpu-doc"
"THU-DSP-LAB/ventus-gpgpu-verilog" -> "THU-DSP-LAB/ventus-gpgpu"
"THU-DSP-LAB/ventus-gpgpu-verilog" -> "THU-DSP-LAB/llvm-project"
"lowRISC/riscv-llvm" -> "ucb-bar/esp-llvm" ["e"=1]
"iammituraj/pequeno_riscv" -> "iammituraj/pqr5asm"
"LoveLonelyTime/Bergamot" -> "LoveLonelyTime/LLTRISC-V"
"LoveLonelyTime/Bergamot" -> "ysyx-ta/ysyx-summer-readings"
"LoveLonelyTime/Bergamot" -> "luzhixing12345/archlab"
"Xilinx/libsystemctlm-soc" -> "Xilinx/systemctlm-cosim-demo"
"Xilinx/libsystemctlm-soc" -> "Minres/SystemC-Components"
"Xilinx/libsystemctlm-soc" -> "Xilinx/pcie-model"
"Xilinx/libsystemctlm-soc" -> "Arteris-IP/tlm2-interfaces"
"Xilinx/libsystemctlm-soc" -> "machineware-gmbh/vcml"
"Xilinx/libsystemctlm-soc" -> "tukl-msd/DRAMSys"
"Xilinx/libsystemctlm-soc" -> "mariusmm/RISC-V-TLM"
"Xilinx/libsystemctlm-soc" -> "accellera-official/systemc"
"Xilinx/libsystemctlm-soc" -> "NVlabs/matchlib"
"Xilinx/libsystemctlm-soc" -> "intel/systemc-compiler"
"Xilinx/libsystemctlm-soc" -> "sparcians/map"
"Xilinx/libsystemctlm-soc" -> "agra-uni-bremen/riscv-vp"
"Xilinx/libsystemctlm-soc" -> "chipsalliance/VeeR-ISS"
"Minres/SystemC-Components" -> "Arteris-IP/tlm2-interfaces"
"Minres/SystemC-Components" -> "machineware-gmbh/vcml"
"Minres/SystemC-Components" -> "dcblack/ModernSystemC"
"Minres/SystemC-Components" -> "tukl-msd/DRAMSys"
"Minres/SystemC-Components" -> "Xilinx/libsystemctlm-soc"
"Minres/SystemC-Components" -> "Xilinx/systemctlm-cosim-demo"
"Minres/SystemC-Components" -> "Minres/SystemC-Quickstart"
"Minres/SystemC-Components" -> "intel/systemc-compiler"
"Minres/SystemC-Components" -> "mariusmm/RISC-V-TLM"
"Minres/SystemC-Components" -> "Xilinx/pcie-model"
"Minres/SystemC-Components" -> "ripopov/gdb_systemc_trace"
"Minres/SystemC-Components" -> "nvdla/tlm2c"
"Minres/SystemC-Components" -> "SingularityKChen/SystemC-Training"
"Xilinx/systemctlm-cosim-demo" -> "Xilinx/libsystemctlm-soc"
"Xilinx/systemctlm-cosim-demo" -> "Xilinx/pcie-model"
"Xilinx/systemctlm-cosim-demo" -> "Minres/SystemC-Components"
"Xilinx/systemctlm-cosim-demo" -> "machineware-gmbh/vcml"
"Xilinx/systemctlm-cosim-demo" -> "Arteris-IP/tlm2-interfaces"
"Xilinx/systemctlm-cosim-demo" -> "nvdla/tlm2c"
"agalimberti/NoCRouter" -> "taichi-ishitani/tnoc"
"agalimberti/NoCRouter" -> "aignacio/ravenoc"
"agalimberti/NoCRouter" -> "anan-cn/Open-Source-Network-on-Chip-Router-RTL"
"agalimberti/NoCRouter" -> "bakhshalipour/NoC-Verilog"
"agalimberti/NoCRouter" -> "karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2" ["e"=1]
"riscv/riscv-debug-spec" -> "riscv-non-isa/riscv-trace-spec"
"riscv/riscv-debug-spec" -> "riscv/riscv-fast-interrupt"
"riscv/riscv-debug-spec" -> "riscv-collab/riscv-openocd"
"riscv/riscv-debug-spec" -> "riscv-non-isa/riscv-arch-test"
"riscv/riscv-debug-spec" -> "pulp-platform/riscv-dbg"
"riscv/riscv-debug-spec" -> "openhwgroup/programs"
"riscv/riscv-debug-spec" -> "riscv-software-src/riscv-tests"
"riscv/riscv-debug-spec" -> "riscv-software-src/riscv-pk"
"riscv/riscv-debug-spec" -> "riscv/riscv-opcodes"
"riscv/riscv-debug-spec" -> "riscv/riscv-crypto"
"riscv/riscv-debug-spec" -> "openhwgroup/cv32e40p"
"riscv/riscv-debug-spec" -> "riscv/sail-riscv"
"riscv/riscv-debug-spec" -> "openhwgroup/force-riscv"
"riscv/riscv-debug-spec" -> "riscvarchive/riscv-code-size-reduction"
"riscv/riscv-debug-spec" -> "openhwgroup/core-v-verif"
"rsnikhil/Learn_Bluespec_and_RISCV_Design" -> "rsnikhil/DEVEL_Learn_Bluespec_and_RISCV_Design"
"rsnikhil/Learn_Bluespec_and_RISCV_Design" -> "CTSRD-CHERI/bluecheck"
"harvard-acc/gem5-aladdin" -> "cdsc-github/parade-ara-simulator" ["e"=1]
"riscv/riscv-isa-manual" -> "riscv-software-src/riscv-isa-sim"
"riscv/riscv-isa-manual" -> "riscv-collab/riscv-gnu-toolchain"
"riscv/riscv-isa-manual" -> "riscv-non-isa/riscv-asm-manual"
"riscv/riscv-isa-manual" -> "chipsalliance/rocket-chip"
"riscv/riscv-isa-manual" -> "chipsalliance/chisel"
"riscv/riscv-isa-manual" -> "riscv-software-src/riscv-tools"
"riscv/riscv-isa-manual" -> "riscvarchive/riscv-v-spec"
"riscv/riscv-isa-manual" -> "OpenXiangShan/XiangShan"
"riscv/riscv-isa-manual" -> "riscv/riscv-opcodes"
"riscv/riscv-isa-manual" -> "riscv-boom/riscv-boom"
"riscv/riscv-isa-manual" -> "verilator/verilator" ["e"=1]
"riscv/riscv-isa-manual" -> "YosysHQ/picorv32"
"riscv/riscv-isa-manual" -> "openhwgroup/cva6"
"riscv/riscv-isa-manual" -> "riscv-software-src/riscv-tests"
"riscv/riscv-isa-manual" -> "riscv-software-src/opensbi"
"xieyumc/jyySlideWeb" -> "xieyumc/AppleBlog"
"drom/awesome-hdl" -> "B-Lang-org/bsc" ["e"=1]
"adam-maj/deep-learning" -> "adam-maj/tiny-gpu" ["e"=1]
"lazyparser/weloveinterns" -> "shinezyy/micro-arch-training" ["e"=1]
"lazyparser/weloveinterns" -> "NJU-ProjectN/nvboard" ["e"=1]
"Digilent/digilent-xdc" -> "olofk/serv" ["e"=1]
"Digilent/digilent-xdc" -> "eugene-tarassov/vivado-risc-v" ["e"=1]
"AnswerDotAI/gpu.cpp" -> "adam-maj/tiny-gpu" ["e"=1]
"pymtl/pymtl3" -> "NVlabs/matchlib" ["e"=1]
"pymtl/pymtl3" -> "black-parrot/black-parrot" ["e"=1]
"pymtl/pymtl3" -> "PrincetonUniversity/openpiton" ["e"=1]
"pymtl/pymtl3" -> "chipsalliance/firrtl" ["e"=1]
"csail-csg/riscy-OOO" -> "cornell-brg/lizard"
"csail-csg/riscy-OOO" -> "bluespec/Toooba"
"csail-csg/riscy-OOO" -> "csail-csg/riscy"
"raspberrypi/rp2350_hacking_challenge" -> "hextreeio/rp2350-security-playground-demo"
"raspberrypi/rp2350_hacking_challenge" -> "raspberrypi/pico-bootrom-rp2350"
"raspberrypi/rp2350_hacking_challenge" -> "aedancullen/hacking-the-rp2350"
"veripool/verilog-mode" -> "Xilinx/libsystemctlm-soc" ["e"=1]
"SpinalHDL/VexRiscv" -> "SpinalHDL/SpinalHDL" ["e"=1]
"SpinalHDL/VexRiscv" -> "YosysHQ/picorv32"
"SpinalHDL/VexRiscv" -> "enjoy-digital/litex" ["e"=1]
"SpinalHDL/VexRiscv" -> "openhwgroup/cva6"
"SpinalHDL/VexRiscv" -> "darklife/darkriscv"
"SpinalHDL/VexRiscv" -> "litex-hub/linux-on-litex-vexriscv" ["e"=1]
"SpinalHDL/VexRiscv" -> "chipsalliance/rocket-chip"
"SpinalHDL/VexRiscv" -> "stnolting/neorv32"
"SpinalHDL/VexRiscv" -> "lowRISC/ibex"
"SpinalHDL/VexRiscv" -> "olofk/serv"
"SpinalHDL/VexRiscv" -> "ultraembedded/biriscv"
"SpinalHDL/VexRiscv" -> "riscv-boom/riscv-boom"
"SpinalHDL/VexRiscv" -> "chipsalliance/chisel"
"SpinalHDL/VexRiscv" -> "ultraembedded/riscv"
"SpinalHDL/VexRiscv" -> "jbush001/NyuziProcessor"
"cnrv/home" -> "lowRISC/lowrisc-chip" ["e"=1]
"cnrv/home" -> "SI-RISCV/e200_opensource" ["e"=1]
"Grubre/smol-gpu" -> "mathis-s/SoomRV"
"cnrv/rocket-chip-read" -> "cnrv/fpga-rocket-chip"
"cnrv/rocket-chip-read" -> "Intensivate/learning-journey"
"cnrv/rocket-chip-read" -> "seldridge/rocket-rocc-examples"
"cnrv/rocket-chip-read" -> "bu-icsg/dana"
"cnrv/rocket-chip-read" -> "meton-robean/ResearchNote"
"cnrv/rocket-chip-read" -> "sifive/sifive-blocks"
"cnrv/rocket-chip-read" -> "ucb-bar/hammer"
"cnrv/rocket-chip-read" -> "ucb-bar/fpga-zynq"
"cnrv/rocket-chip-read" -> "ccelio/chisel-style-guide"
"cnrv/rocket-chip-read" -> "ucb-bar/midas"
"cnrv/rocket-chip-read" -> "soDLA-publishment/soDLA" ["e"=1]
"cnrv/rocket-chip-read" -> "firesim/firechip"
"cnrv/rocket-chip-read" -> "ucb-bar/berkeley-hardfloat"
"cnrv/rocket-chip-read" -> "ucb-bar/sha3"
"cnrv/rocket-chip-read" -> "sifive/fpga-shells"
"Xilinx/u-boot-xlnx" -> "Xilinx/qemu" ["e"=1]
"shioyadan/Konata" -> "rsd-devel/rsd"
"shioyadan/Konata" -> "SpinalHDL/NaxRiscv"
"shioyadan/Konata" -> "mathis-s/SoomRV"
"shioyadan/Konata" -> "black-parrot/black-parrot"
"shioyadan/Konata" -> "ChampSim/ChampSim" ["e"=1]
"shioyadan/Konata" -> "chipsalliance/dromajo"
"shioyadan/Konata" -> "riscv-boom/riscv-boom"
"shioyadan/Konata" -> "tukl-msd/DRAMSys"
"shioyadan/Konata" -> "riscv-non-isa/riscv-arch-test"
"shioyadan/Konata" -> "chipsalliance/riscv-dv"
"shioyadan/Konata" -> "gem5/gem5" ["e"=1]
"shioyadan/Konata" -> "SpinalHDL/VexiiRiscv"
"shioyadan/Konata" -> "powerjg/learning_gem5" ["e"=1]
"shioyadan/Konata" -> "PrincetonUniversity/openpiton"
"shioyadan/Konata" -> "Xilinx/libsystemctlm-soc"
"evantandersen/fpga-gpu" -> "zxmarcos/huedeon-gpu"
"RV-BOSC/OpenNoC" -> "aignacio/ravenoc"
"CmdBlockZQG/rvcore-mini-linux" -> "Seeker0472/ysyx-linux"
"CmdBlockZQG/rvcore-mini-linux" -> "ConvolutedDog/gpgpu-sim-comments"
"UCSBarchlab/OpenTPU" -> "bu-icsg/dana" ["e"=1]
"UCSBarchlab/OpenTPU" -> "ucb-bar/gemmini" ["e"=1]
"UCSBarchlab/OpenTPU" -> "VerticalResearchGroup/miaow" ["e"=1]
"sequencer/zaozi" -> "chipsalliance/rvdecoderdb"
"AnlogicInfo/anlogic-usbjtag" -> "Lichee-Pi/anlogic-usbjtag"
"phanrahan/magma" -> "chipsalliance/firrtl" ["e"=1]
"IBM/rocc-software" -> "seldridge/rocket-rocc-examples"
"pulp-platform/croc" -> "pulp-platform/artistic"
"pulp-platform/croc" -> "pulp-platform/cheshire-ihp130-o"
"chipsalliance/chisel-nix" -> "arch-simulator-sig/chisel-env"
"chipsalliance/chisel-nix" -> "chipsalliance/rvdecoderdb"
"ConvolutedDog/gpgpu-sim-comments" -> "CmdBlockZQG/rvcore-mini-linux"
"lowRISC/ibex" -> "openhwgroup/cv32e40p"
"lowRISC/ibex" -> "openhwgroup/cva6"
"lowRISC/ibex" -> "lowRISC/opentitan"
"lowRISC/ibex" -> "chipsalliance/Cores-VeeR-EH1"
"lowRISC/ibex" -> "chipsalliance/riscv-dv"
"lowRISC/ibex" -> "YosysHQ/picorv32"
"lowRISC/ibex" -> "olofk/serv"
"lowRISC/ibex" -> "SpinalHDL/VexRiscv"
"lowRISC/ibex" -> "syntacore/scr1"
"lowRISC/ibex" -> "pulp-platform/axi" ["e"=1]
"lowRISC/ibex" -> "olofk/fusesoc" ["e"=1]
"lowRISC/ibex" -> "pulp-platform/pulpino"
"lowRISC/ibex" -> "ultraembedded/biriscv"
"lowRISC/ibex" -> "chipsalliance/rocket-chip"
"lowRISC/ibex" -> "pulp-platform/common_cells"
"FFmpeg/asm-lessons" -> "adam-maj/tiny-gpu" ["e"=1]
"SI-RISCV/e200_opensource" -> "riscv-mcu/e203_hbirdv2"
"SI-RISCV/e200_opensource" -> "XUANTIE-RV/wujian100_open"
"SI-RISCV/e200_opensource" -> "chipsalliance/rocket-chip"
"SI-RISCV/e200_opensource" -> "YosysHQ/picorv32"
"SI-RISCV/e200_opensource" -> "darklife/darkriscv"
"SI-RISCV/e200_opensource" -> "riscv-software-src/riscv-tools"
"SI-RISCV/e200_opensource" -> "chipsalliance/chisel"
"SI-RISCV/e200_opensource" -> "sifive/freedom"
"SI-RISCV/e200_opensource" -> "OSCPU/NutShell"
"SI-RISCV/e200_opensource" -> "nvdla/hw"
"SI-RISCV/e200_opensource" -> "SpinalHDL/VexRiscv"
"SI-RISCV/e200_opensource" -> "pConst/basic_verilog" ["e"=1]
"SI-RISCV/e200_opensource" -> "OpenXiangShan/XiangShan"
"SI-RISCV/e200_opensource" -> "openhwgroup/cva6"
"SI-RISCV/e200_opensource" -> "riscv-boom/riscv-boom"
"cnrv/riscv-soc-book" -> "cnrv/rocket-chip-read" ["e"=1]
"cnrv/riscv-soc-book" -> "freechipsproject/chisel-bootcamp" ["e"=1]
"cnrv/riscv-soc-book" -> "OpenXiangShan/XiangShan-doc" ["e"=1]
"cnrv/riscv-soc-book" -> "ucb-bar/riscv-mini" ["e"=1]
"cnrv/riscv-soc-book" -> "pulp-platform/ara" ["e"=1]
"cnrv/riscv-soc-book" -> "openhwgroup/force-riscv" ["e"=1]
"cnrv/riscv-soc-book" -> "Intensivate/learning-journey" ["e"=1]
"cnrv/riscv-soc-book" -> "SI-RISCV/e200_opensource" ["e"=1]
"cnrv/riscv-soc-book" -> "ucb-bar/chisel-tutorial" ["e"=1]
"cnrv/riscv-soc-book" -> "riscv-software-src/riscv-tools" ["e"=1]
"cnrv/riscv-soc-book" -> "riscv-boom/riscv-boom" ["e"=1]
"TheThirdOne/rars" -> "mortbopet/Ripes"
"TheThirdOne/rars" -> "andrescv/jupiter"
"TheThirdOne/rars" -> "riscv-software-src/riscv-isa-sim"
"TheThirdOne/rars" -> "riscv-non-isa/riscv-asm-manual"
"TheThirdOne/rars" -> "riscv-collab/riscv-gnu-toolchain"
"TheThirdOne/rars" -> "ultraembedded/riscv"
"TheThirdOne/rars" -> "riscv-boom/riscv-boom"
"TheThirdOne/rars" -> "riscv-software-src/riscv-tests"
"TheThirdOne/rars" -> "riscv/riscv-isa-manual"
"TheThirdOne/rars" -> "SpinalHDL/VexRiscv"
"TheThirdOne/rars" -> "riscv-non-isa/riscv-elf-psabi-doc"
"TheThirdOne/rars" -> "ucb-bar/chipyard"
"TheThirdOne/rars" -> "OSCPU/NutShell"
"TheThirdOne/rars" -> "riscv-software-src/opensbi"
"TheThirdOne/rars" -> "olofk/serv"
"riscv-non-isa/riscv-asm-manual" -> "riscv-non-isa/riscv-elf-psabi-doc"
"riscv-non-isa/riscv-asm-manual" -> "riscv/riscv-isa-manual"
"riscv-non-isa/riscv-asm-manual" -> "riscv-software-src/riscv-isa-sim"
"riscv-non-isa/riscv-asm-manual" -> "riscv-collab/riscv-gnu-toolchain"
"riscv-non-isa/riscv-asm-manual" -> "riscv/riscv-opcodes"
"riscv-non-isa/riscv-asm-manual" -> "riscv-software-src/opensbi"
"riscv-non-isa/riscv-asm-manual" -> "riscv-software-src/riscv-tests"
"riscv-non-isa/riscv-asm-manual" -> "riscv-software-src/riscv-pk"
"riscv-non-isa/riscv-asm-manual" -> "riscv-non-isa/riscv-sbi-doc"
"riscv-non-isa/riscv-asm-manual" -> "riscvarchive/riscv-v-spec"
"riscv-non-isa/riscv-asm-manual" -> "jameslzhu/riscv-card"
"riscv-non-isa/riscv-asm-manual" -> "riscv-non-isa/riscv-arch-test"
"riscv-non-isa/riscv-asm-manual" -> "riscv-software-src/riscv-tools"
"riscv-non-isa/riscv-asm-manual" -> "chipsalliance/riscv-dv"
"riscv-non-isa/riscv-asm-manual" -> "TheThirdOne/rars"
"lazyparser/minimalist-team-leader" -> "OSCPU/ysyx" ["e"=1]
"basicmi/AI-Chip" -> "nvdla/hw" ["e"=1]
"basicmi/AI-Chip" -> "ucb-bar/gemmini" ["e"=1]
"ChampSim/ChampSim" -> "shioyadan/Konata" ["e"=1]
"ChampSim/ChampSim" -> "shinezyy/micro-arch-training" ["e"=1]
"arm-university/arm-gem5-rsk" -> "gem5-gpu/gem5-gpu" ["e"=1]
"buildroot/buildroot" -> "riscv-software-src/opensbi" ["e"=1]
"buildroot/buildroot" -> "riscv-collab/riscv-gnu-toolchain" ["e"=1]
"jmahler/mips-cpu" -> "openrisc/mor1kx" ["e"=1]
"jmahler/mips-cpu" -> "darklife/darkriscv" ["e"=1]
"jmahler/mips-cpu" -> "YosysHQ/picorv32" ["e"=1]
"freechipsproject/chisel-bootcamp" -> "chipsalliance/chisel-template"
"freechipsproject/chisel-bootcamp" -> "schoeberl/chisel-book"
"freechipsproject/chisel-bootcamp" -> "ucb-bar/chisel-tutorial"
"freechipsproject/chisel-bootcamp" -> "chipsalliance/chisel"
"freechipsproject/chisel-bootcamp" -> "ucb-bar/chipyard"
"freechipsproject/chisel-bootcamp" -> "chipsalliance/rocket-chip"
"freechipsproject/chisel-bootcamp" -> "ucb-bar/riscv-sodor"
"freechipsproject/chisel-bootcamp" -> "chipsalliance/firrtl"
"freechipsproject/chisel-bootcamp" -> "riscv-boom/riscv-boom"
"freechipsproject/chisel-bootcamp" -> "ucb-bar/riscv-mini"
"freechipsproject/chisel-bootcamp" -> "ucb-bar/dsptools"
"freechipsproject/chisel-bootcamp" -> "schoeberl/chisel-examples"
"freechipsproject/chisel-bootcamp" -> "OSCPU/NutShell"
"freechipsproject/chisel-bootcamp" -> "ucb-bar/gemmini"
"freechipsproject/chisel-bootcamp" -> "ucb-bar/chiseltest"
"Xilinx/qemu" -> "Xilinx/libsystemctlm-soc"
"Xilinx/qemu" -> "Xilinx/qemu-devicetrees"
"Xilinx/qemu" -> "Xilinx/systemctlm-cosim-demo"
"Xilinx/qemu" -> "Xilinx/pcie-model"
"Xilinx/qemu" -> "Xilinx/u-boot-xlnx" ["e"=1]
"Xilinx/qemu" -> "Xilinx/meta-xilinx" ["e"=1]
"Xilinx/qemu" -> "Xilinx/XilinxVirtualCable" ["e"=1]
"riscv-software-src/riscv-tests" -> "riscv-non-isa/riscv-arch-test"
"riscv-software-src/riscv-tests" -> "riscv-software-src/riscv-isa-sim"
"riscv-software-src/riscv-tests" -> "chipsalliance/riscv-dv"
"riscv-software-src/riscv-tests" -> "riscv-software-src/riscv-pk"
"riscv-software-src/riscv-tests" -> "riscv/riscv-opcodes"
"riscv-software-src/riscv-tests" -> "SymbioticEDA/riscv-formal"
"riscv-software-src/riscv-tests" -> "riscv-collab/riscv-gnu-toolchain"
"riscv-software-src/riscv-tests" -> "riscv-boom/riscv-boom"
"riscv-software-src/riscv-tests" -> "ucb-bar/riscv-torture"
"riscv-software-src/riscv-tests" -> "riscv-software-src/riscv-tools"
"riscv-software-src/riscv-tests" -> "riscv/sail-riscv"
"riscv-software-src/riscv-tests" -> "ucb-bar/riscv-sodor"
"riscv-software-src/riscv-tests" -> "lowRISC/ibex"
"riscv-software-src/riscv-tests" -> "riscv/riscv-debug-spec"
"riscv-software-src/riscv-tests" -> "chipsalliance/rocket-chip"
"riscv-software-src/riscv-tools" -> "riscv-software-src/riscv-isa-sim"
"riscv-software-src/riscv-tools" -> "riscv-collab/riscv-gnu-toolchain"
"riscv-software-src/riscv-tools" -> "riscvarchive/riscv-linux"
"riscv-software-src/riscv-tools" -> "chipsalliance/rocket-chip"
"riscv-software-src/riscv-tools" -> "SI-RISCV/e200_opensource"
"riscv-software-src/riscv-tools" -> "sifive/freedom"
"riscv-software-src/riscv-tools" -> "riscv-software-src/riscv-tests"
"riscv-software-src/riscv-tools" -> "riscvarchive/riscv-qemu"
"riscv-software-src/riscv-tools" -> "riscv/riscv-isa-manual"
"riscv-software-src/riscv-tools" -> "riscv-software-src/riscv-pk"
"riscv-software-src/riscv-tools" -> "riscv-boom/riscv-boom"
"riscv-software-src/riscv-tools" -> "chipsalliance/firrtl"
"riscv-software-src/riscv-tools" -> "ucb-bar/chisel-tutorial"
"riscv-software-src/riscv-tools" -> "ucb-bar/chipyard"
"riscv-software-src/riscv-tools" -> "ucb-bar/riscv-sodor"
"syntacore/scr1" -> "openhwgroup/cv32e40p"
"syntacore/scr1" -> "chipsalliance/Cores-VeeR-EH1"
"syntacore/scr1" -> "lowRISC/ibex"
"syntacore/scr1" -> "syntacore/scr1-sdk"
"syntacore/scr1" -> "ultraembedded/biriscv"
"syntacore/scr1" -> "RoaLogic/RV12"
"syntacore/scr1" -> "YosysHQ/picorv32"
"syntacore/scr1" -> "pulp-platform/axi" ["e"=1]
"syntacore/scr1" -> "chipsalliance/riscv-dv"
"syntacore/scr1" -> "rsd-devel/rsd"
"syntacore/scr1" -> "olofk/serv"
"syntacore/scr1" -> "westerndigitalcorporation/swerv_eh1"
"syntacore/scr1" -> "pulp-platform/pulpino"
"syntacore/scr1" -> "black-parrot/black-parrot"
"syntacore/scr1" -> "risclite/SuperScalar-RISCV-CPU"
"jessebarreto/NetworkOnChip" -> "frobino/Nostrum-SystemC-simulator"
"merrymercy/compiler2017" -> "abcdabcd987/compiler2016"
"merrymercy/compiler2017" -> "yaoyaoding/mstar-compiler"
"merrymercy/compiler2017" -> "jinningli/system2018-project1"
"merrymercy/compiler2017" -> "Engineev/math-notes"
"merrymercy/compiler2017" -> "jinhongyii/Lightning"
"kvakil/venus" -> "ThaumicMekanism/venus"
"kvakil/venus" -> "hm-riscv/vscode-riscv-venus"
"kvakil/venus" -> "61c-teach/venus"
"gem5-gpu/gem5-gpu" -> "gem5-graphics/gem5-graphics"
"gem5-gpu/gem5-gpu" -> "gem5-gpu/gpgpu-sim_distribution"
"gem5-gpu/gem5-gpu" -> "gem5-gpu/gem5"
"gem5-gpu/gem5-gpu" -> "cdsc-github/parade-ara-simulator"
"Seeker0472/ysyx-linux" -> "CmdBlockZQG/rvcore-mini-linux"
"umanovskis/baremetal-arm" ["l"="-17.937,-43.043", "c"=55]
"Xilinx/libsystemctlm-soc" ["l"="31.467,-3.627"]
"steveicarus/iverilog" ["l"="32.879,-3.662", "c"=180]
"YosysHQ/picorv32" ["l"="31.856,-3.819"]
"chipsalliance/chisel" ["l"="31.824,-3.917"]
"chipsalliance/rocket-chip" ["l"="31.814,-3.883"]
"olofk/fusesoc" ["l"="32.897,-3.71", "c"=180]
"olofk/serv" ["l"="31.836,-3.751"]
"lowRISC/ibex" ["l"="31.812,-3.799"]
"openocd-org/openocd" ["l"="-17.708,-43.135", "c"=55]
"riscv-collab/riscv-openocd" ["l"="31.661,-3.871"]
"tangx/Stop-Ask-Questions-The-Stupid-Ways" ["l"="31.831,-4.098"]
"dogfight360/Stop-Ask-Questions-The-Stupid-Ways" ["l"="31.844,-4.191"]
"NJU-ProjectN/ics-pa-gitbook" ["l"="31.831,-4.065"]
"ryanhanwu/How-To-Ask-Questions-The-Smart-Way" ["l"="-4.772,17.474", "c"=316]
"OSCPU/NutShell" ["l"="31.838,-3.966"]
"riscv-non-isa/riscv-elf-psabi-doc" ["l"="31.742,-3.946"]
"shinezyy/micro-arch-training" ["l"="31.865,-4.01"]
"YuriMiller/CompleteSuicideManual-Zh_CN" ["l"="-53.698,-19.62", "c"=653]
"CollegesChat/university-information" ["l"="-53.553,-19.558", "c"=653]
"moesoha/debian-media-box" ["l"="-53.608,-19.561", "c"=653]
"ivmm/Student-resources" ["l"="-4.772,17.57", "c"=316]
"NJU-ProjectN/abstract-machine" ["l"="31.853,-4.077"]
"NJU-ProjectN/nvboard" ["l"="31.861,-4.045"]
"NJU-ProjectN/nemu" ["l"="31.831,-4.019"]
"pku-minic/online-doc" ["l"="-4.354,20.032", "c"=564]
"tvvocold/How-To-Ask-Questions-The-Smart-Way" ["l"="-4.912,17.537", "c"=316]
"darklife/darkriscv" ["l"="31.876,-3.795"]
"SpinalHDL/VexRiscv" ["l"="31.88,-3.821"]
"ZipCPU/zipcpu" ["l"="32.829,-2.656", "c"=561]
"ultraembedded/riscv" ["l"="31.841,-3.799"]
"SI-RISCV/e200_opensource" ["l"="31.861,-3.901"]
"ultraembedded/biriscv" ["l"="31.831,-3.778"]
"openhwgroup/cva6" ["l"="31.828,-3.832"]
"riscv-mcu/e203_hbirdv2" ["l"="31.865,-3.877"]
"chipsalliance/Cores-VeeR-EH1" ["l"="31.776,-3.772"]
"alexforencich/verilog-ethernet" ["l"="32.762,-2.691", "c"=561]
"alexforencich/verilog-axi" ["l"="32.774,-2.661", "c"=561]
"openhwgroup/cv32e40p" ["l"="31.77,-3.791"]
"pConst/basic_verilog" ["l"="32.796,-2.669", "c"=561]
"verilator/verilator" ["l"="32.845,-3.656", "c"=180]
"riscv-boom/riscv-boom" ["l"="31.794,-3.871"]
"ucb-bar/chipyard" ["l"="31.795,-3.901"]
"llvm/circt" ["l"="31.812,-3.85"]
"pulp-platform/bender" ["l"="32.932,-3.567", "c"=180]
"pulp-platform/FlooNoC" ["l"="31.607,-3.714"]
"pulp-platform/common_cells" ["l"="31.746,-3.764"]
"pulp-platform/mempool" ["l"="31.671,-3.696"]
"pulp-platform/iDMA" ["l"="31.63,-3.678"]
"NJU-ProjectN/ics-pa" ["l"="31.839,-4.045"]
"OpenXiangShan/NEMU" ["l"="31.879,-4.064"]
"OpenXiangShan/XiangShan" ["l"="31.861,-3.938"]
"plctlab/PLCT-Open-Reports" ["l"="-22.322,-18.439", "c"=763]
"plctlab/riscv-operating-system-mooc" ["l"="-22.372,-18.42", "c"=763]
"mit-pdos/xv6-riscv" ["l"="-6.693,19.603", "c"=637]
"riscv-software-src/riscv-isa-sim" ["l"="31.742,-3.857"]
"NJU-ProjectN/fceux-am" ["l"="31.821,-4.047"]
"riscv-non-isa/riscv-toolchain-conventions" ["l"="31.61,-3.91"]
"riscv-non-isa/riscv-c-api-doc" ["l"="31.563,-3.92"]
"riscv-non-isa/rvv-intrinsic-doc" ["l"="31.576,-3.877"]
"riscv-non-isa/riscv-device-tree-doc" ["l"="31.546,-3.941"]
"wavedrom/wavedrom.github.io" ["l"="32.86,-3.591", "c"=180]
"syntacore/scr1" ["l"="31.801,-3.748"]
"zhangyikaii/NJUCS-Course-Material" ["l"="-5.047,19.724", "c"=564]
"GeeeekExplorer/NJU-ICS" ["l"="-5.27,19.718", "c"=564]
"pascal-lab/Tai-e-assignments" ["l"="36.202,-0.874", "c"=1188]
"jiangyy/mosaic" ["l"="31.869,-4.125"]
"sleepycoke/Mathematical_Logic_NJUCS" ["l"="-4.874,19.471", "c"=564]
"nju-lug/NJUThesis" ["l"="-4.967,19.543", "c"=564]
"NJU-ProjectN/ics2015" ["l"="-16.123,1.558", "c"=446]
"yangminz/bcst_csapp" ["l"="-6.717,19.45", "c"=637]
"LearningOS/os-lectures" ["l"="-9.554,-8.802", "c"=871]
"oscomp/os-competition-info" ["l"="-9.62,-8.769", "c"=871]
"zweix123/jyyslide-md" ["l"="31.91,-4.14"]
"nvdla/hw" ["l"="31.917,-3.876"]
"nvdla/sw" ["l"="31.906,-2.901", "c"=212]
"fengbintu/Neural-Networks-on-Silicon" ["l"="31.792,-2.807", "c"=212]
"nvdla/doc" ["l"="31.927,-2.947", "c"=212]
"XUANTIE-RV/wujian100_open" ["l"="31.888,-3.87"]
"jbush001/NyuziProcessor" ["l"="31.931,-3.842"]
"ucb-bar/gemmini" ["l"="31.825,-3.938"]
"chipsalliance/riscv-dv" ["l"="31.749,-3.811"]
"VerticalResearchGroup/miaow" ["l"="31.907,-3.836"]
"ucb-bar/riscv-sodor" ["l"="31.768,-3.905"]
"ucb-bar/riscv-mini" ["l"="31.78,-3.969"]
"ucb-bar/chisel-tutorial" ["l"="31.761,-3.939"]
"freechipsproject/chisel-bootcamp" ["l"="31.794,-3.945"]
"schoeberl/chisel-book" ["l"="31.797,-3.963"]
"chipsalliance/chisel-template" ["l"="31.771,-3.955"]
"chipsalliance/firrtl" ["l"="31.759,-3.918"]
"ucb-bar/dsptools" ["l"="31.74,-3.966"]
"riscv-software-src/riscv-tests" ["l"="31.72,-3.84"]
"lowRISC/lowrisc-chip" ["l"="31.766,-3.84"]
"rsd-devel/rsd" ["l"="31.794,-3.775"]
"mortbopet/Ripes" ["l"="31.906,-3.799"]
"TheThirdOne/rars" ["l"="31.787,-3.838"]
"BrunoLevy/learn-fpga" ["l"="32.819,-3.805", "c"=180]
"riscv-non-isa/riscv-asm-manual" ["l"="31.713,-3.859"]
"liangkangnan/tinyriscv" ["l"="31.897,-3.891"]
"enjoy-digital/litex" ["l"="32.833,-3.764", "c"=180]
"Evensgn/RISC-V-CPU" ["l"="31.882,-3.577"]
"jasonlin316/RISC-V-CPU" ["l"="31.909,-3.522"]
"sxtyzhangzk/mips-cpu" ["l"="31.987,-3.439"]
"eminfedar/fedar-f1-rv64im" ["l"="31.903,-3.488"]
"Michaelvll/RISCV_CPU" ["l"="31.964,-3.491"]
"VenciFreeman/RISC-V" ["l"="31.922,-3.548"]
"bluespec/Flute" ["l"="31.744,-3.682"]
"iammituraj/pequeno_riscv" ["l"="31.842,-3.6"]
"openhwgroup/programs" ["l"="31.666,-3.739"]
"Engineev/math-notes" ["l"="32.017,-3.417"]
"PrincetonUniversity/openpiton" ["l"="31.767,-3.811"]
"pulp-platform/axi" ["l"="32.794,-2.622", "c"=561]
"pulp-platform/pulp" ["l"="31.761,-3.739"]
"pulp-platform/pulpissimo" ["l"="31.73,-3.734"]
"pulp-platform/pulpino" ["l"="31.79,-3.794"]
"pulp-platform/pulp-sdk" ["l"="31.723,-3.666"]
"openhwgroup/cvfpu" ["l"="31.729,-3.767"]
"pulp-platform/pulp-riscv-gnu-toolchain" ["l"="31.723,-3.651"]
"SymbioticEDA/riscv-formal" ["l"="31.723,-3.794"]
"bespoke-silicon-group/basejump_stl" ["l"="32.907,-3.588", "c"=180]
"pulp-platform/ara" ["l"="31.682,-3.816"]
"riscv-non-isa/riscv-arch-test" ["l"="31.689,-3.799"]
"riscv/sail-riscv" ["l"="31.652,-3.821"]
"riscv/riscv-debug-spec" ["l"="31.662,-3.806"]
"chipsalliance/dromajo" ["l"="31.693,-3.747"]
"riscv/riscv-opcodes" ["l"="31.676,-3.853"]
"openhwgroup/force-riscv" ["l"="31.668,-3.781"]
"ucb-bar/riscv-torture" ["l"="31.696,-3.815"]
"openhwgroup/core-v-verif" ["l"="31.706,-3.775"]
"riscv-ovpsim/imperas-riscv-tests" ["l"="31.615,-3.758"]
"riscv-software-src/riscof" ["l"="31.59,-3.772"]
"jasonlin316/A-Single-Path-Delay-32-Point-FFT-Processor" ["l"="31.939,-3.482"]
"riscvarchive/riscv-v-spec" ["l"="31.69,-3.866"]
"riscv/riscv-isa-manual" ["l"="31.742,-3.883"]
"riscv-collab/riscv-gnu-toolchain" ["l"="31.767,-3.88"]
"riscv/riscv-p-spec" ["l"="31.591,-3.869"]
"riscvarchive/riscv-cores-list" ["l"="31.797,-3.814"]
"ucb-bar/berkeley-hardfloat" ["l"="31.717,-3.887"]
"SI-RISCV/hbird-e-sdk" ["l"="31.681,-4.089"]
"riscv-mcu/hbird-sdk" ["l"="31.778,-4.071"]
"sifive/freedom-e-sdk" ["l"="31.676,-3.938"]
"Lichee-Pi/Tang_E203_Mini" ["l"="31.614,-4.187"]
"freecores/turbo8051" ["l"="31.658,-4.13"]
"litex-hub/linux-on-litex-vexriscv" ["l"="32.842,-3.822", "c"=180]
"SpinalHDL/NaxRiscv" ["l"="31.73,-3.695"]
"wavedrom/wavedrom" ["l"="32.845,-3.621", "c"=180]
"xpack-dev-tools/openocd-xpack" ["l"="-17.576,-43.165", "c"=55]
"dremio/gandiva" ["l"="-0.625,14.908", "c"=729]
"abs-tudelft/fletcher" ["l"="31.706,-3.41"]
"karlrupp/microprocessor-trend-data" ["l"="63.28,-1.292", "c"=175]
"shioyadan/Konata" ["l"="31.696,-3.731"]
"hukenovs/dsp-theory" ["l"="-44.463,26.069", "c"=551]
"jameslzhu/riscv-card" ["l"="31.664,-3.836"]
"johnwinans/rvalp" ["l"="31.467,-3.883"]
"twilco/riscv-from-scratch" ["l"="-25.1,-22.692", "c"=1180]
"black-parrot/black-parrot" ["l"="31.766,-3.754"]
"mnurzia/rv" ["l"="-22.434,-23.424", "c"=496]
"zachjs/sv2v" ["l"="32.93,-3.621", "c"=180]
"cocotb/cocotb" ["l"="32.888,-3.635", "c"=180]
"ucb-bar/chiseltest" ["l"="31.717,-3.955"]
"chiselverify/chiselverify" ["l"="31.679,-3.986"]
"freechipsproject/chisel-testers" ["l"="31.715,-3.978"]
"chipsalliance/treadle" ["l"="31.685,-3.973"]
"freechipsproject/diagrammer" ["l"="31.713,-3.993"]
"ovh/sv2chisel" ["l"="31.665,-4.002"]
"ucb-bar/constellation" ["l"="31.583,-3.823"]
"schoeberl/chisel-examples" ["l"="31.757,-3.992"]
"ucsc-vama/essent" ["l"="31.637,-4.011"]
"NVlabs/timeloop" ["l"="31.019,-2.883", "c"=1037]
"scalesim-project/scale-sim-v2" ["l"="31.027,-2.921", "c"=1037]
"firesim/firesim" ["l"="31.783,-3.929"]
"BRTResearch/AIChip_Paper_List" ["l"="31.013,-2.907", "c"=1037]
"SingularityKChen/dl_accelerator" ["l"="31.89,-2.817", "c"=212]
"harvard-acc/gem5-aladdin" ["l"="31.041,-2.91", "c"=1037]
"ARM-software/SCALE-Sim" ["l"="31.037,-2.894", "c"=1037]
"THU-DSP-LAB/ventus-gpgpu" ["l"="31.886,-3.914"]
"HewlettPackard/cacti" ["l"="31.062,-2.902", "c"=1037]
"chipsalliance/verible" ["l"="32.913,-3.625", "c"=180]
"lowRISC/opentitan" ["l"="31.861,-3.775"]
"lnis-uofu/OpenFPGA" ["l"="32.92,-3.748", "c"=180]
"lvyufeng/step_into_mips" ["l"="33.405,-2.851", "c"=2793]
"janestreet/hardcaml" ["l"="-25.847,-22.618", "c"=150]
"B-Lang-org/bsc" ["l"="31.778,-3.668"]
"openrisc/orpsoc-cores" ["l"="31.848,-3.64"]
"openrisc/mor1kx" ["l"="31.822,-3.688"]
"riscvarchive/riscv-platform-specs" ["l"="31.526,-3.853"]
"riscv/configuration-structure" ["l"="31.468,-3.853"]
"riscv/riscv-profiles" ["l"="31.564,-3.828"]
"eembc/coremark" ["l"="31.812,-3.78"]
"eembc/coremark-pro" ["l"="31.893,-3.7"]
"Keith-S-Thompson/dhrystone" ["l"="31.923,-3.698"]
"XUANTIE-RV/openc910" ["l"="31.839,-3.888"]
"sifive/benchmark-dhrystone" ["l"="31.91,-3.717"]
"clash-lang/clash-compiler" ["l"="-20.825,-20.307", "c"=118]
"bespoke-silicon-group/bsg_manycore" ["l"="31.733,-3.716"]
"violet7pan/XYplorer_Help" ["l"="-47.628,9.739", "c"=489]
"xmcp/pakku.js" ["l"="-53.025,-17.782", "c"=374]
"copyliu/bililive_dm" ["l"="-52.922,-17.599", "c"=374]
"Notsfsssf/Pix-EzViewer" ["l"="-46.257,11.048", "c"=244]
"sovetskyfish/pixivfs-uwp" ["l"="-46.251,10.975", "c"=244]
"metowolf/BilibiliHelper" ["l"="-52.997,-17.557", "c"=374]
"NtrQQ/download" ["l"="-49.698,10.384", "c"=59]
"Edgarware/Threshold-Skin" ["l"="-54.934,17.465", "c"=601]
"VigorousPro/TS3-Translation_zh-CN" ["l"="-56.254,17.729", "c"=402]
"Richasy/BiliBili-UWP" ["l"="-49.246,13.088", "c"=13]
"mcinglis/c-style" ["l"="38.927,-0.136", "c"=39]
"adam-maj/tiny-gpu" ["l"="31.984,-3.886"]
"keystone-enclave/keystone" ["l"="-16.619,-42.196", "c"=621]
"riscv-software-src/opensbi" ["l"="31.692,-3.914"]
"umd-memsys/DRAMsim3" ["l"="31.065,-2.933", "c"=1037]
"tukl-msd/DRAMSys" ["l"="31.464,-3.644"]
"machineware-gmbh/vcml" ["l"="31.417,-3.624"]
"Minres/SystemC-Components" ["l"="31.425,-3.611"]
"aut0/avp64" ["l"="31.342,-3.603"]
"Xilinx/systemctlm-cosim-demo" ["l"="31.44,-3.601"]
"Arteris-IP/tlm2-interfaces" ["l"="31.448,-3.613"]
"intel/systemc-compiler" ["l"="31.442,-3.645"]
"accellera-official/systemc" ["l"="31.438,-3.628"]
"mariusmm/RISC-V-TLM" ["l"="31.427,-3.641"]
"quic/qbox" ["l"="31.353,-3.623"]
"agra-uni-bremen/riscv-vp" ["l"="31.403,-3.625"]
"anikau31/systemc-clang" ["l"="31.411,-3.608"]
"nvdla/qbox" ["l"="31.37,-3.627"]
"SingularityKChen/SystemC-Training" ["l"="31.386,-3.617"]
"stnolting/neorv32" ["l"="31.883,-3.747"]
"olofk/edalize" ["l"="32.923,-3.679", "c"=180]
"ferrandi/PandA-bambu" ["l"="31.6,-2.534", "c"=212]
"pku-liang/Hector" ["l"="31.576,-4.062"]
"riscv-non-isa/riscv-sbi-doc" ["l"="31.622,-3.881"]
"rustsbi/rustsbi" ["l"="-9.562,-8.83", "c"=871]
"riscv-software-src/riscv-pk" ["l"="31.678,-3.89"]
"sifiveinc/freedom-u-sdk" ["l"="31.659,-3.97"]
"u-boot/u-boot" ["l"="-17.762,-43.251", "c"=55]
"schoeberl/chisel-lab" ["l"="31.778,-4.004"]
"ccelio/chisel-style-guide" ["l"="31.73,-3.983"]
"mit-plv/riscv-semantics" ["l"="-22.132,-19.224", "c"=392]
"riscvarchive/ISA_Formal_Spec_Public_Review" ["l"="31.598,-3.894"]
"rems-project/sail" ["l"="-22.213,-19.319", "c"=392]
"riscv/riscv-bitmanip" ["l"="31.608,-3.835"]
"YosysHQ/riscv-formal" ["l"="31.57,-3.792"]
"riscv/riscv-crypto" ["l"="31.608,-3.812"]
"ZipCPU/wb2axip" ["l"="32.764,-2.629", "c"=561]
"pulp-platform/register_interface" ["l"="31.662,-3.71"]
"pulp-platform/riscv-dbg" ["l"="31.683,-3.757"]
"alexforencich/verilog-axis" ["l"="32.751,-2.66", "c"=561]
"VLSIDA/OpenRAM" ["l"="32.808,-4.559", "c"=972]
"westerndigitalcorporation/swerv-ISS" ["l"="31.625,-3.717"]
"westerndigitalcorporation/omnixtend" ["l"="31.587,-3.681"]
"westerndigitalcorporation/swerv_eh1" ["l"="31.746,-3.789"]
"westerndigitalcorporation/swerv_eh1_fpga" ["l"="31.673,-3.723"]
"SanDisk-Open-Source/riscv-fw-infrastructure" ["l"="31.564,-3.678"]
"riscv/riscv-ovpsim" ["l"="31.561,-3.654"]
"raysalemi/uvmprimer" ["l"="32.921,-2.551", "c"=561]
"VerificationExcellence/SystemVerilogReference" ["l"="32.903,-2.572", "c"=561]
"calyxir/calyx" ["l"="32.871,-3.471", "c"=180]
"bluespec/Piccolo" ["l"="31.742,-3.638"]
"bluespec/Toooba" ["l"="31.746,-3.658"]
"BSVLang/Main" ["l"="31.77,-3.611"]
"stevehoover/warp-v" ["l"="31.727,-3.531"]
"SpinalHDL/SaxonSoc" ["l"="32.093,-2.548", "c"=212]
"ThomasKaiser/sbc-bench" ["l"="7.755,-12.568", "c"=739]
"starfive-tech/VisionFive2" ["l"="31.655,-4.204"]
"Xilinx/RapidWright" ["l"="32.9,-3.744", "c"=180]
"EECS-NTNU/bismo" ["l"="31.771,-2.855", "c"=212]
"maltanar/fpga-tidbits" ["l"="31.727,-4.033"]
"bakhshalipour/NoC-Verilog" ["l"="31.472,-3.717"]
"anan-cn/Open-Source-Network-on-Chip-Router-RTL" ["l"="31.486,-3.731"]
"agalimberti/NoCRouter" ["l"="31.496,-3.717"]
"Intensivate/learning-journey" ["l"="31.668,-4.023"]
"cnrv/rocket-chip-read" ["l"="31.696,-3.986"]
"meton-robean/ResearchNote" ["l"="31.649,-4.037"]
"ucb-bar/sha3" ["l"="31.662,-4.043"]
"bu-icsg/dana" ["l"="31.693,-3.999"]
"vhda/verilog_systemverilog.vim" ["l"="33.022,-3.557", "c"=180]
"cnrv/fpga-rocket-chip" ["l"="31.71,-4.007"]
"ucb-bar/fpga-zynq" ["l"="31.736,-3.928"]
"seldridge/rocket-rocc-examples" ["l"="31.679,-4.038"]
"sycuricon/starship" ["l"="31.584,-4.113"]
"chipsalliance/sv-tests" ["l"="32.947,-3.612", "c"=180]
"chipsalliance/Surelog" ["l"="32.948,-3.598", "c"=180]
"openhwgroup/cvw" ["l"="31.716,-3.705"]
"xiaop1/Verilog-Practice" ["l"="32.819,-2.712", "c"=561]
"wangmu0115/Book-CSAPP" ["l"="-6.695,19.378", "c"=637]
"sifive/freedom" ["l"="31.74,-3.905"]
"dawsonjon/fpu" ["l"="32.843,-2.722", "c"=561]
"riscv/riscv-plic-spec" ["l"="31.559,-3.843"]
"riscv-non-isa/riscv-trace-spec" ["l"="31.631,-3.799"]
"riscv-non-isa/riscv-iommu" ["l"="31.537,-3.832"]
"riscv/riscv-CMOs" ["l"="31.543,-3.877"]
"rustsbi/rustsbi-qemu" ["l"="-9.586,-8.755", "c"=871]
"riscv/riscv-cfi" ["l"="31.542,-3.859"]
"riscv-non-isa/riscv-uefi" ["l"="31.563,-3.905"]
"Lingrui98/RISC-V-book" ["l"="-22.539,-18.403", "c"=763]
"riscv/riscv-fast-interrupt" ["l"="31.601,-3.792"]
"riscv/riscv-aclint" ["l"="31.491,-3.857"]
"sifive/freedom-tools" ["l"="31.659,-3.954"]
"sifive/sifive-blocks" ["l"="31.692,-3.954"]
"sifive/freedom-metal" ["l"="31.635,-3.983"]
"SpinalHDL/SpinalWorkshop" ["l"="32.053,-2.547", "c"=212]
"SpinalHDL/VexiiRiscv" ["l"="31.703,-3.668"]
"nvdla/vp" ["l"="31.933,-2.925", "c"=212]
"RoaLogic/RV12" ["l"="31.76,-3.714"]
"skyzh/RISCV-Simulator" ["l"="31.421,-3.396"]
"hehao98/RISCV-Simulator" ["l"="31.454,-3.449"]
"skyzh/raytracer.rs" ["l"="31.386,-3.34"]
"riscv-non-isa/tg-nexus-trace" ["l"="31.569,-3.771"]
"embench/embench-iot" ["l"="31.406,-3.816"]
"mageec/beebs" ["l"="31.356,-3.819"]
"riscvarchive/riscv-code-size-reduction" ["l"="31.553,-3.808"]
"openhwgroup/core-v-cores" ["l"="31.693,-3.717"]
"JulianKemmerer/PipelineC" ["l"="32.847,-3.726", "c"=180]
"suarezvictor/CflexHDL" ["l"="32.102,-3.794"]
"viduraakalanka/HDL-Bits-Solutions" ["l"="32.859,-2.748", "c"=561]
"microdynamics-cpu/tree-core-ide" ["l"="31.55,-4.126"]
"ONNC/onnc" ["l"="31.903,-2.926", "c"=212]
"systemc/systemc-2.3" ["l"="31.4,-3.664"]
"Muriukidavid/systemc-examples" ["l"="31.373,-3.652"]
"dcblack/ModernSystemC" ["l"="31.41,-3.59"]
"NVlabs/matchlib" ["l"="31.482,-3.654"]
"AleksandarKostovic/SystemC-tutorial" ["l"="31.349,-3.652"]
"davidepatti/noxim" ["l"="31.479,-3.688"]
"pulp-platform/tech_cells_generic" ["l"="31.673,-3.679"]
"pulp-platform/cheshire" ["l"="31.652,-3.699"]
"pulp-platform/pulp_cluster" ["l"="31.631,-3.703"]
"chipsalliance/VeeRwolf" ["l"="31.705,-3.76"]
"chipsalliance/Cores-VeeR-EH2" ["l"="31.71,-3.746"]
"chipsalliance/Cores-VeeR-EL2" ["l"="31.716,-3.726"]
"sld-columbia/esp" ["l"="31.654,-3.772"]
"UCLA-VAST/AutoSA" ["l"="31.686,-2.589", "c"=212]
"pnnl/OpenCGRA" ["l"="32.738,-3.406", "c"=180]
"aignacio/ravenoc" ["l"="31.537,-3.739"]
"learnwithexamples/learnsystemc" ["l"="31.4,-3.645"]
"tymonx/logic" ["l"="31.39,-3.598"]
"carlosedp/riscv-bringup" ["l"="31.659,-4.163"]
"kvm-riscv/howto" ["l"="31.689,-4.229"]
"taichi-ishitani/tvip-axi" ["l"="32.882,-2.544", "c"=561]
"taichi-ishitani/tnoc" ["l"="31.515,-3.736"]
"cornell-brg/lizard" ["l"="31.703,-3.516"]
"csail-csg/riscy-OOO" ["l"="31.716,-3.556"]
"rggen/rggen" ["l"="32.964,-3.535", "c"=180]
"ksco/nanoemu" ["l"="31.45,-3.413"]
"SystemRDL/systemrdl-compiler" ["l"="33.008,-3.467", "c"=180]
"trivialmips/nontrivial-mips" ["l"="33.487,-2.856", "c"=2793]
"lowRISC/style-guides" ["l"="32.925,-3.549", "c"=180]
"Minres/SystemC-Quickstart" ["l"="31.39,-3.58"]
"risclite/SuperScalar-RISCV-CPU" ["l"="31.75,-3.724"]
"ridecore/ridecore" ["l"="31.79,-3.756"]
"ic-lab-duth/RISC-V-Vector" ["l"="31.627,-3.78"]
"mathis-s/SoomRV" ["l"="31.7,-3.69"]
"tymonx/virtio" ["l"="31.312,-3.555"]
"tpoikela/uvm-python" ["l"="32.979,-3.566", "c"=180]
"nandland/nandland" ["l"="32.968,-2.695", "c"=561]
"os-fpga/Virtual-FPGA-Lab" ["l"="31.768,-3.43"]
"riscv/meta-riscv" ["l"="-16.658,-44.616", "c"=1016]
"sifiveinc/meta-sifive" ["l"="31.614,-4.004"]
"soDLA-publishment/soDLA" ["l"="31.918,-2.863", "c"=212]
"andrescv/jupiter" ["l"="31.747,-3.703"]
"kvakil/venus" ["l"="31.815,-3.562"]
"michaeljclark/rv8" ["l"="31.689,-3.832"]
"ThaumicMekanism/venus" ["l"="31.811,-3.586"]
"bucaps/marss-riscv" ["l"="31.625,-3.597"]
"pulp-platform/snitch" ["l"="31.641,-3.69"]
"rsnikhil/Bluespec_BSV_Tutorial" ["l"="31.787,-3.584"]
"B-Lang-org/bsc-contrib" ["l"="31.751,-3.596"]
"rsnikhil/Learn_Bluespec_and_RISCV_Design" ["l"="31.795,-3.532"]
"kcamenzind/BluespecIntroGuide" ["l"="31.773,-3.562"]
"mmicko/prjtang" ["l"="31.503,-4.308"]
"kprasadvnsi/Anlogic_Doc_English" ["l"="31.535,-4.277"]
"sifive/Kami" ["l"="-22.158,-19.258", "c"=392]
"rsnikhil/ICFP2020_Bluespec_Tutorial" ["l"="31.763,-3.584"]
"ACM-Class-2016/probability-theory-lecture-notes" ["l"="32.022,-3.403"]
"jinningli/system2018-project1" ["l"="32.009,-3.396"]
"dbindel/sjtu-summer2018" ["l"="32.007,-3.409"]
"ChenXinhao/ACM-Class-Compiler-2018" ["l"="32.011,-3.383"]
"Engineev/compiler-offline-judge" ["l"="32.034,-3.406"]
"dbindel/sjtu-summer19" ["l"="32.043,-3.389"]
"yaoyaoding/mstar-compiler" ["l"="32.039,-3.374"]
"ucb-bar/chisel-gui" ["l"="31.682,-4.071"]
"sifive/fpga-shells" ["l"="31.7,-4.047"]
"os-fpga/1st-CLaaS" ["l"="31.719,-3.461"]
"abs-tudelft/vhdeps" ["l"="31.699,-3.378"]
"lmxyy/Computer-Architecture-Task-2" ["l"="31.98,-3.395"]
"yutxie/cpu-riscv" ["l"="31.991,-3.403"]
"riscvarchive/riscv-software-list" ["l"="31.649,-3.857"]
"riscvarchive/educational-materials" ["l"="31.658,-3.628"]
"riscv-software-src/riscv-tools" ["l"="31.713,-3.903"]
"riscv-collab/v8" ["l"="31.508,-3.952"]
"josecm/riscv-hyp-tests" ["l"="31.509,-3.838"]
"61c-teach/venus" ["l"="31.829,-3.545"]
"maksir98/cs61c" ["l"="-7.008,19.423", "c"=637]
"syntacore/fpga-sdk-prj" ["l"="31.903,-3.635"]
"syntacore/sc-bl" ["l"="31.892,-3.644"]
"syntacore/scr1-sdk" ["l"="31.863,-3.675"]
"skyzh/raytracer-tutorial" ["l"="31.362,-3.325"]
"7sDream/remda" ["l"="31.383,-3.313"]
"freechipsproject/firrtl-interpreter" ["l"="31.682,-4.009"]
"pku-liang/ksim" ["l"="31.607,-4.041"]
"riscvarchive/riscv-qemu" ["l"="31.634,-3.935"]
"riscvarchive/riscv-linux" ["l"="31.659,-3.928"]
"riscvarchive/riscv-wiki" ["l"="31.607,-3.978"]
"riscvarchive/riscv-fesvr" ["l"="31.617,-3.959"]
"riscvarchive/riscv-binutils-gdb" ["l"="31.6,-3.928"]
"riscvarchive/riscv-poky" ["l"="31.598,-3.959"]
"riscv-software-src/riscv-angel" ["l"="31.587,-3.985"]
"riscvarchive/riscv-clang" ["l"="31.57,-3.97"]
"riscvarchive/riscv-glibc" ["l"="31.583,-3.938"]
"ucb-bar/esp-llvm" ["l"="31.576,-3.954"]
"maltanar/axi-in-chisel" ["l"="31.75,-4.048"]
"freechipsproject/ip-contributions" ["l"="31.707,-4.03"]
"jlpteaching/dinocpu" ["l"="31.761,-4.023"]
"cornell-brg/pymtl" ["l"="32.85,-3.501", "c"=180]
"UCSBarchlab/PyRTL" ["l"="32.881,-3.526", "c"=180]
"ucb-bar/midas" ["l"="31.634,-4.055"]
"ucb-bar/hammer" ["l"="31.74,-3.999"]
"hlslibs/matchlib_connections" ["l"="31.475,-3.603"]
"pymtl/pymtl3" ["l"="32.863,-3.533", "c"=180]
"harvard-acc/ALADDIN" ["l"="31.04,-2.87", "c"=1037]
"hlslibs/ac_types" ["l"="31.393,-3.546"]
"CSL-KU/firesim-nvdla" ["l"="31.918,-2.884", "c"=212]
"riscv/riscv-j-extension" ["l"="31.527,-3.812"]
"riscv/riscv-aia" ["l"="31.51,-3.795"]
"Minres/SCViewer" ["l"="31.363,-3.562"]
"vmware-archive/cascade" ["l"="32.886,-3.574", "c"=180]
"bespoke-silicon-group/bsg_replicant" ["l"="31.709,-3.627"]
"booksim/booksim2" ["l"="31.041,-2.936", "c"=1037]
"chipsalliance/Cores-SweRV_fpga" ["l"="31.686,-3.703"]
"CreeperLin/Arch2018" ["l"="31.998,-3.389"]
"Engineev/quintet" ["l"="32.043,-3.402"]
"abcdabcd987/compiler2016" ["l"="32.029,-3.386"]
"kzoacn/RISCV-CPU" ["l"="31.984,-3.417"]
"johnwinans/rvddt" ["l"="31.417,-3.884"]
"johnwinans/riscv-toolchain-install-guide" ["l"="31.408,-3.903"]
"GreenWaves-Technologies/gap_sdk" ["l"="60.356,14.177", "c"=334]
"RSPwFPGAs/virtio-fpga-bridge" ["l"="31.291,-3.543"]
"RSPwFPGAs/virtio-fpga" ["l"="31.268,-3.532"]
"Lichee-Pi/Tang_FPGA_Examples" ["l"="31.567,-4.249"]
"Lichee-Pi/LicheeTang_openocd" ["l"="31.586,-4.225"]
"pulp-platform/pulp-runtime" ["l"="31.705,-3.583"]
"pulp-platform/dory" ["l"="60.401,14.264", "c"=334]
"pulp-platform/pulp-nn" ["l"="60.418,14.304", "c"=334]
"har-in-air/SIPEED_TANG_PRIMER" ["l"="31.552,-4.273"]
"Lichee-Pi/anlogic-usbjtag" ["l"="31.547,-4.298"]
"AnlogicInfo/anlogic-usbjtag" ["l"="31.537,-4.324"]
"hlslibs/ac_math" ["l"="31.376,-3.516"]
"hlslibs/ac_dsp" ["l"="31.366,-3.529"]
"LBL-CoDEx/OpenSoCFabric" ["l"="31.523,-3.756"]
"PacoReinaCampo/MPSoC-NoC" ["l"="31.467,-3.737"]
"optimsoc/optimsoc" ["l"="31.43,-3.739"]
"abcdabcd987/LLIRInterpreter" ["l"="32.055,-3.372"]
"dcblack/SCFTGU_BOOK" ["l"="31.311,-3.654"]
"vherdt/riscv-vp" ["l"="-22.431,-23.236", "c"=496]
"agra-uni-bremen/riscv-freertos" ["l"="31.366,-3.61"]
"ics-jku/riscv-vp-plusplus" ["l"="31.359,-3.593"]
"shivanishah269/risc-v-core" ["l"="31.75,-3.501"]
"dovebutch/tlv-comp" ["l"="31.72,-3.485"]
"eembc/mlmark" ["l"="31.941,-3.656"]
"pulp-platform/ri5cy_gnu_toolchain" ["l"="31.716,-3.596"]
"TL-X-org/TL-V_Projects" ["l"="31.759,-3.531"]
"stevehoover/RISC-V_MYTH_Workshop" ["l"="31.766,-3.508"]
"riscv/riscv-bfloat16" ["l"="31.53,-3.89"]
"scarv/xcrypto" ["l"="31.489,-3.801"]
"scarv/scarv" ["l"="31.445,-3.801"]
"bespoke-silicon-group/bsg_bladerunner" ["l"="31.688,-3.574"]
"sxtyzhangzk/MxCompiler" ["l"="32.069,-3.331"]
"spectrometerHBH/Daedalus" ["l"="32.052,-3.351"]
"AugustinJose1221/FFTx32" ["l"="31.957,-3.46"]
"riscv-boom/riscv-coremark" ["l"="31.44,-3.84"]
"t-crest/patmos" ["l"="31.863,-3.719"]
"firesim/firechip" ["l"="31.776,-3.855"]
"rhit-neuro/deca" ["l"="31.627,-4.102"]
"meton-robean/deca" ["l"="31.625,-4.081"]
"Engineev/solutions" ["l"="32.063,-3.386"]
"Engineev/mocker" ["l"="32.069,-3.358"]
"KurodaKanbei/TOEFL" ["l"="32.048,-3.31"]
"jinhongyii/Lightning" ["l"="32.041,-3.334"]
"iree-org/iree" ["l"="37.132,0.971", "c"=112]
"vortexgpgpu/vortex" ["l"="31.89,-3.847"]
"riscv-software-src/homebrew-riscv" ["l"="31.536,-3.973"]
"OpenXiangShan/XiangShan-doc" ["l"="31.859,-3.978"]
"trabucayre/openFPGALoader" ["l"="32.849,-3.791", "c"=180]
"LeiWang1999/FPGA" ["l"="32.757,-2.745", "c"=561]
"hughperkins/VeriGPU" ["l"="31.865,-3.845"]
"asicguy/gplgpu" ["l"="31.937,-3.794"]
"gpgpu-sim/gpgpu-sim_distribution" ["l"="31.034,-2.965", "c"=1037]
"rajesh-s/computer-architecture-and-systems-resources" ["l"="32.74,-4.634", "c"=972]
"nickg/nvc" ["l"="32.991,-3.679", "c"=180]
"sergeykhbr/riscv_vhdl" ["l"="31.817,-3.76"]
"google/skywater-pdk" ["l"="32.825,-4.588", "c"=972]
"CMU-HKN/CMU-ECE-CS-Guide" ["l"="31.894,-26.089", "c"=531]
"pulp-platform/pulp-freertos" ["l"="31.695,-3.546"]
"plctlab/PLCT-Weekly" ["l"="-22.338,-18.413", "c"=763]
"plctlab/llvm-project" ["l"="31.478,-3.911"]
"riscv-non-isa/iopmp-spec" ["l"="31.471,-3.809"]
"XUANTIE-RV/riscv-matrix-extension-spec" ["l"="31.581,-3.85"]
"RALC88/riscv-vectorized-benchmark-suite" ["l"="31.484,-3.932"]
"chipsalliance/riscv-vector-tests" ["l"="31.571,-3.893"]
"camel-cdr/rvv-bench" ["l"="31.505,-3.921"]
"compiler-dev/llvm-rv" ["l"="31.506,-3.898"]
"logisim-evolution/logisim-evolution" ["l"="31.975,-3.757"]
"hneemann/Digital" ["l"="32.025,-3.737"]
"jdah/jdh-8" ["l"="-23.981,-23.046", "c"=349]
"SebLague/Digital-Logic-Sim" ["l"="-24.743,-34.929", "c"=811]
"sam-astro/Astro8-Computer" ["l"="-23.955,-23.167", "c"=349]
"ghdl/ghdl" ["l"="32.947,-3.675", "c"=180]
"YosysHQ/yosys" ["l"="32.874,-3.721", "c"=180]
"gem5/gem5" ["l"="31.094,-2.962", "c"=1037]
"The-OpenROAD-Project/OpenROAD" ["l"="32.792,-4.535", "c"=972]
"sin-x/FPGA" ["l"="32.741,-2.707", "c"=561]
"eugene-tarassov/vivado-risc-v" ["l"="31.841,-3.864"]
"corundum/corundum" ["l"="32.721,-2.717", "c"=561]
"amaranth-lang/amaranth" ["l"="32.867,-3.779", "c"=180]
"m-labs/migen" ["l"="32.881,-3.798", "c"=180]
"ultraembedded/cores" ["l"="32.787,-2.684", "c"=561]
"troyguo/awesome-dv" ["l"="32.925,-2.5", "c"=561]
"rafaelcalcada/rvx" ["l"="31.7,-3.61"]
"SonalPinto/kronos" ["l"="31.666,-3.54"]
"Fraunhofer-IMS/airisc_core_complex" ["l"="-16.271,-42.596", "c"=387]
"openhwgroup/cv32e40s" ["l"="31.675,-3.655"]
"FelipeFFerreira/ITA-CORES" ["l"="31.678,-3.556"]
"openhwgroup/cv32e41p" ["l"="31.673,-3.603"]
"open-sdr/openwifi" ["l"="54.025,4.584", "c"=214]
"OSCPU/NutShell-doc" ["l"="31.899,-3.995"]
"SpinalHDL/SpinalHDL" ["l"="32.825,-3.682", "c"=180]
"openhwgroup/core-v-mcu" ["l"="31.594,-3.7"]
"openhwgroup/cv32e40x" ["l"="31.658,-3.673"]
"hdl-util/hdmi" ["l"="32.716,-3.768", "c"=180]
"HewlettPackard/mcpat" ["l"="31.07,-2.89", "c"=1037]
"NJU-ProjectN/am-kernels" ["l"="31.849,-4.144"]
"NJU-ProjectN/os-workbench-2022" ["l"="31.876,-4.156"]
"jiangyy/njuthesis" ["l"="-4.87,19.499", "c"=564]
"OSCPU/oscpu-framework" ["l"="31.892,-4.115"]
"OpenXiangShan/difftest" ["l"="31.882,-4.044"]
"ustclug/Linux101-docs" ["l"="-4.991,20.238", "c"=564]
"The-OpenROAD-Project/OpenLane" ["l"="32.829,-4.559", "c"=972]
"openhwgroup/cva5" ["l"="31.693,-3.648"]
"llvm/torch-mlir" ["l"="37.11,1.005", "c"=112]
"doonny/basic_knowledge" ["l"="31.973,-4.047"]
"doonny/PipeCNN" ["l"="31.791,-2.745", "c"=212]
"bao-project/bao-hypervisor" ["l"="-25.088,-22.391", "c"=1051]
"zero-day-labs/riscv-aia" ["l"="31.493,-3.822"]
"hyoukjun/OpenSMART" ["l"="31.459,-3.758"]
"TUM-LIS/lisnoc" ["l"="31.479,-3.756"]
"lazyparser/becoming-a-compiler-engineer" ["l"="-22.294,-18.436", "c"=763]
"skyzh/core-os-riscv" ["l"="-9.582,-8.686", "c"=871]
"CS144/sponge-old2" ["l"="-6.926,19.51", "c"=637]
"ARM-software/abi-aa" ["l"="-17.793,-43.177", "c"=55]
"tukl-msd/DRAMPower" ["l"="31.088,-2.9", "c"=1037]
"chipsalliance/VeeR-ISS" ["l"="31.641,-3.714"]
"riscv/learn" ["l"="31.783,-3.731"]
"OSCPU/ysyxSoC" ["l"="31.906,-4.103"]
"OpenXiangShan/HuanCun" ["l"="31.798,-4.017"]
"OpenXiangShan/GEM5" ["l"="31.93,-4.04"]
"cyyself/cemu" ["l"="33.487,-2.944", "c"=2793]
"OpenXiangShan/nexus-am" ["l"="31.934,-4.118"]
"OpenXiangShan/CoupledL2" ["l"="31.811,-4.061"]
"Liu-Cheng/cycle-accurate-SystemC-simulator-over-ramulator" ["l"="31.493,-3.594"]
"CMU-SAFARI/ramulator" ["l"="31.08,-2.936", "c"=1037]
"CMU-SAFARI/ramulator2" ["l"="31.06,-2.954", "c"=1037]
"vortexgpgpu/vortex_tutorials" ["l"="32.022,-3.855"]
"accel-sim/accel-sim-framework" ["l"="31.017,-2.941", "c"=1037]
"Nuclei-Software/nuclei-board-labs" ["l"="31.766,-4.151"]
"Nuclei-Software/nuclei-sdk" ["l"="31.774,-4.19"]
"xiaoerlang0359/E203plus" ["l"="31.791,-4.139"]
"fallingcat/HomebrewGPU" ["l"="32.052,-3.782"]
"Kenji-Ishimaru/polyphony" ["l"="32.031,-3.787"]
"Wren6991/RISCBoy" ["l"="32.613,-3.856", "c"=180]
"JulianKemmerer/PipelineC-Graphics" ["l"="32.052,-3.806"]
"adki/AMBA_AXI_AHB_APB" ["l"="32.828,-2.612", "c"=561]
"riscv-boom/fpga-zynq" ["l"="31.732,-4.014"]
"meton-robean/Vector_MulAdd_Accelerator" ["l"="31.648,-4.064"]
"mfkiwl/E203_dma" ["l"="31.797,-4.17"]
"exo-lang/exo" ["l"="31.652,-2.52", "c"=212]
"google/xls" ["l"="32.934,-3.7", "c"=180]
"apache/parquet-cpp" ["l"="-2.614,14.745", "c"=43]
"sparcians/map" ["l"="31.508,-3.659"]
"riscv-software-src/riscv-perf-model" ["l"="31.567,-3.712"]
"Nuclei-Software/NMSIS" ["l"="31.768,-4.226"]
"antonblanchard/microwatt" ["l"="32.965,-3.748", "c"=180]
"google/qkeras" ["l"="31.763,-2.615", "c"=212]
"libriscv/libriscv" ["l"="-22.293,-23.319", "c"=496]
"mit-pdos/xv6-riscv-book" ["l"="-6.671,19.663", "c"=637]
"openrisc/or1200" ["l"="31.866,-3.628"]
"OpenXiangShan/fudian" ["l"="31.77,-4.043"]
"ucb-bar/testchipip" ["l"="31.702,-3.965"]
"IntelLabs/riscv-vector" ["l"="31.624,-3.866"]
"dalance/svls" ["l"="32.986,-3.586", "c"=180]
"YosysHQ/apicula" ["l"="32.839,-3.864", "c"=180]
"laforest/FPGADesignElements" ["l"="32.798,-3.758", "c"=180]
"projf/projf-explore" ["l"="32.788,-3.786", "c"=180]
"Nuclei-Software/nuclei-linux-sdk" ["l"="31.785,-4.219"]
"Jerc007/Open-GPGPU-FlexGrip-" ["l"="32.121,-3.866"]
"avl-bsuir/rv64x-base" ["l"="32.157,-3.869"]
"WangXuan95/BSV_Tutorial_cn" ["l"="32.604,-2.759", "c"=561]
"drom/awesome-hdl" ["l"="32.888,-3.608", "c"=180]
"MikePopoloski/slang" ["l"="32.935,-3.605", "c"=180]
"sylefeb/Silice" ["l"="32.813,-3.772", "c"=180]
"llvm/Polygeist" ["l"="37.132,1.05", "c"=112]
"fabianschuiki/llhd" ["l"="32.887,-3.494", "c"=180]
"antmicro/fastvdma" ["l"="31.722,-4.089"]
"ISRC-CAS/v8-riscv" ["l"="31.468,-3.98"]
"fujitsu/A64FX" ["l"="4.521,-39.97", "c"=1133]
"kunalg123/riscv_workshop_collaterals" ["l"="31.777,-3.471"]
"d0iasm/rvemu" ["l"="-22.371,-23.297", "c"=496]
"apache/tvm-vta" ["l"="31.787,-2.772", "c"=212]
"ic-lab-duth/DRIM-S" ["l"="31.544,-3.764"]
"martinriis/RISC-V-Vector-Processor" ["l"="31.576,-3.753"]
"vproc/vicuna" ["l"="31.642,-3.758"]
"takahirox/riscv-rust" ["l"="-22.411,-23.25", "c"=496]
"sycuricon/riscv-spike-sdk" ["l"="31.553,-4.146"]
"ericxiao417/sensor-farm" ["l"="31.525,-4.164"]
"dian-lun-lin/RTLflow" ["l"="31.603,-4.057"]
"Kuree/hgdb" ["l"="32.873,-3.421", "c"=180]
"sifive/chisel-circt" ["l"="31.784,-2.972", "c"=212]
"mflowgen/mflowgen" ["l"="32.826,-4.643", "c"=972]
"Tang-Haojin/YuQuan" ["l"="31.961,-4.146"]
"ultraembedded/core_ddr3_controller" ["l"="32.798,-2.745", "c"=561]
"mjosaarinen/lwaes_isa" ["l"="6.248,-6.078", "c"=335]
"grayresearch/CX" ["l"="31.587,-3.729"]
"OSCPU/chisel-playground" ["l"="31.906,-4.065"]
"ysyx-ta/ysyx-summer-readings" ["l"="31.919,-4.054"]
"IBM/AccDNN" ["l"="31.804,-2.773", "c"=212]
"ucb-bar/rocket" ["l"="31.777,-3.717"]
"ucb-bar/chisel2-deprecated" ["l"="31.72,-3.819"]
"ucb-bar/vscale" ["l"="31.777,-3.696"]
"MaxXSoft/Fuxi" ["l"="33.615,-2.835", "c"=2793]
"aignacio/mpsoc_example" ["l"="31.51,-3.699"]
"matutani/nocgen" ["l"="31.527,-3.777"]
"riscv-software-src/riscv-config" ["l"="31.54,-3.789"]
"IBM/rocc-software" ["l"="31.665,-4.06"]
"kvm-riscv/linux" ["l"="31.7,-4.258"]
"plctlab/rvv-benchmark" ["l"="31.437,-3.927"]
"ISRC-CAS/c910-llvm" ["l"="31.396,-3.946"]
"Angela-WangBo/Shenjing-RTL" ["l"="31.448,-3.736"]
"manili/VSDBabySoC" ["l"="31.753,-3.458"]
"tenstorrent/whisper" ["l"="31.596,-3.658"]
"bradgrantham/alice5" ["l"="32.082,-3.77"]
"RSPwFPGAs/qemu-hdl-cosim" ["l"="31.24,-3.516"]
"B-Lang-org/bdw" ["l"="31.75,-3.563"]
"pulp-platform/spatz" ["l"="31.62,-3.736"]
"openhwgroup/cv-hpdcache" ["l"="31.614,-3.693"]
"boyuai/CS420" ["l"="32.174,-3.243"]
"LiJiasen-00921/Arch2019_Assignment" ["l"="32.192,-3.225"]
"peterzheng98/Compiler-2020" ["l"="32.155,-3.233"]
"SJTU-ACM-Class-2018/lecture-notes-of-probability" ["l"="32.165,-3.221"]
"peterzheng98/Compiler-2020-testcases" ["l"="32.177,-3.231"]
"Engineev/ravel" ["l"="32.143,-3.257"]
"oscardhc/Compiler-Spider" ["l"="32.16,-3.249"]
"MasterJH5574/Mx-Compiler" ["l"="32.195,-3.24"]
"not-chciken/TLMBoy" ["l"="31.316,-3.596"]
"pulp-platform/snitch_cluster" ["l"="31.613,-3.678"]
"RALC88/gem5" ["l"="31.442,-3.955"]
"shsjxzh/ACM-DB" ["l"="31.994,-3.358"]
"oscardhc/TicketSystem-2020" ["l"="32.239,-3.106"]
"ACMClassCourses/acmOS-riscv" ["l"="32.246,-3.122"]
"ACMClassCourses/MS108-2020" ["l"="32.269,-3.106"]
"jinhongyii/Python_Assignment" ["l"="32.273,-3.086"]
"cmd2001/jLock" ["l"="32.29,-3.093"]
"sysprog21/rv32emu" ["l"="-22.345,-23.429", "c"=496]
"sharpie7/circuitjs1" ["l"="33.097,-4.455", "c"=972]
"algorithmica-org/algorithmica" ["l"="-19.568,-25.943", "c"=10]
"kaitoukito/Computer-Science-Textbooks" ["l"="31.92,-3.931"]
"kaitoukito/A-Primer-on-Memory-Consistency-and-Cache-Coherence" ["l"="31.95,-3.986"]
"kaitoukito/Integrated-Circuit-Textbooks" ["l"="31.97,-3.97"]
"kdlucas/byte-unixbench" ["l"="6.873,-6.292", "c"=335]
"ACMClassCourses/Compiler-Design-Implementation" ["l"="32.189,-3.177"]
"ACMClassCourses/RISCV-CPU" ["l"="32.189,-3.156"]
"ZYHowell/Yx" ["l"="32.216,-3.154"]
"ACMClassCourses/Arch2022-Notes" ["l"="32.199,-3.144"]
"GAIR-NLP/cs2916" ["l"="37.565,-0.404", "c"=126]
"ZYHowell/YPU" ["l"="32.17,-3.168"]
"SiriusNEO/Masterball" ["l"="32.181,-3.146"]
"Seven-Streams/Notes" ["l"="32.212,-3.18"]
"myhdl/myhdl" ["l"="32.906,-3.659", "c"=180]
"VectorBlox/orca" ["l"="31.832,-3.729"]
"YosysHQ/icestorm" ["l"="32.887,-3.844", "c"=180]
"rcore-os/rCore-Tutorial-v3" ["l"="-9.542,-8.846", "c"=871]
"eminfedar/fedar-e1-rv32i" ["l"="31.903,-3.458"]
"mbaykenar/apis_anatolia" ["l"="31.922,-3.443"]
"KASIRGA-KIZIL/tekno-kizil" ["l"="31.913,-3.402"]
"zhenyu-zang/xv6-riscv-book-Chinese" ["l"="-6.788,19.605", "c"=637]
"cccriscv/mini-riscv-os" ["l"="-22.352,-23.452", "c"=496]
"bao-project/bao-demos" ["l"="-25.115,-22.42", "c"=1051]
"zero-day-labs/riscv-iommu-demo" ["l"="31.469,-3.83"]
"google/CFU-Playground" ["l"="33.03,-3.785", "c"=180]
"ucb-bar/saturn-vectors" ["l"="31.604,-3.856"]
"tenstorrent/riscv-ocelot" ["l"="31.607,-3.877"]
"aolofsson/oh" ["l"="32.787,-2.644", "c"=561]
"mikeroyal/RISC-V-Guide" ["l"="31.795,-3.689"]
"mattvenn/awesome-opensource-asic-resources" ["l"="32.812,-4.626", "c"=972]
"arm-university/VLSI-Fundamentals-Education-Kit" ["l"="32.704,-4.702", "c"=972]
"LeiWang1999/ZYNQ-NVDLA" ["l"="31.901,-2.78", "c"=212]
"Wren6991/Hazard3" ["l"="31.832,-3.706"]
"splinedrive/kianRiscV" ["l"="32.765,-3.827", "c"=180]
"lawrie/fpga_pio" ["l"="32.687,-3.97", "c"=180]
"raspberrypi/pico-bootrom-rp2350" ["l"="31.968,-3.606"]
"LekKit/RVVM" ["l"="-22.33,-23.312", "c"=496]
"stffrdhrn/sdram-controller" ["l"="32.775,-2.715", "c"=561]
"chadyuu/riscv-chisel-book" ["l"="31.781,-4.026"]
"jeffhammond/STREAM" ["l"="6.717,-6.34", "c"=335]
"enjoy-digital/litedram" ["l"="32.794,-3.813", "c"=180]
"Redcrafter/verilog2factorio" ["l"="55.642,-7.731", "c"=944]
"QQxiaoming/quard_star_tutorial" ["l"="31.967,-4.086"]
"arch-simulator-sig/advanced-computer-architecture" ["l"="31.883,-4.013"]
"arch-simulator-sig/quard-star-tutorial-2021" ["l"="32,-4.098"]
"LoveLonelyTime/Bergamot" ["l"="32.014,-4.126"]
"OSCPU-Zhoushan/Zhoushan" ["l"="31.947,-4.061"]
"Seeker0472/ysyx-linux" ["l"="31.988,-4.113"]
"CmdBlockZQG/rvcore-mini-linux" ["l"="31.991,-4.129"]
"ucb-bar/zscale" ["l"="31.794,-3.713"]
"ucb-bar/uncore" ["l"="31.686,-3.785"]
"cvut/qtrvsim" ["l"="2.377,-5.26", "c"=472]
"os-fpga/GettingStartedWithFPGAs" ["l"="31.759,-3.396"]
"shariethernet/RPHAX" ["l"="31.784,-3.402"]
"stillwater-sc/RISC-V-TensorCore" ["l"="31.774,-3.381"]
"OSCPU/ysyx" ["l"="31.905,-4.082"]
"starfive-tech/linux" ["l"="31.654,-4.283"]
"starfive-tech/u-boot" ["l"="31.668,-4.265"]
"starfive-tech/JH7100_Docs" ["l"="31.665,-4.327"]
"starfive-tech/VisionFive" ["l"="31.635,-4.28"]
"starfive-tech/Fedora_on_StarFive" ["l"="31.635,-4.31"]
"starfive-tech/opensbi" ["l"="31.673,-4.287"]
"starfive-tech/freelight-u-sdk" ["l"="31.639,-4.335"]
"pulp-platform/cvfpu" ["l"="31.773,-4.091"]
"OpenXiangShan/YunSuan" ["l"="31.774,-4.115"]
"smunaut/doom_riscv" ["l"="32.758,-3.955", "c"=180]
"zxmarcos/huedeon-gpu" ["l"="32.131,-3.76"]
"f32c/f32c" ["l"="31.814,-3.724"]
"f32c/arduino" ["l"="31.872,-3.655"]
"skordal/potato" ["l"="31.851,-3.698"]
"onchipuis/mriscv" ["l"="31.81,-3.664"]
"YosysHQ/prjtrellis" ["l"="32.869,-3.854", "c"=180]
"VLSI-EDA/PoC" ["l"="32.965,-3.689", "c"=180]
"HonkW93/automatic-verilog" ["l"="33.095,-3.505", "c"=180]
"RV-BOSC/OpenNoC" ["l"="31.444,-3.716"]
"openhwgroup/core-v-xif" ["l"="31.638,-3.632"]
"esl-epfl/x-heep" ["l"="31.635,-3.661"]
"Nic30/hwt" ["l"="32.9,-3.537", "c"=180]
"stevehoover/LF-Building-a-RISC-V-CPU-Core" ["l"="31.768,-3.634"]
"jessebarreto/NetworkOnChip" ["l"="31.486,-3.62"]
"amonemi/ProNoC" ["l"="31.496,-3.64"]
"Accelergy-Project/accelergy" ["l"="31.009,-2.87", "c"=1037]
"siliconcompiler/siliconcompiler" ["l"="32.799,-4.585", "c"=972]
"XUANTIE-RV/riscv-aosp" ["l"="31.577,-4.181"]
"XUANTIE-RV/open-yoc" ["l"="31.552,-4.208"]
"aosp-riscv/working-group" ["l"="31.527,-4.217"]
"XUANTIE-RV/openc906" ["l"="31.702,-4.069"]
"seldridge/verilog" ["l"="32.812,-2.642", "c"=561]
"os-fpga/open-source-fpga-resource" ["l"="32.94,-3.728", "c"=180]
"Dazhuzhu-github/systolic-array" ["l"="31.981,-2.754", "c"=212]
"levskaya/jslinux-deobfuscated" ["l"="-0.426,-36.643", "c"=498]
"riscv-verification/RVVI" ["l"="31.597,-3.756"]
"riscv-admin/riscv-ovpsim" ["l"="31.547,-3.713"]
"riscv-verification/riscvISACOV" ["l"="31.559,-3.737"]
"ucb-bar/midas-examples" ["l"="31.61,-4.094"]
"chick/visualizer" ["l"="31.604,-4.082"]
"maltanar/rosetta" ["l"="31.73,-4.103"]
"OpenXiangShan/xs-env" ["l"="31.924,-4.017"]
"cnrv/riscv-soc-book" ["l"="-22.419,-18.412", "c"=763]
"riscv-software-src/riscv-isac" ["l"="31.489,-3.774"]
"lowRISC/muntjac" ["l"="31.685,-3.623"]
"pulp-platform/redmule" ["l"="31.654,-3.656"]
"ic-lab-duth/DRIM" ["l"="31.51,-3.765"]
"CTSRD-CHERI/bluecheck" ["l"="31.811,-3.501"]
"pulp-platform/hero" ["l"="31.57,-3.594"]
"pulp-platform/carfield" ["l"="31.597,-3.627"]
"Y-BoBo/RV32I-GPU" ["l"="32.185,-3.87"]
"starfive-tech/JH7100_ddrinit" ["l"="31.627,-4.362"]
"starfive-tech/JH7100_secondBoot" ["l"="31.642,-4.362"]
"howardlau1999/server-programming-guide" ["l"="0.415,14.035", "c"=115]
"YukunJ/Teach-Myself-CPP" ["l"="31.974,-4.259"]
"riscv-software-src/riscv-ctg" ["l"="31.451,-3.777"]
"cmd2001/Open-TesutoHime" ["l"="32.253,-3.106"]
"foxsen/archbase" ["l"="1.995,-5.309", "c"=472]
"aolofsson/awesome-opensource-hardware" ["l"="32.767,-4.6", "c"=972]
"larsbrinkhoff/awesome-cpus" ["l"="-20.103,-45.941", "c"=1151]
"kilograham/rp2040-doom" ["l"="-19.567,-42.939", "c"=856]
"enjoy-digital/litepcie" ["l"="32.713,-2.657", "c"=561]
"OSCPU/ysyx-workbench" ["l"="31.879,-4.091"]
"OSCPU/yosys-sta" ["l"="31.926,-4.081"]
"Digital-EDA/Digital-IDE" ["l"="46.518,-0.669", "c"=542]
"OSCC-Project/iEDA" ["l"="33.044,-5.584", "c"=830]
"UVVM/UVVM" ["l"="32.999,-3.662", "c"=180]
"slaclab/surf" ["l"="33.01,-3.699", "c"=180]
"MoonbaseOtago/vroom" ["l"="31.746,-3.746"]
"OSCPU/ysyx-exam" ["l"="31.937,-4.139"]
"tensil-ai/tensil" ["l"="31.825,-2.698", "c"=212]
"agra-uni-bremen/microrv32" ["l"="32.063,-2.496", "c"=212]
"ultraembedded/exactstep" ["l"="31.733,-3.598"]
"meow-chip/MeowV64" ["l"="31.726,-3.617"]
"tomverbeure/math" ["l"="32.029,-2.562", "c"=212]
"Chainsaw-Team/Chainsaw" ["l"="32.008,-2.565", "c"=212]
"Digilent/vivado-boards" ["l"="32.632,-2.518", "c"=561]
"intel/rohd" ["l"="32.93,-3.525", "c"=180]
"stdrc/modern-cmake-by-example" ["l"="0.467,13.994", "c"=115]
"SiriusNEO/NightWizard" ["l"="32.189,-3.132"]
"VHDL/news" ["l"="33.07,-3.663", "c"=180]
"p4fpga/p4fpga" ["l"="7.589,-4.649", "c"=491]
"ChampSim/ChampSim" ["l"="31.123,-2.938", "c"=1037]
"MIPT-ILab/mipt-mips" ["l"="31.529,-3.591"]
"clord/MIPS-CPU-Simulator" ["l"="31.513,-3.538"]
"MIPT-ILab/ca-lectures" ["l"="31.519,-3.557"]
"vortexgpgpu/skybox" ["l"="32.082,-3.863"]
"esl-epfl/HEEPsilon" ["l"="31.617,-3.63"]
"riscvarchive/riscv-gcc" ["l"="31.641,-3.905"]
"lowRISC/lowrisc-fpga" ["l"="31.897,-3.668"]
"mshr-h/vscode-verilog-hdl-support" ["l"="32.993,-3.601", "c"=180]
"riscvarchive/riscv-dejagnu" ["l"="31.561,-3.944"]
"XUANTIE-RV/opene902" ["l"="31.686,-4.123"]
"XUANTIE-RV/opene906" ["l"="31.705,-4.122"]
"rsnikhil/RISCV_Piccolo_v1" ["l"="31.804,-3.632"]
"BalaDhinesh/Accelerating_Standard_and_Modified_AES128" ["l"="-21.009,5.56", "c"=163]
"zero-day-labs/riscv-iommu" ["l"="31.489,-3.838"]
"XUANTIE-RV/xuantie-gnu-toolchain" ["l"="31.352,-3.965"]
"Sakits/CPU_Shieru" ["l"="32.171,-3.129"]
"riscvarchive/riscv-go" ["l"="31.56,-4.016"]
"ACMClassCourse-2021/TicketSystem" ["l"="32.209,-3.129"]
"XUANTIE-RV/csi-nn2" ["l"="31.51,-3.864"]
"XUANTIE-RV/tvm" ["l"="31.452,-3.864"]
"ACMClassOJ/Open-TesutoHime" ["l"="32.307,-3.081"]
"qemu/qemu" ["l"="-6.733,19.713", "c"=637]
"devicetree-org/devicetree-specification" ["l"="-17.818,-43.252", "c"=55]
"llvm/clangir" ["l"="37.151,1.076", "c"=112]
"srush/GPU-Puzzles" ["l"="40.187,0.851", "c"=7]
"Engine-Simulator/engine-sim-community-edition" ["l"="-24.872,-28.065", "c"=145]
"sunshaoce/rvcc" ["l"="-22.325,-18.46", "c"=763]
"ISRC-CAS/riscv-isa-manual-cn" ["l"="32.063,-4.178"]
"ownery/riscv-isa-manual-cn" ["l"="32.083,-4.198"]
"cnlohr/mini-rv32ima" ["l"="-22.386,-23.343", "c"=496]
"YukunJ/Turtle" ["l"="-18.383,-28.236", "c"=62]
"chipsalliance/t1" ["l"="31.613,-3.941"]
"chipsalliance/chisel-nix" ["l"="31.546,-3.996"]
"chipsalliance/rvdecoderdb" ["l"="31.532,-4.002"]
"ksco/rvemu" ["l"="-22.393,-18.462", "c"=763]
"FPGAwars/icestudio" ["l"="32.91,-3.859", "c"=180]
"AmbiML/sparrow-manifest" ["l"="-24.931,-22.489", "c"=1051]
"kirbyydoge/kasirga_gok_2023" ["l"="31.929,-3.375"]
"TUTEL-TUBITAK/TEKNOFEST_2023_Cip_Tasarim_Yarismasi" ["l"="31.905,-3.369"]
"kirbyydoge/kasirga_2023" ["l"="31.914,-3.379"]
"jmahler/mips-cpu" ["l"="32.799,-2.567", "c"=561]
"ccelio/riscv-boom-doc" ["l"="31.727,-4.06"]
"THU-DSP-LAB/ventus-gpgpu-verilog" ["l"="31.991,-3.951"]
"SJTU-ACA-Lab/blue-porcelain" ["l"="31.961,-3.948"]
"tenstorrent/chipyard" ["l"="31.557,-3.888"]
"semidynamics/OpenVectorInterface" ["l"="31.543,-3.905"]
"Tanvir1337x/awesome-linux-schedulers" ["l"="-22.379,-23.398", "c"=496]
"sysprog21/semu" ["l"="-22.346,-23.405", "c"=496]
"tenok-rtos/tenok" ["l"="-22.359,-23.433", "c"=496]
"riscv-stc/riscv-matrix-project" ["l"="31.444,-3.893"]
"riscv-stc/riscv-matrix-spec" ["l"="31.495,-3.879"]
"starfive-tech/Debian" ["l"="31.635,-4.245"]
"cwt-vf2/archlinux-image-vf2" ["l"="31.664,-4.243"]
"kng/visionfive2-docker" ["l"="31.651,-4.232"]
"Opvolger/Opvolger" ["l"="31.638,-4.228"]
"felixonmars/archriscv-packages" ["l"="20.926,3.582", "c"=852]
"sophgo/linux-riscv" ["l"="31.614,-4.265"]
"cwt-vf2/linux-cwt-starfive-vf2" ["l"="31.666,-4.228"]
"initdc/rootfs-tools" ["l"="31.625,-4.224"]
"veryl-lang/veryl" ["l"="32.978,-3.542", "c"=180]
"pulp-platform/croc" ["l"="31.608,-3.611"]
"chen2438/zstu-study" ["l"="31.947,-4.265"]
"zweix123/CS-notes" ["l"="31.94,-4.222"]
"zstuACM22/ICPC-useful-template" ["l"="31.957,-4.296"]
"hushenwei2000/rvv-atg" ["l"="31.526,-3.92"]
"Lansongxx/MyStudyNote" ["l"="31.956,-4.245"]
"intel/rapid-design-methods-for-developing-hardware-accelerators" ["l"="31.682,-4.052"]
"librecores/riscv-sodor" ["l"="31.649,-4.082"]
"ucb-bar/shuttle" ["l"="31.591,-3.809"]
"cdsc-github/parade-ara-simulator" ["l"="32.034,-4.088"]
"merrymercy/compiler2017" ["l"="32.025,-3.365"]
"sjfeng1999/gpu-arch-microbenchmark" ["l"="36.913,0.957", "c"=112]
"OpenGPGPU/opengpgpu" ["l"="32.021,-3.975"]
"VGalaxies/jyy-os-code" ["l"="31.954,-4.177"]
"victoryang00/OS2019-Labs" ["l"="31.978,-4.198"]
"Xilinx/pcie-model" ["l"="31.445,-3.583"]
"THU-DSP-LAB/llvm-project" ["l"="32.059,-3.982"]
"THU-DSP-LAB/ventus-gpgpu-doc" ["l"="32.056,-3.969"]
"THU-DSP-LAB/ventus-gpgpu-isa-simulator" ["l"="32.082,-3.99"]
"THU-DSP-LAB/ventus-gpgpu-cpp-simulator" ["l"="32.08,-3.975"]
"OpenXiangShan/env-scripts" ["l"="31.781,-4.154"]
"sophgo/sophgo-doc" ["l"="-18.456,-43.269", "c"=55]
"sophgo/zsbl" ["l"="31.605,-4.297"]
"sifiveinc/riscv-linux" ["l"="31.614,-4.023"]
"sifive/freedom-u540-c000-bootloader" ["l"="31.587,-4.03"]
"hlorenzi/customasm" ["l"="-20.833,-46.106", "c"=700]
"TonyCrane/slide-template" ["l"="-7.388,20.829", "c"=1015]
"xieyumc/jyySlideWeb" ["l"="31.946,-4.197"]
"nuta/operating-system-in-1000-lines" ["l"="4.537,-39.863", "c"=1133]
"l0ngc/hpc-learning" ["l"="36.866,0.856", "c"=112]
"geohot/fromthetransistor" ["l"="-14.268,-23.69", "c"=1237]
"pfalstad/circuitjs1" ["l"="33.101,-4.493", "c"=972]
"JamesAslan/MicroArchBench" ["l"="6.571,-6.319", "c"=335]
"firesim/FireMarshal" ["l"="31.749,-4.089"]
"IBM/chiffre" ["l"="31.746,-4.065"]
"CMUAbstract/Rocket-Chip-RoCC" ["l"="31.662,-4.085"]
"riscvarchive/riscv-newlib" ["l"="31.588,-3.91"]
"arch-simulator-sig/chisel-env" ["l"="31.518,-4.014"]
"onchipuis/mriscvcore" ["l"="31.827,-3.621"]
"SJTU-IPADS/OS-Course-Lab" ["l"="-4.66,22.584", "c"=276]
"test-jitcomp/Artemis" ["l"="36.377,-1.71", "c"=795]
"jiangyy/gpt-tokens" ["l"="31.892,-4.183"]
"ZipCPU/wbuart32" ["l"="32.833,-2.766", "c"=561]
"AngeloJacobo/UberDDR3" ["l"="32.792,-2.793", "c"=561]
"ZipCPU/sdspi" ["l"="32.802,-2.824", "c"=561]
"pulp-platform/hyperbus" ["l"="31.586,-3.584"]
"sophgo/bootloader-riscv" ["l"="31.591,-4.29"]
"gem5-graphics/gem5-graphics" ["l"="32.133,-4.129"]
"gem5-gpu/gem5-gpu" ["l"="32.106,-4.126"]
"camel-cdr/rvv-bench-results" ["l"="31.461,-3.948"]
"pulp-platform/occamy" ["l"="31.577,-3.637"]
"NVlabs/GL0AM" ["l"="31.58,-4.077"]
"karpathy/llm.c" ["l"="40.217,0.608", "c"=7]
"gpu-mode/lectures" ["l"="36.832,0.767", "c"=112]
"triton-lang/triton" ["l"="38.919,-0.703", "c"=39]
"HazyResearch/ThunderKittens" ["l"="38.957,-0.343", "c"=39]
"xlite-dev/LeetCUDA" ["l"="36.853,0.818", "c"=112]
"naklecha/llama3-from-scratch" ["l"="40.353,0.593", "c"=7]
"NVIDIA/cutlass" ["l"="38.965,-0.634", "c"=39]
"mirror/busybox" ["l"="-17.828,-43.336", "c"=55]
"apple/corenet" ["l"="39.202,-0.546", "c"=39]
"itsfrank/MinecraftHDL" ["l"="32.867,-3.687", "c"=180]
"aws/aws-fpga" ["l"="31.639,-2.659", "c"=212]
"s-macke/jor1k" ["l"="-0.439,-36.597", "c"=498]
"linux-kernel-labs-zh/docs-linux-kernel-labs-zh-cn" ["l"="2.345,-5.265", "c"=472]
"16bit-ykiko/magic-cpp" ["l"="-18.733,-28.15", "c"=62]
"YosysHQ/sby" ["l"="32.914,-3.693", "c"=180]
"raspberrypi/rp2350_hacking_challenge" ["l"="32.019,-3.572"]
"kactus2/kactus2dev" ["l"="33.039,-3.409", "c"=180]
"lowRISC/riscv-llvm" ["l"="-22.324,-18.614", "c"=763]
"iammituraj/pqr5asm" ["l"="31.858,-3.562"]
"LoveLonelyTime/LLTRISC-V" ["l"="32.032,-4.153"]
"luzhixing12345/archlab" ["l"="32.049,-4.142"]
"ripopov/gdb_systemc_trace" ["l"="31.403,-3.567"]
"nvdla/tlm2c" ["l"="31.424,-3.579"]
"karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2" ["l"="31.923,-2.813", "c"=212]
"rsnikhil/DEVEL_Learn_Bluespec_and_RISCV_Design" ["l"="31.795,-3.501"]
"xieyumc/AppleBlog" ["l"="31.968,-4.219"]
"adam-maj/deep-learning" ["l"="-14.393,-23.136", "c"=1101]
"lazyparser/weloveinterns" ["l"="-22.313,-18.408", "c"=763]
"Digilent/digilent-xdc" ["l"="32.663,-2.534", "c"=561]
"AnswerDotAI/gpu.cpp" ["l"="39.049,-0.139", "c"=39]
"csail-csg/riscy" ["l"="31.686,-3.494"]
"hextreeio/rp2350-security-playground-demo" ["l"="32.039,-3.549"]
"aedancullen/hacking-the-rp2350" ["l"="32.065,-3.548"]
"veripool/verilog-mode" ["l"="33.06,-3.526", "c"=180]
"cnrv/home" ["l"="-22.491,-18.394", "c"=763]
"Grubre/smol-gpu" ["l"="31.656,-3.584"]
"Xilinx/u-boot-xlnx" ["l"="32.633,-2.594", "c"=561]
"Xilinx/qemu" ["l"="31.437,-3.55"]
"powerjg/learning_gem5" ["l"="31.102,-2.931", "c"=1037]
"evantandersen/fpga-gpu" ["l"="32.174,-3.75"]
"ConvolutedDog/gpgpu-sim-comments" ["l"="32.004,-4.15"]
"UCSBarchlab/OpenTPU" ["l"="31.938,-2.787", "c"=212]
"sequencer/zaozi" ["l"="31.491,-4.031"]
"phanrahan/magma" ["l"="32.842,-3.467", "c"=180]
"pulp-platform/artistic" ["l"="31.6,-3.573"]
"pulp-platform/cheshire-ihp130-o" ["l"="31.59,-3.557"]
"FFmpeg/asm-lessons" ["l"="-22.131,-25.598", "c"=101]
"lazyparser/minimalist-team-leader" ["l"="-22.348,-18.369", "c"=763]
"basicmi/AI-Chip" ["l"="37.291,0.775", "c"=112]
"arm-university/arm-gem5-rsk" ["l"="31.074,-2.842", "c"=1037]
"buildroot/buildroot" ["l"="-17.777,-43.285", "c"=55]
"Xilinx/qemu-devicetrees" ["l"="31.42,-3.508"]
"Xilinx/meta-xilinx" ["l"="32.582,-2.574", "c"=561]
"Xilinx/XilinxVirtualCable" ["l"="-19.702,-42.752", "c"=856]
"frobino/Nostrum-SystemC-simulator" ["l"="31.479,-3.583"]
"hm-riscv/vscode-riscv-venus" ["l"="31.839,-3.508"]
"gem5-gpu/gpgpu-sim_distribution" ["l"="32.131,-4.146"]
"gem5-gpu/gem5" ["l"="32.117,-4.149"]
}