ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"init.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/init.c"
  20              		.section	.text.NVIC_EncodePriority,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	NVIC_EncodePriority:
  27              	.LVL0:
  28              	.LFB113:
  29              		.file 2 "D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include/core_cm4.h"
   1:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  * @version  V5.0.8
   5:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  * @date     04. June 2018
   6:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /*
   8:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  *
  10:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  *
  12:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  * not use this file except in compliance with the License.
  14:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  * You may obtain a copy of the License at
  15:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  *
  16:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  *
  18:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  * limitations under the License.
  23:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
  24:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
  25:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #elif defined (__clang__)
  28:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #endif
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 2


  30:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
  31:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
  34:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  35:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
  36:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  37:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  extern "C" {
  38:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #endif
  39:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
  40:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
  41:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
  44:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
  47:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
  50:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
  53:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
  54:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
  55:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  56:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  57:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  58:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
  59:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  60:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   @{
  61:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
  62:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
  63:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #include "cmsis_version.h"
  64:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
  65:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* CMSIS CM4 definitions */
  66:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
  71:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
  73:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** */
  76:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
  77:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  80:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #else
  81:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  83:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #endif
  84:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #else
  85:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  86:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #endif
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 3


  87:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
  88:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  92:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #else
  93:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  95:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #endif
  96:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #else
  97:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  98:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #endif
  99:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 100:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 101:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 104:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #else
 105:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 107:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #endif
 108:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #else
 109:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 110:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #endif
 111:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 112:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 113:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 114:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 116:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #else
 117:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 119:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #endif
 120:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #else
 121:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 122:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #endif
 123:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 124:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #else
 129:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #endif
 132:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #else
 133:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #endif
 135:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 136:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 137:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 138:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #else
 141:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #endif
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 4


 144:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #else
 145:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #endif
 147:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 148:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 149:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #else
 153:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #endif
 156:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #else
 157:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #endif
 159:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 160:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #endif
 161:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 162:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 164:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 165:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 166:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** }
 167:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #endif
 168:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 169:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 171:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 173:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 176:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 177:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  extern "C" {
 178:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #endif
 179:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 180:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 184:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #endif
 186:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 187:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 189:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #endif
 191:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 192:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 194:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #endif
 196:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 197:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #endif
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 5


 201:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 202:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #endif
 206:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #endif
 207:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 208:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
 210:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 212:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 214:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** */
 216:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 217:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #else
 219:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #endif
 221:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 224:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 225:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 229:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 230:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 231:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 232:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 233:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 234:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 235:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   Core Register contain:
 236:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   - Core Register
 237:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 238:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 239:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 240:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 241:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 242:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 243:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 244:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
 245:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** */
 248:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 249:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
 250:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 251:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 253:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   @{
 254:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
 255:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 256:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
 257:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 6


 258:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
 259:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** typedef union
 260:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
 261:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   struct
 262:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   {
 263:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** } APSR_Type;
 274:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 275:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 276:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 279:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 282:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 285:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 288:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 291:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 294:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 295:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
 296:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
 298:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** typedef union
 299:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
 300:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   struct
 301:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   {
 302:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 307:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 308:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 309:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 312:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 313:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
 314:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 7


 315:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
 316:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** typedef union
 317:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
 318:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   struct
 319:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   {
 320:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 335:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 336:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 337:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 340:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 343:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 346:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 349:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 352:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 355:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 358:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 361:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 364:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 367:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 368:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
 369:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
 371:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** typedef union
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 8


 372:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
 373:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   struct
 374:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   {
 375:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 382:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 383:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 384:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 387:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 390:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 393:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 395:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 396:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
 397:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 398:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   @{
 401:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
 402:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 403:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
 404:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
 406:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** typedef struct
 407:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
 408:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 410:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RSERVED1[24U];
 412:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 414:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 416:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 418:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 420:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 422:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 423:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 427:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 9


 429:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 430:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
 431:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 432:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   @{
 435:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
 436:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 437:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
 438:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
 440:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** typedef struct
 441:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
 442:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 462:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** } SCB_Type;
 464:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 465:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 466:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 469:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 472:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 475:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 478:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 481:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 485:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 10


 486:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 488:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 491:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 494:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 497:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 500:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 503:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 506:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 509:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 512:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 516:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 520:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 523:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 526:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 529:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 532:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 535:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 538:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 539:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 542:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 11


 543:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 545:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 548:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 552:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 555:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 558:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 561:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 564:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 567:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 571:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 574:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 577:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 580:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 583:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 586:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 589:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 592:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 595:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 598:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 12


 600:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 601:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 604:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 607:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 610:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 614:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 617:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 620:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 624:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 627:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 630:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 633:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 636:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 639:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 643:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 646:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 649:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 652:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 655:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 13


 657:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 658:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 661:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 665:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 668:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 671:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 674:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 677:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 680:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 684:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 687:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 690:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 694:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 697:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 700:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 703:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 706:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 708:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 709:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
 710:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 711:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   @{
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 14


 714:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
 715:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 716:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
 717:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
 719:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** typedef struct
 720:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
 721:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 722:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 725:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 726:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 730:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 734:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 737:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 740:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 743:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 746:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 748:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 749:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
 750:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 751:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   @{
 754:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
 755:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 756:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
 757:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
 759:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** typedef struct
 760:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
 761:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 766:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 767:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 15


 771:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 774:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 777:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 780:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 781:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 784:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 785:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 788:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 792:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 795:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 798:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 800:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 801:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
 802:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 803:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   @{
 806:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
 807:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 808:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
 809:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
 811:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** typedef struct
 812:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
 813:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __OM  union
 814:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   {
 815:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 820:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 822:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 824:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[29U];
 826:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 16


 828:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 830:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 833:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** } ITM_Type;
 846:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 847:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 851:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 855:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 858:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 861:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 864:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 867:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 870:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 873:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 876:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 879:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 883:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 17


 885:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 887:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 891:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 895:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 898:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 901:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 903:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 904:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
 905:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 906:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   @{
 909:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
 910:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 911:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
 912:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
 914:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** typedef struct
 915:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
 916:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 928:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 932:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 936:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** } DWT_Type;
 940:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 941:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 18


 942:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 945:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 948:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 951:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 954:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 957:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 960:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 963:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 966:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 969:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 972:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 975:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 978:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 981:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 984:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 987:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 990:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 993:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
 996:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 19


 999:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1000:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1004:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1008:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1012:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1016:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1020:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1024:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1027:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1030:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1033:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1036:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1039:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1042:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1045:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1048:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1050:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1051:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1052:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1053:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   @{
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 20


1056:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1057:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1058:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1059:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1061:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** typedef struct
1062:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
1063:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1066:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1068:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1070:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1074:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1078:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1082:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1085:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** } TPI_Type;
1088:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1089:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1093:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1097:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1101:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1104:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1107:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1110:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 21


1113:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1114:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1117:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1121:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1125:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1128:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1131:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1134:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1137:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1140:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1143:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1147:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1150:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1154:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1157:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1160:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1163:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1166:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1169:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 22


1170:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1172:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1176:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1179:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1183:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1184:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1187:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1190:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1193:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1196:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1199:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1202:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1206:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1209:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1211:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1212:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1214:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1215:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   @{
1218:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1219:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1220:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1221:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1223:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** typedef struct
1224:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
1225:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 23


1227:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** } MPU_Type;
1237:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1238:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1240:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1241:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1244:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1247:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1250:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1251:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1254:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1257:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1260:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1261:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1264:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1268:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1271:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1274:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1278:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1281:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 24


1284:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1287:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1290:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1293:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1296:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1299:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1302:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1305:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1308:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1309:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1310:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1311:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   @{
1314:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1315:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1316:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1317:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1319:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** typedef struct
1320:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
1321:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1322:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** } FPU_Type;
1328:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1329:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1333:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1336:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1339:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 25


1341:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1342:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1345:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1348:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1351:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1354:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1357:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1361:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1365:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1368:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1371:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1374:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1378:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1381:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1384:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1387:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1390:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1393:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1396:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 26


1398:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1399:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1403:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1406:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1409:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1412:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1414:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1415:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1416:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1417:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   @{
1420:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1421:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1422:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1423:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1425:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** typedef struct
1426:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
1427:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1432:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1433:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1437:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1440:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1443:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1446:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1449:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1452:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 27


1455:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1458:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1461:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1464:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1467:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1470:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1474:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1477:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1481:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1484:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1487:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1490:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1493:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1496:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1499:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1502:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1505:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1508:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1511:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 28


1512:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1514:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1517:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1519:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1520:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1521:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1522:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   @{
1525:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1526:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1527:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1528:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1532:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** */
1533:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1535:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1536:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1540:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** */
1541:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1543:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1545:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1546:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1547:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1548:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   @{
1551:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1552:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1553:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* Memory mapping of Core Hardware */
1554:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1563:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 29


1569:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1572:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #endif
1576:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1577:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1580:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /*@} */
1581:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1582:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1583:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1584:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1585:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1586:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1587:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1588:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1589:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1590:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1591:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1592:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1593:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** */
1595:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1596:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1597:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1598:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1600:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   @{
1604:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1605:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1606:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #endif
1610:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #else
1612:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 30


1626:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #endif
1630:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #else
1632:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1636:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1638:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1639:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1647:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1648:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1649:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1650:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1653:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1654:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1657:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
1659:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1660:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1662:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** }
1669:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1670:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1671:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1672:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1673:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1676:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
1678:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** }
1680:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1681:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1682:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 31


1683:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief   Enable Interrupt
1684:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1687:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1688:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
1690:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   {
1692:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
1694:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** }
1695:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1696:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1697:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1698:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Enable status
1699:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt is enabled.
1703:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1704:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1705:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
1707:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   {
1709:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
1711:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   else
1712:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   {
1713:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     return(0U);
1714:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
1715:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** }
1716:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1717:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1718:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1719:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief   Disable Interrupt
1720:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1723:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1724:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
1726:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   {
1728:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     __DSB();
1730:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     __ISB();
1731:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
1732:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** }
1733:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1734:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1735:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1736:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1737:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 32


1740:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1741:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1742:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1743:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
1745:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   {
1747:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
1749:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   else
1750:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   {
1751:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     return(0U);
1752:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
1753:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** }
1754:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1755:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1756:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1757:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1758:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1761:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1762:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
1764:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   {
1766:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
1768:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** }
1769:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1770:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1771:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1772:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1773:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1776:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1777:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
1779:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   {
1781:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
1783:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** }
1784:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1785:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1786:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1787:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1788:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1791:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1792:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1793:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1794:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
1796:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 33


1797:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   {
1798:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
1800:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   else
1801:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   {
1802:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     return(0U);
1803:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
1804:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** }
1805:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1806:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1807:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1808:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1809:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1812:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1814:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1816:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
1818:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   {
1820:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
1822:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   else
1823:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   {
1824:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
1826:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** }
1827:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1828:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1829:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1830:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Priority
1831:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1834:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \return             Interrupt Priority.
1836:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1838:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
1840:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1841:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   {
1843:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
1845:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   else
1846:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   {
1847:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1848:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
1849:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** }
1850:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1851:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1852:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** /**
1853:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \brief   Encode Priority
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 34


1854:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****            preemptive priority value, and subpriority value.
1856:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1857:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****  */
1863:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1864:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
  30              		.loc 2 1864 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 2 1864 1 is_stmt 0 view .LVU1
  35 0000 00B5     		push	{lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 4
  38              		.cfi_offset 14, -4
1865:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
  39              		.loc 2 1865 3 is_stmt 1 view .LVU2
  40              		.loc 2 1865 12 is_stmt 0 view .LVU3
  41 0002 00F00700 		and	r0, r0, #7
  42              	.LVL1:
1866:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
  43              		.loc 2 1866 3 is_stmt 1 view .LVU4
1867:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
  44              		.loc 2 1867 3 view .LVU5
1868:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1869:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
  45              		.loc 2 1869 3 view .LVU6
  46              		.loc 2 1869 31 is_stmt 0 view .LVU7
  47 0006 C0F1070C 		rsb	ip, r0, #7
  48              		.loc 2 1869 23 view .LVU8
  49 000a BCF1040F 		cmp	ip, #4
  50 000e 28BF     		it	cs
  51 0010 4FF0040C 		movcs	ip, #4
  52              	.LVL2:
1870:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
  53              		.loc 2 1870 3 is_stmt 1 view .LVU9
  54              		.loc 2 1870 44 is_stmt 0 view .LVU10
  55 0014 031D     		adds	r3, r0, #4
  56              		.loc 2 1870 109 view .LVU11
  57 0016 062B     		cmp	r3, #6
  58 0018 0FD9     		bls	.L3
  59              		.loc 2 1870 109 discriminator 1 view .LVU12
  60 001a C31E     		subs	r3, r0, #3
  61              	.L2:
  62              	.LVL3:
1871:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
1872:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   return (
  63              		.loc 2 1872 3 is_stmt 1 view .LVU13
1873:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
  64              		.loc 2 1873 30 is_stmt 0 view .LVU14
  65 001c 4FF0FF3E 		mov	lr, #-1
  66 0020 0EFA0CF0 		lsl	r0, lr, ip
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 35


  67              	.LVL4:
  68              		.loc 2 1873 30 view .LVU15
  69 0024 21EA0001 		bic	r1, r1, r0
  70              	.LVL5:
  71              		.loc 2 1873 82 view .LVU16
  72 0028 9940     		lsls	r1, r1, r3
1874:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
  73              		.loc 2 1874 30 view .LVU17
  74 002a 0EFA03FE 		lsl	lr, lr, r3
  75 002e 22EA0E02 		bic	r2, r2, lr
  76              	.LVL6:
1875:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****          );
1876:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** }
  77              		.loc 2 1876 1 view .LVU18
  78 0032 41EA0200 		orr	r0, r1, r2
  79 0036 5DF804FB 		ldr	pc, [sp], #4
  80              	.LVL7:
  81              	.L3:
1870:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** 
  82              		.loc 2 1870 109 discriminator 2 view .LVU19
  83 003a 0023     		movs	r3, #0
  84 003c EEE7     		b	.L2
  85              		.cfi_endproc
  86              	.LFE113:
  88              		.section	.text.GPIO_Ini_Self,"ax",%progbits
  89              		.align	1
  90              		.global	GPIO_Ini_Self
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  95              	GPIO_Ini_Self:
  96              	.LFB130:
   1:Core/Src/init.c **** #include "../Inc/init.h"
   2:Core/Src/init.c **** 
   3:Core/Src/init.c **** void GPIO_Ini_Self(void)
   4:Core/Src/init.c **** {
  97              		.loc 1 4 1 is_stmt 1 view -0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		@ link register save eliminated.
   5:Core/Src/init.c ****     //set LED 1 (pin14)
   6:Core/Src/init.c ****     RCC_AHB1ENR |= RCC_GPIOB_EN | RCC_GPIOC_EN; //  
 102              		.loc 1 6 5 view .LVU21
 103 0000 134A     		ldr	r2, .L6
 104 0002 D2F83038 		ldr	r3, [r2, #2096]
 105              		.loc 1 6 17 is_stmt 0 view .LVU22
 106 0006 43F00603 		orr	r3, r3, #6
 107 000a C2F83038 		str	r3, [r2, #2096]
   7:Core/Src/init.c ****     *(uint32_t*)(0x40020400UL) |= 0x10000000UL;//  14-  G
 108              		.loc 1 7 5 is_stmt 1 view .LVU23
 109 000e 114B     		ldr	r3, .L6+4
 110 0010 D3F80004 		ldr	r0, [r3, #1024]
 111              		.loc 1 7 32 is_stmt 0 view .LVU24
 112 0014 40F08050 		orr	r0, r0, #268435456
 113 0018 C3F80004 		str	r0, [r3, #1024]
   8:Core/Src/init.c ****     *(uint32_t*)(0x40020400UL + 0x04UL) |= 0x0000UL; //  Push-Pull 
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 36


 114              		.loc 1 8 5 is_stmt 1 view .LVU25
   9:Core/Src/init.c ****     *(uint32_t*)(0x40020400UL + 0x08UL) |= 0x10000000UL; //  
 115              		.loc 1 9 5 view .LVU26
 116 001c D3F80814 		ldr	r1, [r3, #1032]
 117              		.loc 1 9 41 is_stmt 0 view .LVU27
 118 0020 41F08051 		orr	r1, r1, #268435456
 119 0024 C3F80814 		str	r1, [r3, #1032]
  10:Core/Src/init.c ****     *(uint32_t*)(0x40020400UL + 0x0CUL) |= 0x0000UL; // PU/PD 
 120              		.loc 1 10 5 is_stmt 1 view .LVU28
  11:Core/Src/init.c ****     *(uint32_t*)(0x40020400UL + 0x18UL) |= 0x40000000UL;// 
 121              		.loc 1 11 5 view .LVU29
 122 0028 D3F81824 		ldr	r2, [r3, #1048]
 123              		.loc 1 11 41 is_stmt 0 view .LVU30
 124 002c 42F08042 		orr	r2, r2, #1073741824
 125 0030 C3F81824 		str	r2, [r3, #1048]
  12:Core/Src/init.c ****     //set LED 2 (pin0)
  13:Core/Src/init.c ****     GPIOB_MODER |= GPIOB_MODE_PIN0_OUT; //  0-  GPIOB  
 126              		.loc 1 13 5 is_stmt 1 view .LVU31
 127              		.loc 1 13 17 is_stmt 0 view .LVU32
 128 0034 40F00100 		orr	r0, r0, #1
 129 0038 C3F80004 		str	r0, [r3, #1024]
  14:Core/Src/init.c ****     GPIOB_OTYPER |= GPIOB_OTYPE_PIN0_PP; //  Push-Pull  0- 
 130              		.loc 1 14 5 is_stmt 1 view .LVU33
  15:Core/Src/init.c ****     GPIOB_OSPEEDR |= GPIOB_OSPEED_PIN0_MID; //   0-
 131              		.loc 1 15 5 view .LVU34
 132              		.loc 1 15 19 is_stmt 0 view .LVU35
 133 003c 41F00101 		orr	r1, r1, #1
 134 0040 C3F80814 		str	r1, [r3, #1032]
  16:Core/Src/init.c ****     GPIOB_PUPDR |= GPIOB_PUPDR_PIN0_NOPUPD; // PU/PD  
 135              		.loc 1 16 5 is_stmt 1 view .LVU36
  17:Core/Src/init.c ****     GPIOB_BSRR |= GPIOB_BSRR_PIN0_RESET;//  0- 
 136              		.loc 1 17 5 view .LVU37
 137              		.loc 1 17 16 is_stmt 0 view .LVU38
 138 0044 42F48032 		orr	r2, r2, #65536
 139 0048 C3F81824 		str	r2, [r3, #1048]
  18:Core/Src/init.c **** }
 140              		.loc 1 18 1 view .LVU39
 141 004c 7047     		bx	lr
 142              	.L7:
 143 004e 00BF     		.align	2
 144              	.L6:
 145 0050 00300240 		.word	1073885184
 146 0054 00000240 		.word	1073872896
 147              		.cfi_endproc
 148              	.LFE130:
 150              		.section	.text.GPIO_Ini_CMSIS,"ax",%progbits
 151              		.align	1
 152              		.global	GPIO_Ini_CMSIS
 153              		.syntax unified
 154              		.thumb
 155              		.thumb_func
 157              	GPIO_Ini_CMSIS:
 158              	.LFB131:
  19:Core/Src/init.c **** void GPIO_Ini_CMSIS(void)
  20:Core/Src/init.c **** {
 159              		.loc 1 20 1 is_stmt 1 view -0
 160              		.cfi_startproc
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 37


 161              		@ args = 0, pretend = 0, frame = 0
 162              		@ frame_needed = 0, uses_anonymous_args = 0
 163              		@ link register save eliminated.
  21:Core/Src/init.c ****     //SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN | RCC_AHB1ENR_GPIOCEN); // 
  22:Core/Src/init.c ****     //set LED 3 (pin7)
  23:Core/Src/init.c ****     SET_BIT(GPIOB->MODER, GPIO_MODER_MODE7_0); //  7-  GP
 164              		.loc 1 23 5 view .LVU41
 165 0000 144B     		ldr	r3, .L9
 166 0002 1A68     		ldr	r2, [r3]
 167 0004 42F48042 		orr	r2, r2, #16384
 168 0008 1A60     		str	r2, [r3]
  24:Core/Src/init.c ****     CLEAR_BIT(GPIOB->OTYPER, GPIO_OTYPER_OT7);//  Push-Pull  7-
 169              		.loc 1 24 5 view .LVU42
 170 000a 5A68     		ldr	r2, [r3, #4]
 171 000c 22F08002 		bic	r2, r2, #128
 172 0010 5A60     		str	r2, [r3, #4]
  25:Core/Src/init.c ****     SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDER_OSPEEDR7_0);//  
 173              		.loc 1 25 5 view .LVU43
 174 0012 9A68     		ldr	r2, [r3, #8]
 175 0014 42F48042 		orr	r2, r2, #16384
 176 0018 9A60     		str	r2, [r3, #8]
  26:Core/Src/init.c ****     CLEAR_BIT(GPIOB->PUPDR, GPIO_PUPDR_PUPDR7_0);// PU/PD  
 177              		.loc 1 26 5 view .LVU44
 178 001a DA68     		ldr	r2, [r3, #12]
 179 001c 22F48042 		bic	r2, r2, #16384
 180 0020 DA60     		str	r2, [r3, #12]
  27:Core/Src/init.c ****     SET_BIT(GPIOB->BSRR, GPIO_BSRR_BR7);// BSRR,  
 181              		.loc 1 27 5 view .LVU45
 182 0022 9A69     		ldr	r2, [r3, #24]
 183 0024 42F40002 		orr	r2, r2, #8388608
 184 0028 9A61     		str	r2, [r3, #24]
  28:Core/Src/init.c ****     //set LED 4 (pin8)
  29:Core/Src/init.c ****     SET_BIT(GPIOB->MODER, GPIO_MODER_MODE8_0); //  8-  GP
 185              		.loc 1 29 5 view .LVU46
 186 002a 1A68     		ldr	r2, [r3]
 187 002c 42F48032 		orr	r2, r2, #65536
 188 0030 1A60     		str	r2, [r3]
  30:Core/Src/init.c ****     CLEAR_BIT(GPIOB->OTYPER, GPIO_OTYPER_OT8);//  Push-Pull  8-
 189              		.loc 1 30 5 view .LVU47
 190 0032 5A68     		ldr	r2, [r3, #4]
 191 0034 22F48072 		bic	r2, r2, #256
 192 0038 5A60     		str	r2, [r3, #4]
  31:Core/Src/init.c ****     SET_BIT(GPIOB->OSPEEDR, GPIO_OSPEEDER_OSPEEDR8_0);//  
 193              		.loc 1 31 5 view .LVU48
 194 003a 9A68     		ldr	r2, [r3, #8]
 195 003c 42F48032 		orr	r2, r2, #65536
 196 0040 9A60     		str	r2, [r3, #8]
  32:Core/Src/init.c ****     CLEAR_BIT(GPIOB->PUPDR, GPIO_PUPDR_PUPDR8_0);// PU/PD  
 197              		.loc 1 32 5 view .LVU49
 198 0042 DA68     		ldr	r2, [r3, #12]
 199 0044 22F48032 		bic	r2, r2, #65536
 200 0048 DA60     		str	r2, [r3, #12]
  33:Core/Src/init.c ****     SET_BIT(GPIOB->BSRR, GPIO_BSRR_BR8);// BSRR,  
 201              		.loc 1 33 5 view .LVU50
 202 004a 9A69     		ldr	r2, [r3, #24]
 203 004c 42F08072 		orr	r2, r2, #16777216
 204 0050 9A61     		str	r2, [r3, #24]
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 38


  34:Core/Src/init.c **** }
 205              		.loc 1 34 1 is_stmt 0 view .LVU51
 206 0052 7047     		bx	lr
 207              	.L10:
 208              		.align	2
 209              	.L9:
 210 0054 00040240 		.word	1073873920
 211              		.cfi_endproc
 212              	.LFE131:
 214              		.section	.text.RCC_Init,"ax",%progbits
 215              		.align	1
 216              		.global	RCC_Init
 217              		.syntax unified
 218              		.thumb
 219              		.thumb_func
 221              	RCC_Init:
 222              	.LFB132:
  35:Core/Src/init.c **** 
  36:Core/Src/init.c **** void RCC_Init(void){
 223              		.loc 1 36 20 is_stmt 1 view -0
 224              		.cfi_startproc
 225              		@ args = 0, pretend = 0, frame = 0
 226              		@ frame_needed = 0, uses_anonymous_args = 0
 227              		@ link register save eliminated.
  37:Core/Src/init.c ****     //  ,   
  38:Core/Src/init.c ****     MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, 0x80U);
 228              		.loc 1 38 5 view .LVU53
 229 0000 3F4A     		ldr	r2, .L17
 230 0002 1368     		ldr	r3, [r2]
 231 0004 23F0F803 		bic	r3, r3, #248
 232 0008 43F08003 		orr	r3, r3, #128
 233 000c 1360     		str	r3, [r2]
  39:Core/Src/init.c ****     CLEAR_REG(RCC->CFGR);
 234              		.loc 1 39 5 view .LVU54
 235 000e 0023     		movs	r3, #0
 236 0010 9360     		str	r3, [r2, #8]
  40:Core/Src/init.c ****     while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET);
 237              		.loc 1 40 5 view .LVU55
 238              	.L12:
 239              		.loc 1 40 45 discriminator 1 view .LVU56
 240              		.loc 1 40 11 is_stmt 0 discriminator 1 view .LVU57
 241 0012 3B4B     		ldr	r3, .L17
 242 0014 9B68     		ldr	r3, [r3, #8]
 243              		.loc 1 40 45 discriminator 1 view .LVU58
 244 0016 13F00C0F 		tst	r3, #12
 245 001a FAD1     		bne	.L12
  41:Core/Src/init.c ****     CLEAR_BIT(RCC->CR, RCC_CR_PLLON); 
 246              		.loc 1 41 5 is_stmt 1 view .LVU59
 247 001c 384A     		ldr	r2, .L17
 248 001e 1368     		ldr	r3, [r2]
 249 0020 23F08073 		bic	r3, r3, #16777216
 250 0024 1360     		str	r3, [r2]
  42:Core/Src/init.c ****     while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET);
 251              		.loc 1 42 5 view .LVU60
 252              	.L13:
 253              		.loc 1 42 45 discriminator 1 view .LVU61
 254              		.loc 1 42 12 is_stmt 0 discriminator 1 view .LVU62
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 39


 255 0026 364B     		ldr	r3, .L17
 256 0028 1B68     		ldr	r3, [r3]
 257              		.loc 1 42 45 discriminator 1 view .LVU63
 258 002a 13F0007F 		tst	r3, #33554432
 259 002e FAD1     		bne	.L13
  43:Core/Src/init.c ****     CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON); 
 260              		.loc 1 43 5 is_stmt 1 view .LVU64
 261 0030 334A     		ldr	r2, .L17
 262 0032 1368     		ldr	r3, [r2]
 263 0034 23F41023 		bic	r3, r3, #589824
 264 0038 1360     		str	r3, [r2]
  44:Core/Src/init.c ****     while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET); 
 265              		.loc 1 44 5 view .LVU65
 266              	.L14:
 267              		.loc 1 44 45 discriminator 1 view .LVU66
 268              		.loc 1 44 12 is_stmt 0 discriminator 1 view .LVU67
 269 003a 314B     		ldr	r3, .L17
 270 003c 1B68     		ldr	r3, [r3]
 271              		.loc 1 44 45 discriminator 1 view .LVU68
 272 003e 13F4003F 		tst	r3, #131072
 273 0042 FAD1     		bne	.L14
  45:Core/Src/init.c ****     CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 274              		.loc 1 45 5 is_stmt 1 view .LVU69
 275 0044 2E4B     		ldr	r3, .L17
 276 0046 1A68     		ldr	r2, [r3]
 277 0048 22F48022 		bic	r2, r2, #262144
 278 004c 1A60     		str	r2, [r3]
  46:Core/Src/init.c **** 
  47:Core/Src/init.c ****     /*    RCC */ 
  48:Core/Src/init.c ****     SET_BIT(RCC->CR, RCC_CR_HSEON); //   
 279              		.loc 1 48 5 view .LVU70
 280 004e 1A68     		ldr	r2, [r3]
 281 0050 42F48032 		orr	r2, r2, #65536
 282 0054 1A60     		str	r2, [r3]
  49:Core/Src/init.c ****     while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET); //   
 283              		.loc 1 49 5 view .LVU71
 284              	.L15:
 285              		.loc 1 49 44 discriminator 1 view .LVU72
 286              		.loc 1 49 11 is_stmt 0 discriminator 1 view .LVU73
 287 0056 2A4B     		ldr	r3, .L17
 288 0058 1B68     		ldr	r3, [r3]
 289              		.loc 1 49 44 discriminator 1 view .LVU74
 290 005a 13F4003F 		tst	r3, #131072
 291 005e FAD0     		beq	.L15
  50:Core/Src/init.c ****     CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); //    0,  
 292              		.loc 1 50 5 is_stmt 1 view .LVU75
 293 0060 274B     		ldr	r3, .L17
 294 0062 1A68     		ldr	r2, [r3]
 295 0064 22F48022 		bic	r2, r2, #262144
 296 0068 1A60     		str	r2, [r3]
  51:Core/Src/init.c ****     SET_BIT(RCC->CR, RCC_CR_CSSON); // Clock detector
 297              		.loc 1 51 5 view .LVU76
 298 006a 1A68     		ldr	r2, [r3]
 299 006c 42F40022 		orr	r2, r2, #524288
 300 0070 1A60     		str	r2, [r3]
  52:Core/Src/init.c ****     
  53:Core/Src/init.c ****     CLEAR_REG(RCC->PLLCFGR);
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 40


 301              		.loc 1 53 5 view .LVU77
 302 0072 0022     		movs	r2, #0
 303 0074 5A60     		str	r2, [r3, #4]
  54:Core/Src/init.c ****     SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC_HSE);
 304              		.loc 1 54 5 view .LVU78
 305 0076 5A68     		ldr	r2, [r3, #4]
 306 0078 42F48002 		orr	r2, r2, #4194304
 307 007c 5A60     		str	r2, [r3, #4]
  55:Core/Src/init.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, RCC_PLLCFGR_PLLM_2); // 
 308              		.loc 1 55 5 view .LVU79
 309 007e 5A68     		ldr	r2, [r3, #4]
 310 0080 22F03F02 		bic	r2, r2, #63
 311 0084 42F00402 		orr	r2, r2, #4
 312 0088 5A60     		str	r2, [r3, #4]
  56:Core/Src/init.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_Msk, RCC_PLLCFGR_PLLN_2 | RCC_PLLCFGR_PLLN_4 | RCC_PL
 313              		.loc 1 56 5 view .LVU80
 314 008a 5A68     		ldr	r2, [r3, #4]
 315 008c 6FF38E12 		bfc	r2, #6, #9
 316 0090 42F43452 		orr	r2, r2, #11520
 317 0094 5A60     		str	r2, [r3, #4]
  57:Core/Src/init.c ****     CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP_Msk); // 
 318              		.loc 1 57 5 view .LVU81
 319 0096 5A68     		ldr	r2, [r3, #4]
 320 0098 22F44032 		bic	r2, r2, #196608
 321 009c 5A60     		str	r2, [r3, #4]
  58:Core/Src/init.c ****     //SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP_0);
  59:Core/Src/init.c ****     SET_BIT(RCC->CR, RCC_CR_PLLON); // PLL 
 322              		.loc 1 59 5 view .LVU82
 323 009e 1A68     		ldr	r2, [r3]
 324 00a0 42F08072 		orr	r2, r2, #16777216
 325 00a4 1A60     		str	r2, [r3]
  60:Core/Src/init.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLRDY)); //  PLL
 326              		.loc 1 60 5 view .LVU83
 327              	.L16:
 328              		.loc 1 60 11 discriminator 1 view .LVU84
 329 00a6 164B     		ldr	r3, .L17
 330 00a8 1B68     		ldr	r3, [r3]
 331 00aa 13F0007F 		tst	r3, #33554432
 332 00ae FAD1     		bne	.L16
  61:Core/Src/init.c ****     
  62:Core/Src/init.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_PLL); // PLL  
 333              		.loc 1 62 5 view .LVU85
 334 00b0 134B     		ldr	r3, .L17
 335 00b2 9A68     		ldr	r2, [r3, #8]
 336 00b4 22F00302 		bic	r2, r2, #3
 337 00b8 42F00202 		orr	r2, r2, #2
 338 00bc 9A60     		str	r2, [r3, #8]
  63:Core/Src/init.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_CFGR_HPRE_DIV1); // AHB 
 339              		.loc 1 63 5 view .LVU86
 340 00be 9A68     		ldr	r2, [r3, #8]
 341 00c0 22F0F002 		bic	r2, r2, #240
 342 00c4 9A60     		str	r2, [r3, #8]
  64:Core/Src/init.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_CFGR_PPRE1_DIV4); // AP1, 
 343              		.loc 1 64 5 view .LVU87
 344 00c6 9A68     		ldr	r2, [r3, #8]
 345 00c8 22F4E052 		bic	r2, r2, #7168
 346 00cc 42F4A052 		orr	r2, r2, #5120
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 41


 347 00d0 9A60     		str	r2, [r3, #8]
  65:Core/Src/init.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_CFGR_PPRE2_DIV2); // AP2, 
 348              		.loc 1 65 5 view .LVU88
 349 00d2 9A68     		ldr	r2, [r3, #8]
 350 00d4 22F46042 		bic	r2, r2, #57344
 351 00d8 42F40042 		orr	r2, r2, #32768
 352 00dc 9A60     		str	r2, [r3, #8]
  66:Core/Src/init.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO2PRE, RCC_CFGR_MCO2PRE_Msk); //  
 353              		.loc 1 66 5 view .LVU89
 354 00de 9A68     		ldr	r2, [r3, #8]
 355 00e0 42F06052 		orr	r2, r2, #939524096
 356 00e4 9A60     		str	r2, [r3, #8]
  67:Core/Src/init.c ****     //MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO2PRE, RCC_CFGR_MCO2PRE_1 | RCC_CFGR_MCO2PRE_2); //
  68:Core/Src/init.c ****     CLEAR_BIT(RCC->CFGR, RCC_CFGR_MCO2); //   MCO2 - System clo
 357              		.loc 1 68 5 view .LVU90
 358 00e6 9A68     		ldr	r2, [r3, #8]
 359 00e8 22F04042 		bic	r2, r2, #-1073741824
 360 00ec 9A60     		str	r2, [r3, #8]
  69:Core/Src/init.c ****     //     6  CPU
  70:Core/Src/init.c ****     MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, FLASH_ACR_LATENCY_5WS); 
 361              		.loc 1 70 5 view .LVU91
 362 00ee 054A     		ldr	r2, .L17+4
 363 00f0 1368     		ldr	r3, [r2]
 364 00f2 23F00F03 		bic	r3, r3, #15
 365 00f6 43F00503 		orr	r3, r3, #5
 366 00fa 1360     		str	r3, [r2]
  71:Core/Src/init.c **** }
 367              		.loc 1 71 1 is_stmt 0 view .LVU92
 368 00fc 7047     		bx	lr
 369              	.L18:
 370 00fe 00BF     		.align	2
 371              	.L17:
 372 0100 00380240 		.word	1073887232
 373 0104 003C0240 		.word	1073888256
 374              		.cfi_endproc
 375              	.LFE132:
 377              		.section	.text.ITR_init,"ax",%progbits
 378              		.align	1
 379              		.global	ITR_init
 380              		.syntax unified
 381              		.thumb
 382              		.thumb_func
 384              	ITR_init:
 385              	.LFB133:
  72:Core/Src/init.c **** 
  73:Core/Src/init.c **** void ITR_init(void){ 
 386              		.loc 1 73 20 is_stmt 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390 0000 08B5     		push	{r3, lr}
 391              	.LCFI1:
 392              		.cfi_def_cfa_offset 8
 393              		.cfi_offset 3, -8
 394              		.cfi_offset 14, -4
  74:Core/Src/init.c ****     SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); //  
 395              		.loc 1 74 5 view .LVU94
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 42


 396 0002 154A     		ldr	r2, .L21
 397 0004 536C     		ldr	r3, [r2, #68]
 398 0006 43F48043 		orr	r3, r3, #16384
 399 000a 5364     		str	r3, [r2, #68]
  75:Core/Src/init.c ****     MODIFY_REG(SYSCFG->EXTICR[3], SYSCFG_EXTICR4_EXTI13_Msk, 
 400              		.loc 1 75 5 view .LVU95
 401 000c A2F58032 		sub	r2, r2, #65536
 402 0010 5369     		ldr	r3, [r2, #20]
 403 0012 23F0F003 		bic	r3, r3, #240
 404 0016 43F02003 		orr	r3, r3, #32
 405 001a 5361     		str	r3, [r2, #20]
  76:Core/Src/init.c ****     SYSCFG_EXTICR4_EXTI13_PC); //    
  77:Core/Src/init.c ****     SET_BIT(EXTI->IMR, EXTI_IMR_MR13); //  13  
 406              		.loc 1 77 5 view .LVU96
 407 001c 0F4B     		ldr	r3, .L21+4
 408 001e 1A68     		ldr	r2, [r3]
 409 0020 42F40052 		orr	r2, r2, #8192
 410 0024 1A60     		str	r2, [r3]
  78:Core/Src/init.c ****     SET_BIT(EXTI->RTSR, EXTI_RTSR_TR13); //  
 411              		.loc 1 78 5 view .LVU97
 412 0026 9A68     		ldr	r2, [r3, #8]
 413 0028 42F40052 		orr	r2, r2, #8192
 414 002c 9A60     		str	r2, [r3, #8]
  79:Core/Src/init.c ****     SET_BIT(EXTI->FTSR, EXTI_FTSR_TR13); //  
 415              		.loc 1 79 5 view .LVU98
 416 002e DA68     		ldr	r2, [r3, #12]
 417 0030 42F40052 		orr	r2, r2, #8192
 418 0034 DA60     		str	r2, [r3, #12]
  80:Core/Src/init.c ****     NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0)); 
 419              		.loc 1 80 5 view .LVU99
 420              	.LBB8:
 421              	.LBI8:
1676:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
 422              		.loc 2 1676 26 view .LVU100
 423              	.LBB9:
1678:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** }
 424              		.loc 2 1678 3 view .LVU101
1678:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** }
 425              		.loc 2 1678 26 is_stmt 0 view .LVU102
 426 0036 0A4B     		ldr	r3, .L21+8
 427 0038 D868     		ldr	r0, [r3, #12]
 428              	.LBE9:
 429              	.LBE8:
 430              		.loc 1 80 5 discriminator 1 view .LVU103
 431 003a 0022     		movs	r2, #0
 432 003c 1146     		mov	r1, r2
 433 003e C0F30220 		ubfx	r0, r0, #8, #3
 434 0042 FFF7FEFF 		bl	NVIC_EncodePriority
 435              	.LVL8:
 436              	.LBB10:
 437              	.LBI10:
1816:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
 438              		.loc 2 1816 22 is_stmt 1 view .LVU104
 439              	.LBB11:
1818:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   {
 440              		.loc 2 1818 3 view .LVU105
1820:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 43


 441              		.loc 2 1820 5 view .LVU106
1820:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
 442              		.loc 2 1820 48 is_stmt 0 view .LVU107
 443 0046 0001     		lsls	r0, r0, #4
 444              	.LVL9:
1820:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
 445              		.loc 2 1820 48 view .LVU108
 446 0048 C0B2     		uxtb	r0, r0
1820:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
 447              		.loc 2 1820 46 view .LVU109
 448 004a 064B     		ldr	r3, .L21+12
 449 004c 83F82803 		strb	r0, [r3, #808]
 450              	.LVL10:
1820:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
 451              		.loc 2 1820 46 view .LVU110
 452              	.LBE11:
 453              	.LBE10:
  81:Core/Src/init.c ****     // 0     EXTI15_1
  82:Core/Src/init.c ****     NVIC_EnableIRQ(EXTI15_10_IRQn); //    E
 454              		.loc 1 82 5 is_stmt 1 view .LVU111
 455              	.LBB12:
 456              	.LBI12:
1688:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h **** {
 457              		.loc 2 1688 22 view .LVU112
 458              	.LBB13:
1690:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   {
 459              		.loc 2 1690 3 view .LVU113
1692:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
 460              		.loc 2 1692 5 view .LVU114
1692:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
 461              		.loc 2 1692 43 is_stmt 0 view .LVU115
 462 0050 4FF48072 		mov	r2, #256
 463 0054 5A60     		str	r2, [r3, #4]
 464              	.LVL11:
1692:D:/DMPT/Lab2_Racheev_8E21/CMSIS/Include\core_cm4.h ****   }
 465              		.loc 2 1692 43 view .LVU116
 466              	.LBE13:
 467              	.LBE12:
  83:Core/Src/init.c **** } ...
 468              		.loc 1 83 1 view .LVU117
 469 0056 08BD     		pop	{r3, pc}
 470              	.L22:
 471              		.align	2
 472              	.L21:
 473 0058 00380240 		.word	1073887232
 474 005c 003C0140 		.word	1073822720
 475 0060 00ED00E0 		.word	-536810240
 476 0064 00E100E0 		.word	-536813312
 477              		.cfi_endproc
 478              	.LFE133:
 480              		.text
 481              	.Letext0:
 482              		.file 3 "Core/Src/../Inc/../../CMSIS/Devices/stm32f429xx.h"
 483              		.file 4 "D:/DMPT/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-eabi/include/machine/_default_types.h
 484              		.file 5 "D:/DMPT/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-eabi/include/sys/_stdint.h"
 485              		.file 6 "Core/Src/../Inc/../../CMSIS/Devices/stm32f4xx.h"
ARM GAS  C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s 			page 44


DEFINED SYMBOLS
                            *ABS*:00000000 init.c
C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s:21     .text.NVIC_EncodePriority:00000000 $t
C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s:26     .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s:89     .text.GPIO_Ini_Self:00000000 $t
C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s:95     .text.GPIO_Ini_Self:00000000 GPIO_Ini_Self
C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s:145    .text.GPIO_Ini_Self:00000050 $d
C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s:151    .text.GPIO_Ini_CMSIS:00000000 $t
C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s:157    .text.GPIO_Ini_CMSIS:00000000 GPIO_Ini_CMSIS
C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s:210    .text.GPIO_Ini_CMSIS:00000054 $d
C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s:215    .text.RCC_Init:00000000 $t
C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s:221    .text.RCC_Init:00000000 RCC_Init
C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s:372    .text.RCC_Init:00000100 $d
C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s:378    .text.ITR_init:00000000 $t
C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s:384    .text.ITR_init:00000000 ITR_init
C:\Users\rpong\AppData\Local\Temp\ccAx7Vzo.s:473    .text.ITR_init:00000058 $d

NO UNDEFINED SYMBOLS
