// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_30 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_306_p2;
reg   [0:0] icmp_ln86_reg_1050;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1050_pp0_iter1_reg;
wire   [0:0] icmp_ln86_795_fu_312_p2;
reg   [0:0] icmp_ln86_795_reg_1057;
reg   [0:0] icmp_ln86_795_reg_1057_pp0_iter1_reg;
wire   [0:0] icmp_ln86_796_fu_318_p2;
reg   [0:0] icmp_ln86_796_reg_1063;
wire   [0:0] icmp_ln86_797_fu_324_p2;
reg   [0:0] icmp_ln86_797_reg_1069;
reg   [0:0] icmp_ln86_797_reg_1069_pp0_iter1_reg;
wire   [0:0] icmp_ln86_798_fu_330_p2;
reg   [0:0] icmp_ln86_798_reg_1075;
reg   [0:0] icmp_ln86_798_reg_1075_pp0_iter1_reg;
wire   [0:0] icmp_ln86_799_fu_336_p2;
reg   [0:0] icmp_ln86_799_reg_1081;
wire   [0:0] icmp_ln86_800_fu_342_p2;
reg   [0:0] icmp_ln86_800_reg_1086;
wire   [0:0] icmp_ln86_801_fu_348_p2;
reg   [0:0] icmp_ln86_801_reg_1092;
reg   [0:0] icmp_ln86_801_reg_1092_pp0_iter1_reg;
wire   [0:0] icmp_ln86_802_fu_354_p2;
reg   [0:0] icmp_ln86_802_reg_1098;
reg   [0:0] icmp_ln86_802_reg_1098_pp0_iter1_reg;
reg   [0:0] icmp_ln86_802_reg_1098_pp0_iter2_reg;
wire   [0:0] icmp_ln86_803_fu_360_p2;
reg   [0:0] icmp_ln86_803_reg_1104;
reg   [0:0] icmp_ln86_803_reg_1104_pp0_iter1_reg;
reg   [0:0] icmp_ln86_803_reg_1104_pp0_iter2_reg;
reg   [0:0] icmp_ln86_803_reg_1104_pp0_iter3_reg;
wire   [0:0] icmp_ln86_804_fu_366_p2;
reg   [0:0] icmp_ln86_804_reg_1110;
reg   [0:0] icmp_ln86_804_reg_1110_pp0_iter1_reg;
reg   [0:0] icmp_ln86_804_reg_1110_pp0_iter2_reg;
reg   [0:0] icmp_ln86_804_reg_1110_pp0_iter3_reg;
wire   [0:0] icmp_ln86_805_fu_372_p2;
reg   [0:0] icmp_ln86_805_reg_1116;
reg   [0:0] icmp_ln86_805_reg_1116_pp0_iter1_reg;
reg   [0:0] icmp_ln86_805_reg_1116_pp0_iter2_reg;
reg   [0:0] icmp_ln86_805_reg_1116_pp0_iter3_reg;
reg   [0:0] icmp_ln86_805_reg_1116_pp0_iter4_reg;
reg   [0:0] icmp_ln86_805_reg_1116_pp0_iter5_reg;
wire   [0:0] icmp_ln86_806_fu_378_p2;
reg   [0:0] icmp_ln86_806_reg_1122;
wire   [0:0] icmp_ln86_807_fu_384_p2;
reg   [0:0] icmp_ln86_807_reg_1127;
reg   [0:0] icmp_ln86_807_reg_1127_pp0_iter1_reg;
wire   [0:0] icmp_ln86_808_fu_390_p2;
reg   [0:0] icmp_ln86_808_reg_1132;
reg   [0:0] icmp_ln86_808_reg_1132_pp0_iter1_reg;
wire   [0:0] icmp_ln86_809_fu_396_p2;
reg   [0:0] icmp_ln86_809_reg_1137;
reg   [0:0] icmp_ln86_809_reg_1137_pp0_iter1_reg;
reg   [0:0] icmp_ln86_809_reg_1137_pp0_iter2_reg;
wire   [0:0] icmp_ln86_810_fu_402_p2;
reg   [0:0] icmp_ln86_810_reg_1142;
reg   [0:0] icmp_ln86_810_reg_1142_pp0_iter1_reg;
reg   [0:0] icmp_ln86_810_reg_1142_pp0_iter2_reg;
wire   [0:0] icmp_ln86_811_fu_408_p2;
reg   [0:0] icmp_ln86_811_reg_1147;
reg   [0:0] icmp_ln86_811_reg_1147_pp0_iter1_reg;
reg   [0:0] icmp_ln86_811_reg_1147_pp0_iter2_reg;
wire   [0:0] icmp_ln86_812_fu_414_p2;
reg   [0:0] icmp_ln86_812_reg_1152;
reg   [0:0] icmp_ln86_812_reg_1152_pp0_iter1_reg;
reg   [0:0] icmp_ln86_812_reg_1152_pp0_iter2_reg;
reg   [0:0] icmp_ln86_812_reg_1152_pp0_iter3_reg;
wire   [0:0] icmp_ln86_813_fu_420_p2;
reg   [0:0] icmp_ln86_813_reg_1157;
reg   [0:0] icmp_ln86_813_reg_1157_pp0_iter1_reg;
reg   [0:0] icmp_ln86_813_reg_1157_pp0_iter2_reg;
reg   [0:0] icmp_ln86_813_reg_1157_pp0_iter3_reg;
wire   [0:0] icmp_ln86_814_fu_426_p2;
reg   [0:0] icmp_ln86_814_reg_1162;
reg   [0:0] icmp_ln86_814_reg_1162_pp0_iter1_reg;
reg   [0:0] icmp_ln86_814_reg_1162_pp0_iter2_reg;
reg   [0:0] icmp_ln86_814_reg_1162_pp0_iter3_reg;
wire   [0:0] icmp_ln86_815_fu_432_p2;
reg   [0:0] icmp_ln86_815_reg_1167;
reg   [0:0] icmp_ln86_815_reg_1167_pp0_iter1_reg;
reg   [0:0] icmp_ln86_815_reg_1167_pp0_iter2_reg;
reg   [0:0] icmp_ln86_815_reg_1167_pp0_iter3_reg;
reg   [0:0] icmp_ln86_815_reg_1167_pp0_iter4_reg;
wire   [0:0] icmp_ln86_816_fu_438_p2;
reg   [0:0] icmp_ln86_816_reg_1172;
reg   [0:0] icmp_ln86_816_reg_1172_pp0_iter1_reg;
reg   [0:0] icmp_ln86_816_reg_1172_pp0_iter2_reg;
reg   [0:0] icmp_ln86_816_reg_1172_pp0_iter3_reg;
reg   [0:0] icmp_ln86_816_reg_1172_pp0_iter4_reg;
reg   [0:0] icmp_ln86_816_reg_1172_pp0_iter5_reg;
wire   [0:0] xor_ln104_fu_444_p2;
reg   [0:0] xor_ln104_reg_1177;
wire   [0:0] and_ln102_fu_450_p2;
reg   [0:0] and_ln102_reg_1183;
wire   [0:0] and_ln102_765_fu_468_p2;
reg   [0:0] and_ln102_765_reg_1189;
wire   [0:0] and_ln102_768_fu_478_p2;
reg   [0:0] and_ln102_768_reg_1195;
reg   [0:0] and_ln102_768_reg_1195_pp0_iter2_reg;
reg   [0:0] and_ln102_768_reg_1195_pp0_iter3_reg;
reg   [0:0] and_ln102_768_reg_1195_pp0_iter4_reg;
reg   [0:0] and_ln102_768_reg_1195_pp0_iter5_reg;
wire   [0:0] and_ln102_769_fu_494_p2;
reg   [0:0] and_ln102_769_reg_1201;
wire   [0:0] or_ln117_732_fu_528_p2;
reg   [0:0] or_ln117_732_reg_1207;
wire   [1:0] select_ln117_771_fu_534_p3;
reg   [1:0] select_ln117_771_reg_1217;
wire   [0:0] and_ln104_158_fu_557_p2;
reg   [0:0] and_ln104_158_reg_1222;
wire   [0:0] and_ln102_766_fu_562_p2;
reg   [0:0] and_ln102_766_reg_1227;
reg   [0:0] and_ln102_766_reg_1227_pp0_iter3_reg;
wire   [0:0] and_ln104_159_fu_572_p2;
reg   [0:0] and_ln104_159_reg_1234;
reg   [0:0] and_ln104_159_reg_1234_pp0_iter3_reg;
wire   [0:0] and_ln102_770_fu_583_p2;
reg   [0:0] and_ln102_770_reg_1240;
wire   [0:0] or_ln117_736_fu_643_p2;
reg   [0:0] or_ln117_736_reg_1245;
wire   [3:0] select_ln117_776_fu_659_p3;
reg   [3:0] select_ln117_776_reg_1250;
wire   [0:0] or_ln117_738_fu_667_p2;
reg   [0:0] or_ln117_738_reg_1255;
wire   [0:0] or_ln117_740_fu_673_p2;
reg   [0:0] or_ln117_740_reg_1261;
wire   [0:0] or_ln117_748_fu_677_p2;
reg   [0:0] or_ln117_748_reg_1269;
reg   [0:0] or_ln117_748_reg_1269_pp0_iter3_reg;
reg   [0:0] or_ln117_748_reg_1269_pp0_iter4_reg;
wire   [0:0] and_ln102_772_fu_690_p2;
reg   [0:0] and_ln102_772_reg_1276;
wire   [0:0] or_ln117_742_fu_757_p2;
reg   [0:0] or_ln117_742_reg_1282;
wire   [3:0] select_ln117_782_fu_770_p3;
reg   [3:0] select_ln117_782_reg_1287;
wire   [0:0] or_ln117_744_fu_778_p2;
reg   [0:0] or_ln117_744_reg_1292;
wire   [4:0] select_ln117_788_fu_878_p3;
reg   [4:0] select_ln117_788_reg_1299;
wire   [0:0] or_ln117_750_fu_899_p2;
reg   [0:0] or_ln117_750_reg_1304;
wire   [4:0] select_ln117_790_fu_911_p3;
reg   [4:0] select_ln117_790_reg_1309;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_383_fu_458_p2;
wire   [0:0] and_ln102_764_fu_454_p2;
wire   [0:0] and_ln104_157_fu_463_p2;
wire   [0:0] xor_ln104_386_fu_483_p2;
wire   [0:0] and_ln104_160_fu_488_p2;
wire   [0:0] and_ln102_767_fu_473_p2;
wire   [0:0] xor_ln117_fu_504_p2;
wire   [0:0] and_ln102_774_fu_499_p2;
wire   [1:0] zext_ln117_fu_510_p1;
wire   [0:0] or_ln117_fu_514_p2;
wire   [1:0] select_ln117_fu_520_p3;
wire   [0:0] xor_ln104_382_fu_542_p2;
wire   [0:0] xor_ln104_384_fu_552_p2;
wire   [0:0] and_ln104_fu_547_p2;
wire   [0:0] xor_ln104_385_fu_567_p2;
wire   [0:0] xor_ln104_387_fu_578_p2;
wire   [0:0] and_ln102_785_fu_592_p2;
wire   [0:0] and_ln102_775_fu_588_p2;
wire   [2:0] zext_ln117_87_fu_602_p1;
wire   [0:0] or_ln117_733_fu_605_p2;
wire   [2:0] select_ln117_772_fu_610_p3;
wire   [0:0] or_ln117_734_fu_617_p2;
wire   [0:0] and_ln102_776_fu_597_p2;
wire   [2:0] select_ln117_773_fu_621_p3;
wire   [0:0] or_ln117_735_fu_629_p2;
wire   [2:0] select_ln117_774_fu_635_p3;
wire   [2:0] select_ln117_775_fu_647_p3;
wire   [3:0] zext_ln117_88_fu_655_p1;
wire   [0:0] xor_ln104_388_fu_681_p2;
wire   [0:0] and_ln102_786_fu_698_p2;
wire   [0:0] and_ln102_771_fu_686_p2;
wire   [0:0] and_ln102_777_fu_694_p2;
wire   [0:0] or_ln117_737_fu_713_p2;
wire   [0:0] and_ln102_778_fu_703_p2;
wire   [3:0] select_ln117_777_fu_718_p3;
wire   [0:0] or_ln117_739_fu_725_p2;
wire   [3:0] select_ln117_778_fu_730_p3;
wire   [0:0] and_ln102_779_fu_708_p2;
wire   [3:0] select_ln117_779_fu_737_p3;
wire   [0:0] or_ln117_741_fu_745_p2;
wire   [3:0] select_ln117_780_fu_750_p3;
wire   [3:0] select_ln117_781_fu_762_p3;
wire   [0:0] xor_ln104_389_fu_782_p2;
wire   [0:0] and_ln102_787_fu_792_p2;
wire   [0:0] xor_ln104_390_fu_787_p2;
wire   [0:0] and_ln102_788_fu_806_p2;
wire   [0:0] and_ln102_780_fu_797_p2;
wire   [0:0] or_ln117_743_fu_816_p2;
wire   [3:0] select_ln117_783_fu_821_p3;
wire   [0:0] and_ln102_781_fu_802_p2;
wire   [4:0] zext_ln117_89_fu_828_p1;
wire   [0:0] or_ln117_745_fu_832_p2;
wire   [4:0] select_ln117_784_fu_837_p3;
wire   [0:0] or_ln117_746_fu_844_p2;
wire   [0:0] and_ln102_782_fu_811_p2;
wire   [4:0] select_ln117_785_fu_848_p3;
wire   [0:0] or_ln117_747_fu_856_p2;
wire   [4:0] select_ln117_786_fu_862_p3;
wire   [4:0] select_ln117_787_fu_870_p3;
wire   [0:0] and_ln102_773_fu_885_p2;
wire   [0:0] and_ln102_783_fu_889_p2;
wire   [0:0] or_ln117_749_fu_894_p2;
wire   [4:0] select_ln117_789_fu_904_p3;
wire   [0:0] xor_ln104_391_fu_919_p2;
wire   [0:0] and_ln102_789_fu_924_p2;
wire   [0:0] and_ln102_784_fu_929_p2;
wire   [0:0] or_ln117_751_fu_934_p2;
wire   [11:0] agg_result_fu_946_p49;
wire   [4:0] agg_result_fu_946_p50;
wire   [11:0] agg_result_fu_946_p51;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
wire   [4:0] agg_result_fu_946_p1;
wire   [4:0] agg_result_fu_946_p3;
wire   [4:0] agg_result_fu_946_p5;
wire   [4:0] agg_result_fu_946_p7;
wire   [4:0] agg_result_fu_946_p9;
wire   [4:0] agg_result_fu_946_p11;
wire   [4:0] agg_result_fu_946_p13;
wire   [4:0] agg_result_fu_946_p15;
wire   [4:0] agg_result_fu_946_p17;
wire   [4:0] agg_result_fu_946_p19;
wire   [4:0] agg_result_fu_946_p21;
wire   [4:0] agg_result_fu_946_p23;
wire   [4:0] agg_result_fu_946_p25;
wire   [4:0] agg_result_fu_946_p27;
wire   [4:0] agg_result_fu_946_p29;
wire   [4:0] agg_result_fu_946_p31;
wire  signed [4:0] agg_result_fu_946_p33;
wire  signed [4:0] agg_result_fu_946_p35;
wire  signed [4:0] agg_result_fu_946_p37;
wire  signed [4:0] agg_result_fu_946_p39;
wire  signed [4:0] agg_result_fu_946_p41;
wire  signed [4:0] agg_result_fu_946_p43;
wire  signed [4:0] agg_result_fu_946_p45;
wire  signed [4:0] agg_result_fu_946_p47;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_49_5_12_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_49_5_12_1_1_x_U1656(
    .din0(12'd655),
    .din1(12'd1724),
    .din2(12'd1974),
    .din3(12'd3959),
    .din4(12'd42),
    .din5(12'd3978),
    .din6(12'd85),
    .din7(12'd349),
    .din8(12'd3869),
    .din9(12'd962),
    .din10(12'd4067),
    .din11(12'd1228),
    .din12(12'd4080),
    .din13(12'd22),
    .din14(12'd3947),
    .din15(12'd69),
    .din16(12'd820),
    .din17(12'd3981),
    .din18(12'd3917),
    .din19(12'd11),
    .din20(12'd78),
    .din21(12'd874),
    .din22(12'd3459),
    .din23(12'd239),
    .def(agg_result_fu_946_p49),
    .sel(agg_result_fu_946_p50),
    .dout(agg_result_fu_946_p51)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_765_reg_1189 <= and_ln102_765_fu_468_p2;
        and_ln102_766_reg_1227 <= and_ln102_766_fu_562_p2;
        and_ln102_766_reg_1227_pp0_iter3_reg <= and_ln102_766_reg_1227;
        and_ln102_768_reg_1195 <= and_ln102_768_fu_478_p2;
        and_ln102_768_reg_1195_pp0_iter2_reg <= and_ln102_768_reg_1195;
        and_ln102_768_reg_1195_pp0_iter3_reg <= and_ln102_768_reg_1195_pp0_iter2_reg;
        and_ln102_768_reg_1195_pp0_iter4_reg <= and_ln102_768_reg_1195_pp0_iter3_reg;
        and_ln102_768_reg_1195_pp0_iter5_reg <= and_ln102_768_reg_1195_pp0_iter4_reg;
        and_ln102_769_reg_1201 <= and_ln102_769_fu_494_p2;
        and_ln102_770_reg_1240 <= and_ln102_770_fu_583_p2;
        and_ln102_772_reg_1276 <= and_ln102_772_fu_690_p2;
        and_ln102_reg_1183 <= and_ln102_fu_450_p2;
        and_ln104_158_reg_1222 <= and_ln104_158_fu_557_p2;
        and_ln104_159_reg_1234 <= and_ln104_159_fu_572_p2;
        and_ln104_159_reg_1234_pp0_iter3_reg <= and_ln104_159_reg_1234;
        icmp_ln86_795_reg_1057 <= icmp_ln86_795_fu_312_p2;
        icmp_ln86_795_reg_1057_pp0_iter1_reg <= icmp_ln86_795_reg_1057;
        icmp_ln86_796_reg_1063 <= icmp_ln86_796_fu_318_p2;
        icmp_ln86_797_reg_1069 <= icmp_ln86_797_fu_324_p2;
        icmp_ln86_797_reg_1069_pp0_iter1_reg <= icmp_ln86_797_reg_1069;
        icmp_ln86_798_reg_1075 <= icmp_ln86_798_fu_330_p2;
        icmp_ln86_798_reg_1075_pp0_iter1_reg <= icmp_ln86_798_reg_1075;
        icmp_ln86_799_reg_1081 <= icmp_ln86_799_fu_336_p2;
        icmp_ln86_800_reg_1086 <= icmp_ln86_800_fu_342_p2;
        icmp_ln86_801_reg_1092 <= icmp_ln86_801_fu_348_p2;
        icmp_ln86_801_reg_1092_pp0_iter1_reg <= icmp_ln86_801_reg_1092;
        icmp_ln86_802_reg_1098 <= icmp_ln86_802_fu_354_p2;
        icmp_ln86_802_reg_1098_pp0_iter1_reg <= icmp_ln86_802_reg_1098;
        icmp_ln86_802_reg_1098_pp0_iter2_reg <= icmp_ln86_802_reg_1098_pp0_iter1_reg;
        icmp_ln86_803_reg_1104 <= icmp_ln86_803_fu_360_p2;
        icmp_ln86_803_reg_1104_pp0_iter1_reg <= icmp_ln86_803_reg_1104;
        icmp_ln86_803_reg_1104_pp0_iter2_reg <= icmp_ln86_803_reg_1104_pp0_iter1_reg;
        icmp_ln86_803_reg_1104_pp0_iter3_reg <= icmp_ln86_803_reg_1104_pp0_iter2_reg;
        icmp_ln86_804_reg_1110 <= icmp_ln86_804_fu_366_p2;
        icmp_ln86_804_reg_1110_pp0_iter1_reg <= icmp_ln86_804_reg_1110;
        icmp_ln86_804_reg_1110_pp0_iter2_reg <= icmp_ln86_804_reg_1110_pp0_iter1_reg;
        icmp_ln86_804_reg_1110_pp0_iter3_reg <= icmp_ln86_804_reg_1110_pp0_iter2_reg;
        icmp_ln86_805_reg_1116 <= icmp_ln86_805_fu_372_p2;
        icmp_ln86_805_reg_1116_pp0_iter1_reg <= icmp_ln86_805_reg_1116;
        icmp_ln86_805_reg_1116_pp0_iter2_reg <= icmp_ln86_805_reg_1116_pp0_iter1_reg;
        icmp_ln86_805_reg_1116_pp0_iter3_reg <= icmp_ln86_805_reg_1116_pp0_iter2_reg;
        icmp_ln86_805_reg_1116_pp0_iter4_reg <= icmp_ln86_805_reg_1116_pp0_iter3_reg;
        icmp_ln86_805_reg_1116_pp0_iter5_reg <= icmp_ln86_805_reg_1116_pp0_iter4_reg;
        icmp_ln86_806_reg_1122 <= icmp_ln86_806_fu_378_p2;
        icmp_ln86_807_reg_1127 <= icmp_ln86_807_fu_384_p2;
        icmp_ln86_807_reg_1127_pp0_iter1_reg <= icmp_ln86_807_reg_1127;
        icmp_ln86_808_reg_1132 <= icmp_ln86_808_fu_390_p2;
        icmp_ln86_808_reg_1132_pp0_iter1_reg <= icmp_ln86_808_reg_1132;
        icmp_ln86_809_reg_1137 <= icmp_ln86_809_fu_396_p2;
        icmp_ln86_809_reg_1137_pp0_iter1_reg <= icmp_ln86_809_reg_1137;
        icmp_ln86_809_reg_1137_pp0_iter2_reg <= icmp_ln86_809_reg_1137_pp0_iter1_reg;
        icmp_ln86_810_reg_1142 <= icmp_ln86_810_fu_402_p2;
        icmp_ln86_810_reg_1142_pp0_iter1_reg <= icmp_ln86_810_reg_1142;
        icmp_ln86_810_reg_1142_pp0_iter2_reg <= icmp_ln86_810_reg_1142_pp0_iter1_reg;
        icmp_ln86_811_reg_1147 <= icmp_ln86_811_fu_408_p2;
        icmp_ln86_811_reg_1147_pp0_iter1_reg <= icmp_ln86_811_reg_1147;
        icmp_ln86_811_reg_1147_pp0_iter2_reg <= icmp_ln86_811_reg_1147_pp0_iter1_reg;
        icmp_ln86_812_reg_1152 <= icmp_ln86_812_fu_414_p2;
        icmp_ln86_812_reg_1152_pp0_iter1_reg <= icmp_ln86_812_reg_1152;
        icmp_ln86_812_reg_1152_pp0_iter2_reg <= icmp_ln86_812_reg_1152_pp0_iter1_reg;
        icmp_ln86_812_reg_1152_pp0_iter3_reg <= icmp_ln86_812_reg_1152_pp0_iter2_reg;
        icmp_ln86_813_reg_1157 <= icmp_ln86_813_fu_420_p2;
        icmp_ln86_813_reg_1157_pp0_iter1_reg <= icmp_ln86_813_reg_1157;
        icmp_ln86_813_reg_1157_pp0_iter2_reg <= icmp_ln86_813_reg_1157_pp0_iter1_reg;
        icmp_ln86_813_reg_1157_pp0_iter3_reg <= icmp_ln86_813_reg_1157_pp0_iter2_reg;
        icmp_ln86_814_reg_1162 <= icmp_ln86_814_fu_426_p2;
        icmp_ln86_814_reg_1162_pp0_iter1_reg <= icmp_ln86_814_reg_1162;
        icmp_ln86_814_reg_1162_pp0_iter2_reg <= icmp_ln86_814_reg_1162_pp0_iter1_reg;
        icmp_ln86_814_reg_1162_pp0_iter3_reg <= icmp_ln86_814_reg_1162_pp0_iter2_reg;
        icmp_ln86_815_reg_1167 <= icmp_ln86_815_fu_432_p2;
        icmp_ln86_815_reg_1167_pp0_iter1_reg <= icmp_ln86_815_reg_1167;
        icmp_ln86_815_reg_1167_pp0_iter2_reg <= icmp_ln86_815_reg_1167_pp0_iter1_reg;
        icmp_ln86_815_reg_1167_pp0_iter3_reg <= icmp_ln86_815_reg_1167_pp0_iter2_reg;
        icmp_ln86_815_reg_1167_pp0_iter4_reg <= icmp_ln86_815_reg_1167_pp0_iter3_reg;
        icmp_ln86_816_reg_1172 <= icmp_ln86_816_fu_438_p2;
        icmp_ln86_816_reg_1172_pp0_iter1_reg <= icmp_ln86_816_reg_1172;
        icmp_ln86_816_reg_1172_pp0_iter2_reg <= icmp_ln86_816_reg_1172_pp0_iter1_reg;
        icmp_ln86_816_reg_1172_pp0_iter3_reg <= icmp_ln86_816_reg_1172_pp0_iter2_reg;
        icmp_ln86_816_reg_1172_pp0_iter4_reg <= icmp_ln86_816_reg_1172_pp0_iter3_reg;
        icmp_ln86_816_reg_1172_pp0_iter5_reg <= icmp_ln86_816_reg_1172_pp0_iter4_reg;
        icmp_ln86_reg_1050 <= icmp_ln86_fu_306_p2;
        icmp_ln86_reg_1050_pp0_iter1_reg <= icmp_ln86_reg_1050;
        or_ln117_732_reg_1207 <= or_ln117_732_fu_528_p2;
        or_ln117_736_reg_1245 <= or_ln117_736_fu_643_p2;
        or_ln117_738_reg_1255 <= or_ln117_738_fu_667_p2;
        or_ln117_740_reg_1261 <= or_ln117_740_fu_673_p2;
        or_ln117_742_reg_1282 <= or_ln117_742_fu_757_p2;
        or_ln117_744_reg_1292 <= or_ln117_744_fu_778_p2;
        or_ln117_748_reg_1269 <= or_ln117_748_fu_677_p2;
        or_ln117_748_reg_1269_pp0_iter3_reg <= or_ln117_748_reg_1269;
        or_ln117_748_reg_1269_pp0_iter4_reg <= or_ln117_748_reg_1269_pp0_iter3_reg;
        or_ln117_750_reg_1304 <= or_ln117_750_fu_899_p2;
        select_ln117_771_reg_1217 <= select_ln117_771_fu_534_p3;
        select_ln117_776_reg_1250 <= select_ln117_776_fu_659_p3;
        select_ln117_782_reg_1287 <= select_ln117_782_fu_770_p3;
        select_ln117_788_reg_1299 <= select_ln117_788_fu_878_p3;
        select_ln117_790_reg_1309 <= select_ln117_790_fu_911_p3;
        xor_ln104_reg_1177 <= xor_ln104_fu_444_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_946_p49 = 'bx;

assign agg_result_fu_946_p50 = ((or_ln117_751_fu_934_p2[0:0] == 1'b1) ? select_ln117_790_reg_1309 : 5'd23);

assign and_ln102_764_fu_454_p2 = (xor_ln104_reg_1177 & icmp_ln86_796_reg_1063);

assign and_ln102_765_fu_468_p2 = (icmp_ln86_797_reg_1069 & and_ln102_fu_450_p2);

assign and_ln102_766_fu_562_p2 = (icmp_ln86_798_reg_1075_pp0_iter1_reg & and_ln104_fu_547_p2);

assign and_ln102_767_fu_473_p2 = (icmp_ln86_799_reg_1081 & and_ln102_764_fu_454_p2);

assign and_ln102_768_fu_478_p2 = (icmp_ln86_800_reg_1086 & and_ln104_157_fu_463_p2);

assign and_ln102_769_fu_494_p2 = (icmp_ln86_801_reg_1092 & and_ln102_765_fu_468_p2);

assign and_ln102_770_fu_583_p2 = (icmp_ln86_802_reg_1098_pp0_iter1_reg & and_ln104_158_fu_557_p2);

assign and_ln102_771_fu_686_p2 = (icmp_ln86_803_reg_1104_pp0_iter2_reg & and_ln102_766_reg_1227);

assign and_ln102_772_fu_690_p2 = (icmp_ln86_804_reg_1110_pp0_iter2_reg & and_ln104_159_reg_1234);

assign and_ln102_773_fu_885_p2 = (icmp_ln86_805_reg_1116_pp0_iter4_reg & and_ln102_768_reg_1195_pp0_iter4_reg);

assign and_ln102_774_fu_499_p2 = (icmp_ln86_806_reg_1122 & and_ln104_160_fu_488_p2);

assign and_ln102_775_fu_588_p2 = (icmp_ln86_807_reg_1127_pp0_iter1_reg & and_ln102_769_reg_1201);

assign and_ln102_776_fu_597_p2 = (and_ln102_785_fu_592_p2 & and_ln102_765_reg_1189);

assign and_ln102_777_fu_694_p2 = (icmp_ln86_809_reg_1137_pp0_iter2_reg & and_ln102_770_reg_1240);

assign and_ln102_778_fu_703_p2 = (and_ln104_158_reg_1222 & and_ln102_786_fu_698_p2);

assign and_ln102_779_fu_708_p2 = (icmp_ln86_811_reg_1147_pp0_iter2_reg & and_ln102_771_fu_686_p2);

assign and_ln102_780_fu_797_p2 = (and_ln102_787_fu_792_p2 & and_ln102_766_reg_1227_pp0_iter3_reg);

assign and_ln102_781_fu_802_p2 = (icmp_ln86_813_reg_1157_pp0_iter3_reg & and_ln102_772_reg_1276);

assign and_ln102_782_fu_811_p2 = (and_ln104_159_reg_1234_pp0_iter3_reg & and_ln102_788_fu_806_p2);

assign and_ln102_783_fu_889_p2 = (icmp_ln86_815_reg_1167_pp0_iter4_reg & and_ln102_773_fu_885_p2);

assign and_ln102_784_fu_929_p2 = (and_ln102_789_fu_924_p2 & and_ln102_768_reg_1195_pp0_iter5_reg);

assign and_ln102_785_fu_592_p2 = (xor_ln104_387_fu_578_p2 & icmp_ln86_808_reg_1132_pp0_iter1_reg);

assign and_ln102_786_fu_698_p2 = (xor_ln104_388_fu_681_p2 & icmp_ln86_810_reg_1142_pp0_iter2_reg);

assign and_ln102_787_fu_792_p2 = (xor_ln104_389_fu_782_p2 & icmp_ln86_812_reg_1152_pp0_iter3_reg);

assign and_ln102_788_fu_806_p2 = (xor_ln104_390_fu_787_p2 & icmp_ln86_814_reg_1162_pp0_iter3_reg);

assign and_ln102_789_fu_924_p2 = (xor_ln104_391_fu_919_p2 & icmp_ln86_816_reg_1172_pp0_iter5_reg);

assign and_ln102_fu_450_p2 = (icmp_ln86_reg_1050 & icmp_ln86_795_reg_1057);

assign and_ln104_157_fu_463_p2 = (xor_ln104_reg_1177 & xor_ln104_383_fu_458_p2);

assign and_ln104_158_fu_557_p2 = (xor_ln104_384_fu_552_p2 & and_ln102_reg_1183);

assign and_ln104_159_fu_572_p2 = (xor_ln104_385_fu_567_p2 & and_ln104_fu_547_p2);

assign and_ln104_160_fu_488_p2 = (xor_ln104_386_fu_483_p2 & and_ln104_157_fu_463_p2);

assign and_ln104_fu_547_p2 = (xor_ln104_382_fu_542_p2 & icmp_ln86_reg_1050_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_946_p51;

assign icmp_ln86_795_fu_312_p2 = (($signed(p_read5_int_reg) < $signed(18'd377)) ? 1'b1 : 1'b0);

assign icmp_ln86_796_fu_318_p2 = (($signed(p_read10_int_reg) < $signed(18'd10752)) ? 1'b1 : 1'b0);

assign icmp_ln86_797_fu_324_p2 = (($signed(p_read14_int_reg) < $signed(18'd105)) ? 1'b1 : 1'b0);

assign icmp_ln86_798_fu_330_p2 = (($signed(p_read15_int_reg) < $signed(18'd186)) ? 1'b1 : 1'b0);

assign icmp_ln86_799_fu_336_p2 = (($signed(p_read2_int_reg) < $signed(18'd70919)) ? 1'b1 : 1'b0);

assign icmp_ln86_800_fu_342_p2 = (($signed(p_read13_int_reg) < $signed(18'd1802)) ? 1'b1 : 1'b0);

assign icmp_ln86_801_fu_348_p2 = (($signed(p_read7_int_reg) < $signed(18'd9493)) ? 1'b1 : 1'b0);

assign icmp_ln86_802_fu_354_p2 = (($signed(p_read1_int_reg) < $signed(18'd255394)) ? 1'b1 : 1'b0);

assign icmp_ln86_803_fu_360_p2 = (($signed(p_read15_int_reg) < $signed(18'd147)) ? 1'b1 : 1'b0);

assign icmp_ln86_804_fu_366_p2 = (($signed(p_read15_int_reg) < $signed(18'd513)) ? 1'b1 : 1'b0);

assign icmp_ln86_805_fu_372_p2 = (($signed(p_read4_int_reg) < $signed(18'd839)) ? 1'b1 : 1'b0);

assign icmp_ln86_806_fu_378_p2 = (($signed(p_read2_int_reg) < $signed(18'd130279)) ? 1'b1 : 1'b0);

assign icmp_ln86_807_fu_384_p2 = (($signed(p_read7_int_reg) < $signed(18'd4716)) ? 1'b1 : 1'b0);

assign icmp_ln86_808_fu_390_p2 = (($signed(p_read2_int_reg) < $signed(18'd43987)) ? 1'b1 : 1'b0);

assign icmp_ln86_809_fu_396_p2 = (($signed(p_read6_int_reg) < $signed(18'd9)) ? 1'b1 : 1'b0);

assign icmp_ln86_810_fu_402_p2 = (($signed(p_read11_int_reg) < $signed(18'd3)) ? 1'b1 : 1'b0);

assign icmp_ln86_811_fu_408_p2 = (($signed(p_read4_int_reg) < $signed(18'd869)) ? 1'b1 : 1'b0);

assign icmp_ln86_812_fu_414_p2 = (($signed(p_read3_int_reg) < $signed(18'd742)) ? 1'b1 : 1'b0);

assign icmp_ln86_813_fu_420_p2 = (($signed(p_read1_int_reg) < $signed(18'd83340)) ? 1'b1 : 1'b0);

assign icmp_ln86_814_fu_426_p2 = (($signed(p_read8_int_reg) < $signed(18'd12)) ? 1'b1 : 1'b0);

assign icmp_ln86_815_fu_432_p2 = (($signed(p_read12_int_reg) < $signed(18'd707)) ? 1'b1 : 1'b0);

assign icmp_ln86_816_fu_438_p2 = (($signed(p_read9_int_reg) < $signed(18'd455)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_306_p2 = (($signed(p_read8_int_reg) < $signed(18'd83)) ? 1'b1 : 1'b0);

assign or_ln117_732_fu_528_p2 = (and_ln104_160_fu_488_p2 | and_ln102_764_fu_454_p2);

assign or_ln117_733_fu_605_p2 = (or_ln117_732_reg_1207 | and_ln102_775_fu_588_p2);

assign or_ln117_734_fu_617_p2 = (or_ln117_732_reg_1207 | and_ln102_769_reg_1201);

assign or_ln117_735_fu_629_p2 = (or_ln117_734_fu_617_p2 | and_ln102_776_fu_597_p2);

assign or_ln117_736_fu_643_p2 = (or_ln117_732_reg_1207 | and_ln102_765_reg_1189);

assign or_ln117_737_fu_713_p2 = (or_ln117_736_reg_1245 | and_ln102_777_fu_694_p2);

assign or_ln117_738_fu_667_p2 = (or_ln117_736_fu_643_p2 | and_ln102_770_fu_583_p2);

assign or_ln117_739_fu_725_p2 = (or_ln117_738_reg_1255 | and_ln102_778_fu_703_p2);

assign or_ln117_740_fu_673_p2 = (or_ln117_732_reg_1207 | and_ln102_reg_1183);

assign or_ln117_741_fu_745_p2 = (or_ln117_740_reg_1261 | and_ln102_779_fu_708_p2);

assign or_ln117_742_fu_757_p2 = (or_ln117_740_reg_1261 | and_ln102_771_fu_686_p2);

assign or_ln117_743_fu_816_p2 = (or_ln117_742_reg_1282 | and_ln102_780_fu_797_p2);

assign or_ln117_744_fu_778_p2 = (or_ln117_740_reg_1261 | and_ln102_766_reg_1227);

assign or_ln117_745_fu_832_p2 = (or_ln117_744_reg_1292 | and_ln102_781_fu_802_p2);

assign or_ln117_746_fu_844_p2 = (or_ln117_744_reg_1292 | and_ln102_772_reg_1276);

assign or_ln117_747_fu_856_p2 = (or_ln117_746_fu_844_p2 | and_ln102_782_fu_811_p2);

assign or_ln117_748_fu_677_p2 = (or_ln117_732_reg_1207 | icmp_ln86_reg_1050_pp0_iter1_reg);

assign or_ln117_749_fu_894_p2 = (or_ln117_748_reg_1269_pp0_iter4_reg | and_ln102_783_fu_889_p2);

assign or_ln117_750_fu_899_p2 = (or_ln117_748_reg_1269_pp0_iter4_reg | and_ln102_773_fu_885_p2);

assign or_ln117_751_fu_934_p2 = (or_ln117_750_reg_1304 | and_ln102_784_fu_929_p2);

assign or_ln117_fu_514_p2 = (and_ln102_774_fu_499_p2 | and_ln102_764_fu_454_p2);

assign select_ln117_771_fu_534_p3 = ((or_ln117_fu_514_p2[0:0] == 1'b1) ? select_ln117_fu_520_p3 : 2'd3);

assign select_ln117_772_fu_610_p3 = ((or_ln117_732_reg_1207[0:0] == 1'b1) ? zext_ln117_87_fu_602_p1 : 3'd4);

assign select_ln117_773_fu_621_p3 = ((or_ln117_733_fu_605_p2[0:0] == 1'b1) ? select_ln117_772_fu_610_p3 : 3'd5);

assign select_ln117_774_fu_635_p3 = ((or_ln117_734_fu_617_p2[0:0] == 1'b1) ? select_ln117_773_fu_621_p3 : 3'd6);

assign select_ln117_775_fu_647_p3 = ((or_ln117_735_fu_629_p2[0:0] == 1'b1) ? select_ln117_774_fu_635_p3 : 3'd7);

assign select_ln117_776_fu_659_p3 = ((or_ln117_736_fu_643_p2[0:0] == 1'b1) ? zext_ln117_88_fu_655_p1 : 4'd8);

assign select_ln117_777_fu_718_p3 = ((or_ln117_737_fu_713_p2[0:0] == 1'b1) ? select_ln117_776_reg_1250 : 4'd9);

assign select_ln117_778_fu_730_p3 = ((or_ln117_738_reg_1255[0:0] == 1'b1) ? select_ln117_777_fu_718_p3 : 4'd10);

assign select_ln117_779_fu_737_p3 = ((or_ln117_739_fu_725_p2[0:0] == 1'b1) ? select_ln117_778_fu_730_p3 : 4'd11);

assign select_ln117_780_fu_750_p3 = ((or_ln117_740_reg_1261[0:0] == 1'b1) ? select_ln117_779_fu_737_p3 : 4'd12);

assign select_ln117_781_fu_762_p3 = ((or_ln117_741_fu_745_p2[0:0] == 1'b1) ? select_ln117_780_fu_750_p3 : 4'd13);

assign select_ln117_782_fu_770_p3 = ((or_ln117_742_fu_757_p2[0:0] == 1'b1) ? select_ln117_781_fu_762_p3 : 4'd14);

assign select_ln117_783_fu_821_p3 = ((or_ln117_743_fu_816_p2[0:0] == 1'b1) ? select_ln117_782_reg_1287 : 4'd15);

assign select_ln117_784_fu_837_p3 = ((or_ln117_744_reg_1292[0:0] == 1'b1) ? zext_ln117_89_fu_828_p1 : 5'd16);

assign select_ln117_785_fu_848_p3 = ((or_ln117_745_fu_832_p2[0:0] == 1'b1) ? select_ln117_784_fu_837_p3 : 5'd17);

assign select_ln117_786_fu_862_p3 = ((or_ln117_746_fu_844_p2[0:0] == 1'b1) ? select_ln117_785_fu_848_p3 : 5'd18);

assign select_ln117_787_fu_870_p3 = ((or_ln117_747_fu_856_p2[0:0] == 1'b1) ? select_ln117_786_fu_862_p3 : 5'd19);

assign select_ln117_788_fu_878_p3 = ((or_ln117_748_reg_1269_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_787_fu_870_p3 : 5'd20);

assign select_ln117_789_fu_904_p3 = ((or_ln117_749_fu_894_p2[0:0] == 1'b1) ? select_ln117_788_reg_1299 : 5'd21);

assign select_ln117_790_fu_911_p3 = ((or_ln117_750_fu_899_p2[0:0] == 1'b1) ? select_ln117_789_fu_904_p3 : 5'd22);

assign select_ln117_fu_520_p3 = ((and_ln102_764_fu_454_p2[0:0] == 1'b1) ? zext_ln117_fu_510_p1 : 2'd2);

assign xor_ln104_382_fu_542_p2 = (icmp_ln86_795_reg_1057_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_383_fu_458_p2 = (icmp_ln86_796_reg_1063 ^ 1'd1);

assign xor_ln104_384_fu_552_p2 = (icmp_ln86_797_reg_1069_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_385_fu_567_p2 = (icmp_ln86_798_reg_1075_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_386_fu_483_p2 = (icmp_ln86_800_reg_1086 ^ 1'd1);

assign xor_ln104_387_fu_578_p2 = (icmp_ln86_801_reg_1092_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_388_fu_681_p2 = (icmp_ln86_802_reg_1098_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_389_fu_782_p2 = (icmp_ln86_803_reg_1104_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_390_fu_787_p2 = (icmp_ln86_804_reg_1110_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_391_fu_919_p2 = (icmp_ln86_805_reg_1116_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_444_p2 = (icmp_ln86_fu_306_p2 ^ 1'd1);

assign xor_ln117_fu_504_p2 = (1'd1 ^ and_ln102_767_fu_473_p2);

assign zext_ln117_87_fu_602_p1 = select_ln117_771_reg_1217;

assign zext_ln117_88_fu_655_p1 = select_ln117_775_fu_647_p3;

assign zext_ln117_89_fu_828_p1 = select_ln117_783_fu_821_p3;

assign zext_ln117_fu_510_p1 = xor_ln117_fu_504_p2;

endmodule //conifer_jettag_accelerator_decision_function_30
