// Seed: 4126442724
module module_0;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1
    , id_26,
    input wor id_2,
    input wire id_3,
    output supply0 id_4,
    input tri1 id_5,
    output wand id_6,
    input tri1 id_7,
    input supply1 id_8,
    output supply1 id_9,
    input uwire id_10,
    output tri id_11,
    output logic id_12,
    input tri id_13,
    output supply1 id_14,
    input tri id_15,
    input wire id_16,
    input uwire id_17,
    input wor id_18,
    output tri1 id_19,
    input wire id_20,
    input supply0 id_21,
    output wire id_22,
    input wire id_23,
    output tri id_24
);
  assign id_11 = -1;
  module_0 modCall_1 ();
  always @(posedge id_10 == (-1'h0) or posedge id_20) begin : LABEL_0
    id_12 <= id_17;
  end
endmodule
