
001Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005198  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  08005328  08005328  00015328  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800545c  0800545c  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800545c  0800545c  0001545c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005464  08005464  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005464  08005464  00015464  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005468  08005468  00015468  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800546c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00013414  20000078  080054e4  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001348c  080054e4  0002348c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014ca9  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000297e  00000000  00000000  00034d51  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000010c8  00000000  00000000  000376d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f70  00000000  00000000  00038798  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002338c  00000000  00000000  00039708  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000dd8c  00000000  00000000  0005ca94  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d5147  00000000  00000000  0006a820  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013f967  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004900  00000000  00000000  0013f9e4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005310 	.word	0x08005310

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08005310 	.word	0x08005310

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	200133e0 	.word	0x200133e0
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b972 	b.w	800060c <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9e08      	ldr	r6, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	4688      	mov	r8, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	d14b      	bne.n	80003e6 <__udivmoddi4+0xa6>
 800034e:	428a      	cmp	r2, r1
 8000350:	4615      	mov	r5, r2
 8000352:	d967      	bls.n	8000424 <__udivmoddi4+0xe4>
 8000354:	fab2 f282 	clz	r2, r2
 8000358:	b14a      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035a:	f1c2 0720 	rsb	r7, r2, #32
 800035e:	fa01 f302 	lsl.w	r3, r1, r2
 8000362:	fa20 f707 	lsr.w	r7, r0, r7
 8000366:	4095      	lsls	r5, r2
 8000368:	ea47 0803 	orr.w	r8, r7, r3
 800036c:	4094      	lsls	r4, r2
 800036e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000372:	0c23      	lsrs	r3, r4, #16
 8000374:	fbb8 f7fe 	udiv	r7, r8, lr
 8000378:	fa1f fc85 	uxth.w	ip, r5
 800037c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000380:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000384:	fb07 f10c 	mul.w	r1, r7, ip
 8000388:	4299      	cmp	r1, r3
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x60>
 800038c:	18eb      	adds	r3, r5, r3
 800038e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000392:	f080 811b 	bcs.w	80005cc <__udivmoddi4+0x28c>
 8000396:	4299      	cmp	r1, r3
 8000398:	f240 8118 	bls.w	80005cc <__udivmoddi4+0x28c>
 800039c:	3f02      	subs	r7, #2
 800039e:	442b      	add	r3, r5
 80003a0:	1a5b      	subs	r3, r3, r1
 80003a2:	b2a4      	uxth	r4, r4
 80003a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80003a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80003ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b0:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b4:	45a4      	cmp	ip, r4
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x8c>
 80003b8:	192c      	adds	r4, r5, r4
 80003ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80003be:	f080 8107 	bcs.w	80005d0 <__udivmoddi4+0x290>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	f240 8104 	bls.w	80005d0 <__udivmoddi4+0x290>
 80003c8:	3802      	subs	r0, #2
 80003ca:	442c      	add	r4, r5
 80003cc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003d0:	eba4 040c 	sub.w	r4, r4, ip
 80003d4:	2700      	movs	r7, #0
 80003d6:	b11e      	cbz	r6, 80003e0 <__udivmoddi4+0xa0>
 80003d8:	40d4      	lsrs	r4, r2
 80003da:	2300      	movs	r3, #0
 80003dc:	e9c6 4300 	strd	r4, r3, [r6]
 80003e0:	4639      	mov	r1, r7
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d909      	bls.n	80003fe <__udivmoddi4+0xbe>
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	f000 80eb 	beq.w	80005c6 <__udivmoddi4+0x286>
 80003f0:	2700      	movs	r7, #0
 80003f2:	e9c6 0100 	strd	r0, r1, [r6]
 80003f6:	4638      	mov	r0, r7
 80003f8:	4639      	mov	r1, r7
 80003fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fe:	fab3 f783 	clz	r7, r3
 8000402:	2f00      	cmp	r7, #0
 8000404:	d147      	bne.n	8000496 <__udivmoddi4+0x156>
 8000406:	428b      	cmp	r3, r1
 8000408:	d302      	bcc.n	8000410 <__udivmoddi4+0xd0>
 800040a:	4282      	cmp	r2, r0
 800040c:	f200 80fa 	bhi.w	8000604 <__udivmoddi4+0x2c4>
 8000410:	1a84      	subs	r4, r0, r2
 8000412:	eb61 0303 	sbc.w	r3, r1, r3
 8000416:	2001      	movs	r0, #1
 8000418:	4698      	mov	r8, r3
 800041a:	2e00      	cmp	r6, #0
 800041c:	d0e0      	beq.n	80003e0 <__udivmoddi4+0xa0>
 800041e:	e9c6 4800 	strd	r4, r8, [r6]
 8000422:	e7dd      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000424:	b902      	cbnz	r2, 8000428 <__udivmoddi4+0xe8>
 8000426:	deff      	udf	#255	; 0xff
 8000428:	fab2 f282 	clz	r2, r2
 800042c:	2a00      	cmp	r2, #0
 800042e:	f040 808f 	bne.w	8000550 <__udivmoddi4+0x210>
 8000432:	1b49      	subs	r1, r1, r5
 8000434:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000438:	fa1f f885 	uxth.w	r8, r5
 800043c:	2701      	movs	r7, #1
 800043e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000442:	0c23      	lsrs	r3, r4, #16
 8000444:	fb0e 111c 	mls	r1, lr, ip, r1
 8000448:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044c:	fb08 f10c 	mul.w	r1, r8, ip
 8000450:	4299      	cmp	r1, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x124>
 8000454:	18eb      	adds	r3, r5, r3
 8000456:	f10c 30ff 	add.w	r0, ip, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x122>
 800045c:	4299      	cmp	r1, r3
 800045e:	f200 80cd 	bhi.w	80005fc <__udivmoddi4+0x2bc>
 8000462:	4684      	mov	ip, r0
 8000464:	1a59      	subs	r1, r3, r1
 8000466:	b2a3      	uxth	r3, r4
 8000468:	fbb1 f0fe 	udiv	r0, r1, lr
 800046c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000470:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000474:	fb08 f800 	mul.w	r8, r8, r0
 8000478:	45a0      	cmp	r8, r4
 800047a:	d907      	bls.n	800048c <__udivmoddi4+0x14c>
 800047c:	192c      	adds	r4, r5, r4
 800047e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000482:	d202      	bcs.n	800048a <__udivmoddi4+0x14a>
 8000484:	45a0      	cmp	r8, r4
 8000486:	f200 80b6 	bhi.w	80005f6 <__udivmoddi4+0x2b6>
 800048a:	4618      	mov	r0, r3
 800048c:	eba4 0408 	sub.w	r4, r4, r8
 8000490:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000494:	e79f      	b.n	80003d6 <__udivmoddi4+0x96>
 8000496:	f1c7 0c20 	rsb	ip, r7, #32
 800049a:	40bb      	lsls	r3, r7
 800049c:	fa22 fe0c 	lsr.w	lr, r2, ip
 80004a0:	ea4e 0e03 	orr.w	lr, lr, r3
 80004a4:	fa01 f407 	lsl.w	r4, r1, r7
 80004a8:	fa20 f50c 	lsr.w	r5, r0, ip
 80004ac:	fa21 f30c 	lsr.w	r3, r1, ip
 80004b0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80004b4:	4325      	orrs	r5, r4
 80004b6:	fbb3 f9f8 	udiv	r9, r3, r8
 80004ba:	0c2c      	lsrs	r4, r5, #16
 80004bc:	fb08 3319 	mls	r3, r8, r9, r3
 80004c0:	fa1f fa8e 	uxth.w	sl, lr
 80004c4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004c8:	fb09 f40a 	mul.w	r4, r9, sl
 80004cc:	429c      	cmp	r4, r3
 80004ce:	fa02 f207 	lsl.w	r2, r2, r7
 80004d2:	fa00 f107 	lsl.w	r1, r0, r7
 80004d6:	d90b      	bls.n	80004f0 <__udivmoddi4+0x1b0>
 80004d8:	eb1e 0303 	adds.w	r3, lr, r3
 80004dc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e0:	f080 8087 	bcs.w	80005f2 <__udivmoddi4+0x2b2>
 80004e4:	429c      	cmp	r4, r3
 80004e6:	f240 8084 	bls.w	80005f2 <__udivmoddi4+0x2b2>
 80004ea:	f1a9 0902 	sub.w	r9, r9, #2
 80004ee:	4473      	add	r3, lr
 80004f0:	1b1b      	subs	r3, r3, r4
 80004f2:	b2ad      	uxth	r5, r5
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3310 	mls	r3, r8, r0, r3
 80004fc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000500:	fb00 fa0a 	mul.w	sl, r0, sl
 8000504:	45a2      	cmp	sl, r4
 8000506:	d908      	bls.n	800051a <__udivmoddi4+0x1da>
 8000508:	eb1e 0404 	adds.w	r4, lr, r4
 800050c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000510:	d26b      	bcs.n	80005ea <__udivmoddi4+0x2aa>
 8000512:	45a2      	cmp	sl, r4
 8000514:	d969      	bls.n	80005ea <__udivmoddi4+0x2aa>
 8000516:	3802      	subs	r0, #2
 8000518:	4474      	add	r4, lr
 800051a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800051e:	fba0 8902 	umull	r8, r9, r0, r2
 8000522:	eba4 040a 	sub.w	r4, r4, sl
 8000526:	454c      	cmp	r4, r9
 8000528:	46c2      	mov	sl, r8
 800052a:	464b      	mov	r3, r9
 800052c:	d354      	bcc.n	80005d8 <__udivmoddi4+0x298>
 800052e:	d051      	beq.n	80005d4 <__udivmoddi4+0x294>
 8000530:	2e00      	cmp	r6, #0
 8000532:	d069      	beq.n	8000608 <__udivmoddi4+0x2c8>
 8000534:	ebb1 050a 	subs.w	r5, r1, sl
 8000538:	eb64 0403 	sbc.w	r4, r4, r3
 800053c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000540:	40fd      	lsrs	r5, r7
 8000542:	40fc      	lsrs	r4, r7
 8000544:	ea4c 0505 	orr.w	r5, ip, r5
 8000548:	e9c6 5400 	strd	r5, r4, [r6]
 800054c:	2700      	movs	r7, #0
 800054e:	e747      	b.n	80003e0 <__udivmoddi4+0xa0>
 8000550:	f1c2 0320 	rsb	r3, r2, #32
 8000554:	fa20 f703 	lsr.w	r7, r0, r3
 8000558:	4095      	lsls	r5, r2
 800055a:	fa01 f002 	lsl.w	r0, r1, r2
 800055e:	fa21 f303 	lsr.w	r3, r1, r3
 8000562:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000566:	4338      	orrs	r0, r7
 8000568:	0c01      	lsrs	r1, r0, #16
 800056a:	fbb3 f7fe 	udiv	r7, r3, lr
 800056e:	fa1f f885 	uxth.w	r8, r5
 8000572:	fb0e 3317 	mls	r3, lr, r7, r3
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb07 f308 	mul.w	r3, r7, r8
 800057e:	428b      	cmp	r3, r1
 8000580:	fa04 f402 	lsl.w	r4, r4, r2
 8000584:	d907      	bls.n	8000596 <__udivmoddi4+0x256>
 8000586:	1869      	adds	r1, r5, r1
 8000588:	f107 3cff 	add.w	ip, r7, #4294967295
 800058c:	d22f      	bcs.n	80005ee <__udivmoddi4+0x2ae>
 800058e:	428b      	cmp	r3, r1
 8000590:	d92d      	bls.n	80005ee <__udivmoddi4+0x2ae>
 8000592:	3f02      	subs	r7, #2
 8000594:	4429      	add	r1, r5
 8000596:	1acb      	subs	r3, r1, r3
 8000598:	b281      	uxth	r1, r0
 800059a:	fbb3 f0fe 	udiv	r0, r3, lr
 800059e:	fb0e 3310 	mls	r3, lr, r0, r3
 80005a2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005a6:	fb00 f308 	mul.w	r3, r0, r8
 80005aa:	428b      	cmp	r3, r1
 80005ac:	d907      	bls.n	80005be <__udivmoddi4+0x27e>
 80005ae:	1869      	adds	r1, r5, r1
 80005b0:	f100 3cff 	add.w	ip, r0, #4294967295
 80005b4:	d217      	bcs.n	80005e6 <__udivmoddi4+0x2a6>
 80005b6:	428b      	cmp	r3, r1
 80005b8:	d915      	bls.n	80005e6 <__udivmoddi4+0x2a6>
 80005ba:	3802      	subs	r0, #2
 80005bc:	4429      	add	r1, r5
 80005be:	1ac9      	subs	r1, r1, r3
 80005c0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005c4:	e73b      	b.n	800043e <__udivmoddi4+0xfe>
 80005c6:	4637      	mov	r7, r6
 80005c8:	4630      	mov	r0, r6
 80005ca:	e709      	b.n	80003e0 <__udivmoddi4+0xa0>
 80005cc:	4607      	mov	r7, r0
 80005ce:	e6e7      	b.n	80003a0 <__udivmoddi4+0x60>
 80005d0:	4618      	mov	r0, r3
 80005d2:	e6fb      	b.n	80003cc <__udivmoddi4+0x8c>
 80005d4:	4541      	cmp	r1, r8
 80005d6:	d2ab      	bcs.n	8000530 <__udivmoddi4+0x1f0>
 80005d8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005dc:	eb69 020e 	sbc.w	r2, r9, lr
 80005e0:	3801      	subs	r0, #1
 80005e2:	4613      	mov	r3, r2
 80005e4:	e7a4      	b.n	8000530 <__udivmoddi4+0x1f0>
 80005e6:	4660      	mov	r0, ip
 80005e8:	e7e9      	b.n	80005be <__udivmoddi4+0x27e>
 80005ea:	4618      	mov	r0, r3
 80005ec:	e795      	b.n	800051a <__udivmoddi4+0x1da>
 80005ee:	4667      	mov	r7, ip
 80005f0:	e7d1      	b.n	8000596 <__udivmoddi4+0x256>
 80005f2:	4681      	mov	r9, r0
 80005f4:	e77c      	b.n	80004f0 <__udivmoddi4+0x1b0>
 80005f6:	3802      	subs	r0, #2
 80005f8:	442c      	add	r4, r5
 80005fa:	e747      	b.n	800048c <__udivmoddi4+0x14c>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	442b      	add	r3, r5
 8000602:	e72f      	b.n	8000464 <__udivmoddi4+0x124>
 8000604:	4638      	mov	r0, r7
 8000606:	e708      	b.n	800041a <__udivmoddi4+0xda>
 8000608:	4637      	mov	r7, r6
 800060a:	e6e9      	b.n	80003e0 <__udivmoddi4+0xa0>

0800060c <__aeabi_idiv0>:
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop

08000610 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b08a      	sub	sp, #40	; 0x28
 8000614:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000616:	f000 fb8d 	bl	8000d34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800061a:	f000 f86b 	bl	80006f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800061e:	f000 f8d3 	bl	80007c8 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */


  //Enable the CYCCNT counter.
  DWT_CTRL |= ( 1 << 0);
 8000622:	4b2a      	ldr	r3, [pc, #168]	; (80006cc <main+0xbc>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	4a29      	ldr	r2, [pc, #164]	; (80006cc <main+0xbc>)
 8000628:	f043 0301 	orr.w	r3, r3, #1
 800062c:	6013      	str	r3, [r2, #0]

  //SEGGER_SYSVIEW_Conf();

 // SEGGER_SYSVIEW_Start();

  status = xTaskCreate(task1_handler, "Task-1", 200, "Hello world from Task-1", 2, &task1_handle);
 800062e:	f107 030c 	add.w	r3, r7, #12
 8000632:	9301      	str	r3, [sp, #4]
 8000634:	2302      	movs	r3, #2
 8000636:	9300      	str	r3, [sp, #0]
 8000638:	4b25      	ldr	r3, [pc, #148]	; (80006d0 <main+0xc0>)
 800063a:	22c8      	movs	r2, #200	; 0xc8
 800063c:	4925      	ldr	r1, [pc, #148]	; (80006d4 <main+0xc4>)
 800063e:	4826      	ldr	r0, [pc, #152]	; (80006d8 <main+0xc8>)
 8000640:	f001 fddc 	bl	80021fc <xTaskCreate>
 8000644:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 8000646:	69fb      	ldr	r3, [r7, #28]
 8000648:	2b01      	cmp	r3, #1
 800064a:	d009      	beq.n	8000660 <main+0x50>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800064c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000650:	f383 8811 	msr	BASEPRI, r3
 8000654:	f3bf 8f6f 	isb	sy
 8000658:	f3bf 8f4f 	dsb	sy
 800065c:	61bb      	str	r3, [r7, #24]
 800065e:	e7fe      	b.n	800065e <main+0x4e>

  status = xTaskCreate(task2_handler, "Task-2", 200, "Hello world from Task-2", 2, &task2_handle);
 8000660:	f107 0308 	add.w	r3, r7, #8
 8000664:	9301      	str	r3, [sp, #4]
 8000666:	2302      	movs	r3, #2
 8000668:	9300      	str	r3, [sp, #0]
 800066a:	4b1c      	ldr	r3, [pc, #112]	; (80006dc <main+0xcc>)
 800066c:	22c8      	movs	r2, #200	; 0xc8
 800066e:	491c      	ldr	r1, [pc, #112]	; (80006e0 <main+0xd0>)
 8000670:	481c      	ldr	r0, [pc, #112]	; (80006e4 <main+0xd4>)
 8000672:	f001 fdc3 	bl	80021fc <xTaskCreate>
 8000676:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 8000678:	69fb      	ldr	r3, [r7, #28]
 800067a:	2b01      	cmp	r3, #1
 800067c:	d009      	beq.n	8000692 <main+0x82>
 800067e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000682:	f383 8811 	msr	BASEPRI, r3
 8000686:	f3bf 8f6f 	isb	sy
 800068a:	f3bf 8f4f 	dsb	sy
 800068e:	617b      	str	r3, [r7, #20]
 8000690:	e7fe      	b.n	8000690 <main+0x80>

  status = xTaskCreate(task3_handler, "Task-3", 500, "Hello world from Task-3", 3, &task3_handle);
 8000692:	1d3b      	adds	r3, r7, #4
 8000694:	9301      	str	r3, [sp, #4]
 8000696:	2303      	movs	r3, #3
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	4b13      	ldr	r3, [pc, #76]	; (80006e8 <main+0xd8>)
 800069c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80006a0:	4912      	ldr	r1, [pc, #72]	; (80006ec <main+0xdc>)
 80006a2:	4813      	ldr	r0, [pc, #76]	; (80006f0 <main+0xe0>)
 80006a4:	f001 fdaa 	bl	80021fc <xTaskCreate>
 80006a8:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 80006aa:	69fb      	ldr	r3, [r7, #28]
 80006ac:	2b01      	cmp	r3, #1
 80006ae:	d009      	beq.n	80006c4 <main+0xb4>
 80006b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006b4:	f383 8811 	msr	BASEPRI, r3
 80006b8:	f3bf 8f6f 	isb	sy
 80006bc:	f3bf 8f4f 	dsb	sy
 80006c0:	613b      	str	r3, [r7, #16]
 80006c2:	e7fe      	b.n	80006c2 <main+0xb2>

  //start the freeRTOS scheduler
  vTaskStartScheduler();
 80006c4:	f001 ffb2 	bl	800262c <vTaskStartScheduler>
 
 

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006c8:	e7fe      	b.n	80006c8 <main+0xb8>
 80006ca:	bf00      	nop
 80006cc:	e0001000 	.word	0xe0001000
 80006d0:	08005328 	.word	0x08005328
 80006d4:	08005340 	.word	0x08005340
 80006d8:	08000a89 	.word	0x08000a89
 80006dc:	08005348 	.word	0x08005348
 80006e0:	08005360 	.word	0x08005360
 80006e4:	08000ac1 	.word	0x08000ac1
 80006e8:	08005368 	.word	0x08005368
 80006ec:	08005380 	.word	0x08005380
 80006f0:	08000b05 	.word	0x08000b05

080006f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b094      	sub	sp, #80	; 0x50
 80006f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006fa:	f107 0320 	add.w	r3, r7, #32
 80006fe:	2230      	movs	r2, #48	; 0x30
 8000700:	2100      	movs	r1, #0
 8000702:	4618      	mov	r0, r3
 8000704:	f004 f9de 	bl	8004ac4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000708:	f107 030c 	add.w	r3, r7, #12
 800070c:	2200      	movs	r2, #0
 800070e:	601a      	str	r2, [r3, #0]
 8000710:	605a      	str	r2, [r3, #4]
 8000712:	609a      	str	r2, [r3, #8]
 8000714:	60da      	str	r2, [r3, #12]
 8000716:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000718:	2300      	movs	r3, #0
 800071a:	60bb      	str	r3, [r7, #8]
 800071c:	4b28      	ldr	r3, [pc, #160]	; (80007c0 <SystemClock_Config+0xcc>)
 800071e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000720:	4a27      	ldr	r2, [pc, #156]	; (80007c0 <SystemClock_Config+0xcc>)
 8000722:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000726:	6413      	str	r3, [r2, #64]	; 0x40
 8000728:	4b25      	ldr	r3, [pc, #148]	; (80007c0 <SystemClock_Config+0xcc>)
 800072a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800072c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000730:	60bb      	str	r3, [r7, #8]
 8000732:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000734:	2300      	movs	r3, #0
 8000736:	607b      	str	r3, [r7, #4]
 8000738:	4b22      	ldr	r3, [pc, #136]	; (80007c4 <SystemClock_Config+0xd0>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a21      	ldr	r2, [pc, #132]	; (80007c4 <SystemClock_Config+0xd0>)
 800073e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000742:	6013      	str	r3, [r2, #0]
 8000744:	4b1f      	ldr	r3, [pc, #124]	; (80007c4 <SystemClock_Config+0xd0>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800074c:	607b      	str	r3, [r7, #4]
 800074e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000750:	2302      	movs	r3, #2
 8000752:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000754:	2301      	movs	r3, #1
 8000756:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000758:	2310      	movs	r3, #16
 800075a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800075c:	2302      	movs	r3, #2
 800075e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000760:	2300      	movs	r3, #0
 8000762:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000764:	2308      	movs	r3, #8
 8000766:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000768:	23a8      	movs	r3, #168	; 0xa8
 800076a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800076c:	2302      	movs	r3, #2
 800076e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000770:	2307      	movs	r3, #7
 8000772:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000774:	f107 0320 	add.w	r3, r7, #32
 8000778:	4618      	mov	r0, r3
 800077a:	f000 fdcd 	bl	8001318 <HAL_RCC_OscConfig>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000784:	f000 f9e8 	bl	8000b58 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000788:	230f      	movs	r3, #15
 800078a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800078c:	2302      	movs	r3, #2
 800078e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000790:	2300      	movs	r3, #0
 8000792:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000794:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000798:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800079a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800079e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007a0:	f107 030c 	add.w	r3, r7, #12
 80007a4:	2105      	movs	r1, #5
 80007a6:	4618      	mov	r0, r3
 80007a8:	f001 f826 	bl	80017f8 <HAL_RCC_ClockConfig>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80007b2:	f000 f9d1 	bl	8000b58 <Error_Handler>
  }
}
 80007b6:	bf00      	nop
 80007b8:	3750      	adds	r7, #80	; 0x50
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	40023800 	.word	0x40023800
 80007c4:	40007000 	.word	0x40007000

080007c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b08c      	sub	sp, #48	; 0x30
 80007cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ce:	f107 031c 	add.w	r3, r7, #28
 80007d2:	2200      	movs	r2, #0
 80007d4:	601a      	str	r2, [r3, #0]
 80007d6:	605a      	str	r2, [r3, #4]
 80007d8:	609a      	str	r2, [r3, #8]
 80007da:	60da      	str	r2, [r3, #12]
 80007dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	61bb      	str	r3, [r7, #24]
 80007e2:	4ba1      	ldr	r3, [pc, #644]	; (8000a68 <MX_GPIO_Init+0x2a0>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e6:	4aa0      	ldr	r2, [pc, #640]	; (8000a68 <MX_GPIO_Init+0x2a0>)
 80007e8:	f043 0310 	orr.w	r3, r3, #16
 80007ec:	6313      	str	r3, [r2, #48]	; 0x30
 80007ee:	4b9e      	ldr	r3, [pc, #632]	; (8000a68 <MX_GPIO_Init+0x2a0>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f2:	f003 0310 	and.w	r3, r3, #16
 80007f6:	61bb      	str	r3, [r7, #24]
 80007f8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fa:	2300      	movs	r3, #0
 80007fc:	617b      	str	r3, [r7, #20]
 80007fe:	4b9a      	ldr	r3, [pc, #616]	; (8000a68 <MX_GPIO_Init+0x2a0>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000802:	4a99      	ldr	r2, [pc, #612]	; (8000a68 <MX_GPIO_Init+0x2a0>)
 8000804:	f043 0304 	orr.w	r3, r3, #4
 8000808:	6313      	str	r3, [r2, #48]	; 0x30
 800080a:	4b97      	ldr	r3, [pc, #604]	; (8000a68 <MX_GPIO_Init+0x2a0>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	f003 0304 	and.w	r3, r3, #4
 8000812:	617b      	str	r3, [r7, #20]
 8000814:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000816:	2300      	movs	r3, #0
 8000818:	613b      	str	r3, [r7, #16]
 800081a:	4b93      	ldr	r3, [pc, #588]	; (8000a68 <MX_GPIO_Init+0x2a0>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081e:	4a92      	ldr	r2, [pc, #584]	; (8000a68 <MX_GPIO_Init+0x2a0>)
 8000820:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000824:	6313      	str	r3, [r2, #48]	; 0x30
 8000826:	4b90      	ldr	r3, [pc, #576]	; (8000a68 <MX_GPIO_Init+0x2a0>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800082e:	613b      	str	r3, [r7, #16]
 8000830:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	60fb      	str	r3, [r7, #12]
 8000836:	4b8c      	ldr	r3, [pc, #560]	; (8000a68 <MX_GPIO_Init+0x2a0>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	4a8b      	ldr	r2, [pc, #556]	; (8000a68 <MX_GPIO_Init+0x2a0>)
 800083c:	f043 0301 	orr.w	r3, r3, #1
 8000840:	6313      	str	r3, [r2, #48]	; 0x30
 8000842:	4b89      	ldr	r3, [pc, #548]	; (8000a68 <MX_GPIO_Init+0x2a0>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000846:	f003 0301 	and.w	r3, r3, #1
 800084a:	60fb      	str	r3, [r7, #12]
 800084c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800084e:	2300      	movs	r3, #0
 8000850:	60bb      	str	r3, [r7, #8]
 8000852:	4b85      	ldr	r3, [pc, #532]	; (8000a68 <MX_GPIO_Init+0x2a0>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	4a84      	ldr	r2, [pc, #528]	; (8000a68 <MX_GPIO_Init+0x2a0>)
 8000858:	f043 0302 	orr.w	r3, r3, #2
 800085c:	6313      	str	r3, [r2, #48]	; 0x30
 800085e:	4b82      	ldr	r3, [pc, #520]	; (8000a68 <MX_GPIO_Init+0x2a0>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000862:	f003 0302 	and.w	r3, r3, #2
 8000866:	60bb      	str	r3, [r7, #8]
 8000868:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800086a:	2300      	movs	r3, #0
 800086c:	607b      	str	r3, [r7, #4]
 800086e:	4b7e      	ldr	r3, [pc, #504]	; (8000a68 <MX_GPIO_Init+0x2a0>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	4a7d      	ldr	r2, [pc, #500]	; (8000a68 <MX_GPIO_Init+0x2a0>)
 8000874:	f043 0308 	orr.w	r3, r3, #8
 8000878:	6313      	str	r3, [r2, #48]	; 0x30
 800087a:	4b7b      	ldr	r3, [pc, #492]	; (8000a68 <MX_GPIO_Init+0x2a0>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087e:	f003 0308 	and.w	r3, r3, #8
 8000882:	607b      	str	r3, [r7, #4]
 8000884:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000886:	2200      	movs	r2, #0
 8000888:	2108      	movs	r1, #8
 800088a:	4878      	ldr	r0, [pc, #480]	; (8000a6c <MX_GPIO_Init+0x2a4>)
 800088c:	f000 fd10 	bl	80012b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000890:	2201      	movs	r2, #1
 8000892:	2101      	movs	r1, #1
 8000894:	4876      	ldr	r0, [pc, #472]	; (8000a70 <MX_GPIO_Init+0x2a8>)
 8000896:	f000 fd0b 	bl	80012b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 800089a:	2200      	movs	r2, #0
 800089c:	f24f 0110 	movw	r1, #61456	; 0xf010
 80008a0:	4874      	ldr	r0, [pc, #464]	; (8000a74 <MX_GPIO_Init+0x2ac>)
 80008a2:	f000 fd05 	bl	80012b0 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80008a6:	2308      	movs	r3, #8
 80008a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008aa:	2301      	movs	r3, #1
 80008ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	2300      	movs	r3, #0
 80008b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b2:	2300      	movs	r3, #0
 80008b4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80008b6:	f107 031c 	add.w	r3, r7, #28
 80008ba:	4619      	mov	r1, r3
 80008bc:	486b      	ldr	r0, [pc, #428]	; (8000a6c <MX_GPIO_Init+0x2a4>)
 80008be:	f000 fb5d 	bl	8000f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80008c2:	2301      	movs	r3, #1
 80008c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c6:	2301      	movs	r3, #1
 80008c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	2300      	movs	r3, #0
 80008cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ce:	2300      	movs	r3, #0
 80008d0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008d2:	f107 031c 	add.w	r3, r7, #28
 80008d6:	4619      	mov	r1, r3
 80008d8:	4865      	ldr	r0, [pc, #404]	; (8000a70 <MX_GPIO_Init+0x2a8>)
 80008da:	f000 fb4f 	bl	8000f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008de:	2308      	movs	r3, #8
 80008e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e2:	2302      	movs	r3, #2
 80008e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e6:	2300      	movs	r3, #0
 80008e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ea:	2300      	movs	r3, #0
 80008ec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008ee:	2305      	movs	r3, #5
 80008f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008f2:	f107 031c 	add.w	r3, r7, #28
 80008f6:	4619      	mov	r1, r3
 80008f8:	485d      	ldr	r0, [pc, #372]	; (8000a70 <MX_GPIO_Init+0x2a8>)
 80008fa:	f000 fb3f 	bl	8000f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008fe:	2301      	movs	r3, #1
 8000900:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000902:	4b5d      	ldr	r3, [pc, #372]	; (8000a78 <MX_GPIO_Init+0x2b0>)
 8000904:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800090a:	f107 031c 	add.w	r3, r7, #28
 800090e:	4619      	mov	r1, r3
 8000910:	485a      	ldr	r0, [pc, #360]	; (8000a7c <MX_GPIO_Init+0x2b4>)
 8000912:	f000 fb33 	bl	8000f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000916:	2310      	movs	r3, #16
 8000918:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091a:	2302      	movs	r3, #2
 800091c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091e:	2300      	movs	r3, #0
 8000920:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000922:	2300      	movs	r3, #0
 8000924:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000926:	2306      	movs	r3, #6
 8000928:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800092a:	f107 031c 	add.w	r3, r7, #28
 800092e:	4619      	mov	r1, r3
 8000930:	4852      	ldr	r0, [pc, #328]	; (8000a7c <MX_GPIO_Init+0x2b4>)
 8000932:	f000 fb23 	bl	8000f7c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000936:	23e0      	movs	r3, #224	; 0xe0
 8000938:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800093a:	2302      	movs	r3, #2
 800093c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093e:	2300      	movs	r3, #0
 8000940:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000942:	2300      	movs	r3, #0
 8000944:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000946:	2305      	movs	r3, #5
 8000948:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800094a:	f107 031c 	add.w	r3, r7, #28
 800094e:	4619      	mov	r1, r3
 8000950:	484a      	ldr	r0, [pc, #296]	; (8000a7c <MX_GPIO_Init+0x2b4>)
 8000952:	f000 fb13 	bl	8000f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000956:	2304      	movs	r3, #4
 8000958:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800095a:	2300      	movs	r3, #0
 800095c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000962:	f107 031c 	add.w	r3, r7, #28
 8000966:	4619      	mov	r1, r3
 8000968:	4845      	ldr	r0, [pc, #276]	; (8000a80 <MX_GPIO_Init+0x2b8>)
 800096a:	f000 fb07 	bl	8000f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800096e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000972:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000974:	2302      	movs	r3, #2
 8000976:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000978:	2300      	movs	r3, #0
 800097a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097c:	2300      	movs	r3, #0
 800097e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000980:	2305      	movs	r3, #5
 8000982:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000984:	f107 031c 	add.w	r3, r7, #28
 8000988:	4619      	mov	r1, r3
 800098a:	483d      	ldr	r0, [pc, #244]	; (8000a80 <MX_GPIO_Init+0x2b8>)
 800098c:	f000 faf6 	bl	8000f7c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8000990:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000994:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000996:	2301      	movs	r3, #1
 8000998:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099a:	2300      	movs	r3, #0
 800099c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099e:	2300      	movs	r3, #0
 80009a0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009a2:	f107 031c 	add.w	r3, r7, #28
 80009a6:	4619      	mov	r1, r3
 80009a8:	4832      	ldr	r0, [pc, #200]	; (8000a74 <MX_GPIO_Init+0x2ac>)
 80009aa:	f000 fae7 	bl	8000f7c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80009ae:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80009b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b4:	2302      	movs	r3, #2
 80009b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b8:	2300      	movs	r3, #0
 80009ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009bc:	2300      	movs	r3, #0
 80009be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009c0:	2306      	movs	r3, #6
 80009c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009c4:	f107 031c 	add.w	r3, r7, #28
 80009c8:	4619      	mov	r1, r3
 80009ca:	4829      	ldr	r0, [pc, #164]	; (8000a70 <MX_GPIO_Init+0x2a8>)
 80009cc:	f000 fad6 	bl	8000f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80009d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009d6:	2300      	movs	r3, #0
 80009d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009da:	2300      	movs	r3, #0
 80009dc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80009de:	f107 031c 	add.w	r3, r7, #28
 80009e2:	4619      	mov	r1, r3
 80009e4:	4825      	ldr	r0, [pc, #148]	; (8000a7c <MX_GPIO_Init+0x2b4>)
 80009e6:	f000 fac9 	bl	8000f7c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80009ea:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80009ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f0:	2302      	movs	r3, #2
 80009f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	2300      	movs	r3, #0
 80009f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f8:	2300      	movs	r3, #0
 80009fa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80009fc:	230a      	movs	r3, #10
 80009fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a00:	f107 031c 	add.w	r3, r7, #28
 8000a04:	4619      	mov	r1, r3
 8000a06:	481d      	ldr	r0, [pc, #116]	; (8000a7c <MX_GPIO_Init+0x2b4>)
 8000a08:	f000 fab8 	bl	8000f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a0c:	2320      	movs	r3, #32
 8000a0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a10:	2300      	movs	r3, #0
 8000a12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	2300      	movs	r3, #0
 8000a16:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a18:	f107 031c 	add.w	r3, r7, #28
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4815      	ldr	r0, [pc, #84]	; (8000a74 <MX_GPIO_Init+0x2ac>)
 8000a20:	f000 faac 	bl	8000f7c <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a24:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000a28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a2a:	2312      	movs	r3, #18
 8000a2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a32:	2300      	movs	r3, #0
 8000a34:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a36:	2304      	movs	r3, #4
 8000a38:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a3a:	f107 031c 	add.w	r3, r7, #28
 8000a3e:	4619      	mov	r1, r3
 8000a40:	480f      	ldr	r0, [pc, #60]	; (8000a80 <MX_GPIO_Init+0x2b8>)
 8000a42:	f000 fa9b 	bl	8000f7c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a46:	2302      	movs	r3, #2
 8000a48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a4a:	4b0e      	ldr	r3, [pc, #56]	; (8000a84 <MX_GPIO_Init+0x2bc>)
 8000a4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a52:	f107 031c 	add.w	r3, r7, #28
 8000a56:	4619      	mov	r1, r3
 8000a58:	4804      	ldr	r0, [pc, #16]	; (8000a6c <MX_GPIO_Init+0x2a4>)
 8000a5a:	f000 fa8f 	bl	8000f7c <HAL_GPIO_Init>

}
 8000a5e:	bf00      	nop
 8000a60:	3730      	adds	r7, #48	; 0x30
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	40023800 	.word	0x40023800
 8000a6c:	40021000 	.word	0x40021000
 8000a70:	40020800 	.word	0x40020800
 8000a74:	40020c00 	.word	0x40020c00
 8000a78:	10110000 	.word	0x10110000
 8000a7c:	40020000 	.word	0x40020000
 8000a80:	40020400 	.word	0x40020400
 8000a84:	10120000 	.word	0x10120000

08000a88 <task1_handler>:

/* USER CODE BEGIN 4 */

static void task1_handler(void* parameters)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b084      	sub	sp, #16
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]

	//char msg[100];
	const TickType_t xTicksToDelay =200;
 8000a90:	23c8      	movs	r3, #200	; 0xc8
 8000a92:	60fb      	str	r3, [r7, #12]
	while(1)
	{
		//snprintf(msg,100,"%s\n", (char*)parameters);
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_10);
 8000a94:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a98:	4807      	ldr	r0, [pc, #28]	; (8000ab8 <task1_handler+0x30>)
 8000a9a:	f000 fc22 	bl	80012e2 <HAL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(xTicksToDelay));
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000aa4:	fb02 f303 	mul.w	r3, r2, r3
 8000aa8:	4a04      	ldr	r2, [pc, #16]	; (8000abc <task1_handler+0x34>)
 8000aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8000aae:	099b      	lsrs	r3, r3, #6
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f001 fd83 	bl	80025bc <vTaskDelay>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_10);
 8000ab6:	e7ed      	b.n	8000a94 <task1_handler+0xc>
 8000ab8:	40020c00 	.word	0x40020c00
 8000abc:	10624dd3 	.word	0x10624dd3

08000ac0 <task2_handler>:

}


static void task2_handler(void* parameters)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b084      	sub	sp, #16
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
	/*using vTaskDelayuntil for periodicity time */
	TickType_t xLastWaketime;
	const TickType_t xFrequency = 100; //100 mSec
 8000ac8:	2364      	movs	r3, #100	; 0x64
 8000aca:	60fb      	str	r3, [r7, #12]
	//char msg[100];
	xLastWaketime = xTaskGetTickCount();
 8000acc:	f001 feb6 	bl	800283c <xTaskGetTickCount>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	60bb      	str	r3, [r7, #8]
	while(1)
	{
		//snprintf(msg,100,"%s\n", (char*)parameters);
		//SEGGER_SYSVIEW_PrintfTarget(msg);
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8000ad4:	2104      	movs	r1, #4
 8000ad6:	4809      	ldr	r0, [pc, #36]	; (8000afc <task2_handler+0x3c>)
 8000ad8:	f000 fc03 	bl	80012e2 <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&xLastWaketime,pdMS_TO_TICKS(xFrequency) );
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000ae2:	fb02 f303 	mul.w	r3, r2, r3
 8000ae6:	4a06      	ldr	r2, [pc, #24]	; (8000b00 <task2_handler+0x40>)
 8000ae8:	fba2 2303 	umull	r2, r3, r2, r3
 8000aec:	099a      	lsrs	r2, r3, #6
 8000aee:	f107 0308 	add.w	r3, r7, #8
 8000af2:	4611      	mov	r1, r2
 8000af4:	4618      	mov	r0, r3
 8000af6:	f001 fce3 	bl	80024c0 <xTaskDelayUntil>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8000afa:	e7eb      	b.n	8000ad4 <task2_handler+0x14>
 8000afc:	40020c00 	.word	0x40020c00
 8000b00:	10624dd3 	.word	0x10624dd3

08000b04 <task3_handler>:
	}

}

static void task3_handler(void *parameters)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b09c      	sub	sp, #112	; 0x70
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
	char msg[100];
	while(1)
	{
		snprintf(msg,100,"%s\n", (char*)parameters);
 8000b0c:	f107 000c 	add.w	r0, r7, #12
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	4a06      	ldr	r2, [pc, #24]	; (8000b2c <task3_handler+0x28>)
 8000b14:	2164      	movs	r1, #100	; 0x64
 8000b16:	f003 ffdd 	bl	8004ad4 <sniprintf>
		taskYIELD();
 8000b1a:	4b05      	ldr	r3, [pc, #20]	; (8000b30 <task3_handler+0x2c>)
 8000b1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000b20:	601a      	str	r2, [r3, #0]
 8000b22:	f3bf 8f4f 	dsb	sy
 8000b26:	f3bf 8f6f 	isb	sy
		snprintf(msg,100,"%s\n", (char*)parameters);
 8000b2a:	e7ef      	b.n	8000b0c <task3_handler+0x8>
 8000b2c:	08005388 	.word	0x08005388
 8000b30:	e000ed04 	.word	0xe000ed04

08000b34 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a04      	ldr	r2, [pc, #16]	; (8000b54 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d101      	bne.n	8000b4a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000b46:	f000 f917 	bl	8000d78 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b4a:	bf00      	nop
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	40001000 	.word	0x40001000

08000b58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000b5c:	bf00      	nop
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr
	...

08000b68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b6e:	2300      	movs	r3, #0
 8000b70:	607b      	str	r3, [r7, #4]
 8000b72:	4b10      	ldr	r3, [pc, #64]	; (8000bb4 <HAL_MspInit+0x4c>)
 8000b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b76:	4a0f      	ldr	r2, [pc, #60]	; (8000bb4 <HAL_MspInit+0x4c>)
 8000b78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b7c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b7e:	4b0d      	ldr	r3, [pc, #52]	; (8000bb4 <HAL_MspInit+0x4c>)
 8000b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b86:	607b      	str	r3, [r7, #4]
 8000b88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	603b      	str	r3, [r7, #0]
 8000b8e:	4b09      	ldr	r3, [pc, #36]	; (8000bb4 <HAL_MspInit+0x4c>)
 8000b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b92:	4a08      	ldr	r2, [pc, #32]	; (8000bb4 <HAL_MspInit+0x4c>)
 8000b94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b98:	6413      	str	r3, [r2, #64]	; 0x40
 8000b9a:	4b06      	ldr	r3, [pc, #24]	; (8000bb4 <HAL_MspInit+0x4c>)
 8000b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ba2:	603b      	str	r3, [r7, #0]
 8000ba4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  vInitPrioGroupValue();
 8000ba6:	f002 f9cb 	bl	8002f40 <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000baa:	bf00      	nop
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	40023800 	.word	0x40023800

08000bb8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b08c      	sub	sp, #48	; 0x30
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 8000bc8:	2200      	movs	r2, #0
 8000bca:	6879      	ldr	r1, [r7, #4]
 8000bcc:	2036      	movs	r0, #54	; 0x36
 8000bce:	f000 f9ab 	bl	8000f28 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 8000bd2:	2036      	movs	r0, #54	; 0x36
 8000bd4:	f000 f9c4 	bl	8000f60 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000bd8:	2300      	movs	r3, #0
 8000bda:	60fb      	str	r3, [r7, #12]
 8000bdc:	4b1f      	ldr	r3, [pc, #124]	; (8000c5c <HAL_InitTick+0xa4>)
 8000bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000be0:	4a1e      	ldr	r2, [pc, #120]	; (8000c5c <HAL_InitTick+0xa4>)
 8000be2:	f043 0310 	orr.w	r3, r3, #16
 8000be6:	6413      	str	r3, [r2, #64]	; 0x40
 8000be8:	4b1c      	ldr	r3, [pc, #112]	; (8000c5c <HAL_InitTick+0xa4>)
 8000bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bec:	f003 0310 	and.w	r3, r3, #16
 8000bf0:	60fb      	str	r3, [r7, #12]
 8000bf2:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000bf4:	f107 0210 	add.w	r2, r7, #16
 8000bf8:	f107 0314 	add.w	r3, r7, #20
 8000bfc:	4611      	mov	r1, r2
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f000 ffd8 	bl	8001bb4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000c04:	f000 ffc2 	bl	8001b8c <HAL_RCC_GetPCLK1Freq>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	005b      	lsls	r3, r3, #1
 8000c0c:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c10:	4a13      	ldr	r2, [pc, #76]	; (8000c60 <HAL_InitTick+0xa8>)
 8000c12:	fba2 2303 	umull	r2, r3, r2, r3
 8000c16:	0c9b      	lsrs	r3, r3, #18
 8000c18:	3b01      	subs	r3, #1
 8000c1a:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000c1c:	4b11      	ldr	r3, [pc, #68]	; (8000c64 <HAL_InitTick+0xac>)
 8000c1e:	4a12      	ldr	r2, [pc, #72]	; (8000c68 <HAL_InitTick+0xb0>)
 8000c20:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8000c22:	4b10      	ldr	r3, [pc, #64]	; (8000c64 <HAL_InitTick+0xac>)
 8000c24:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c28:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000c2a:	4a0e      	ldr	r2, [pc, #56]	; (8000c64 <HAL_InitTick+0xac>)
 8000c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c2e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000c30:	4b0c      	ldr	r3, [pc, #48]	; (8000c64 <HAL_InitTick+0xac>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c36:	4b0b      	ldr	r3, [pc, #44]	; (8000c64 <HAL_InitTick+0xac>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000c3c:	4809      	ldr	r0, [pc, #36]	; (8000c64 <HAL_InitTick+0xac>)
 8000c3e:	f000 ffeb 	bl	8001c18 <HAL_TIM_Base_Init>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d104      	bne.n	8000c52 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000c48:	4806      	ldr	r0, [pc, #24]	; (8000c64 <HAL_InitTick+0xac>)
 8000c4a:	f001 f81a 	bl	8001c82 <HAL_TIM_Base_Start_IT>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	e000      	b.n	8000c54 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8000c52:	2301      	movs	r3, #1
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	3730      	adds	r7, #48	; 0x30
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	40023800 	.word	0x40023800
 8000c60:	431bde83 	.word	0x431bde83
 8000c64:	2001339c 	.word	0x2001339c
 8000c68:	40001000 	.word	0x40001000

08000c6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000c70:	bf00      	nop
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr

08000c7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c7a:	b480      	push	{r7}
 8000c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c7e:	e7fe      	b.n	8000c7e <HardFault_Handler+0x4>

08000c80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c84:	e7fe      	b.n	8000c84 <MemManage_Handler+0x4>

08000c86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c86:	b480      	push	{r7}
 8000c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c8a:	e7fe      	b.n	8000c8a <BusFault_Handler+0x4>

08000c8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c90:	e7fe      	b.n	8000c90 <UsageFault_Handler+0x4>

08000c92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c92:	b480      	push	{r7}
 8000c94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c96:	bf00      	nop
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr

08000ca0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000ca4:	4802      	ldr	r0, [pc, #8]	; (8000cb0 <TIM6_DAC_IRQHandler+0x10>)
 8000ca6:	f001 f810 	bl	8001cca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000caa:	bf00      	nop
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	2001339c 	.word	0x2001339c

08000cb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cb8:	4b08      	ldr	r3, [pc, #32]	; (8000cdc <SystemInit+0x28>)
 8000cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cbe:	4a07      	ldr	r2, [pc, #28]	; (8000cdc <SystemInit+0x28>)
 8000cc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000cc8:	4b04      	ldr	r3, [pc, #16]	; (8000cdc <SystemInit+0x28>)
 8000cca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000cce:	609a      	str	r2, [r3, #8]
#endif
}
 8000cd0:	bf00      	nop
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	e000ed00 	.word	0xe000ed00

08000ce0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ce0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d18 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000ce4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000ce6:	e003      	b.n	8000cf0 <LoopCopyDataInit>

08000ce8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000ce8:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000cea:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000cec:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000cee:	3104      	adds	r1, #4

08000cf0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000cf0:	480b      	ldr	r0, [pc, #44]	; (8000d20 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000cf2:	4b0c      	ldr	r3, [pc, #48]	; (8000d24 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000cf4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000cf6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000cf8:	d3f6      	bcc.n	8000ce8 <CopyDataInit>
  ldr  r2, =_sbss
 8000cfa:	4a0b      	ldr	r2, [pc, #44]	; (8000d28 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000cfc:	e002      	b.n	8000d04 <LoopFillZerobss>

08000cfe <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000cfe:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000d00:	f842 3b04 	str.w	r3, [r2], #4

08000d04 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000d04:	4b09      	ldr	r3, [pc, #36]	; (8000d2c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000d06:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000d08:	d3f9      	bcc.n	8000cfe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000d0a:	f7ff ffd3 	bl	8000cb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d0e:	f003 fe9b 	bl	8004a48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d12:	f7ff fc7d 	bl	8000610 <main>
  bx  lr    
 8000d16:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000d18:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000d1c:	0800546c 	.word	0x0800546c
  ldr  r0, =_sdata
 8000d20:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000d24:	20000078 	.word	0x20000078
  ldr  r2, =_sbss
 8000d28:	20000078 	.word	0x20000078
  ldr  r3, = _ebss
 8000d2c:	2001348c 	.word	0x2001348c

08000d30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d30:	e7fe      	b.n	8000d30 <ADC_IRQHandler>
	...

08000d34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d38:	4b0e      	ldr	r3, [pc, #56]	; (8000d74 <HAL_Init+0x40>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a0d      	ldr	r2, [pc, #52]	; (8000d74 <HAL_Init+0x40>)
 8000d3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d44:	4b0b      	ldr	r3, [pc, #44]	; (8000d74 <HAL_Init+0x40>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a0a      	ldr	r2, [pc, #40]	; (8000d74 <HAL_Init+0x40>)
 8000d4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d50:	4b08      	ldr	r3, [pc, #32]	; (8000d74 <HAL_Init+0x40>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a07      	ldr	r2, [pc, #28]	; (8000d74 <HAL_Init+0x40>)
 8000d56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d5c:	2003      	movs	r0, #3
 8000d5e:	f000 f8d8 	bl	8000f12 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d62:	2000      	movs	r0, #0
 8000d64:	f7ff ff28 	bl	8000bb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d68:	f7ff fefe 	bl	8000b68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d6c:	2300      	movs	r3, #0
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	40023c00 	.word	0x40023c00

08000d78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d7c:	4b06      	ldr	r3, [pc, #24]	; (8000d98 <HAL_IncTick+0x20>)
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	461a      	mov	r2, r3
 8000d82:	4b06      	ldr	r3, [pc, #24]	; (8000d9c <HAL_IncTick+0x24>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	4413      	add	r3, r2
 8000d88:	4a04      	ldr	r2, [pc, #16]	; (8000d9c <HAL_IncTick+0x24>)
 8000d8a:	6013      	str	r3, [r2, #0]
}
 8000d8c:	bf00      	nop
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop
 8000d98:	20000008 	.word	0x20000008
 8000d9c:	200133dc 	.word	0x200133dc

08000da0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  return uwTick;
 8000da4:	4b03      	ldr	r3, [pc, #12]	; (8000db4 <HAL_GetTick+0x14>)
 8000da6:	681b      	ldr	r3, [r3, #0]
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	200133dc 	.word	0x200133dc

08000db8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b085      	sub	sp, #20
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	f003 0307 	and.w	r3, r3, #7
 8000dc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dc8:	4b0c      	ldr	r3, [pc, #48]	; (8000dfc <__NVIC_SetPriorityGrouping+0x44>)
 8000dca:	68db      	ldr	r3, [r3, #12]
 8000dcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dce:	68ba      	ldr	r2, [r7, #8]
 8000dd0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ddc:	68bb      	ldr	r3, [r7, #8]
 8000dde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000de0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000de4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000de8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dea:	4a04      	ldr	r2, [pc, #16]	; (8000dfc <__NVIC_SetPriorityGrouping+0x44>)
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	60d3      	str	r3, [r2, #12]
}
 8000df0:	bf00      	nop
 8000df2:	3714      	adds	r7, #20
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr
 8000dfc:	e000ed00 	.word	0xe000ed00

08000e00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e04:	4b04      	ldr	r3, [pc, #16]	; (8000e18 <__NVIC_GetPriorityGrouping+0x18>)
 8000e06:	68db      	ldr	r3, [r3, #12]
 8000e08:	0a1b      	lsrs	r3, r3, #8
 8000e0a:	f003 0307 	and.w	r3, r3, #7
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr
 8000e18:	e000ed00 	.word	0xe000ed00

08000e1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b083      	sub	sp, #12
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	4603      	mov	r3, r0
 8000e24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	db0b      	blt.n	8000e46 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e2e:	79fb      	ldrb	r3, [r7, #7]
 8000e30:	f003 021f 	and.w	r2, r3, #31
 8000e34:	4907      	ldr	r1, [pc, #28]	; (8000e54 <__NVIC_EnableIRQ+0x38>)
 8000e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e3a:	095b      	lsrs	r3, r3, #5
 8000e3c:	2001      	movs	r0, #1
 8000e3e:	fa00 f202 	lsl.w	r2, r0, r2
 8000e42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e46:	bf00      	nop
 8000e48:	370c      	adds	r7, #12
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	e000e100 	.word	0xe000e100

08000e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	6039      	str	r1, [r7, #0]
 8000e62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	db0a      	blt.n	8000e82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	490c      	ldr	r1, [pc, #48]	; (8000ea4 <__NVIC_SetPriority+0x4c>)
 8000e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e76:	0112      	lsls	r2, r2, #4
 8000e78:	b2d2      	uxtb	r2, r2
 8000e7a:	440b      	add	r3, r1
 8000e7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e80:	e00a      	b.n	8000e98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	b2da      	uxtb	r2, r3
 8000e86:	4908      	ldr	r1, [pc, #32]	; (8000ea8 <__NVIC_SetPriority+0x50>)
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	f003 030f 	and.w	r3, r3, #15
 8000e8e:	3b04      	subs	r3, #4
 8000e90:	0112      	lsls	r2, r2, #4
 8000e92:	b2d2      	uxtb	r2, r2
 8000e94:	440b      	add	r3, r1
 8000e96:	761a      	strb	r2, [r3, #24]
}
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr
 8000ea4:	e000e100 	.word	0xe000e100
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b089      	sub	sp, #36	; 0x24
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	f1c3 0307 	rsb	r3, r3, #7
 8000ec6:	2b04      	cmp	r3, #4
 8000ec8:	bf28      	it	cs
 8000eca:	2304      	movcs	r3, #4
 8000ecc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	3304      	adds	r3, #4
 8000ed2:	2b06      	cmp	r3, #6
 8000ed4:	d902      	bls.n	8000edc <NVIC_EncodePriority+0x30>
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	3b03      	subs	r3, #3
 8000eda:	e000      	b.n	8000ede <NVIC_EncodePriority+0x32>
 8000edc:	2300      	movs	r3, #0
 8000ede:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ee4:	69bb      	ldr	r3, [r7, #24]
 8000ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eea:	43da      	mvns	r2, r3
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	401a      	ands	r2, r3
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ef4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	fa01 f303 	lsl.w	r3, r1, r3
 8000efe:	43d9      	mvns	r1, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f04:	4313      	orrs	r3, r2
         );
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3724      	adds	r7, #36	; 0x24
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f12:	b580      	push	{r7, lr}
 8000f14:	b082      	sub	sp, #8
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	f7ff ff4c 	bl	8000db8 <__NVIC_SetPriorityGrouping>
}
 8000f20:	bf00      	nop
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b086      	sub	sp, #24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	60b9      	str	r1, [r7, #8]
 8000f32:	607a      	str	r2, [r7, #4]
 8000f34:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f36:	2300      	movs	r3, #0
 8000f38:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f3a:	f7ff ff61 	bl	8000e00 <__NVIC_GetPriorityGrouping>
 8000f3e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f40:	687a      	ldr	r2, [r7, #4]
 8000f42:	68b9      	ldr	r1, [r7, #8]
 8000f44:	6978      	ldr	r0, [r7, #20]
 8000f46:	f7ff ffb1 	bl	8000eac <NVIC_EncodePriority>
 8000f4a:	4602      	mov	r2, r0
 8000f4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f50:	4611      	mov	r1, r2
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff ff80 	bl	8000e58 <__NVIC_SetPriority>
}
 8000f58:	bf00      	nop
 8000f5a:	3718      	adds	r7, #24
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	4603      	mov	r3, r0
 8000f68:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff ff54 	bl	8000e1c <__NVIC_EnableIRQ>
}
 8000f74:	bf00      	nop
 8000f76:	3708      	adds	r7, #8
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b089      	sub	sp, #36	; 0x24
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f86:	2300      	movs	r3, #0
 8000f88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f92:	2300      	movs	r3, #0
 8000f94:	61fb      	str	r3, [r7, #28]
 8000f96:	e16b      	b.n	8001270 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f98:	2201      	movs	r2, #1
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	697a      	ldr	r2, [r7, #20]
 8000fa8:	4013      	ands	r3, r2
 8000faa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fac:	693a      	ldr	r2, [r7, #16]
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	f040 815a 	bne.w	800126a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	2b01      	cmp	r3, #1
 8000fbc:	d00b      	beq.n	8000fd6 <HAL_GPIO_Init+0x5a>
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	2b02      	cmp	r3, #2
 8000fc4:	d007      	beq.n	8000fd6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000fca:	2b11      	cmp	r3, #17
 8000fcc:	d003      	beq.n	8000fd6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	2b12      	cmp	r3, #18
 8000fd4:	d130      	bne.n	8001038 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	689b      	ldr	r3, [r3, #8]
 8000fda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fdc:	69fb      	ldr	r3, [r7, #28]
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	2203      	movs	r2, #3
 8000fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe6:	43db      	mvns	r3, r3
 8000fe8:	69ba      	ldr	r2, [r7, #24]
 8000fea:	4013      	ands	r3, r2
 8000fec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	68da      	ldr	r2, [r3, #12]
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	005b      	lsls	r3, r3, #1
 8000ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffa:	69ba      	ldr	r2, [r7, #24]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	69ba      	ldr	r2, [r7, #24]
 8001004:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800100c:	2201      	movs	r2, #1
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	43db      	mvns	r3, r3
 8001016:	69ba      	ldr	r2, [r7, #24]
 8001018:	4013      	ands	r3, r2
 800101a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	091b      	lsrs	r3, r3, #4
 8001022:	f003 0201 	and.w	r2, r3, #1
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	fa02 f303 	lsl.w	r3, r2, r3
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	4313      	orrs	r3, r2
 8001030:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	005b      	lsls	r3, r3, #1
 8001042:	2203      	movs	r2, #3
 8001044:	fa02 f303 	lsl.w	r3, r2, r3
 8001048:	43db      	mvns	r3, r3
 800104a:	69ba      	ldr	r2, [r7, #24]
 800104c:	4013      	ands	r3, r2
 800104e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	689a      	ldr	r2, [r3, #8]
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	005b      	lsls	r3, r3, #1
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	4313      	orrs	r3, r2
 8001060:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	69ba      	ldr	r2, [r7, #24]
 8001066:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	2b02      	cmp	r3, #2
 800106e:	d003      	beq.n	8001078 <HAL_GPIO_Init+0xfc>
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	2b12      	cmp	r3, #18
 8001076:	d123      	bne.n	80010c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001078:	69fb      	ldr	r3, [r7, #28]
 800107a:	08da      	lsrs	r2, r3, #3
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	3208      	adds	r2, #8
 8001080:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001084:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	f003 0307 	and.w	r3, r3, #7
 800108c:	009b      	lsls	r3, r3, #2
 800108e:	220f      	movs	r2, #15
 8001090:	fa02 f303 	lsl.w	r3, r2, r3
 8001094:	43db      	mvns	r3, r3
 8001096:	69ba      	ldr	r2, [r7, #24]
 8001098:	4013      	ands	r3, r2
 800109a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	691a      	ldr	r2, [r3, #16]
 80010a0:	69fb      	ldr	r3, [r7, #28]
 80010a2:	f003 0307 	and.w	r3, r3, #7
 80010a6:	009b      	lsls	r3, r3, #2
 80010a8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	4313      	orrs	r3, r2
 80010b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	08da      	lsrs	r2, r3, #3
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	3208      	adds	r2, #8
 80010ba:	69b9      	ldr	r1, [r7, #24]
 80010bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010c6:	69fb      	ldr	r3, [r7, #28]
 80010c8:	005b      	lsls	r3, r3, #1
 80010ca:	2203      	movs	r2, #3
 80010cc:	fa02 f303 	lsl.w	r3, r2, r3
 80010d0:	43db      	mvns	r3, r3
 80010d2:	69ba      	ldr	r2, [r7, #24]
 80010d4:	4013      	ands	r3, r2
 80010d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f003 0203 	and.w	r2, r3, #3
 80010e0:	69fb      	ldr	r3, [r7, #28]
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	fa02 f303 	lsl.w	r3, r2, r3
 80010e8:	69ba      	ldr	r2, [r7, #24]
 80010ea:	4313      	orrs	r3, r2
 80010ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	69ba      	ldr	r2, [r7, #24]
 80010f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	f000 80b4 	beq.w	800126a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001102:	2300      	movs	r3, #0
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	4b5f      	ldr	r3, [pc, #380]	; (8001284 <HAL_GPIO_Init+0x308>)
 8001108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800110a:	4a5e      	ldr	r2, [pc, #376]	; (8001284 <HAL_GPIO_Init+0x308>)
 800110c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001110:	6453      	str	r3, [r2, #68]	; 0x44
 8001112:	4b5c      	ldr	r3, [pc, #368]	; (8001284 <HAL_GPIO_Init+0x308>)
 8001114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001116:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800111a:	60fb      	str	r3, [r7, #12]
 800111c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800111e:	4a5a      	ldr	r2, [pc, #360]	; (8001288 <HAL_GPIO_Init+0x30c>)
 8001120:	69fb      	ldr	r3, [r7, #28]
 8001122:	089b      	lsrs	r3, r3, #2
 8001124:	3302      	adds	r3, #2
 8001126:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800112a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800112c:	69fb      	ldr	r3, [r7, #28]
 800112e:	f003 0303 	and.w	r3, r3, #3
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	220f      	movs	r2, #15
 8001136:	fa02 f303 	lsl.w	r3, r2, r3
 800113a:	43db      	mvns	r3, r3
 800113c:	69ba      	ldr	r2, [r7, #24]
 800113e:	4013      	ands	r3, r2
 8001140:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a51      	ldr	r2, [pc, #324]	; (800128c <HAL_GPIO_Init+0x310>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d02b      	beq.n	80011a2 <HAL_GPIO_Init+0x226>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4a50      	ldr	r2, [pc, #320]	; (8001290 <HAL_GPIO_Init+0x314>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d025      	beq.n	800119e <HAL_GPIO_Init+0x222>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4a4f      	ldr	r2, [pc, #316]	; (8001294 <HAL_GPIO_Init+0x318>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d01f      	beq.n	800119a <HAL_GPIO_Init+0x21e>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4a4e      	ldr	r2, [pc, #312]	; (8001298 <HAL_GPIO_Init+0x31c>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d019      	beq.n	8001196 <HAL_GPIO_Init+0x21a>
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4a4d      	ldr	r2, [pc, #308]	; (800129c <HAL_GPIO_Init+0x320>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d013      	beq.n	8001192 <HAL_GPIO_Init+0x216>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4a4c      	ldr	r2, [pc, #304]	; (80012a0 <HAL_GPIO_Init+0x324>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d00d      	beq.n	800118e <HAL_GPIO_Init+0x212>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a4b      	ldr	r2, [pc, #300]	; (80012a4 <HAL_GPIO_Init+0x328>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d007      	beq.n	800118a <HAL_GPIO_Init+0x20e>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a4a      	ldr	r2, [pc, #296]	; (80012a8 <HAL_GPIO_Init+0x32c>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d101      	bne.n	8001186 <HAL_GPIO_Init+0x20a>
 8001182:	2307      	movs	r3, #7
 8001184:	e00e      	b.n	80011a4 <HAL_GPIO_Init+0x228>
 8001186:	2308      	movs	r3, #8
 8001188:	e00c      	b.n	80011a4 <HAL_GPIO_Init+0x228>
 800118a:	2306      	movs	r3, #6
 800118c:	e00a      	b.n	80011a4 <HAL_GPIO_Init+0x228>
 800118e:	2305      	movs	r3, #5
 8001190:	e008      	b.n	80011a4 <HAL_GPIO_Init+0x228>
 8001192:	2304      	movs	r3, #4
 8001194:	e006      	b.n	80011a4 <HAL_GPIO_Init+0x228>
 8001196:	2303      	movs	r3, #3
 8001198:	e004      	b.n	80011a4 <HAL_GPIO_Init+0x228>
 800119a:	2302      	movs	r3, #2
 800119c:	e002      	b.n	80011a4 <HAL_GPIO_Init+0x228>
 800119e:	2301      	movs	r3, #1
 80011a0:	e000      	b.n	80011a4 <HAL_GPIO_Init+0x228>
 80011a2:	2300      	movs	r3, #0
 80011a4:	69fa      	ldr	r2, [r7, #28]
 80011a6:	f002 0203 	and.w	r2, r2, #3
 80011aa:	0092      	lsls	r2, r2, #2
 80011ac:	4093      	lsls	r3, r2
 80011ae:	69ba      	ldr	r2, [r7, #24]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011b4:	4934      	ldr	r1, [pc, #208]	; (8001288 <HAL_GPIO_Init+0x30c>)
 80011b6:	69fb      	ldr	r3, [r7, #28]
 80011b8:	089b      	lsrs	r3, r3, #2
 80011ba:	3302      	adds	r3, #2
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011c2:	4b3a      	ldr	r3, [pc, #232]	; (80012ac <HAL_GPIO_Init+0x330>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	43db      	mvns	r3, r3
 80011cc:	69ba      	ldr	r2, [r7, #24]
 80011ce:	4013      	ands	r3, r2
 80011d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d003      	beq.n	80011e6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80011de:	69ba      	ldr	r2, [r7, #24]
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	4313      	orrs	r3, r2
 80011e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011e6:	4a31      	ldr	r2, [pc, #196]	; (80012ac <HAL_GPIO_Init+0x330>)
 80011e8:	69bb      	ldr	r3, [r7, #24]
 80011ea:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80011ec:	4b2f      	ldr	r3, [pc, #188]	; (80012ac <HAL_GPIO_Init+0x330>)
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	43db      	mvns	r3, r3
 80011f6:	69ba      	ldr	r2, [r7, #24]
 80011f8:	4013      	ands	r3, r2
 80011fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001204:	2b00      	cmp	r3, #0
 8001206:	d003      	beq.n	8001210 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001208:	69ba      	ldr	r2, [r7, #24]
 800120a:	693b      	ldr	r3, [r7, #16]
 800120c:	4313      	orrs	r3, r2
 800120e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001210:	4a26      	ldr	r2, [pc, #152]	; (80012ac <HAL_GPIO_Init+0x330>)
 8001212:	69bb      	ldr	r3, [r7, #24]
 8001214:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001216:	4b25      	ldr	r3, [pc, #148]	; (80012ac <HAL_GPIO_Init+0x330>)
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	43db      	mvns	r3, r3
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	4013      	ands	r3, r2
 8001224:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d003      	beq.n	800123a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001232:	69ba      	ldr	r2, [r7, #24]
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	4313      	orrs	r3, r2
 8001238:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800123a:	4a1c      	ldr	r2, [pc, #112]	; (80012ac <HAL_GPIO_Init+0x330>)
 800123c:	69bb      	ldr	r3, [r7, #24]
 800123e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001240:	4b1a      	ldr	r3, [pc, #104]	; (80012ac <HAL_GPIO_Init+0x330>)
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	43db      	mvns	r3, r3
 800124a:	69ba      	ldr	r2, [r7, #24]
 800124c:	4013      	ands	r3, r2
 800124e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001258:	2b00      	cmp	r3, #0
 800125a:	d003      	beq.n	8001264 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800125c:	69ba      	ldr	r2, [r7, #24]
 800125e:	693b      	ldr	r3, [r7, #16]
 8001260:	4313      	orrs	r3, r2
 8001262:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001264:	4a11      	ldr	r2, [pc, #68]	; (80012ac <HAL_GPIO_Init+0x330>)
 8001266:	69bb      	ldr	r3, [r7, #24]
 8001268:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	3301      	adds	r3, #1
 800126e:	61fb      	str	r3, [r7, #28]
 8001270:	69fb      	ldr	r3, [r7, #28]
 8001272:	2b0f      	cmp	r3, #15
 8001274:	f67f ae90 	bls.w	8000f98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001278:	bf00      	nop
 800127a:	3724      	adds	r7, #36	; 0x24
 800127c:	46bd      	mov	sp, r7
 800127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001282:	4770      	bx	lr
 8001284:	40023800 	.word	0x40023800
 8001288:	40013800 	.word	0x40013800
 800128c:	40020000 	.word	0x40020000
 8001290:	40020400 	.word	0x40020400
 8001294:	40020800 	.word	0x40020800
 8001298:	40020c00 	.word	0x40020c00
 800129c:	40021000 	.word	0x40021000
 80012a0:	40021400 	.word	0x40021400
 80012a4:	40021800 	.word	0x40021800
 80012a8:	40021c00 	.word	0x40021c00
 80012ac:	40013c00 	.word	0x40013c00

080012b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	460b      	mov	r3, r1
 80012ba:	807b      	strh	r3, [r7, #2]
 80012bc:	4613      	mov	r3, r2
 80012be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012c0:	787b      	ldrb	r3, [r7, #1]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d003      	beq.n	80012ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012c6:	887a      	ldrh	r2, [r7, #2]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012cc:	e003      	b.n	80012d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012ce:	887b      	ldrh	r3, [r7, #2]
 80012d0:	041a      	lsls	r2, r3, #16
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	619a      	str	r2, [r3, #24]
}
 80012d6:	bf00      	nop
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr

080012e2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012e2:	b480      	push	{r7}
 80012e4:	b083      	sub	sp, #12
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	6078      	str	r0, [r7, #4]
 80012ea:	460b      	mov	r3, r1
 80012ec:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	695a      	ldr	r2, [r3, #20]
 80012f2:	887b      	ldrh	r3, [r7, #2]
 80012f4:	401a      	ands	r2, r3
 80012f6:	887b      	ldrh	r3, [r7, #2]
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d104      	bne.n	8001306 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80012fc:	887b      	ldrh	r3, [r7, #2]
 80012fe:	041a      	lsls	r2, r3, #16
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001304:	e002      	b.n	800130c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8001306:	887a      	ldrh	r2, [r7, #2]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	619a      	str	r2, [r3, #24]
}
 800130c:	bf00      	nop
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr

08001318 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b086      	sub	sp, #24
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d101      	bne.n	800132a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001326:	2301      	movs	r3, #1
 8001328:	e25b      	b.n	80017e2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	2b00      	cmp	r3, #0
 8001334:	d075      	beq.n	8001422 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001336:	4ba3      	ldr	r3, [pc, #652]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	f003 030c 	and.w	r3, r3, #12
 800133e:	2b04      	cmp	r3, #4
 8001340:	d00c      	beq.n	800135c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001342:	4ba0      	ldr	r3, [pc, #640]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800134a:	2b08      	cmp	r3, #8
 800134c:	d112      	bne.n	8001374 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800134e:	4b9d      	ldr	r3, [pc, #628]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001356:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800135a:	d10b      	bne.n	8001374 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800135c:	4b99      	ldr	r3, [pc, #612]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001364:	2b00      	cmp	r3, #0
 8001366:	d05b      	beq.n	8001420 <HAL_RCC_OscConfig+0x108>
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d157      	bne.n	8001420 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001370:	2301      	movs	r3, #1
 8001372:	e236      	b.n	80017e2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800137c:	d106      	bne.n	800138c <HAL_RCC_OscConfig+0x74>
 800137e:	4b91      	ldr	r3, [pc, #580]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a90      	ldr	r2, [pc, #576]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 8001384:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001388:	6013      	str	r3, [r2, #0]
 800138a:	e01d      	b.n	80013c8 <HAL_RCC_OscConfig+0xb0>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001394:	d10c      	bne.n	80013b0 <HAL_RCC_OscConfig+0x98>
 8001396:	4b8b      	ldr	r3, [pc, #556]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a8a      	ldr	r2, [pc, #552]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 800139c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013a0:	6013      	str	r3, [r2, #0]
 80013a2:	4b88      	ldr	r3, [pc, #544]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a87      	ldr	r2, [pc, #540]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 80013a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013ac:	6013      	str	r3, [r2, #0]
 80013ae:	e00b      	b.n	80013c8 <HAL_RCC_OscConfig+0xb0>
 80013b0:	4b84      	ldr	r3, [pc, #528]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a83      	ldr	r2, [pc, #524]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 80013b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013ba:	6013      	str	r3, [r2, #0]
 80013bc:	4b81      	ldr	r3, [pc, #516]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a80      	ldr	r2, [pc, #512]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 80013c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d013      	beq.n	80013f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013d0:	f7ff fce6 	bl	8000da0 <HAL_GetTick>
 80013d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013d6:	e008      	b.n	80013ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013d8:	f7ff fce2 	bl	8000da0 <HAL_GetTick>
 80013dc:	4602      	mov	r2, r0
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	2b64      	cmp	r3, #100	; 0x64
 80013e4:	d901      	bls.n	80013ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013e6:	2303      	movs	r3, #3
 80013e8:	e1fb      	b.n	80017e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013ea:	4b76      	ldr	r3, [pc, #472]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d0f0      	beq.n	80013d8 <HAL_RCC_OscConfig+0xc0>
 80013f6:	e014      	b.n	8001422 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f8:	f7ff fcd2 	bl	8000da0 <HAL_GetTick>
 80013fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013fe:	e008      	b.n	8001412 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001400:	f7ff fcce 	bl	8000da0 <HAL_GetTick>
 8001404:	4602      	mov	r2, r0
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	2b64      	cmp	r3, #100	; 0x64
 800140c:	d901      	bls.n	8001412 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800140e:	2303      	movs	r3, #3
 8001410:	e1e7      	b.n	80017e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001412:	4b6c      	ldr	r3, [pc, #432]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800141a:	2b00      	cmp	r3, #0
 800141c:	d1f0      	bne.n	8001400 <HAL_RCC_OscConfig+0xe8>
 800141e:	e000      	b.n	8001422 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001420:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f003 0302 	and.w	r3, r3, #2
 800142a:	2b00      	cmp	r3, #0
 800142c:	d063      	beq.n	80014f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800142e:	4b65      	ldr	r3, [pc, #404]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	f003 030c 	and.w	r3, r3, #12
 8001436:	2b00      	cmp	r3, #0
 8001438:	d00b      	beq.n	8001452 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800143a:	4b62      	ldr	r3, [pc, #392]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001442:	2b08      	cmp	r3, #8
 8001444:	d11c      	bne.n	8001480 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001446:	4b5f      	ldr	r3, [pc, #380]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d116      	bne.n	8001480 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001452:	4b5c      	ldr	r3, [pc, #368]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 0302 	and.w	r3, r3, #2
 800145a:	2b00      	cmp	r3, #0
 800145c:	d005      	beq.n	800146a <HAL_RCC_OscConfig+0x152>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	68db      	ldr	r3, [r3, #12]
 8001462:	2b01      	cmp	r3, #1
 8001464:	d001      	beq.n	800146a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001466:	2301      	movs	r3, #1
 8001468:	e1bb      	b.n	80017e2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800146a:	4b56      	ldr	r3, [pc, #344]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	691b      	ldr	r3, [r3, #16]
 8001476:	00db      	lsls	r3, r3, #3
 8001478:	4952      	ldr	r1, [pc, #328]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 800147a:	4313      	orrs	r3, r2
 800147c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800147e:	e03a      	b.n	80014f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d020      	beq.n	80014ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001488:	4b4f      	ldr	r3, [pc, #316]	; (80015c8 <HAL_RCC_OscConfig+0x2b0>)
 800148a:	2201      	movs	r2, #1
 800148c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800148e:	f7ff fc87 	bl	8000da0 <HAL_GetTick>
 8001492:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001494:	e008      	b.n	80014a8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001496:	f7ff fc83 	bl	8000da0 <HAL_GetTick>
 800149a:	4602      	mov	r2, r0
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	1ad3      	subs	r3, r2, r3
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d901      	bls.n	80014a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80014a4:	2303      	movs	r3, #3
 80014a6:	e19c      	b.n	80017e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014a8:	4b46      	ldr	r3, [pc, #280]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f003 0302 	and.w	r3, r3, #2
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d0f0      	beq.n	8001496 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014b4:	4b43      	ldr	r3, [pc, #268]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	691b      	ldr	r3, [r3, #16]
 80014c0:	00db      	lsls	r3, r3, #3
 80014c2:	4940      	ldr	r1, [pc, #256]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 80014c4:	4313      	orrs	r3, r2
 80014c6:	600b      	str	r3, [r1, #0]
 80014c8:	e015      	b.n	80014f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014ca:	4b3f      	ldr	r3, [pc, #252]	; (80015c8 <HAL_RCC_OscConfig+0x2b0>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014d0:	f7ff fc66 	bl	8000da0 <HAL_GetTick>
 80014d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014d6:	e008      	b.n	80014ea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014d8:	f7ff fc62 	bl	8000da0 <HAL_GetTick>
 80014dc:	4602      	mov	r2, r0
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	2b02      	cmp	r3, #2
 80014e4:	d901      	bls.n	80014ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014e6:	2303      	movs	r3, #3
 80014e8:	e17b      	b.n	80017e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014ea:	4b36      	ldr	r3, [pc, #216]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f003 0302 	and.w	r3, r3, #2
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d1f0      	bne.n	80014d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f003 0308 	and.w	r3, r3, #8
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d030      	beq.n	8001564 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	695b      	ldr	r3, [r3, #20]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d016      	beq.n	8001538 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800150a:	4b30      	ldr	r3, [pc, #192]	; (80015cc <HAL_RCC_OscConfig+0x2b4>)
 800150c:	2201      	movs	r2, #1
 800150e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001510:	f7ff fc46 	bl	8000da0 <HAL_GetTick>
 8001514:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001516:	e008      	b.n	800152a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001518:	f7ff fc42 	bl	8000da0 <HAL_GetTick>
 800151c:	4602      	mov	r2, r0
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	1ad3      	subs	r3, r2, r3
 8001522:	2b02      	cmp	r3, #2
 8001524:	d901      	bls.n	800152a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001526:	2303      	movs	r3, #3
 8001528:	e15b      	b.n	80017e2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800152a:	4b26      	ldr	r3, [pc, #152]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 800152c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	2b00      	cmp	r3, #0
 8001534:	d0f0      	beq.n	8001518 <HAL_RCC_OscConfig+0x200>
 8001536:	e015      	b.n	8001564 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001538:	4b24      	ldr	r3, [pc, #144]	; (80015cc <HAL_RCC_OscConfig+0x2b4>)
 800153a:	2200      	movs	r2, #0
 800153c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800153e:	f7ff fc2f 	bl	8000da0 <HAL_GetTick>
 8001542:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001544:	e008      	b.n	8001558 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001546:	f7ff fc2b 	bl	8000da0 <HAL_GetTick>
 800154a:	4602      	mov	r2, r0
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	1ad3      	subs	r3, r2, r3
 8001550:	2b02      	cmp	r3, #2
 8001552:	d901      	bls.n	8001558 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001554:	2303      	movs	r3, #3
 8001556:	e144      	b.n	80017e2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001558:	4b1a      	ldr	r3, [pc, #104]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 800155a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800155c:	f003 0302 	and.w	r3, r3, #2
 8001560:	2b00      	cmp	r3, #0
 8001562:	d1f0      	bne.n	8001546 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f003 0304 	and.w	r3, r3, #4
 800156c:	2b00      	cmp	r3, #0
 800156e:	f000 80a0 	beq.w	80016b2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001572:	2300      	movs	r3, #0
 8001574:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001576:	4b13      	ldr	r3, [pc, #76]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 8001578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800157e:	2b00      	cmp	r3, #0
 8001580:	d10f      	bne.n	80015a2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001582:	2300      	movs	r3, #0
 8001584:	60bb      	str	r3, [r7, #8]
 8001586:	4b0f      	ldr	r3, [pc, #60]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 8001588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158a:	4a0e      	ldr	r2, [pc, #56]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 800158c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001590:	6413      	str	r3, [r2, #64]	; 0x40
 8001592:	4b0c      	ldr	r3, [pc, #48]	; (80015c4 <HAL_RCC_OscConfig+0x2ac>)
 8001594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800159a:	60bb      	str	r3, [r7, #8]
 800159c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800159e:	2301      	movs	r3, #1
 80015a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015a2:	4b0b      	ldr	r3, [pc, #44]	; (80015d0 <HAL_RCC_OscConfig+0x2b8>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d121      	bne.n	80015f2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015ae:	4b08      	ldr	r3, [pc, #32]	; (80015d0 <HAL_RCC_OscConfig+0x2b8>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4a07      	ldr	r2, [pc, #28]	; (80015d0 <HAL_RCC_OscConfig+0x2b8>)
 80015b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015ba:	f7ff fbf1 	bl	8000da0 <HAL_GetTick>
 80015be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015c0:	e011      	b.n	80015e6 <HAL_RCC_OscConfig+0x2ce>
 80015c2:	bf00      	nop
 80015c4:	40023800 	.word	0x40023800
 80015c8:	42470000 	.word	0x42470000
 80015cc:	42470e80 	.word	0x42470e80
 80015d0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015d4:	f7ff fbe4 	bl	8000da0 <HAL_GetTick>
 80015d8:	4602      	mov	r2, r0
 80015da:	693b      	ldr	r3, [r7, #16]
 80015dc:	1ad3      	subs	r3, r2, r3
 80015de:	2b02      	cmp	r3, #2
 80015e0:	d901      	bls.n	80015e6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80015e2:	2303      	movs	r3, #3
 80015e4:	e0fd      	b.n	80017e2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015e6:	4b81      	ldr	r3, [pc, #516]	; (80017ec <HAL_RCC_OscConfig+0x4d4>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d0f0      	beq.n	80015d4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	689b      	ldr	r3, [r3, #8]
 80015f6:	2b01      	cmp	r3, #1
 80015f8:	d106      	bne.n	8001608 <HAL_RCC_OscConfig+0x2f0>
 80015fa:	4b7d      	ldr	r3, [pc, #500]	; (80017f0 <HAL_RCC_OscConfig+0x4d8>)
 80015fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015fe:	4a7c      	ldr	r2, [pc, #496]	; (80017f0 <HAL_RCC_OscConfig+0x4d8>)
 8001600:	f043 0301 	orr.w	r3, r3, #1
 8001604:	6713      	str	r3, [r2, #112]	; 0x70
 8001606:	e01c      	b.n	8001642 <HAL_RCC_OscConfig+0x32a>
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	2b05      	cmp	r3, #5
 800160e:	d10c      	bne.n	800162a <HAL_RCC_OscConfig+0x312>
 8001610:	4b77      	ldr	r3, [pc, #476]	; (80017f0 <HAL_RCC_OscConfig+0x4d8>)
 8001612:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001614:	4a76      	ldr	r2, [pc, #472]	; (80017f0 <HAL_RCC_OscConfig+0x4d8>)
 8001616:	f043 0304 	orr.w	r3, r3, #4
 800161a:	6713      	str	r3, [r2, #112]	; 0x70
 800161c:	4b74      	ldr	r3, [pc, #464]	; (80017f0 <HAL_RCC_OscConfig+0x4d8>)
 800161e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001620:	4a73      	ldr	r2, [pc, #460]	; (80017f0 <HAL_RCC_OscConfig+0x4d8>)
 8001622:	f043 0301 	orr.w	r3, r3, #1
 8001626:	6713      	str	r3, [r2, #112]	; 0x70
 8001628:	e00b      	b.n	8001642 <HAL_RCC_OscConfig+0x32a>
 800162a:	4b71      	ldr	r3, [pc, #452]	; (80017f0 <HAL_RCC_OscConfig+0x4d8>)
 800162c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800162e:	4a70      	ldr	r2, [pc, #448]	; (80017f0 <HAL_RCC_OscConfig+0x4d8>)
 8001630:	f023 0301 	bic.w	r3, r3, #1
 8001634:	6713      	str	r3, [r2, #112]	; 0x70
 8001636:	4b6e      	ldr	r3, [pc, #440]	; (80017f0 <HAL_RCC_OscConfig+0x4d8>)
 8001638:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800163a:	4a6d      	ldr	r2, [pc, #436]	; (80017f0 <HAL_RCC_OscConfig+0x4d8>)
 800163c:	f023 0304 	bic.w	r3, r3, #4
 8001640:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d015      	beq.n	8001676 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800164a:	f7ff fba9 	bl	8000da0 <HAL_GetTick>
 800164e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001650:	e00a      	b.n	8001668 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001652:	f7ff fba5 	bl	8000da0 <HAL_GetTick>
 8001656:	4602      	mov	r2, r0
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001660:	4293      	cmp	r3, r2
 8001662:	d901      	bls.n	8001668 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001664:	2303      	movs	r3, #3
 8001666:	e0bc      	b.n	80017e2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001668:	4b61      	ldr	r3, [pc, #388]	; (80017f0 <HAL_RCC_OscConfig+0x4d8>)
 800166a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800166c:	f003 0302 	and.w	r3, r3, #2
 8001670:	2b00      	cmp	r3, #0
 8001672:	d0ee      	beq.n	8001652 <HAL_RCC_OscConfig+0x33a>
 8001674:	e014      	b.n	80016a0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001676:	f7ff fb93 	bl	8000da0 <HAL_GetTick>
 800167a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800167c:	e00a      	b.n	8001694 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800167e:	f7ff fb8f 	bl	8000da0 <HAL_GetTick>
 8001682:	4602      	mov	r2, r0
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	f241 3288 	movw	r2, #5000	; 0x1388
 800168c:	4293      	cmp	r3, r2
 800168e:	d901      	bls.n	8001694 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001690:	2303      	movs	r3, #3
 8001692:	e0a6      	b.n	80017e2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001694:	4b56      	ldr	r3, [pc, #344]	; (80017f0 <HAL_RCC_OscConfig+0x4d8>)
 8001696:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001698:	f003 0302 	and.w	r3, r3, #2
 800169c:	2b00      	cmp	r3, #0
 800169e:	d1ee      	bne.n	800167e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80016a0:	7dfb      	ldrb	r3, [r7, #23]
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d105      	bne.n	80016b2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016a6:	4b52      	ldr	r3, [pc, #328]	; (80017f0 <HAL_RCC_OscConfig+0x4d8>)
 80016a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016aa:	4a51      	ldr	r2, [pc, #324]	; (80017f0 <HAL_RCC_OscConfig+0x4d8>)
 80016ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016b0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	699b      	ldr	r3, [r3, #24]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	f000 8092 	beq.w	80017e0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016bc:	4b4c      	ldr	r3, [pc, #304]	; (80017f0 <HAL_RCC_OscConfig+0x4d8>)
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	f003 030c 	and.w	r3, r3, #12
 80016c4:	2b08      	cmp	r3, #8
 80016c6:	d05c      	beq.n	8001782 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	d141      	bne.n	8001754 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016d0:	4b48      	ldr	r3, [pc, #288]	; (80017f4 <HAL_RCC_OscConfig+0x4dc>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016d6:	f7ff fb63 	bl	8000da0 <HAL_GetTick>
 80016da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016dc:	e008      	b.n	80016f0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016de:	f7ff fb5f 	bl	8000da0 <HAL_GetTick>
 80016e2:	4602      	mov	r2, r0
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	1ad3      	subs	r3, r2, r3
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d901      	bls.n	80016f0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80016ec:	2303      	movs	r3, #3
 80016ee:	e078      	b.n	80017e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016f0:	4b3f      	ldr	r3, [pc, #252]	; (80017f0 <HAL_RCC_OscConfig+0x4d8>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d1f0      	bne.n	80016de <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	69da      	ldr	r2, [r3, #28]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6a1b      	ldr	r3, [r3, #32]
 8001704:	431a      	orrs	r2, r3
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800170a:	019b      	lsls	r3, r3, #6
 800170c:	431a      	orrs	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001712:	085b      	lsrs	r3, r3, #1
 8001714:	3b01      	subs	r3, #1
 8001716:	041b      	lsls	r3, r3, #16
 8001718:	431a      	orrs	r2, r3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800171e:	061b      	lsls	r3, r3, #24
 8001720:	4933      	ldr	r1, [pc, #204]	; (80017f0 <HAL_RCC_OscConfig+0x4d8>)
 8001722:	4313      	orrs	r3, r2
 8001724:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001726:	4b33      	ldr	r3, [pc, #204]	; (80017f4 <HAL_RCC_OscConfig+0x4dc>)
 8001728:	2201      	movs	r2, #1
 800172a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800172c:	f7ff fb38 	bl	8000da0 <HAL_GetTick>
 8001730:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001732:	e008      	b.n	8001746 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001734:	f7ff fb34 	bl	8000da0 <HAL_GetTick>
 8001738:	4602      	mov	r2, r0
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	1ad3      	subs	r3, r2, r3
 800173e:	2b02      	cmp	r3, #2
 8001740:	d901      	bls.n	8001746 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001742:	2303      	movs	r3, #3
 8001744:	e04d      	b.n	80017e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001746:	4b2a      	ldr	r3, [pc, #168]	; (80017f0 <HAL_RCC_OscConfig+0x4d8>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800174e:	2b00      	cmp	r3, #0
 8001750:	d0f0      	beq.n	8001734 <HAL_RCC_OscConfig+0x41c>
 8001752:	e045      	b.n	80017e0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001754:	4b27      	ldr	r3, [pc, #156]	; (80017f4 <HAL_RCC_OscConfig+0x4dc>)
 8001756:	2200      	movs	r2, #0
 8001758:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800175a:	f7ff fb21 	bl	8000da0 <HAL_GetTick>
 800175e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001760:	e008      	b.n	8001774 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001762:	f7ff fb1d 	bl	8000da0 <HAL_GetTick>
 8001766:	4602      	mov	r2, r0
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	2b02      	cmp	r3, #2
 800176e:	d901      	bls.n	8001774 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001770:	2303      	movs	r3, #3
 8001772:	e036      	b.n	80017e2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001774:	4b1e      	ldr	r3, [pc, #120]	; (80017f0 <HAL_RCC_OscConfig+0x4d8>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800177c:	2b00      	cmp	r3, #0
 800177e:	d1f0      	bne.n	8001762 <HAL_RCC_OscConfig+0x44a>
 8001780:	e02e      	b.n	80017e0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	699b      	ldr	r3, [r3, #24]
 8001786:	2b01      	cmp	r3, #1
 8001788:	d101      	bne.n	800178e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	e029      	b.n	80017e2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800178e:	4b18      	ldr	r3, [pc, #96]	; (80017f0 <HAL_RCC_OscConfig+0x4d8>)
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	69db      	ldr	r3, [r3, #28]
 800179e:	429a      	cmp	r2, r3
 80017a0:	d11c      	bne.n	80017dc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d115      	bne.n	80017dc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80017b0:	68fa      	ldr	r2, [r7, #12]
 80017b2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80017b6:	4013      	ands	r3, r2
 80017b8:	687a      	ldr	r2, [r7, #4]
 80017ba:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80017bc:	4293      	cmp	r3, r2
 80017be:	d10d      	bne.n	80017dc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d106      	bne.n	80017dc <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80017d8:	429a      	cmp	r2, r3
 80017da:	d001      	beq.n	80017e0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80017dc:	2301      	movs	r3, #1
 80017de:	e000      	b.n	80017e2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80017e0:	2300      	movs	r3, #0
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3718      	adds	r7, #24
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	40007000 	.word	0x40007000
 80017f0:	40023800 	.word	0x40023800
 80017f4:	42470060 	.word	0x42470060

080017f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d101      	bne.n	800180c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001808:	2301      	movs	r3, #1
 800180a:	e0cc      	b.n	80019a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800180c:	4b68      	ldr	r3, [pc, #416]	; (80019b0 <HAL_RCC_ClockConfig+0x1b8>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 030f 	and.w	r3, r3, #15
 8001814:	683a      	ldr	r2, [r7, #0]
 8001816:	429a      	cmp	r2, r3
 8001818:	d90c      	bls.n	8001834 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800181a:	4b65      	ldr	r3, [pc, #404]	; (80019b0 <HAL_RCC_ClockConfig+0x1b8>)
 800181c:	683a      	ldr	r2, [r7, #0]
 800181e:	b2d2      	uxtb	r2, r2
 8001820:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001822:	4b63      	ldr	r3, [pc, #396]	; (80019b0 <HAL_RCC_ClockConfig+0x1b8>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 030f 	and.w	r3, r3, #15
 800182a:	683a      	ldr	r2, [r7, #0]
 800182c:	429a      	cmp	r2, r3
 800182e:	d001      	beq.n	8001834 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001830:	2301      	movs	r3, #1
 8001832:	e0b8      	b.n	80019a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 0302 	and.w	r3, r3, #2
 800183c:	2b00      	cmp	r3, #0
 800183e:	d020      	beq.n	8001882 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0304 	and.w	r3, r3, #4
 8001848:	2b00      	cmp	r3, #0
 800184a:	d005      	beq.n	8001858 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800184c:	4b59      	ldr	r3, [pc, #356]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	4a58      	ldr	r2, [pc, #352]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001852:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001856:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 0308 	and.w	r3, r3, #8
 8001860:	2b00      	cmp	r3, #0
 8001862:	d005      	beq.n	8001870 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001864:	4b53      	ldr	r3, [pc, #332]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	4a52      	ldr	r2, [pc, #328]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 800186a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800186e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001870:	4b50      	ldr	r3, [pc, #320]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	494d      	ldr	r1, [pc, #308]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 800187e:	4313      	orrs	r3, r2
 8001880:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	2b00      	cmp	r3, #0
 800188c:	d044      	beq.n	8001918 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	2b01      	cmp	r3, #1
 8001894:	d107      	bne.n	80018a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001896:	4b47      	ldr	r3, [pc, #284]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d119      	bne.n	80018d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e07f      	b.n	80019a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	2b02      	cmp	r3, #2
 80018ac:	d003      	beq.n	80018b6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018b2:	2b03      	cmp	r3, #3
 80018b4:	d107      	bne.n	80018c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018b6:	4b3f      	ldr	r3, [pc, #252]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d109      	bne.n	80018d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	e06f      	b.n	80019a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018c6:	4b3b      	ldr	r3, [pc, #236]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0302 	and.w	r3, r3, #2
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d101      	bne.n	80018d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e067      	b.n	80019a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018d6:	4b37      	ldr	r3, [pc, #220]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	f023 0203 	bic.w	r2, r3, #3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	4934      	ldr	r1, [pc, #208]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 80018e4:	4313      	orrs	r3, r2
 80018e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018e8:	f7ff fa5a 	bl	8000da0 <HAL_GetTick>
 80018ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ee:	e00a      	b.n	8001906 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018f0:	f7ff fa56 	bl	8000da0 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80018fe:	4293      	cmp	r3, r2
 8001900:	d901      	bls.n	8001906 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e04f      	b.n	80019a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001906:	4b2b      	ldr	r3, [pc, #172]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	f003 020c 	and.w	r2, r3, #12
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	429a      	cmp	r2, r3
 8001916:	d1eb      	bne.n	80018f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001918:	4b25      	ldr	r3, [pc, #148]	; (80019b0 <HAL_RCC_ClockConfig+0x1b8>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f003 030f 	and.w	r3, r3, #15
 8001920:	683a      	ldr	r2, [r7, #0]
 8001922:	429a      	cmp	r2, r3
 8001924:	d20c      	bcs.n	8001940 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001926:	4b22      	ldr	r3, [pc, #136]	; (80019b0 <HAL_RCC_ClockConfig+0x1b8>)
 8001928:	683a      	ldr	r2, [r7, #0]
 800192a:	b2d2      	uxtb	r2, r2
 800192c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800192e:	4b20      	ldr	r3, [pc, #128]	; (80019b0 <HAL_RCC_ClockConfig+0x1b8>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f003 030f 	and.w	r3, r3, #15
 8001936:	683a      	ldr	r2, [r7, #0]
 8001938:	429a      	cmp	r2, r3
 800193a:	d001      	beq.n	8001940 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e032      	b.n	80019a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f003 0304 	and.w	r3, r3, #4
 8001948:	2b00      	cmp	r3, #0
 800194a:	d008      	beq.n	800195e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800194c:	4b19      	ldr	r3, [pc, #100]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	4916      	ldr	r1, [pc, #88]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 800195a:	4313      	orrs	r3, r2
 800195c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 0308 	and.w	r3, r3, #8
 8001966:	2b00      	cmp	r3, #0
 8001968:	d009      	beq.n	800197e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800196a:	4b12      	ldr	r3, [pc, #72]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 800196c:	689b      	ldr	r3, [r3, #8]
 800196e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	691b      	ldr	r3, [r3, #16]
 8001976:	00db      	lsls	r3, r3, #3
 8001978:	490e      	ldr	r1, [pc, #56]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 800197a:	4313      	orrs	r3, r2
 800197c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800197e:	f000 f821 	bl	80019c4 <HAL_RCC_GetSysClockFreq>
 8001982:	4601      	mov	r1, r0
 8001984:	4b0b      	ldr	r3, [pc, #44]	; (80019b4 <HAL_RCC_ClockConfig+0x1bc>)
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	091b      	lsrs	r3, r3, #4
 800198a:	f003 030f 	and.w	r3, r3, #15
 800198e:	4a0a      	ldr	r2, [pc, #40]	; (80019b8 <HAL_RCC_ClockConfig+0x1c0>)
 8001990:	5cd3      	ldrb	r3, [r2, r3]
 8001992:	fa21 f303 	lsr.w	r3, r1, r3
 8001996:	4a09      	ldr	r2, [pc, #36]	; (80019bc <HAL_RCC_ClockConfig+0x1c4>)
 8001998:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800199a:	4b09      	ldr	r3, [pc, #36]	; (80019c0 <HAL_RCC_ClockConfig+0x1c8>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4618      	mov	r0, r3
 80019a0:	f7ff f90a 	bl	8000bb8 <HAL_InitTick>

  return HAL_OK;
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3710      	adds	r7, #16
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40023c00 	.word	0x40023c00
 80019b4:	40023800 	.word	0x40023800
 80019b8:	08005404 	.word	0x08005404
 80019bc:	20000000 	.word	0x20000000
 80019c0:	20000004 	.word	0x20000004

080019c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80019ca:	2300      	movs	r3, #0
 80019cc:	607b      	str	r3, [r7, #4]
 80019ce:	2300      	movs	r3, #0
 80019d0:	60fb      	str	r3, [r7, #12]
 80019d2:	2300      	movs	r3, #0
 80019d4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80019d6:	2300      	movs	r3, #0
 80019d8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019da:	4b63      	ldr	r3, [pc, #396]	; (8001b68 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	f003 030c 	and.w	r3, r3, #12
 80019e2:	2b04      	cmp	r3, #4
 80019e4:	d007      	beq.n	80019f6 <HAL_RCC_GetSysClockFreq+0x32>
 80019e6:	2b08      	cmp	r3, #8
 80019e8:	d008      	beq.n	80019fc <HAL_RCC_GetSysClockFreq+0x38>
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	f040 80b4 	bne.w	8001b58 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019f0:	4b5e      	ldr	r3, [pc, #376]	; (8001b6c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80019f2:	60bb      	str	r3, [r7, #8]
       break;
 80019f4:	e0b3      	b.n	8001b5e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019f6:	4b5e      	ldr	r3, [pc, #376]	; (8001b70 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80019f8:	60bb      	str	r3, [r7, #8]
      break;
 80019fa:	e0b0      	b.n	8001b5e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019fc:	4b5a      	ldr	r3, [pc, #360]	; (8001b68 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a04:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a06:	4b58      	ldr	r3, [pc, #352]	; (8001b68 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d04a      	beq.n	8001aa8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a12:	4b55      	ldr	r3, [pc, #340]	; (8001b68 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	099b      	lsrs	r3, r3, #6
 8001a18:	f04f 0400 	mov.w	r4, #0
 8001a1c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001a20:	f04f 0200 	mov.w	r2, #0
 8001a24:	ea03 0501 	and.w	r5, r3, r1
 8001a28:	ea04 0602 	and.w	r6, r4, r2
 8001a2c:	4629      	mov	r1, r5
 8001a2e:	4632      	mov	r2, r6
 8001a30:	f04f 0300 	mov.w	r3, #0
 8001a34:	f04f 0400 	mov.w	r4, #0
 8001a38:	0154      	lsls	r4, r2, #5
 8001a3a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001a3e:	014b      	lsls	r3, r1, #5
 8001a40:	4619      	mov	r1, r3
 8001a42:	4622      	mov	r2, r4
 8001a44:	1b49      	subs	r1, r1, r5
 8001a46:	eb62 0206 	sbc.w	r2, r2, r6
 8001a4a:	f04f 0300 	mov.w	r3, #0
 8001a4e:	f04f 0400 	mov.w	r4, #0
 8001a52:	0194      	lsls	r4, r2, #6
 8001a54:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001a58:	018b      	lsls	r3, r1, #6
 8001a5a:	1a5b      	subs	r3, r3, r1
 8001a5c:	eb64 0402 	sbc.w	r4, r4, r2
 8001a60:	f04f 0100 	mov.w	r1, #0
 8001a64:	f04f 0200 	mov.w	r2, #0
 8001a68:	00e2      	lsls	r2, r4, #3
 8001a6a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001a6e:	00d9      	lsls	r1, r3, #3
 8001a70:	460b      	mov	r3, r1
 8001a72:	4614      	mov	r4, r2
 8001a74:	195b      	adds	r3, r3, r5
 8001a76:	eb44 0406 	adc.w	r4, r4, r6
 8001a7a:	f04f 0100 	mov.w	r1, #0
 8001a7e:	f04f 0200 	mov.w	r2, #0
 8001a82:	0262      	lsls	r2, r4, #9
 8001a84:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001a88:	0259      	lsls	r1, r3, #9
 8001a8a:	460b      	mov	r3, r1
 8001a8c:	4614      	mov	r4, r2
 8001a8e:	4618      	mov	r0, r3
 8001a90:	4621      	mov	r1, r4
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f04f 0400 	mov.w	r4, #0
 8001a98:	461a      	mov	r2, r3
 8001a9a:	4623      	mov	r3, r4
 8001a9c:	f7fe fc38 	bl	8000310 <__aeabi_uldivmod>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	460c      	mov	r4, r1
 8001aa4:	60fb      	str	r3, [r7, #12]
 8001aa6:	e049      	b.n	8001b3c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001aa8:	4b2f      	ldr	r3, [pc, #188]	; (8001b68 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	099b      	lsrs	r3, r3, #6
 8001aae:	f04f 0400 	mov.w	r4, #0
 8001ab2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001ab6:	f04f 0200 	mov.w	r2, #0
 8001aba:	ea03 0501 	and.w	r5, r3, r1
 8001abe:	ea04 0602 	and.w	r6, r4, r2
 8001ac2:	4629      	mov	r1, r5
 8001ac4:	4632      	mov	r2, r6
 8001ac6:	f04f 0300 	mov.w	r3, #0
 8001aca:	f04f 0400 	mov.w	r4, #0
 8001ace:	0154      	lsls	r4, r2, #5
 8001ad0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001ad4:	014b      	lsls	r3, r1, #5
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	4622      	mov	r2, r4
 8001ada:	1b49      	subs	r1, r1, r5
 8001adc:	eb62 0206 	sbc.w	r2, r2, r6
 8001ae0:	f04f 0300 	mov.w	r3, #0
 8001ae4:	f04f 0400 	mov.w	r4, #0
 8001ae8:	0194      	lsls	r4, r2, #6
 8001aea:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001aee:	018b      	lsls	r3, r1, #6
 8001af0:	1a5b      	subs	r3, r3, r1
 8001af2:	eb64 0402 	sbc.w	r4, r4, r2
 8001af6:	f04f 0100 	mov.w	r1, #0
 8001afa:	f04f 0200 	mov.w	r2, #0
 8001afe:	00e2      	lsls	r2, r4, #3
 8001b00:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001b04:	00d9      	lsls	r1, r3, #3
 8001b06:	460b      	mov	r3, r1
 8001b08:	4614      	mov	r4, r2
 8001b0a:	195b      	adds	r3, r3, r5
 8001b0c:	eb44 0406 	adc.w	r4, r4, r6
 8001b10:	f04f 0100 	mov.w	r1, #0
 8001b14:	f04f 0200 	mov.w	r2, #0
 8001b18:	02a2      	lsls	r2, r4, #10
 8001b1a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001b1e:	0299      	lsls	r1, r3, #10
 8001b20:	460b      	mov	r3, r1
 8001b22:	4614      	mov	r4, r2
 8001b24:	4618      	mov	r0, r3
 8001b26:	4621      	mov	r1, r4
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	f04f 0400 	mov.w	r4, #0
 8001b2e:	461a      	mov	r2, r3
 8001b30:	4623      	mov	r3, r4
 8001b32:	f7fe fbed 	bl	8000310 <__aeabi_uldivmod>
 8001b36:	4603      	mov	r3, r0
 8001b38:	460c      	mov	r4, r1
 8001b3a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b3c:	4b0a      	ldr	r3, [pc, #40]	; (8001b68 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	0c1b      	lsrs	r3, r3, #16
 8001b42:	f003 0303 	and.w	r3, r3, #3
 8001b46:	3301      	adds	r3, #1
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001b4c:	68fa      	ldr	r2, [r7, #12]
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b54:	60bb      	str	r3, [r7, #8]
      break;
 8001b56:	e002      	b.n	8001b5e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b58:	4b04      	ldr	r3, [pc, #16]	; (8001b6c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001b5a:	60bb      	str	r3, [r7, #8]
      break;
 8001b5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b5e:	68bb      	ldr	r3, [r7, #8]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3714      	adds	r7, #20
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b68:	40023800 	.word	0x40023800
 8001b6c:	00f42400 	.word	0x00f42400
 8001b70:	007a1200 	.word	0x007a1200

08001b74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b78:	4b03      	ldr	r3, [pc, #12]	; (8001b88 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	20000000 	.word	0x20000000

08001b8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b90:	f7ff fff0 	bl	8001b74 <HAL_RCC_GetHCLKFreq>
 8001b94:	4601      	mov	r1, r0
 8001b96:	4b05      	ldr	r3, [pc, #20]	; (8001bac <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	0a9b      	lsrs	r3, r3, #10
 8001b9c:	f003 0307 	and.w	r3, r3, #7
 8001ba0:	4a03      	ldr	r2, [pc, #12]	; (8001bb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ba2:	5cd3      	ldrb	r3, [r2, r3]
 8001ba4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40023800 	.word	0x40023800
 8001bb0:	08005414 	.word	0x08005414

08001bb4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	220f      	movs	r2, #15
 8001bc2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001bc4:	4b12      	ldr	r3, [pc, #72]	; (8001c10 <HAL_RCC_GetClockConfig+0x5c>)
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	f003 0203 	and.w	r2, r3, #3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001bd0:	4b0f      	ldr	r3, [pc, #60]	; (8001c10 <HAL_RCC_GetClockConfig+0x5c>)
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001bdc:	4b0c      	ldr	r3, [pc, #48]	; (8001c10 <HAL_RCC_GetClockConfig+0x5c>)
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001be8:	4b09      	ldr	r3, [pc, #36]	; (8001c10 <HAL_RCC_GetClockConfig+0x5c>)
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	08db      	lsrs	r3, r3, #3
 8001bee:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001bf6:	4b07      	ldr	r3, [pc, #28]	; (8001c14 <HAL_RCC_GetClockConfig+0x60>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f003 020f 	and.w	r2, r3, #15
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	601a      	str	r2, [r3, #0]
}
 8001c02:	bf00      	nop
 8001c04:	370c      	adds	r7, #12
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	40023800 	.word	0x40023800
 8001c14:	40023c00 	.word	0x40023c00

08001c18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d101      	bne.n	8001c2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e01d      	b.n	8001c66 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d106      	bne.n	8001c44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f000 f815 	bl	8001c6e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2202      	movs	r2, #2
 8001c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	3304      	adds	r3, #4
 8001c54:	4619      	mov	r1, r3
 8001c56:	4610      	mov	r0, r2
 8001c58:	f000 f968 	bl	8001f2c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2201      	movs	r2, #1
 8001c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001c64:	2300      	movs	r3, #0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3708      	adds	r7, #8
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}

08001c6e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	b083      	sub	sp, #12
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001c76:	bf00      	nop
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr

08001c82 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c82:	b480      	push	{r7}
 8001c84:	b085      	sub	sp, #20
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	68da      	ldr	r2, [r3, #12]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f042 0201 	orr.w	r2, r2, #1
 8001c98:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	f003 0307 	and.w	r3, r3, #7
 8001ca4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	2b06      	cmp	r3, #6
 8001caa:	d007      	beq.n	8001cbc <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f042 0201 	orr.w	r2, r2, #1
 8001cba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001cbc:	2300      	movs	r3, #0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3714      	adds	r7, #20
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr

08001cca <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	b082      	sub	sp, #8
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	691b      	ldr	r3, [r3, #16]
 8001cd8:	f003 0302 	and.w	r3, r3, #2
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d122      	bne.n	8001d26 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	68db      	ldr	r3, [r3, #12]
 8001ce6:	f003 0302 	and.w	r3, r3, #2
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d11b      	bne.n	8001d26 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f06f 0202 	mvn.w	r2, #2
 8001cf6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	699b      	ldr	r3, [r3, #24]
 8001d04:	f003 0303 	and.w	r3, r3, #3
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d003      	beq.n	8001d14 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	f000 f8ee 	bl	8001eee <HAL_TIM_IC_CaptureCallback>
 8001d12:	e005      	b.n	8001d20 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d14:	6878      	ldr	r0, [r7, #4]
 8001d16:	f000 f8e0 	bl	8001eda <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f000 f8f1 	bl	8001f02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2200      	movs	r2, #0
 8001d24:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	691b      	ldr	r3, [r3, #16]
 8001d2c:	f003 0304 	and.w	r3, r3, #4
 8001d30:	2b04      	cmp	r3, #4
 8001d32:	d122      	bne.n	8001d7a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	f003 0304 	and.w	r3, r3, #4
 8001d3e:	2b04      	cmp	r3, #4
 8001d40:	d11b      	bne.n	8001d7a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f06f 0204 	mvn.w	r2, #4
 8001d4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2202      	movs	r2, #2
 8001d50:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	699b      	ldr	r3, [r3, #24]
 8001d58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d003      	beq.n	8001d68 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d60:	6878      	ldr	r0, [r7, #4]
 8001d62:	f000 f8c4 	bl	8001eee <HAL_TIM_IC_CaptureCallback>
 8001d66:	e005      	b.n	8001d74 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	f000 f8b6 	bl	8001eda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f000 f8c7 	bl	8001f02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2200      	movs	r2, #0
 8001d78:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	691b      	ldr	r3, [r3, #16]
 8001d80:	f003 0308 	and.w	r3, r3, #8
 8001d84:	2b08      	cmp	r3, #8
 8001d86:	d122      	bne.n	8001dce <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	f003 0308 	and.w	r3, r3, #8
 8001d92:	2b08      	cmp	r3, #8
 8001d94:	d11b      	bne.n	8001dce <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f06f 0208 	mvn.w	r2, #8
 8001d9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2204      	movs	r2, #4
 8001da4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	69db      	ldr	r3, [r3, #28]
 8001dac:	f003 0303 	and.w	r3, r3, #3
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d003      	beq.n	8001dbc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001db4:	6878      	ldr	r0, [r7, #4]
 8001db6:	f000 f89a 	bl	8001eee <HAL_TIM_IC_CaptureCallback>
 8001dba:	e005      	b.n	8001dc8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f000 f88c 	bl	8001eda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f000 f89d 	bl	8001f02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	691b      	ldr	r3, [r3, #16]
 8001dd4:	f003 0310 	and.w	r3, r3, #16
 8001dd8:	2b10      	cmp	r3, #16
 8001dda:	d122      	bne.n	8001e22 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	68db      	ldr	r3, [r3, #12]
 8001de2:	f003 0310 	and.w	r3, r3, #16
 8001de6:	2b10      	cmp	r3, #16
 8001de8:	d11b      	bne.n	8001e22 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f06f 0210 	mvn.w	r2, #16
 8001df2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2208      	movs	r2, #8
 8001df8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	69db      	ldr	r3, [r3, #28]
 8001e00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d003      	beq.n	8001e10 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e08:	6878      	ldr	r0, [r7, #4]
 8001e0a:	f000 f870 	bl	8001eee <HAL_TIM_IC_CaptureCallback>
 8001e0e:	e005      	b.n	8001e1c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e10:	6878      	ldr	r0, [r7, #4]
 8001e12:	f000 f862 	bl	8001eda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f000 f873 	bl	8001f02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	691b      	ldr	r3, [r3, #16]
 8001e28:	f003 0301 	and.w	r3, r3, #1
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d10e      	bne.n	8001e4e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	68db      	ldr	r3, [r3, #12]
 8001e36:	f003 0301 	and.w	r3, r3, #1
 8001e3a:	2b01      	cmp	r3, #1
 8001e3c:	d107      	bne.n	8001e4e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f06f 0201 	mvn.w	r2, #1
 8001e46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	f7fe fe73 	bl	8000b34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	691b      	ldr	r3, [r3, #16]
 8001e54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e58:	2b80      	cmp	r3, #128	; 0x80
 8001e5a:	d10e      	bne.n	8001e7a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e66:	2b80      	cmp	r3, #128	; 0x80
 8001e68:	d107      	bne.n	8001e7a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001e72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	f000 f903 	bl	8002080 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	691b      	ldr	r3, [r3, #16]
 8001e80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e84:	2b40      	cmp	r3, #64	; 0x40
 8001e86:	d10e      	bne.n	8001ea6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e92:	2b40      	cmp	r3, #64	; 0x40
 8001e94:	d107      	bne.n	8001ea6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001e9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	f000 f838 	bl	8001f16 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	691b      	ldr	r3, [r3, #16]
 8001eac:	f003 0320 	and.w	r3, r3, #32
 8001eb0:	2b20      	cmp	r3, #32
 8001eb2:	d10e      	bne.n	8001ed2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	f003 0320 	and.w	r3, r3, #32
 8001ebe:	2b20      	cmp	r3, #32
 8001ec0:	d107      	bne.n	8001ed2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f06f 0220 	mvn.w	r2, #32
 8001eca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	f000 f8cd 	bl	800206c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001ed2:	bf00      	nop
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}

08001eda <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001eda:	b480      	push	{r7}
 8001edc:	b083      	sub	sp, #12
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001ee2:	bf00      	nop
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr

08001eee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	b083      	sub	sp, #12
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001ef6:	bf00      	nop
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001f02:	b480      	push	{r7}
 8001f04:	b083      	sub	sp, #12
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f0a:	bf00      	nop
 8001f0c:	370c      	adds	r7, #12
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr

08001f16 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f16:	b480      	push	{r7}
 8001f18:	b083      	sub	sp, #12
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f1e:	bf00      	nop
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
	...

08001f2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b085      	sub	sp, #20
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
 8001f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	4a40      	ldr	r2, [pc, #256]	; (8002040 <TIM_Base_SetConfig+0x114>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d013      	beq.n	8001f6c <TIM_Base_SetConfig+0x40>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f4a:	d00f      	beq.n	8001f6c <TIM_Base_SetConfig+0x40>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	4a3d      	ldr	r2, [pc, #244]	; (8002044 <TIM_Base_SetConfig+0x118>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d00b      	beq.n	8001f6c <TIM_Base_SetConfig+0x40>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	4a3c      	ldr	r2, [pc, #240]	; (8002048 <TIM_Base_SetConfig+0x11c>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d007      	beq.n	8001f6c <TIM_Base_SetConfig+0x40>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	4a3b      	ldr	r2, [pc, #236]	; (800204c <TIM_Base_SetConfig+0x120>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d003      	beq.n	8001f6c <TIM_Base_SetConfig+0x40>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	4a3a      	ldr	r2, [pc, #232]	; (8002050 <TIM_Base_SetConfig+0x124>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d108      	bne.n	8001f7e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	68fa      	ldr	r2, [r7, #12]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a2f      	ldr	r2, [pc, #188]	; (8002040 <TIM_Base_SetConfig+0x114>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d02b      	beq.n	8001fde <TIM_Base_SetConfig+0xb2>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f8c:	d027      	beq.n	8001fde <TIM_Base_SetConfig+0xb2>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a2c      	ldr	r2, [pc, #176]	; (8002044 <TIM_Base_SetConfig+0x118>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d023      	beq.n	8001fde <TIM_Base_SetConfig+0xb2>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a2b      	ldr	r2, [pc, #172]	; (8002048 <TIM_Base_SetConfig+0x11c>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d01f      	beq.n	8001fde <TIM_Base_SetConfig+0xb2>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4a2a      	ldr	r2, [pc, #168]	; (800204c <TIM_Base_SetConfig+0x120>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d01b      	beq.n	8001fde <TIM_Base_SetConfig+0xb2>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a29      	ldr	r2, [pc, #164]	; (8002050 <TIM_Base_SetConfig+0x124>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d017      	beq.n	8001fde <TIM_Base_SetConfig+0xb2>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4a28      	ldr	r2, [pc, #160]	; (8002054 <TIM_Base_SetConfig+0x128>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d013      	beq.n	8001fde <TIM_Base_SetConfig+0xb2>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4a27      	ldr	r2, [pc, #156]	; (8002058 <TIM_Base_SetConfig+0x12c>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d00f      	beq.n	8001fde <TIM_Base_SetConfig+0xb2>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4a26      	ldr	r2, [pc, #152]	; (800205c <TIM_Base_SetConfig+0x130>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d00b      	beq.n	8001fde <TIM_Base_SetConfig+0xb2>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4a25      	ldr	r2, [pc, #148]	; (8002060 <TIM_Base_SetConfig+0x134>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d007      	beq.n	8001fde <TIM_Base_SetConfig+0xb2>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4a24      	ldr	r2, [pc, #144]	; (8002064 <TIM_Base_SetConfig+0x138>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d003      	beq.n	8001fde <TIM_Base_SetConfig+0xb2>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4a23      	ldr	r2, [pc, #140]	; (8002068 <TIM_Base_SetConfig+0x13c>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d108      	bne.n	8001ff0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001fe4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	68db      	ldr	r3, [r3, #12]
 8001fea:	68fa      	ldr	r2, [r7, #12]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	695b      	ldr	r3, [r3, #20]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	68fa      	ldr	r2, [r7, #12]
 8002002:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	689a      	ldr	r2, [r3, #8]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	4a0a      	ldr	r2, [pc, #40]	; (8002040 <TIM_Base_SetConfig+0x114>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d003      	beq.n	8002024 <TIM_Base_SetConfig+0xf8>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	4a0c      	ldr	r2, [pc, #48]	; (8002050 <TIM_Base_SetConfig+0x124>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d103      	bne.n	800202c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	691a      	ldr	r2, [r3, #16]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2201      	movs	r2, #1
 8002030:	615a      	str	r2, [r3, #20]
}
 8002032:	bf00      	nop
 8002034:	3714      	adds	r7, #20
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop
 8002040:	40010000 	.word	0x40010000
 8002044:	40000400 	.word	0x40000400
 8002048:	40000800 	.word	0x40000800
 800204c:	40000c00 	.word	0x40000c00
 8002050:	40010400 	.word	0x40010400
 8002054:	40014000 	.word	0x40014000
 8002058:	40014400 	.word	0x40014400
 800205c:	40014800 	.word	0x40014800
 8002060:	40001800 	.word	0x40001800
 8002064:	40001c00 	.word	0x40001c00
 8002068:	40002000 	.word	0x40002000

0800206c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002074:	bf00      	nop
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr

08002080 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002088:	bf00      	nop
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	f103 0208 	add.w	r2, r3, #8
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f04f 32ff 	mov.w	r2, #4294967295
 80020ac:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	f103 0208 	add.w	r2, r3, #8
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f103 0208 	add.w	r2, r3, #8
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80020c8:	bf00      	nop
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80020d4:	b480      	push	{r7}
 80020d6:	b083      	sub	sp, #12
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2200      	movs	r2, #0
 80020e0:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80020e2:	bf00      	nop
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr

080020ee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80020ee:	b480      	push	{r7}
 80020f0:	b085      	sub	sp, #20
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
 80020f6:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	68fa      	ldr	r2, [r7, #12]
 8002102:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	689a      	ldr	r2, [r3, #8]
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	683a      	ldr	r2, [r7, #0]
 8002112:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	683a      	ldr	r2, [r7, #0]
 8002118:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	687a      	ldr	r2, [r7, #4]
 800211e:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	1c5a      	adds	r2, r3, #1
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	601a      	str	r2, [r3, #0]
}
 800212a:	bf00      	nop
 800212c:	3714      	adds	r7, #20
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr

08002136 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8002136:	b480      	push	{r7}
 8002138:	b085      	sub	sp, #20
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
 800213e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800214c:	d103      	bne.n	8002156 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	60fb      	str	r3, [r7, #12]
 8002154:	e00c      	b.n	8002170 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	3308      	adds	r3, #8
 800215a:	60fb      	str	r3, [r7, #12]
 800215c:	e002      	b.n	8002164 <vListInsert+0x2e>
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	60fb      	str	r3, [r7, #12]
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	68ba      	ldr	r2, [r7, #8]
 800216c:	429a      	cmp	r2, r3
 800216e:	d2f6      	bcs.n	800215e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	685a      	ldr	r2, [r3, #4]
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	683a      	ldr	r2, [r7, #0]
 800217e:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	68fa      	ldr	r2, [r7, #12]
 8002184:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	683a      	ldr	r2, [r7, #0]
 800218a:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	687a      	ldr	r2, [r7, #4]
 8002190:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	1c5a      	adds	r2, r3, #1
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	601a      	str	r2, [r3, #0]
}
 800219c:	bf00      	nop
 800219e:	3714      	adds	r7, #20
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	691b      	ldr	r3, [r3, #16]
 80021b4:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	6892      	ldr	r2, [r2, #8]
 80021be:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	687a      	ldr	r2, [r7, #4]
 80021c6:	6852      	ldr	r2, [r2, #4]
 80021c8:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d103      	bne.n	80021dc <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	689a      	ldr	r2, [r3, #8]
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	1e5a      	subs	r2, r3, #1
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3714      	adds	r7, #20
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr

080021fc <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b08c      	sub	sp, #48	; 0x30
 8002200:	af04      	add	r7, sp, #16
 8002202:	60f8      	str	r0, [r7, #12]
 8002204:	60b9      	str	r1, [r7, #8]
 8002206:	603b      	str	r3, [r7, #0]
 8002208:	4613      	mov	r3, r2
 800220a:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800220c:	88fb      	ldrh	r3, [r7, #6]
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	4618      	mov	r0, r3
 8002212:	f000 fff1 	bl	80031f8 <pvPortMalloc>
 8002216:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d00e      	beq.n	800223c <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800221e:	2058      	movs	r0, #88	; 0x58
 8002220:	f000 ffea 	bl	80031f8 <pvPortMalloc>
 8002224:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d003      	beq.n	8002234 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	697a      	ldr	r2, [r7, #20]
 8002230:	631a      	str	r2, [r3, #48]	; 0x30
 8002232:	e005      	b.n	8002240 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002234:	6978      	ldr	r0, [r7, #20]
 8002236:	f001 f8bb 	bl	80033b0 <vPortFree>
 800223a:	e001      	b.n	8002240 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 800223c:	2300      	movs	r3, #0
 800223e:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d013      	beq.n	800226e <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002246:	88fa      	ldrh	r2, [r7, #6]
 8002248:	2300      	movs	r3, #0
 800224a:	9303      	str	r3, [sp, #12]
 800224c:	69fb      	ldr	r3, [r7, #28]
 800224e:	9302      	str	r3, [sp, #8]
 8002250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002252:	9301      	str	r3, [sp, #4]
 8002254:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002256:	9300      	str	r3, [sp, #0]
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	68b9      	ldr	r1, [r7, #8]
 800225c:	68f8      	ldr	r0, [r7, #12]
 800225e:	f000 f80e 	bl	800227e <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002262:	69f8      	ldr	r0, [r7, #28]
 8002264:	f000 f8a0 	bl	80023a8 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002268:	2301      	movs	r3, #1
 800226a:	61bb      	str	r3, [r7, #24]
 800226c:	e002      	b.n	8002274 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800226e:	f04f 33ff 	mov.w	r3, #4294967295
 8002272:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002274:	69bb      	ldr	r3, [r7, #24]
    }
 8002276:	4618      	mov	r0, r3
 8002278:	3720      	adds	r7, #32
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}

0800227e <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800227e:	b580      	push	{r7, lr}
 8002280:	b088      	sub	sp, #32
 8002282:	af00      	add	r7, sp, #0
 8002284:	60f8      	str	r0, [r7, #12]
 8002286:	60b9      	str	r1, [r7, #8]
 8002288:	607a      	str	r2, [r7, #4]
 800228a:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800228c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800228e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	461a      	mov	r2, r3
 8002296:	21a5      	movs	r1, #165	; 0xa5
 8002298:	f002 fc14 	bl	8004ac4 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800229c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800229e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80022a6:	3b01      	subs	r3, #1
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	4413      	add	r3, r2
 80022ac:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80022ae:	69bb      	ldr	r3, [r7, #24]
 80022b0:	f023 0307 	bic.w	r3, r3, #7
 80022b4:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80022b6:	69bb      	ldr	r3, [r7, #24]
 80022b8:	f003 0307 	and.w	r3, r3, #7
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d009      	beq.n	80022d4 <prvInitialiseNewTask+0x56>
 80022c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022c4:	f383 8811 	msr	BASEPRI, r3
 80022c8:	f3bf 8f6f 	isb	sy
 80022cc:	f3bf 8f4f 	dsb	sy
 80022d0:	617b      	str	r3, [r7, #20]
 80022d2:	e7fe      	b.n	80022d2 <prvInitialiseNewTask+0x54>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d01f      	beq.n	800231a <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80022da:	2300      	movs	r3, #0
 80022dc:	61fb      	str	r3, [r7, #28]
 80022de:	e012      	b.n	8002306 <prvInitialiseNewTask+0x88>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80022e0:	68ba      	ldr	r2, [r7, #8]
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	4413      	add	r3, r2
 80022e6:	7819      	ldrb	r1, [r3, #0]
 80022e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	4413      	add	r3, r2
 80022ee:	3334      	adds	r3, #52	; 0x34
 80022f0:	460a      	mov	r2, r1
 80022f2:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80022f4:	68ba      	ldr	r2, [r7, #8]
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	4413      	add	r3, r2
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d006      	beq.n	800230e <prvInitialiseNewTask+0x90>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002300:	69fb      	ldr	r3, [r7, #28]
 8002302:	3301      	adds	r3, #1
 8002304:	61fb      	str	r3, [r7, #28]
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	2b09      	cmp	r3, #9
 800230a:	d9e9      	bls.n	80022e0 <prvInitialiseNewTask+0x62>
 800230c:	e000      	b.n	8002310 <prvInitialiseNewTask+0x92>
            {
                break;
 800230e:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002312:	2200      	movs	r2, #0
 8002314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002318:	e003      	b.n	8002322 <prvInitialiseNewTask+0xa4>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800231a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800231c:	2200      	movs	r2, #0
 800231e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002324:	2b04      	cmp	r3, #4
 8002326:	d901      	bls.n	800232c <prvInitialiseNewTask+0xae>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002328:	2304      	movs	r3, #4
 800232a:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800232c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800232e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002330:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002334:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002336:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8002338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800233a:	2200      	movs	r2, #0
 800233c:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800233e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002340:	3304      	adds	r3, #4
 8002342:	4618      	mov	r0, r3
 8002344:	f7ff fec6 	bl	80020d4 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800234a:	3318      	adds	r3, #24
 800234c:	4618      	mov	r0, r3
 800234e:	f7ff fec1 	bl	80020d4 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002354:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002356:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800235a:	f1c3 0205 	rsb	r2, r3, #5
 800235e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002360:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002364:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002366:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8002368:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800236a:	3350      	adds	r3, #80	; 0x50
 800236c:	2204      	movs	r2, #4
 800236e:	2100      	movs	r1, #0
 8002370:	4618      	mov	r0, r3
 8002372:	f002 fba7 	bl	8004ac4 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8002376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002378:	3354      	adds	r3, #84	; 0x54
 800237a:	2201      	movs	r2, #1
 800237c:	2100      	movs	r1, #0
 800237e:	4618      	mov	r0, r3
 8002380:	f002 fba0 	bl	8004ac4 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002384:	683a      	ldr	r2, [r7, #0]
 8002386:	68f9      	ldr	r1, [r7, #12]
 8002388:	69b8      	ldr	r0, [r7, #24]
 800238a:	f000 fcb3 	bl	8002cf4 <pxPortInitialiseStack>
 800238e:	4602      	mov	r2, r0
 8002390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002392:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002394:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002396:	2b00      	cmp	r3, #0
 8002398:	d002      	beq.n	80023a0 <prvInitialiseNewTask+0x122>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800239a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800239c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800239e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80023a0:	bf00      	nop
 80023a2:	3720      	adds	r7, #32
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80023a8:	b5b0      	push	{r4, r5, r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af02      	add	r7, sp, #8
 80023ae:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80023b0:	f000 fe40 	bl	8003034 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80023b4:	4b3b      	ldr	r3, [pc, #236]	; (80024a4 <prvAddNewTaskToReadyList+0xfc>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	3301      	adds	r3, #1
 80023ba:	4a3a      	ldr	r2, [pc, #232]	; (80024a4 <prvAddNewTaskToReadyList+0xfc>)
 80023bc:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80023be:	4b3a      	ldr	r3, [pc, #232]	; (80024a8 <prvAddNewTaskToReadyList+0x100>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d109      	bne.n	80023da <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80023c6:	4a38      	ldr	r2, [pc, #224]	; (80024a8 <prvAddNewTaskToReadyList+0x100>)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80023cc:	4b35      	ldr	r3, [pc, #212]	; (80024a4 <prvAddNewTaskToReadyList+0xfc>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d110      	bne.n	80023f6 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80023d4:	f000 fb7e 	bl	8002ad4 <prvInitialiseTaskLists>
 80023d8:	e00d      	b.n	80023f6 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80023da:	4b34      	ldr	r3, [pc, #208]	; (80024ac <prvAddNewTaskToReadyList+0x104>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d109      	bne.n	80023f6 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80023e2:	4b31      	ldr	r3, [pc, #196]	; (80024a8 <prvAddNewTaskToReadyList+0x100>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d802      	bhi.n	80023f6 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80023f0:	4a2d      	ldr	r2, [pc, #180]	; (80024a8 <prvAddNewTaskToReadyList+0x100>)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80023f6:	4b2e      	ldr	r3, [pc, #184]	; (80024b0 <prvAddNewTaskToReadyList+0x108>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	3301      	adds	r3, #1
 80023fc:	4a2c      	ldr	r2, [pc, #176]	; (80024b0 <prvAddNewTaskToReadyList+0x108>)
 80023fe:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002400:	4b2b      	ldr	r3, [pc, #172]	; (80024b0 <prvAddNewTaskToReadyList+0x108>)
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d016      	beq.n	800243c <prvAddNewTaskToReadyList+0x94>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4618      	mov	r0, r3
 8002412:	f002 f8bb 	bl	800458c <SEGGER_SYSVIEW_OnTaskCreate>
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002426:	461d      	mov	r5, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	461c      	mov	r4, r3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002432:	1ae3      	subs	r3, r4, r3
 8002434:	9300      	str	r3, [sp, #0]
 8002436:	462b      	mov	r3, r5
 8002438:	f001 f8d6 	bl	80035e8 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4618      	mov	r0, r3
 8002440:	f002 f928 	bl	8004694 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002448:	2201      	movs	r2, #1
 800244a:	409a      	lsls	r2, r3
 800244c:	4b19      	ldr	r3, [pc, #100]	; (80024b4 <prvAddNewTaskToReadyList+0x10c>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4313      	orrs	r3, r2
 8002452:	4a18      	ldr	r2, [pc, #96]	; (80024b4 <prvAddNewTaskToReadyList+0x10c>)
 8002454:	6013      	str	r3, [r2, #0]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800245a:	4613      	mov	r3, r2
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	4413      	add	r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	4a15      	ldr	r2, [pc, #84]	; (80024b8 <prvAddNewTaskToReadyList+0x110>)
 8002464:	441a      	add	r2, r3
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	3304      	adds	r3, #4
 800246a:	4619      	mov	r1, r3
 800246c:	4610      	mov	r0, r2
 800246e:	f7ff fe3e 	bl	80020ee <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002472:	f000 fe0d 	bl	8003090 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002476:	4b0d      	ldr	r3, [pc, #52]	; (80024ac <prvAddNewTaskToReadyList+0x104>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d00e      	beq.n	800249c <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800247e:	4b0a      	ldr	r3, [pc, #40]	; (80024a8 <prvAddNewTaskToReadyList+0x100>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002488:	429a      	cmp	r2, r3
 800248a:	d207      	bcs.n	800249c <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 800248c:	4b0b      	ldr	r3, [pc, #44]	; (80024bc <prvAddNewTaskToReadyList+0x114>)
 800248e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	f3bf 8f4f 	dsb	sy
 8002498:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800249c:	bf00      	nop
 800249e:	3708      	adds	r7, #8
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bdb0      	pop	{r4, r5, r7, pc}
 80024a4:	2000016c 	.word	0x2000016c
 80024a8:	20000094 	.word	0x20000094
 80024ac:	20000178 	.word	0x20000178
 80024b0:	20000188 	.word	0x20000188
 80024b4:	20000174 	.word	0x20000174
 80024b8:	20000098 	.word	0x20000098
 80024bc:	e000ed04 	.word	0xe000ed04

080024c0 <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b08a      	sub	sp, #40	; 0x28
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	6039      	str	r1, [r7, #0]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80024ca:	2300      	movs	r3, #0
 80024cc:	627b      	str	r3, [r7, #36]	; 0x24

        configASSERT( pxPreviousWakeTime );
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d109      	bne.n	80024e8 <xTaskDelayUntil+0x28>
 80024d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024d8:	f383 8811 	msr	BASEPRI, r3
 80024dc:	f3bf 8f6f 	isb	sy
 80024e0:	f3bf 8f4f 	dsb	sy
 80024e4:	617b      	str	r3, [r7, #20]
 80024e6:	e7fe      	b.n	80024e6 <xTaskDelayUntil+0x26>
        configASSERT( ( xTimeIncrement > 0U ) );
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d109      	bne.n	8002502 <xTaskDelayUntil+0x42>
 80024ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024f2:	f383 8811 	msr	BASEPRI, r3
 80024f6:	f3bf 8f6f 	isb	sy
 80024fa:	f3bf 8f4f 	dsb	sy
 80024fe:	613b      	str	r3, [r7, #16]
 8002500:	e7fe      	b.n	8002500 <xTaskDelayUntil+0x40>
        configASSERT( uxSchedulerSuspended == 0 );
 8002502:	4b2b      	ldr	r3, [pc, #172]	; (80025b0 <xTaskDelayUntil+0xf0>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d009      	beq.n	800251e <xTaskDelayUntil+0x5e>
 800250a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800250e:	f383 8811 	msr	BASEPRI, r3
 8002512:	f3bf 8f6f 	isb	sy
 8002516:	f3bf 8f4f 	dsb	sy
 800251a:	60fb      	str	r3, [r7, #12]
 800251c:	e7fe      	b.n	800251c <xTaskDelayUntil+0x5c>

        vTaskSuspendAll();
 800251e:	f000 f8df 	bl	80026e0 <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 8002522:	4b24      	ldr	r3, [pc, #144]	; (80025b4 <xTaskDelayUntil+0xf4>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	623b      	str	r3, [r7, #32]

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	683a      	ldr	r2, [r7, #0]
 800252e:	4413      	add	r3, r2
 8002530:	61fb      	str	r3, [r7, #28]

            if( xConstTickCount < *pxPreviousWakeTime )
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	6a3a      	ldr	r2, [r7, #32]
 8002538:	429a      	cmp	r2, r3
 800253a:	d20b      	bcs.n	8002554 <xTaskDelayUntil+0x94>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	69fa      	ldr	r2, [r7, #28]
 8002542:	429a      	cmp	r2, r3
 8002544:	d211      	bcs.n	800256a <xTaskDelayUntil+0xaa>
 8002546:	69fa      	ldr	r2, [r7, #28]
 8002548:	6a3b      	ldr	r3, [r7, #32]
 800254a:	429a      	cmp	r2, r3
 800254c:	d90d      	bls.n	800256a <xTaskDelayUntil+0xaa>
                {
                    xShouldDelay = pdTRUE;
 800254e:	2301      	movs	r3, #1
 8002550:	627b      	str	r3, [r7, #36]	; 0x24
 8002552:	e00a      	b.n	800256a <xTaskDelayUntil+0xaa>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	69fa      	ldr	r2, [r7, #28]
 800255a:	429a      	cmp	r2, r3
 800255c:	d303      	bcc.n	8002566 <xTaskDelayUntil+0xa6>
 800255e:	69fa      	ldr	r2, [r7, #28]
 8002560:	6a3b      	ldr	r3, [r7, #32]
 8002562:	429a      	cmp	r2, r3
 8002564:	d901      	bls.n	800256a <xTaskDelayUntil+0xaa>
                {
                    xShouldDelay = pdTRUE;
 8002566:	2301      	movs	r3, #1
 8002568:	627b      	str	r3, [r7, #36]	; 0x24
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	69fa      	ldr	r2, [r7, #28]
 800256e:	601a      	str	r2, [r3, #0]

            if( xShouldDelay != pdFALSE )
 8002570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002572:	2b00      	cmp	r3, #0
 8002574:	d009      	beq.n	800258a <xTaskDelayUntil+0xca>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );
 8002576:	2024      	movs	r0, #36	; 0x24
 8002578:	f001 fc1a 	bl	8003db0 <SEGGER_SYSVIEW_RecordVoid>

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800257c:	69fa      	ldr	r2, [r7, #28]
 800257e:	6a3b      	ldr	r3, [r7, #32]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	2100      	movs	r1, #0
 8002584:	4618      	mov	r0, r3
 8002586:	f000 fb3d 	bl	8002c04 <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 800258a:	f000 f8b7 	bl	80026fc <xTaskResumeAll>
 800258e:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d107      	bne.n	80025a6 <xTaskDelayUntil+0xe6>
        {
            portYIELD_WITHIN_API();
 8002596:	4b08      	ldr	r3, [pc, #32]	; (80025b8 <xTaskDelayUntil+0xf8>)
 8002598:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800259c:	601a      	str	r2, [r3, #0]
 800259e:	f3bf 8f4f 	dsb	sy
 80025a2:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xShouldDelay;
 80025a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80025a8:	4618      	mov	r0, r3
 80025aa:	3728      	adds	r7, #40	; 0x28
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	20000194 	.word	0x20000194
 80025b4:	20000170 	.word	0x20000170
 80025b8:	e000ed04 	.word	0xe000ed04

080025bc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 80025c4:	2300      	movs	r3, #0
 80025c6:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d01a      	beq.n	8002604 <vTaskDelay+0x48>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 80025ce:	4b15      	ldr	r3, [pc, #84]	; (8002624 <vTaskDelay+0x68>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d009      	beq.n	80025ea <vTaskDelay+0x2e>
 80025d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025da:	f383 8811 	msr	BASEPRI, r3
 80025de:	f3bf 8f6f 	isb	sy
 80025e2:	f3bf 8f4f 	dsb	sy
 80025e6:	60bb      	str	r3, [r7, #8]
 80025e8:	e7fe      	b.n	80025e8 <vTaskDelay+0x2c>
            vTaskSuspendAll();
 80025ea:	f000 f879 	bl	80026e0 <vTaskSuspendAll>
            {
                traceTASK_DELAY();
 80025ee:	6879      	ldr	r1, [r7, #4]
 80025f0:	2023      	movs	r0, #35	; 0x23
 80025f2:	f001 fbfb 	bl	8003dec <SEGGER_SYSVIEW_RecordU32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80025f6:	2100      	movs	r1, #0
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f000 fb03 	bl	8002c04 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80025fe:	f000 f87d 	bl	80026fc <xTaskResumeAll>
 8002602:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d107      	bne.n	800261a <vTaskDelay+0x5e>
        {
            portYIELD_WITHIN_API();
 800260a:	4b07      	ldr	r3, [pc, #28]	; (8002628 <vTaskDelay+0x6c>)
 800260c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002610:	601a      	str	r2, [r3, #0]
 8002612:	f3bf 8f4f 	dsb	sy
 8002616:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800261a:	bf00      	nop
 800261c:	3710      	adds	r7, #16
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	20000194 	.word	0x20000194
 8002628:	e000ed04 	.word	0xe000ed04

0800262c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b086      	sub	sp, #24
 8002630:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8002632:	4b23      	ldr	r3, [pc, #140]	; (80026c0 <vTaskStartScheduler+0x94>)
 8002634:	9301      	str	r3, [sp, #4]
 8002636:	2300      	movs	r3, #0
 8002638:	9300      	str	r3, [sp, #0]
 800263a:	2300      	movs	r3, #0
 800263c:	2282      	movs	r2, #130	; 0x82
 800263e:	4921      	ldr	r1, [pc, #132]	; (80026c4 <vTaskStartScheduler+0x98>)
 8002640:	4821      	ldr	r0, [pc, #132]	; (80026c8 <vTaskStartScheduler+0x9c>)
 8002642:	f7ff fddb 	bl	80021fc <xTaskCreate>
 8002646:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2b01      	cmp	r3, #1
 800264c:	d123      	bne.n	8002696 <vTaskStartScheduler+0x6a>
 800264e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002652:	f383 8811 	msr	BASEPRI, r3
 8002656:	f3bf 8f6f 	isb	sy
 800265a:	f3bf 8f4f 	dsb	sy
 800265e:	60bb      	str	r3, [r7, #8]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8002660:	4b1a      	ldr	r3, [pc, #104]	; (80026cc <vTaskStartScheduler+0xa0>)
 8002662:	f04f 32ff 	mov.w	r2, #4294967295
 8002666:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002668:	4b19      	ldr	r3, [pc, #100]	; (80026d0 <vTaskStartScheduler+0xa4>)
 800266a:	2201      	movs	r2, #1
 800266c:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800266e:	4b19      	ldr	r3, [pc, #100]	; (80026d4 <vTaskStartScheduler+0xa8>)
 8002670:	2200      	movs	r2, #0
 8002672:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8002674:	4b18      	ldr	r3, [pc, #96]	; (80026d8 <vTaskStartScheduler+0xac>)
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	4b11      	ldr	r3, [pc, #68]	; (80026c0 <vTaskStartScheduler+0x94>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	429a      	cmp	r2, r3
 800267e:	d102      	bne.n	8002686 <vTaskStartScheduler+0x5a>
 8002680:	f001 ff68 	bl	8004554 <SEGGER_SYSVIEW_OnIdle>
 8002684:	e004      	b.n	8002690 <vTaskStartScheduler+0x64>
 8002686:	4b14      	ldr	r3, [pc, #80]	; (80026d8 <vTaskStartScheduler+0xac>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4618      	mov	r0, r3
 800268c:	f001 ffc0 	bl	8004610 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8002690:	f000 fbb8 	bl	8002e04 <xPortStartScheduler>
 8002694:	e00d      	b.n	80026b2 <vTaskStartScheduler+0x86>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800269c:	d109      	bne.n	80026b2 <vTaskStartScheduler+0x86>
 800269e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026a2:	f383 8811 	msr	BASEPRI, r3
 80026a6:	f3bf 8f6f 	isb	sy
 80026aa:	f3bf 8f4f 	dsb	sy
 80026ae:	607b      	str	r3, [r7, #4]
 80026b0:	e7fe      	b.n	80026b0 <vTaskStartScheduler+0x84>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80026b2:	4b0a      	ldr	r3, [pc, #40]	; (80026dc <vTaskStartScheduler+0xb0>)
 80026b4:	681b      	ldr	r3, [r3, #0]
}
 80026b6:	bf00      	nop
 80026b8:	3710      	adds	r7, #16
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	20000190 	.word	0x20000190
 80026c4:	0800538c 	.word	0x0800538c
 80026c8:	08002aa5 	.word	0x08002aa5
 80026cc:	2000018c 	.word	0x2000018c
 80026d0:	20000178 	.word	0x20000178
 80026d4:	20000170 	.word	0x20000170
 80026d8:	20000094 	.word	0x20000094
 80026dc:	2000000c 	.word	0x2000000c

080026e0 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80026e4:	4b04      	ldr	r3, [pc, #16]	; (80026f8 <vTaskSuspendAll+0x18>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	3301      	adds	r3, #1
 80026ea:	4a03      	ldr	r2, [pc, #12]	; (80026f8 <vTaskSuspendAll+0x18>)
 80026ec:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80026ee:	bf00      	nop
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr
 80026f8:	20000194 	.word	0x20000194

080026fc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002702:	2300      	movs	r3, #0
 8002704:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8002706:	2300      	movs	r3, #0
 8002708:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800270a:	4b43      	ldr	r3, [pc, #268]	; (8002818 <xTaskResumeAll+0x11c>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d109      	bne.n	8002726 <xTaskResumeAll+0x2a>
 8002712:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002716:	f383 8811 	msr	BASEPRI, r3
 800271a:	f3bf 8f6f 	isb	sy
 800271e:	f3bf 8f4f 	dsb	sy
 8002722:	603b      	str	r3, [r7, #0]
 8002724:	e7fe      	b.n	8002724 <xTaskResumeAll+0x28>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8002726:	f000 fc85 	bl	8003034 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800272a:	4b3b      	ldr	r3, [pc, #236]	; (8002818 <xTaskResumeAll+0x11c>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	3b01      	subs	r3, #1
 8002730:	4a39      	ldr	r2, [pc, #228]	; (8002818 <xTaskResumeAll+0x11c>)
 8002732:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002734:	4b38      	ldr	r3, [pc, #224]	; (8002818 <xTaskResumeAll+0x11c>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d165      	bne.n	8002808 <xTaskResumeAll+0x10c>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800273c:	4b37      	ldr	r3, [pc, #220]	; (800281c <xTaskResumeAll+0x120>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d061      	beq.n	8002808 <xTaskResumeAll+0x10c>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002744:	e032      	b.n	80027ac <xTaskResumeAll+0xb0>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002746:	4b36      	ldr	r3, [pc, #216]	; (8002820 <xTaskResumeAll+0x124>)
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	3318      	adds	r3, #24
 8002752:	4618      	mov	r0, r3
 8002754:	f7ff fd28 	bl	80021a8 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	3304      	adds	r3, #4
 800275c:	4618      	mov	r0, r3
 800275e:	f7ff fd23 	bl	80021a8 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	4618      	mov	r0, r3
 8002766:	f001 ff95 	bl	8004694 <SEGGER_SYSVIEW_OnTaskStartReady>
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800276e:	2201      	movs	r2, #1
 8002770:	409a      	lsls	r2, r3
 8002772:	4b2c      	ldr	r3, [pc, #176]	; (8002824 <xTaskResumeAll+0x128>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4313      	orrs	r3, r2
 8002778:	4a2a      	ldr	r2, [pc, #168]	; (8002824 <xTaskResumeAll+0x128>)
 800277a:	6013      	str	r3, [r2, #0]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002780:	4613      	mov	r3, r2
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	4413      	add	r3, r2
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	4a27      	ldr	r2, [pc, #156]	; (8002828 <xTaskResumeAll+0x12c>)
 800278a:	441a      	add	r2, r3
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	3304      	adds	r3, #4
 8002790:	4619      	mov	r1, r3
 8002792:	4610      	mov	r0, r2
 8002794:	f7ff fcab 	bl	80020ee <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800279c:	4b23      	ldr	r3, [pc, #140]	; (800282c <xTaskResumeAll+0x130>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d302      	bcc.n	80027ac <xTaskResumeAll+0xb0>
                    {
                        xYieldPending = pdTRUE;
 80027a6:	4b22      	ldr	r3, [pc, #136]	; (8002830 <xTaskResumeAll+0x134>)
 80027a8:	2201      	movs	r2, #1
 80027aa:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80027ac:	4b1c      	ldr	r3, [pc, #112]	; (8002820 <xTaskResumeAll+0x124>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d1c8      	bne.n	8002746 <xTaskResumeAll+0x4a>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <xTaskResumeAll+0xc2>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80027ba:	f000 fa07 	bl	8002bcc <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80027be:	4b1d      	ldr	r3, [pc, #116]	; (8002834 <xTaskResumeAll+0x138>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d010      	beq.n	80027ec <xTaskResumeAll+0xf0>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80027ca:	f000 f847 	bl	800285c <xTaskIncrementTick>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d002      	beq.n	80027da <xTaskResumeAll+0xde>
                            {
                                xYieldPending = pdTRUE;
 80027d4:	4b16      	ldr	r3, [pc, #88]	; (8002830 <xTaskResumeAll+0x134>)
 80027d6:	2201      	movs	r2, #1
 80027d8:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	3b01      	subs	r3, #1
 80027de:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d1f1      	bne.n	80027ca <xTaskResumeAll+0xce>

                        xPendedTicks = 0;
 80027e6:	4b13      	ldr	r3, [pc, #76]	; (8002834 <xTaskResumeAll+0x138>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80027ec:	4b10      	ldr	r3, [pc, #64]	; (8002830 <xTaskResumeAll+0x134>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d009      	beq.n	8002808 <xTaskResumeAll+0x10c>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80027f4:	2301      	movs	r3, #1
 80027f6:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80027f8:	4b0f      	ldr	r3, [pc, #60]	; (8002838 <xTaskResumeAll+0x13c>)
 80027fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027fe:	601a      	str	r2, [r3, #0]
 8002800:	f3bf 8f4f 	dsb	sy
 8002804:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002808:	f000 fc42 	bl	8003090 <vPortExitCritical>

    return xAlreadyYielded;
 800280c:	68bb      	ldr	r3, [r7, #8]
}
 800280e:	4618      	mov	r0, r3
 8002810:	3710      	adds	r7, #16
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	20000194 	.word	0x20000194
 800281c:	2000016c 	.word	0x2000016c
 8002820:	2000012c 	.word	0x2000012c
 8002824:	20000174 	.word	0x20000174
 8002828:	20000098 	.word	0x20000098
 800282c:	20000094 	.word	0x20000094
 8002830:	20000180 	.word	0x20000180
 8002834:	2000017c 	.word	0x2000017c
 8002838:	e000ed04 	.word	0xe000ed04

0800283c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8002842:	4b05      	ldr	r3, [pc, #20]	; (8002858 <xTaskGetTickCount+0x1c>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8002848:	687b      	ldr	r3, [r7, #4]
}
 800284a:	4618      	mov	r0, r3
 800284c:	370c      	adds	r7, #12
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	20000170 	.word	0x20000170

0800285c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b086      	sub	sp, #24
 8002860:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002862:	2300      	movs	r3, #0
 8002864:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002866:	4b50      	ldr	r3, [pc, #320]	; (80029a8 <xTaskIncrementTick+0x14c>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	2b00      	cmp	r3, #0
 800286c:	f040 8091 	bne.w	8002992 <xTaskIncrementTick+0x136>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002870:	4b4e      	ldr	r3, [pc, #312]	; (80029ac <xTaskIncrementTick+0x150>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	3301      	adds	r3, #1
 8002876:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002878:	4a4c      	ldr	r2, [pc, #304]	; (80029ac <xTaskIncrementTick+0x150>)
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d11f      	bne.n	80028c4 <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 8002884:	4b4a      	ldr	r3, [pc, #296]	; (80029b0 <xTaskIncrementTick+0x154>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d009      	beq.n	80028a2 <xTaskIncrementTick+0x46>
 800288e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002892:	f383 8811 	msr	BASEPRI, r3
 8002896:	f3bf 8f6f 	isb	sy
 800289a:	f3bf 8f4f 	dsb	sy
 800289e:	603b      	str	r3, [r7, #0]
 80028a0:	e7fe      	b.n	80028a0 <xTaskIncrementTick+0x44>
 80028a2:	4b43      	ldr	r3, [pc, #268]	; (80029b0 <xTaskIncrementTick+0x154>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	60fb      	str	r3, [r7, #12]
 80028a8:	4b42      	ldr	r3, [pc, #264]	; (80029b4 <xTaskIncrementTick+0x158>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a40      	ldr	r2, [pc, #256]	; (80029b0 <xTaskIncrementTick+0x154>)
 80028ae:	6013      	str	r3, [r2, #0]
 80028b0:	4a40      	ldr	r2, [pc, #256]	; (80029b4 <xTaskIncrementTick+0x158>)
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	6013      	str	r3, [r2, #0]
 80028b6:	4b40      	ldr	r3, [pc, #256]	; (80029b8 <xTaskIncrementTick+0x15c>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	3301      	adds	r3, #1
 80028bc:	4a3e      	ldr	r2, [pc, #248]	; (80029b8 <xTaskIncrementTick+0x15c>)
 80028be:	6013      	str	r3, [r2, #0]
 80028c0:	f000 f984 	bl	8002bcc <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80028c4:	4b3d      	ldr	r3, [pc, #244]	; (80029bc <xTaskIncrementTick+0x160>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	693a      	ldr	r2, [r7, #16]
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d34c      	bcc.n	8002968 <xTaskIncrementTick+0x10c>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80028ce:	4b38      	ldr	r3, [pc, #224]	; (80029b0 <xTaskIncrementTick+0x154>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d104      	bne.n	80028e2 <xTaskIncrementTick+0x86>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80028d8:	4b38      	ldr	r3, [pc, #224]	; (80029bc <xTaskIncrementTick+0x160>)
 80028da:	f04f 32ff 	mov.w	r2, #4294967295
 80028de:	601a      	str	r2, [r3, #0]
                    break;
 80028e0:	e042      	b.n	8002968 <xTaskIncrementTick+0x10c>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80028e2:	4b33      	ldr	r3, [pc, #204]	; (80029b0 <xTaskIncrementTick+0x154>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	68db      	ldr	r3, [r3, #12]
 80028e8:	68db      	ldr	r3, [r3, #12]
 80028ea:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d203      	bcs.n	8002902 <xTaskIncrementTick+0xa6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80028fa:	4a30      	ldr	r2, [pc, #192]	; (80029bc <xTaskIncrementTick+0x160>)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002900:	e032      	b.n	8002968 <xTaskIncrementTick+0x10c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	3304      	adds	r3, #4
 8002906:	4618      	mov	r0, r3
 8002908:	f7ff fc4e 	bl	80021a8 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002910:	2b00      	cmp	r3, #0
 8002912:	d004      	beq.n	800291e <xTaskIncrementTick+0xc2>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	3318      	adds	r3, #24
 8002918:	4618      	mov	r0, r3
 800291a:	f7ff fc45 	bl	80021a8 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	4618      	mov	r0, r3
 8002922:	f001 feb7 	bl	8004694 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800292a:	2201      	movs	r2, #1
 800292c:	409a      	lsls	r2, r3
 800292e:	4b24      	ldr	r3, [pc, #144]	; (80029c0 <xTaskIncrementTick+0x164>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4313      	orrs	r3, r2
 8002934:	4a22      	ldr	r2, [pc, #136]	; (80029c0 <xTaskIncrementTick+0x164>)
 8002936:	6013      	str	r3, [r2, #0]
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800293c:	4613      	mov	r3, r2
 800293e:	009b      	lsls	r3, r3, #2
 8002940:	4413      	add	r3, r2
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	4a1f      	ldr	r2, [pc, #124]	; (80029c4 <xTaskIncrementTick+0x168>)
 8002946:	441a      	add	r2, r3
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	3304      	adds	r3, #4
 800294c:	4619      	mov	r1, r3
 800294e:	4610      	mov	r0, r2
 8002950:	f7ff fbcd 	bl	80020ee <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002958:	4b1b      	ldr	r3, [pc, #108]	; (80029c8 <xTaskIncrementTick+0x16c>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800295e:	429a      	cmp	r2, r3
 8002960:	d3b5      	bcc.n	80028ce <xTaskIncrementTick+0x72>
                            {
                                xSwitchRequired = pdTRUE;
 8002962:	2301      	movs	r3, #1
 8002964:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002966:	e7b2      	b.n	80028ce <xTaskIncrementTick+0x72>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002968:	4b17      	ldr	r3, [pc, #92]	; (80029c8 <xTaskIncrementTick+0x16c>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800296e:	4915      	ldr	r1, [pc, #84]	; (80029c4 <xTaskIncrementTick+0x168>)
 8002970:	4613      	mov	r3, r2
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	4413      	add	r3, r2
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	440b      	add	r3, r1
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2b01      	cmp	r3, #1
 800297e:	d901      	bls.n	8002984 <xTaskIncrementTick+0x128>
                {
                    xSwitchRequired = pdTRUE;
 8002980:	2301      	movs	r3, #1
 8002982:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8002984:	4b11      	ldr	r3, [pc, #68]	; (80029cc <xTaskIncrementTick+0x170>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d007      	beq.n	800299c <xTaskIncrementTick+0x140>
                {
                    xSwitchRequired = pdTRUE;
 800298c:	2301      	movs	r3, #1
 800298e:	617b      	str	r3, [r7, #20]
 8002990:	e004      	b.n	800299c <xTaskIncrementTick+0x140>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002992:	4b0f      	ldr	r3, [pc, #60]	; (80029d0 <xTaskIncrementTick+0x174>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	3301      	adds	r3, #1
 8002998:	4a0d      	ldr	r2, [pc, #52]	; (80029d0 <xTaskIncrementTick+0x174>)
 800299a:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 800299c:	697b      	ldr	r3, [r7, #20]
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3718      	adds	r7, #24
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	20000194 	.word	0x20000194
 80029ac:	20000170 	.word	0x20000170
 80029b0:	20000124 	.word	0x20000124
 80029b4:	20000128 	.word	0x20000128
 80029b8:	20000184 	.word	0x20000184
 80029bc:	2000018c 	.word	0x2000018c
 80029c0:	20000174 	.word	0x20000174
 80029c4:	20000098 	.word	0x20000098
 80029c8:	20000094 	.word	0x20000094
 80029cc:	20000180 	.word	0x20000180
 80029d0:	2000017c 	.word	0x2000017c

080029d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b086      	sub	sp, #24
 80029d8:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80029da:	4b2c      	ldr	r3, [pc, #176]	; (8002a8c <vTaskSwitchContext+0xb8>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d003      	beq.n	80029ea <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80029e2:	4b2b      	ldr	r3, [pc, #172]	; (8002a90 <vTaskSwitchContext+0xbc>)
 80029e4:	2201      	movs	r2, #1
 80029e6:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80029e8:	e04c      	b.n	8002a84 <vTaskSwitchContext+0xb0>
        xYieldPending = pdFALSE;
 80029ea:	4b29      	ldr	r3, [pc, #164]	; (8002a90 <vTaskSwitchContext+0xbc>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029f0:	4b28      	ldr	r3, [pc, #160]	; (8002a94 <vTaskSwitchContext+0xc0>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	fab3 f383 	clz	r3, r3
 80029fc:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80029fe:	7afb      	ldrb	r3, [r7, #11]
 8002a00:	f1c3 031f 	rsb	r3, r3, #31
 8002a04:	617b      	str	r3, [r7, #20]
 8002a06:	4924      	ldr	r1, [pc, #144]	; (8002a98 <vTaskSwitchContext+0xc4>)
 8002a08:	697a      	ldr	r2, [r7, #20]
 8002a0a:	4613      	mov	r3, r2
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	4413      	add	r3, r2
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	440b      	add	r3, r1
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d109      	bne.n	8002a2e <vTaskSwitchContext+0x5a>
        __asm volatile
 8002a1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a1e:	f383 8811 	msr	BASEPRI, r3
 8002a22:	f3bf 8f6f 	isb	sy
 8002a26:	f3bf 8f4f 	dsb	sy
 8002a2a:	607b      	str	r3, [r7, #4]
 8002a2c:	e7fe      	b.n	8002a2c <vTaskSwitchContext+0x58>
 8002a2e:	697a      	ldr	r2, [r7, #20]
 8002a30:	4613      	mov	r3, r2
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	4413      	add	r3, r2
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	4a17      	ldr	r2, [pc, #92]	; (8002a98 <vTaskSwitchContext+0xc4>)
 8002a3a:	4413      	add	r3, r2
 8002a3c:	613b      	str	r3, [r7, #16]
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	685a      	ldr	r2, [r3, #4]
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	605a      	str	r2, [r3, #4]
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	685a      	ldr	r2, [r3, #4]
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	3308      	adds	r3, #8
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d104      	bne.n	8002a5e <vTaskSwitchContext+0x8a>
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	685a      	ldr	r2, [r3, #4]
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	605a      	str	r2, [r3, #4]
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	4a0d      	ldr	r2, [pc, #52]	; (8002a9c <vTaskSwitchContext+0xc8>)
 8002a66:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8002a68:	4b0c      	ldr	r3, [pc, #48]	; (8002a9c <vTaskSwitchContext+0xc8>)
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	4b0c      	ldr	r3, [pc, #48]	; (8002aa0 <vTaskSwitchContext+0xcc>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d102      	bne.n	8002a7a <vTaskSwitchContext+0xa6>
 8002a74:	f001 fd6e 	bl	8004554 <SEGGER_SYSVIEW_OnIdle>
}
 8002a78:	e004      	b.n	8002a84 <vTaskSwitchContext+0xb0>
        traceTASK_SWITCHED_IN();
 8002a7a:	4b08      	ldr	r3, [pc, #32]	; (8002a9c <vTaskSwitchContext+0xc8>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f001 fdc6 	bl	8004610 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8002a84:	bf00      	nop
 8002a86:	3718      	adds	r7, #24
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	20000194 	.word	0x20000194
 8002a90:	20000180 	.word	0x20000180
 8002a94:	20000174 	.word	0x20000174
 8002a98:	20000098 	.word	0x20000098
 8002a9c:	20000094 	.word	0x20000094
 8002aa0:	20000190 	.word	0x20000190

08002aa4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002aac:	f000 f852 	bl	8002b54 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002ab0:	4b06      	ldr	r3, [pc, #24]	; (8002acc <prvIdleTask+0x28>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2b01      	cmp	r3, #1
 8002ab6:	d9f9      	bls.n	8002aac <prvIdleTask+0x8>
                {
                    taskYIELD();
 8002ab8:	4b05      	ldr	r3, [pc, #20]	; (8002ad0 <prvIdleTask+0x2c>)
 8002aba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002abe:	601a      	str	r2, [r3, #0]
 8002ac0:	f3bf 8f4f 	dsb	sy
 8002ac4:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002ac8:	e7f0      	b.n	8002aac <prvIdleTask+0x8>
 8002aca:	bf00      	nop
 8002acc:	20000098 	.word	0x20000098
 8002ad0:	e000ed04 	.word	0xe000ed04

08002ad4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002ada:	2300      	movs	r3, #0
 8002adc:	607b      	str	r3, [r7, #4]
 8002ade:	e00c      	b.n	8002afa <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	4413      	add	r3, r2
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	4a12      	ldr	r2, [pc, #72]	; (8002b34 <prvInitialiseTaskLists+0x60>)
 8002aec:	4413      	add	r3, r2
 8002aee:	4618      	mov	r0, r3
 8002af0:	f7ff fad0 	bl	8002094 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	3301      	adds	r3, #1
 8002af8:	607b      	str	r3, [r7, #4]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2b04      	cmp	r3, #4
 8002afe:	d9ef      	bls.n	8002ae0 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002b00:	480d      	ldr	r0, [pc, #52]	; (8002b38 <prvInitialiseTaskLists+0x64>)
 8002b02:	f7ff fac7 	bl	8002094 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002b06:	480d      	ldr	r0, [pc, #52]	; (8002b3c <prvInitialiseTaskLists+0x68>)
 8002b08:	f7ff fac4 	bl	8002094 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002b0c:	480c      	ldr	r0, [pc, #48]	; (8002b40 <prvInitialiseTaskLists+0x6c>)
 8002b0e:	f7ff fac1 	bl	8002094 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8002b12:	480c      	ldr	r0, [pc, #48]	; (8002b44 <prvInitialiseTaskLists+0x70>)
 8002b14:	f7ff fabe 	bl	8002094 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8002b18:	480b      	ldr	r0, [pc, #44]	; (8002b48 <prvInitialiseTaskLists+0x74>)
 8002b1a:	f7ff fabb 	bl	8002094 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002b1e:	4b0b      	ldr	r3, [pc, #44]	; (8002b4c <prvInitialiseTaskLists+0x78>)
 8002b20:	4a05      	ldr	r2, [pc, #20]	; (8002b38 <prvInitialiseTaskLists+0x64>)
 8002b22:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002b24:	4b0a      	ldr	r3, [pc, #40]	; (8002b50 <prvInitialiseTaskLists+0x7c>)
 8002b26:	4a05      	ldr	r2, [pc, #20]	; (8002b3c <prvInitialiseTaskLists+0x68>)
 8002b28:	601a      	str	r2, [r3, #0]
}
 8002b2a:	bf00      	nop
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	20000098 	.word	0x20000098
 8002b38:	200000fc 	.word	0x200000fc
 8002b3c:	20000110 	.word	0x20000110
 8002b40:	2000012c 	.word	0x2000012c
 8002b44:	20000140 	.word	0x20000140
 8002b48:	20000158 	.word	0x20000158
 8002b4c:	20000124 	.word	0x20000124
 8002b50:	20000128 	.word	0x20000128

08002b54 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002b5a:	e019      	b.n	8002b90 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8002b5c:	f000 fa6a 	bl	8003034 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b60:	4b0f      	ldr	r3, [pc, #60]	; (8002ba0 <prvCheckTasksWaitingTermination+0x4c>)
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	68db      	ldr	r3, [r3, #12]
 8002b66:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	3304      	adds	r3, #4
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7ff fb1b 	bl	80021a8 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002b72:	4b0c      	ldr	r3, [pc, #48]	; (8002ba4 <prvCheckTasksWaitingTermination+0x50>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	3b01      	subs	r3, #1
 8002b78:	4a0a      	ldr	r2, [pc, #40]	; (8002ba4 <prvCheckTasksWaitingTermination+0x50>)
 8002b7a:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002b7c:	4b0a      	ldr	r3, [pc, #40]	; (8002ba8 <prvCheckTasksWaitingTermination+0x54>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	3b01      	subs	r3, #1
 8002b82:	4a09      	ldr	r2, [pc, #36]	; (8002ba8 <prvCheckTasksWaitingTermination+0x54>)
 8002b84:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002b86:	f000 fa83 	bl	8003090 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f000 f80e 	bl	8002bac <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002b90:	4b05      	ldr	r3, [pc, #20]	; (8002ba8 <prvCheckTasksWaitingTermination+0x54>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d1e1      	bne.n	8002b5c <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002b98:	bf00      	nop
 8002b9a:	3708      	adds	r7, #8
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	20000140 	.word	0x20000140
 8002ba4:	2000016c 	.word	0x2000016c
 8002ba8:	20000154 	.word	0x20000154

08002bac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f000 fbf9 	bl	80033b0 <vPortFree>
                vPortFree( pxTCB );
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	f000 fbf6 	bl	80033b0 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002bc4:	bf00      	nop
 8002bc6:	3708      	adds	r7, #8
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002bd0:	4b0a      	ldr	r3, [pc, #40]	; (8002bfc <prvResetNextTaskUnblockTime+0x30>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d104      	bne.n	8002be4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002bda:	4b09      	ldr	r3, [pc, #36]	; (8002c00 <prvResetNextTaskUnblockTime+0x34>)
 8002bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8002be0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002be2:	e005      	b.n	8002bf0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002be4:	4b05      	ldr	r3, [pc, #20]	; (8002bfc <prvResetNextTaskUnblockTime+0x30>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	68db      	ldr	r3, [r3, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a04      	ldr	r2, [pc, #16]	; (8002c00 <prvResetNextTaskUnblockTime+0x34>)
 8002bee:	6013      	str	r3, [r2, #0]
}
 8002bf0:	bf00      	nop
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop
 8002bfc:	20000124 	.word	0x20000124
 8002c00:	2000018c 	.word	0x2000018c

08002c04 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b084      	sub	sp, #16
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
 8002c0c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8002c0e:	4b32      	ldr	r3, [pc, #200]	; (8002cd8 <prvAddCurrentTaskToDelayedList+0xd4>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002c14:	4b31      	ldr	r3, [pc, #196]	; (8002cdc <prvAddCurrentTaskToDelayedList+0xd8>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	3304      	adds	r3, #4
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f7ff fac4 	bl	80021a8 <uxListRemove>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d10b      	bne.n	8002c3e <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002c26:	4b2d      	ldr	r3, [pc, #180]	; (8002cdc <prvAddCurrentTaskToDelayedList+0xd8>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c32:	43da      	mvns	r2, r3
 8002c34:	4b2a      	ldr	r3, [pc, #168]	; (8002ce0 <prvAddCurrentTaskToDelayedList+0xdc>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4013      	ands	r3, r2
 8002c3a:	4a29      	ldr	r2, [pc, #164]	; (8002ce0 <prvAddCurrentTaskToDelayedList+0xdc>)
 8002c3c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c44:	d110      	bne.n	8002c68 <prvAddCurrentTaskToDelayedList+0x64>
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d00d      	beq.n	8002c68 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8002c4c:	4b23      	ldr	r3, [pc, #140]	; (8002cdc <prvAddCurrentTaskToDelayedList+0xd8>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	211b      	movs	r1, #27
 8002c52:	4618      	mov	r0, r3
 8002c54:	f001 fd60 	bl	8004718 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c58:	4b20      	ldr	r3, [pc, #128]	; (8002cdc <prvAddCurrentTaskToDelayedList+0xd8>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	3304      	adds	r3, #4
 8002c5e:	4619      	mov	r1, r3
 8002c60:	4820      	ldr	r0, [pc, #128]	; (8002ce4 <prvAddCurrentTaskToDelayedList+0xe0>)
 8002c62:	f7ff fa44 	bl	80020ee <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8002c66:	e032      	b.n	8002cce <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8002c68:	68fa      	ldr	r2, [r7, #12]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002c70:	4b1a      	ldr	r3, [pc, #104]	; (8002cdc <prvAddCurrentTaskToDelayedList+0xd8>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	68ba      	ldr	r2, [r7, #8]
 8002c76:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8002c78:	68ba      	ldr	r2, [r7, #8]
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d20f      	bcs.n	8002ca0 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8002c80:	4b16      	ldr	r3, [pc, #88]	; (8002cdc <prvAddCurrentTaskToDelayedList+0xd8>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	2104      	movs	r1, #4
 8002c86:	4618      	mov	r0, r3
 8002c88:	f001 fd46 	bl	8004718 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002c8c:	4b16      	ldr	r3, [pc, #88]	; (8002ce8 <prvAddCurrentTaskToDelayedList+0xe4>)
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	4b12      	ldr	r3, [pc, #72]	; (8002cdc <prvAddCurrentTaskToDelayedList+0xd8>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	3304      	adds	r3, #4
 8002c96:	4619      	mov	r1, r3
 8002c98:	4610      	mov	r0, r2
 8002c9a:	f7ff fa4c 	bl	8002136 <vListInsert>
}
 8002c9e:	e016      	b.n	8002cce <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 8002ca0:	4b0e      	ldr	r3, [pc, #56]	; (8002cdc <prvAddCurrentTaskToDelayedList+0xd8>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2104      	movs	r1, #4
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f001 fd36 	bl	8004718 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002cac:	4b0f      	ldr	r3, [pc, #60]	; (8002cec <prvAddCurrentTaskToDelayedList+0xe8>)
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	4b0a      	ldr	r3, [pc, #40]	; (8002cdc <prvAddCurrentTaskToDelayedList+0xd8>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	3304      	adds	r3, #4
 8002cb6:	4619      	mov	r1, r3
 8002cb8:	4610      	mov	r0, r2
 8002cba:	f7ff fa3c 	bl	8002136 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8002cbe:	4b0c      	ldr	r3, [pc, #48]	; (8002cf0 <prvAddCurrentTaskToDelayedList+0xec>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	68ba      	ldr	r2, [r7, #8]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d202      	bcs.n	8002cce <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8002cc8:	4a09      	ldr	r2, [pc, #36]	; (8002cf0 <prvAddCurrentTaskToDelayedList+0xec>)
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	6013      	str	r3, [r2, #0]
}
 8002cce:	bf00      	nop
 8002cd0:	3710      	adds	r7, #16
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	20000170 	.word	0x20000170
 8002cdc:	20000094 	.word	0x20000094
 8002ce0:	20000174 	.word	0x20000174
 8002ce4:	20000158 	.word	0x20000158
 8002ce8:	20000128 	.word	0x20000128
 8002cec:	20000124 	.word	0x20000124
 8002cf0:	2000018c 	.word	0x2000018c

08002cf4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b085      	sub	sp, #20
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	3b04      	subs	r3, #4
 8002d04:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002d0c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	3b04      	subs	r3, #4
 8002d12:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	f023 0201 	bic.w	r2, r3, #1
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	3b04      	subs	r3, #4
 8002d22:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002d24:	4a0c      	ldr	r2, [pc, #48]	; (8002d58 <pxPortInitialiseStack+0x64>)
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	3b14      	subs	r3, #20
 8002d2e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002d30:	687a      	ldr	r2, [r7, #4]
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	3b04      	subs	r3, #4
 8002d3a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	f06f 0202 	mvn.w	r2, #2
 8002d42:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	3b20      	subs	r3, #32
 8002d48:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3714      	adds	r7, #20
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr
 8002d58:	08002d5d 	.word	0x08002d5d

08002d5c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002d62:	2300      	movs	r3, #0
 8002d64:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002d66:	4b11      	ldr	r3, [pc, #68]	; (8002dac <prvTaskExitError+0x50>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d6e:	d009      	beq.n	8002d84 <prvTaskExitError+0x28>
 8002d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d74:	f383 8811 	msr	BASEPRI, r3
 8002d78:	f3bf 8f6f 	isb	sy
 8002d7c:	f3bf 8f4f 	dsb	sy
 8002d80:	60fb      	str	r3, [r7, #12]
 8002d82:	e7fe      	b.n	8002d82 <prvTaskExitError+0x26>
 8002d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d88:	f383 8811 	msr	BASEPRI, r3
 8002d8c:	f3bf 8f6f 	isb	sy
 8002d90:	f3bf 8f4f 	dsb	sy
 8002d94:	60bb      	str	r3, [r7, #8]
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002d96:	bf00      	nop
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d0fc      	beq.n	8002d98 <prvTaskExitError+0x3c>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002d9e:	bf00      	nop
 8002da0:	3714      	adds	r7, #20
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr
 8002daa:	bf00      	nop
 8002dac:	20000010 	.word	0x20000010

08002db0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002db0:	4b07      	ldr	r3, [pc, #28]	; (8002dd0 <pxCurrentTCBConst2>)
 8002db2:	6819      	ldr	r1, [r3, #0]
 8002db4:	6808      	ldr	r0, [r1, #0]
 8002db6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002dba:	f380 8809 	msr	PSP, r0
 8002dbe:	f3bf 8f6f 	isb	sy
 8002dc2:	f04f 0000 	mov.w	r0, #0
 8002dc6:	f380 8811 	msr	BASEPRI, r0
 8002dca:	4770      	bx	lr
 8002dcc:	f3af 8000 	nop.w

08002dd0 <pxCurrentTCBConst2>:
 8002dd0:	20000094 	.word	0x20000094
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8002dd4:	bf00      	nop
 8002dd6:	bf00      	nop

08002dd8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8002dd8:	4808      	ldr	r0, [pc, #32]	; (8002dfc <prvPortStartFirstTask+0x24>)
 8002dda:	6800      	ldr	r0, [r0, #0]
 8002ddc:	6800      	ldr	r0, [r0, #0]
 8002dde:	f380 8808 	msr	MSP, r0
 8002de2:	f04f 0000 	mov.w	r0, #0
 8002de6:	f380 8814 	msr	CONTROL, r0
 8002dea:	b662      	cpsie	i
 8002dec:	b661      	cpsie	f
 8002dee:	f3bf 8f4f 	dsb	sy
 8002df2:	f3bf 8f6f 	isb	sy
 8002df6:	df00      	svc	0
 8002df8:	bf00      	nop
 8002dfa:	0000      	.short	0x0000
 8002dfc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002e00:	bf00      	nop
 8002e02:	bf00      	nop

08002e04 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b086      	sub	sp, #24
 8002e08:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002e0a:	4b44      	ldr	r3, [pc, #272]	; (8002f1c <xPortStartScheduler+0x118>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a44      	ldr	r2, [pc, #272]	; (8002f20 <xPortStartScheduler+0x11c>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d109      	bne.n	8002e28 <xPortStartScheduler+0x24>
 8002e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e18:	f383 8811 	msr	BASEPRI, r3
 8002e1c:	f3bf 8f6f 	isb	sy
 8002e20:	f3bf 8f4f 	dsb	sy
 8002e24:	613b      	str	r3, [r7, #16]
 8002e26:	e7fe      	b.n	8002e26 <xPortStartScheduler+0x22>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002e28:	4b3c      	ldr	r3, [pc, #240]	; (8002f1c <xPortStartScheduler+0x118>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a3d      	ldr	r2, [pc, #244]	; (8002f24 <xPortStartScheduler+0x120>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d109      	bne.n	8002e46 <xPortStartScheduler+0x42>
 8002e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e36:	f383 8811 	msr	BASEPRI, r3
 8002e3a:	f3bf 8f6f 	isb	sy
 8002e3e:	f3bf 8f4f 	dsb	sy
 8002e42:	60fb      	str	r3, [r7, #12]
 8002e44:	e7fe      	b.n	8002e44 <xPortStartScheduler+0x40>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002e46:	4b38      	ldr	r3, [pc, #224]	; (8002f28 <xPortStartScheduler+0x124>)
 8002e48:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	22ff      	movs	r2, #255	; 0xff
 8002e56:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002e60:	78fb      	ldrb	r3, [r7, #3]
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002e68:	b2da      	uxtb	r2, r3
 8002e6a:	4b30      	ldr	r3, [pc, #192]	; (8002f2c <xPortStartScheduler+0x128>)
 8002e6c:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002e6e:	4b30      	ldr	r3, [pc, #192]	; (8002f30 <xPortStartScheduler+0x12c>)
 8002e70:	2207      	movs	r2, #7
 8002e72:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002e74:	e009      	b.n	8002e8a <xPortStartScheduler+0x86>
            {
                ulMaxPRIGROUPValue--;
 8002e76:	4b2e      	ldr	r3, [pc, #184]	; (8002f30 <xPortStartScheduler+0x12c>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	3b01      	subs	r3, #1
 8002e7c:	4a2c      	ldr	r2, [pc, #176]	; (8002f30 <xPortStartScheduler+0x12c>)
 8002e7e:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002e80:	78fb      	ldrb	r3, [r7, #3]
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	005b      	lsls	r3, r3, #1
 8002e86:	b2db      	uxtb	r3, r3
 8002e88:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002e8a:	78fb      	ldrb	r3, [r7, #3]
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e92:	2b80      	cmp	r3, #128	; 0x80
 8002e94:	d0ef      	beq.n	8002e76 <xPortStartScheduler+0x72>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002e96:	4b26      	ldr	r3, [pc, #152]	; (8002f30 <xPortStartScheduler+0x12c>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f1c3 0307 	rsb	r3, r3, #7
 8002e9e:	2b04      	cmp	r3, #4
 8002ea0:	d009      	beq.n	8002eb6 <xPortStartScheduler+0xb2>
 8002ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ea6:	f383 8811 	msr	BASEPRI, r3
 8002eaa:	f3bf 8f6f 	isb	sy
 8002eae:	f3bf 8f4f 	dsb	sy
 8002eb2:	60bb      	str	r3, [r7, #8]
 8002eb4:	e7fe      	b.n	8002eb4 <xPortStartScheduler+0xb0>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002eb6:	4b1e      	ldr	r3, [pc, #120]	; (8002f30 <xPortStartScheduler+0x12c>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	021b      	lsls	r3, r3, #8
 8002ebc:	4a1c      	ldr	r2, [pc, #112]	; (8002f30 <xPortStartScheduler+0x12c>)
 8002ebe:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002ec0:	4b1b      	ldr	r3, [pc, #108]	; (8002f30 <xPortStartScheduler+0x12c>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002ec8:	4a19      	ldr	r2, [pc, #100]	; (8002f30 <xPortStartScheduler+0x12c>)
 8002eca:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	b2da      	uxtb	r2, r3
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002ed4:	4b17      	ldr	r3, [pc, #92]	; (8002f34 <xPortStartScheduler+0x130>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a16      	ldr	r2, [pc, #88]	; (8002f34 <xPortStartScheduler+0x130>)
 8002eda:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ede:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002ee0:	4b14      	ldr	r3, [pc, #80]	; (8002f34 <xPortStartScheduler+0x130>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a13      	ldr	r2, [pc, #76]	; (8002f34 <xPortStartScheduler+0x130>)
 8002ee6:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8002eea:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002eec:	f000 f954 	bl	8003198 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002ef0:	4b11      	ldr	r3, [pc, #68]	; (8002f38 <xPortStartScheduler+0x134>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8002ef6:	f000 f973 	bl	80031e0 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002efa:	4b10      	ldr	r3, [pc, #64]	; (8002f3c <xPortStartScheduler+0x138>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a0f      	ldr	r2, [pc, #60]	; (8002f3c <xPortStartScheduler+0x138>)
 8002f00:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002f04:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002f06:	f7ff ff67 	bl	8002dd8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002f0a:	f7ff fd63 	bl	80029d4 <vTaskSwitchContext>
    prvTaskExitError();
 8002f0e:	f7ff ff25 	bl	8002d5c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002f12:	2300      	movs	r3, #0
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3718      	adds	r7, #24
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	e000ed00 	.word	0xe000ed00
 8002f20:	410fc271 	.word	0x410fc271
 8002f24:	410fc270 	.word	0x410fc270
 8002f28:	e000e400 	.word	0xe000e400
 8002f2c:	20000198 	.word	0x20000198
 8002f30:	2000019c 	.word	0x2000019c
 8002f34:	e000ed20 	.word	0xe000ed20
 8002f38:	20000010 	.word	0x20000010
 8002f3c:	e000ef34 	.word	0xe000ef34

08002f40 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b087      	sub	sp, #28
 8002f44:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002f46:	4b35      	ldr	r3, [pc, #212]	; (800301c <vInitPrioGroupValue+0xdc>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a35      	ldr	r2, [pc, #212]	; (8003020 <vInitPrioGroupValue+0xe0>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d109      	bne.n	8002f64 <vInitPrioGroupValue+0x24>
 8002f50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f54:	f383 8811 	msr	BASEPRI, r3
 8002f58:	f3bf 8f6f 	isb	sy
 8002f5c:	f3bf 8f4f 	dsb	sy
 8002f60:	613b      	str	r3, [r7, #16]
 8002f62:	e7fe      	b.n	8002f62 <vInitPrioGroupValue+0x22>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002f64:	4b2d      	ldr	r3, [pc, #180]	; (800301c <vInitPrioGroupValue+0xdc>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a2e      	ldr	r2, [pc, #184]	; (8003024 <vInitPrioGroupValue+0xe4>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d109      	bne.n	8002f82 <vInitPrioGroupValue+0x42>
 8002f6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f72:	f383 8811 	msr	BASEPRI, r3
 8002f76:	f3bf 8f6f 	isb	sy
 8002f7a:	f3bf 8f4f 	dsb	sy
 8002f7e:	60fb      	str	r3, [r7, #12]
 8002f80:	e7fe      	b.n	8002f80 <vInitPrioGroupValue+0x40>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002f82:	4b29      	ldr	r3, [pc, #164]	; (8003028 <vInitPrioGroupValue+0xe8>)
 8002f84:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	22ff      	movs	r2, #255	; 0xff
 8002f92:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002f9c:	78fb      	ldrb	r3, [r7, #3]
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002fa4:	b2da      	uxtb	r2, r3
 8002fa6:	4b21      	ldr	r3, [pc, #132]	; (800302c <vInitPrioGroupValue+0xec>)
 8002fa8:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002faa:	4b21      	ldr	r3, [pc, #132]	; (8003030 <vInitPrioGroupValue+0xf0>)
 8002fac:	2207      	movs	r2, #7
 8002fae:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002fb0:	e009      	b.n	8002fc6 <vInitPrioGroupValue+0x86>
            {
                ulMaxPRIGROUPValue--;
 8002fb2:	4b1f      	ldr	r3, [pc, #124]	; (8003030 <vInitPrioGroupValue+0xf0>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	3b01      	subs	r3, #1
 8002fb8:	4a1d      	ldr	r2, [pc, #116]	; (8003030 <vInitPrioGroupValue+0xf0>)
 8002fba:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002fbc:	78fb      	ldrb	r3, [r7, #3]
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	005b      	lsls	r3, r3, #1
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002fc6:	78fb      	ldrb	r3, [r7, #3]
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fce:	2b80      	cmp	r3, #128	; 0x80
 8002fd0:	d0ef      	beq.n	8002fb2 <vInitPrioGroupValue+0x72>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002fd2:	4b17      	ldr	r3, [pc, #92]	; (8003030 <vInitPrioGroupValue+0xf0>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f1c3 0307 	rsb	r3, r3, #7
 8002fda:	2b04      	cmp	r3, #4
 8002fdc:	d009      	beq.n	8002ff2 <vInitPrioGroupValue+0xb2>
 8002fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fe2:	f383 8811 	msr	BASEPRI, r3
 8002fe6:	f3bf 8f6f 	isb	sy
 8002fea:	f3bf 8f4f 	dsb	sy
 8002fee:	60bb      	str	r3, [r7, #8]
 8002ff0:	e7fe      	b.n	8002ff0 <vInitPrioGroupValue+0xb0>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002ff2:	4b0f      	ldr	r3, [pc, #60]	; (8003030 <vInitPrioGroupValue+0xf0>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	021b      	lsls	r3, r3, #8
 8002ff8:	4a0d      	ldr	r2, [pc, #52]	; (8003030 <vInitPrioGroupValue+0xf0>)
 8002ffa:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002ffc:	4b0c      	ldr	r3, [pc, #48]	; (8003030 <vInitPrioGroupValue+0xf0>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003004:	4a0a      	ldr	r2, [pc, #40]	; (8003030 <vInitPrioGroupValue+0xf0>)
 8003006:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	b2da      	uxtb	r2, r3
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8003010:	bf00      	nop
 8003012:	371c      	adds	r7, #28
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr
 800301c:	e000ed00 	.word	0xe000ed00
 8003020:	410fc271 	.word	0x410fc271
 8003024:	410fc270 	.word	0x410fc270
 8003028:	e000e400 	.word	0xe000e400
 800302c:	20000198 	.word	0x20000198
 8003030:	2000019c 	.word	0x2000019c

08003034 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003034:	b480      	push	{r7}
 8003036:	b083      	sub	sp, #12
 8003038:	af00      	add	r7, sp, #0
 800303a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800303e:	f383 8811 	msr	BASEPRI, r3
 8003042:	f3bf 8f6f 	isb	sy
 8003046:	f3bf 8f4f 	dsb	sy
 800304a:	607b      	str	r3, [r7, #4]
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800304c:	4b0e      	ldr	r3, [pc, #56]	; (8003088 <vPortEnterCritical+0x54>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	3301      	adds	r3, #1
 8003052:	4a0d      	ldr	r2, [pc, #52]	; (8003088 <vPortEnterCritical+0x54>)
 8003054:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8003056:	4b0c      	ldr	r3, [pc, #48]	; (8003088 <vPortEnterCritical+0x54>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	2b01      	cmp	r3, #1
 800305c:	d10e      	bne.n	800307c <vPortEnterCritical+0x48>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800305e:	4b0b      	ldr	r3, [pc, #44]	; (800308c <vPortEnterCritical+0x58>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	b2db      	uxtb	r3, r3
 8003064:	2b00      	cmp	r3, #0
 8003066:	d009      	beq.n	800307c <vPortEnterCritical+0x48>
 8003068:	f04f 0350 	mov.w	r3, #80	; 0x50
 800306c:	f383 8811 	msr	BASEPRI, r3
 8003070:	f3bf 8f6f 	isb	sy
 8003074:	f3bf 8f4f 	dsb	sy
 8003078:	603b      	str	r3, [r7, #0]
 800307a:	e7fe      	b.n	800307a <vPortEnterCritical+0x46>
    }
}
 800307c:	bf00      	nop
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr
 8003088:	20000010 	.word	0x20000010
 800308c:	e000ed04 	.word	0xe000ed04

08003090 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8003096:	4b11      	ldr	r3, [pc, #68]	; (80030dc <vPortExitCritical+0x4c>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d109      	bne.n	80030b2 <vPortExitCritical+0x22>
 800309e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030a2:	f383 8811 	msr	BASEPRI, r3
 80030a6:	f3bf 8f6f 	isb	sy
 80030aa:	f3bf 8f4f 	dsb	sy
 80030ae:	607b      	str	r3, [r7, #4]
 80030b0:	e7fe      	b.n	80030b0 <vPortExitCritical+0x20>
    uxCriticalNesting--;
 80030b2:	4b0a      	ldr	r3, [pc, #40]	; (80030dc <vPortExitCritical+0x4c>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	3b01      	subs	r3, #1
 80030b8:	4a08      	ldr	r2, [pc, #32]	; (80030dc <vPortExitCritical+0x4c>)
 80030ba:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80030bc:	4b07      	ldr	r3, [pc, #28]	; (80030dc <vPortExitCritical+0x4c>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d104      	bne.n	80030ce <vPortExitCritical+0x3e>
 80030c4:	2300      	movs	r3, #0
 80030c6:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	f383 8811 	msr	BASEPRI, r3
    {
        portENABLE_INTERRUPTS();
    }
}
 80030ce:	bf00      	nop
 80030d0:	370c      	adds	r7, #12
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr
 80030da:	bf00      	nop
 80030dc:	20000010 	.word	0x20000010

080030e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80030e0:	f3ef 8009 	mrs	r0, PSP
 80030e4:	f3bf 8f6f 	isb	sy
 80030e8:	4b15      	ldr	r3, [pc, #84]	; (8003140 <pxCurrentTCBConst>)
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	f01e 0f10 	tst.w	lr, #16
 80030f0:	bf08      	it	eq
 80030f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80030f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030fa:	6010      	str	r0, [r2, #0]
 80030fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003100:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003104:	f380 8811 	msr	BASEPRI, r0
 8003108:	f3bf 8f4f 	dsb	sy
 800310c:	f3bf 8f6f 	isb	sy
 8003110:	f7ff fc60 	bl	80029d4 <vTaskSwitchContext>
 8003114:	f04f 0000 	mov.w	r0, #0
 8003118:	f380 8811 	msr	BASEPRI, r0
 800311c:	bc09      	pop	{r0, r3}
 800311e:	6819      	ldr	r1, [r3, #0]
 8003120:	6808      	ldr	r0, [r1, #0]
 8003122:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003126:	f01e 0f10 	tst.w	lr, #16
 800312a:	bf08      	it	eq
 800312c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003130:	f380 8809 	msr	PSP, r0
 8003134:	f3bf 8f6f 	isb	sy
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	f3af 8000 	nop.w

08003140 <pxCurrentTCBConst>:
 8003140:	20000094 	.word	0x20000094
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003144:	bf00      	nop
 8003146:	bf00      	nop

08003148 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
        __asm volatile
 800314e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003152:	f383 8811 	msr	BASEPRI, r3
 8003156:	f3bf 8f6f 	isb	sy
 800315a:	f3bf 8f4f 	dsb	sy
 800315e:	607b      	str	r3, [r7, #4]
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8003160:	f001 f97e 	bl	8004460 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003164:	f7ff fb7a 	bl	800285c <xTaskIncrementTick>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d006      	beq.n	800317c <SysTick_Handler+0x34>
        {
			traceISR_EXIT_TO_SCHEDULER();
 800316e:	f001 f9d5 	bl	800451c <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003172:	4b08      	ldr	r3, [pc, #32]	; (8003194 <SysTick_Handler+0x4c>)
 8003174:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003178:	601a      	str	r2, [r3, #0]
 800317a:	e001      	b.n	8003180 <SysTick_Handler+0x38>
        }
		else
		{
			traceISR_EXIT();
 800317c:	f001 f9b2 	bl	80044e4 <SEGGER_SYSVIEW_RecordExitISR>
 8003180:	2300      	movs	r3, #0
 8003182:	603b      	str	r3, [r7, #0]
        __asm volatile
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	f383 8811 	msr	BASEPRI, r3
		}
    }
    portENABLE_INTERRUPTS();
}
 800318a:	bf00      	nop
 800318c:	3708      	adds	r7, #8
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	e000ed04 	.word	0xe000ed04

08003198 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 800319c:	4b0b      	ldr	r3, [pc, #44]	; (80031cc <vPortSetupTimerInterrupt+0x34>)
 800319e:	2200      	movs	r2, #0
 80031a0:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80031a2:	4b0b      	ldr	r3, [pc, #44]	; (80031d0 <vPortSetupTimerInterrupt+0x38>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80031a8:	4b0a      	ldr	r3, [pc, #40]	; (80031d4 <vPortSetupTimerInterrupt+0x3c>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a0a      	ldr	r2, [pc, #40]	; (80031d8 <vPortSetupTimerInterrupt+0x40>)
 80031ae:	fba2 2303 	umull	r2, r3, r2, r3
 80031b2:	099b      	lsrs	r3, r3, #6
 80031b4:	4a09      	ldr	r2, [pc, #36]	; (80031dc <vPortSetupTimerInterrupt+0x44>)
 80031b6:	3b01      	subs	r3, #1
 80031b8:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80031ba:	4b04      	ldr	r3, [pc, #16]	; (80031cc <vPortSetupTimerInterrupt+0x34>)
 80031bc:	2207      	movs	r2, #7
 80031be:	601a      	str	r2, [r3, #0]
}
 80031c0:	bf00      	nop
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop
 80031cc:	e000e010 	.word	0xe000e010
 80031d0:	e000e018 	.word	0xe000e018
 80031d4:	20000000 	.word	0x20000000
 80031d8:	10624dd3 	.word	0x10624dd3
 80031dc:	e000e014 	.word	0xe000e014

080031e0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80031e0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80031f0 <vPortEnableVFP+0x10>
 80031e4:	6801      	ldr	r1, [r0, #0]
 80031e6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80031ea:	6001      	str	r1, [r0, #0]
 80031ec:	4770      	bx	lr
 80031ee:	0000      	.short	0x0000
 80031f0:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80031f4:	bf00      	nop
 80031f6:	bf00      	nop

080031f8 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b08a      	sub	sp, #40	; 0x28
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8003200:	2300      	movs	r3, #0
 8003202:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8003204:	f7ff fa6c 	bl	80026e0 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8003208:	4b63      	ldr	r3, [pc, #396]	; (8003398 <pvPortMalloc+0x1a0>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d101      	bne.n	8003214 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8003210:	f000 f92e 	bl	8003470 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003214:	4b61      	ldr	r3, [pc, #388]	; (800339c <pvPortMalloc+0x1a4>)
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	4013      	ands	r3, r2
 800321c:	2b00      	cmp	r3, #0
 800321e:	f040 80a5 	bne.w	800336c <pvPortMalloc+0x174>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d02c      	beq.n	8003282 <pvPortMalloc+0x8a>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8003228:	2208      	movs	r2, #8
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 800322e:	687a      	ldr	r2, [r7, #4]
 8003230:	429a      	cmp	r2, r3
 8003232:	d226      	bcs.n	8003282 <pvPortMalloc+0x8a>
            {
                xWantedSize += xHeapStructSize;
 8003234:	2208      	movs	r2, #8
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4413      	add	r3, r2
 800323a:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	f003 0307 	and.w	r3, r3, #7
 8003242:	2b00      	cmp	r3, #0
 8003244:	d020      	beq.n	8003288 <pvPortMalloc+0x90>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	f023 0307 	bic.w	r3, r3, #7
 800324c:	3308      	adds	r3, #8
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	429a      	cmp	r2, r3
 8003252:	d213      	bcs.n	800327c <pvPortMalloc+0x84>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f023 0307 	bic.w	r3, r3, #7
 800325a:	3308      	adds	r3, #8
 800325c:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	f003 0307 	and.w	r3, r3, #7
 8003264:	2b00      	cmp	r3, #0
 8003266:	d00f      	beq.n	8003288 <pvPortMalloc+0x90>
        __asm volatile
 8003268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800326c:	f383 8811 	msr	BASEPRI, r3
 8003270:	f3bf 8f6f 	isb	sy
 8003274:	f3bf 8f4f 	dsb	sy
 8003278:	617b      	str	r3, [r7, #20]
 800327a:	e7fe      	b.n	800327a <pvPortMalloc+0x82>
                    }
                    else
                    {
                        xWantedSize = 0;
 800327c:	2300      	movs	r3, #0
 800327e:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003280:	e002      	b.n	8003288 <pvPortMalloc+0x90>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8003282:	2300      	movs	r3, #0
 8003284:	607b      	str	r3, [r7, #4]
 8003286:	e000      	b.n	800328a <pvPortMalloc+0x92>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003288:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d06d      	beq.n	800336c <pvPortMalloc+0x174>
 8003290:	4b43      	ldr	r3, [pc, #268]	; (80033a0 <pvPortMalloc+0x1a8>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	429a      	cmp	r2, r3
 8003298:	d868      	bhi.n	800336c <pvPortMalloc+0x174>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800329a:	4b42      	ldr	r3, [pc, #264]	; (80033a4 <pvPortMalloc+0x1ac>)
 800329c:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800329e:	4b41      	ldr	r3, [pc, #260]	; (80033a4 <pvPortMalloc+0x1ac>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80032a4:	e004      	b.n	80032b0 <pvPortMalloc+0xb8>
                {
                    pxPreviousBlock = pxBlock;
 80032a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a8:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80032aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80032b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	687a      	ldr	r2, [r7, #4]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d903      	bls.n	80032c2 <pvPortMalloc+0xca>
 80032ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d1f1      	bne.n	80032a6 <pvPortMalloc+0xae>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80032c2:	4b35      	ldr	r3, [pc, #212]	; (8003398 <pvPortMalloc+0x1a0>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d04f      	beq.n	800336c <pvPortMalloc+0x174>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80032cc:	6a3b      	ldr	r3, [r7, #32]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	2208      	movs	r2, #8
 80032d2:	4413      	add	r3, r2
 80032d4:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80032d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	6a3b      	ldr	r3, [r7, #32]
 80032dc:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80032de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e0:	685a      	ldr	r2, [r3, #4]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	1ad2      	subs	r2, r2, r3
 80032e6:	2308      	movs	r3, #8
 80032e8:	005b      	lsls	r3, r3, #1
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d91e      	bls.n	800332c <pvPortMalloc+0x134>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80032ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	4413      	add	r3, r2
 80032f4:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80032f6:	69bb      	ldr	r3, [r7, #24]
 80032f8:	f003 0307 	and.w	r3, r3, #7
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d009      	beq.n	8003314 <pvPortMalloc+0x11c>
 8003300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003304:	f383 8811 	msr	BASEPRI, r3
 8003308:	f3bf 8f6f 	isb	sy
 800330c:	f3bf 8f4f 	dsb	sy
 8003310:	613b      	str	r3, [r7, #16]
 8003312:	e7fe      	b.n	8003312 <pvPortMalloc+0x11a>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003316:	685a      	ldr	r2, [r3, #4]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	1ad2      	subs	r2, r2, r3
 800331c:	69bb      	ldr	r3, [r7, #24]
 800331e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003326:	69b8      	ldr	r0, [r7, #24]
 8003328:	f000 f904 	bl	8003534 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800332c:	4b1c      	ldr	r3, [pc, #112]	; (80033a0 <pvPortMalloc+0x1a8>)
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	4a1a      	ldr	r2, [pc, #104]	; (80033a0 <pvPortMalloc+0x1a8>)
 8003338:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800333a:	4b19      	ldr	r3, [pc, #100]	; (80033a0 <pvPortMalloc+0x1a8>)
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	4b1a      	ldr	r3, [pc, #104]	; (80033a8 <pvPortMalloc+0x1b0>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	429a      	cmp	r2, r3
 8003344:	d203      	bcs.n	800334e <pvPortMalloc+0x156>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003346:	4b16      	ldr	r3, [pc, #88]	; (80033a0 <pvPortMalloc+0x1a8>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a17      	ldr	r2, [pc, #92]	; (80033a8 <pvPortMalloc+0x1b0>)
 800334c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 800334e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003350:	685a      	ldr	r2, [r3, #4]
 8003352:	4b12      	ldr	r3, [pc, #72]	; (800339c <pvPortMalloc+0x1a4>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	431a      	orrs	r2, r3
 8003358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800335a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800335c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800335e:	2200      	movs	r2, #0
 8003360:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8003362:	4b12      	ldr	r3, [pc, #72]	; (80033ac <pvPortMalloc+0x1b4>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	3301      	adds	r3, #1
 8003368:	4a10      	ldr	r2, [pc, #64]	; (80033ac <pvPortMalloc+0x1b4>)
 800336a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800336c:	f7ff f9c6 	bl	80026fc <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	f003 0307 	and.w	r3, r3, #7
 8003376:	2b00      	cmp	r3, #0
 8003378:	d009      	beq.n	800338e <pvPortMalloc+0x196>
 800337a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800337e:	f383 8811 	msr	BASEPRI, r3
 8003382:	f3bf 8f6f 	isb	sy
 8003386:	f3bf 8f4f 	dsb	sy
 800338a:	60fb      	str	r3, [r7, #12]
 800338c:	e7fe      	b.n	800338c <pvPortMalloc+0x194>
    return pvReturn;
 800338e:	69fb      	ldr	r3, [r7, #28]
}
 8003390:	4618      	mov	r0, r3
 8003392:	3728      	adds	r7, #40	; 0x28
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	20012da8 	.word	0x20012da8
 800339c:	20012dbc 	.word	0x20012dbc
 80033a0:	20012dac 	.word	0x20012dac
 80033a4:	20012da0 	.word	0x20012da0
 80033a8:	20012db0 	.word	0x20012db0
 80033ac:	20012db4 	.word	0x20012db4

080033b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b086      	sub	sp, #24
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d04b      	beq.n	800345a <vPortFree+0xaa>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80033c2:	2308      	movs	r3, #8
 80033c4:	425b      	negs	r3, r3
 80033c6:	697a      	ldr	r2, [r7, #20]
 80033c8:	4413      	add	r3, r2
 80033ca:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	685a      	ldr	r2, [r3, #4]
 80033d4:	4b23      	ldr	r3, [pc, #140]	; (8003464 <vPortFree+0xb4>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4013      	ands	r3, r2
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d109      	bne.n	80033f2 <vPortFree+0x42>
 80033de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033e2:	f383 8811 	msr	BASEPRI, r3
 80033e6:	f3bf 8f6f 	isb	sy
 80033ea:	f3bf 8f4f 	dsb	sy
 80033ee:	60fb      	str	r3, [r7, #12]
 80033f0:	e7fe      	b.n	80033f0 <vPortFree+0x40>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d009      	beq.n	800340e <vPortFree+0x5e>
 80033fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033fe:	f383 8811 	msr	BASEPRI, r3
 8003402:	f3bf 8f6f 	isb	sy
 8003406:	f3bf 8f4f 	dsb	sy
 800340a:	60bb      	str	r3, [r7, #8]
 800340c:	e7fe      	b.n	800340c <vPortFree+0x5c>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	685a      	ldr	r2, [r3, #4]
 8003412:	4b14      	ldr	r3, [pc, #80]	; (8003464 <vPortFree+0xb4>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4013      	ands	r3, r2
 8003418:	2b00      	cmp	r3, #0
 800341a:	d01e      	beq.n	800345a <vPortFree+0xaa>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d11a      	bne.n	800345a <vPortFree+0xaa>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	685a      	ldr	r2, [r3, #4]
 8003428:	4b0e      	ldr	r3, [pc, #56]	; (8003464 <vPortFree+0xb4>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	43db      	mvns	r3, r3
 800342e:	401a      	ands	r2, r3
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8003434:	f7ff f954 	bl	80026e0 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	685a      	ldr	r2, [r3, #4]
 800343c:	4b0a      	ldr	r3, [pc, #40]	; (8003468 <vPortFree+0xb8>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4413      	add	r3, r2
 8003442:	4a09      	ldr	r2, [pc, #36]	; (8003468 <vPortFree+0xb8>)
 8003444:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003446:	6938      	ldr	r0, [r7, #16]
 8003448:	f000 f874 	bl	8003534 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800344c:	4b07      	ldr	r3, [pc, #28]	; (800346c <vPortFree+0xbc>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	3301      	adds	r3, #1
 8003452:	4a06      	ldr	r2, [pc, #24]	; (800346c <vPortFree+0xbc>)
 8003454:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003456:	f7ff f951 	bl	80026fc <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800345a:	bf00      	nop
 800345c:	3718      	adds	r7, #24
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop
 8003464:	20012dbc 	.word	0x20012dbc
 8003468:	20012dac 	.word	0x20012dac
 800346c:	20012db8 	.word	0x20012db8

08003470 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8003470:	b480      	push	{r7}
 8003472:	b085      	sub	sp, #20
 8003474:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003476:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800347a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800347c:	4b27      	ldr	r3, [pc, #156]	; (800351c <prvHeapInit+0xac>)
 800347e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	f003 0307 	and.w	r3, r3, #7
 8003486:	2b00      	cmp	r3, #0
 8003488:	d00c      	beq.n	80034a4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	3307      	adds	r3, #7
 800348e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f023 0307 	bic.w	r3, r3, #7
 8003496:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003498:	68ba      	ldr	r2, [r7, #8]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	4a1f      	ldr	r2, [pc, #124]	; (800351c <prvHeapInit+0xac>)
 80034a0:	4413      	add	r3, r2
 80034a2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80034a8:	4a1d      	ldr	r2, [pc, #116]	; (8003520 <prvHeapInit+0xb0>)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80034ae:	4b1c      	ldr	r3, [pc, #112]	; (8003520 <prvHeapInit+0xb0>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	68ba      	ldr	r2, [r7, #8]
 80034b8:	4413      	add	r3, r2
 80034ba:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80034bc:	2208      	movs	r2, #8
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	1a9b      	subs	r3, r3, r2
 80034c2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	f023 0307 	bic.w	r3, r3, #7
 80034ca:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	4a15      	ldr	r2, [pc, #84]	; (8003524 <prvHeapInit+0xb4>)
 80034d0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80034d2:	4b14      	ldr	r3, [pc, #80]	; (8003524 <prvHeapInit+0xb4>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	2200      	movs	r2, #0
 80034d8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80034da:	4b12      	ldr	r3, [pc, #72]	; (8003524 <prvHeapInit+0xb4>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2200      	movs	r2, #0
 80034e0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	68fa      	ldr	r2, [r7, #12]
 80034ea:	1ad2      	subs	r2, r2, r3
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80034f0:	4b0c      	ldr	r3, [pc, #48]	; (8003524 <prvHeapInit+0xb4>)
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	4a0a      	ldr	r2, [pc, #40]	; (8003528 <prvHeapInit+0xb8>)
 80034fe:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	4a09      	ldr	r2, [pc, #36]	; (800352c <prvHeapInit+0xbc>)
 8003506:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003508:	4b09      	ldr	r3, [pc, #36]	; (8003530 <prvHeapInit+0xc0>)
 800350a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800350e:	601a      	str	r2, [r3, #0]
}
 8003510:	bf00      	nop
 8003512:	3714      	adds	r7, #20
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr
 800351c:	200001a0 	.word	0x200001a0
 8003520:	20012da0 	.word	0x20012da0
 8003524:	20012da8 	.word	0x20012da8
 8003528:	20012db0 	.word	0x20012db0
 800352c:	20012dac 	.word	0x20012dac
 8003530:	20012dbc 	.word	0x20012dbc

08003534 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003534:	b480      	push	{r7}
 8003536:	b085      	sub	sp, #20
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800353c:	4b28      	ldr	r3, [pc, #160]	; (80035e0 <prvInsertBlockIntoFreeList+0xac>)
 800353e:	60fb      	str	r3, [r7, #12]
 8003540:	e002      	b.n	8003548 <prvInsertBlockIntoFreeList+0x14>
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	60fb      	str	r3, [r7, #12]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	687a      	ldr	r2, [r7, #4]
 800354e:	429a      	cmp	r2, r3
 8003550:	d8f7      	bhi.n	8003542 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	68ba      	ldr	r2, [r7, #8]
 800355c:	4413      	add	r3, r2
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	429a      	cmp	r2, r3
 8003562:	d108      	bne.n	8003576 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	685a      	ldr	r2, [r3, #4]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	441a      	add	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	68ba      	ldr	r2, [r7, #8]
 8003580:	441a      	add	r2, r3
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	429a      	cmp	r2, r3
 8003588:	d118      	bne.n	80035bc <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	4b15      	ldr	r3, [pc, #84]	; (80035e4 <prvInsertBlockIntoFreeList+0xb0>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	429a      	cmp	r2, r3
 8003594:	d00d      	beq.n	80035b2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	685a      	ldr	r2, [r3, #4]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	441a      	add	r2, r3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	601a      	str	r2, [r3, #0]
 80035b0:	e008      	b.n	80035c4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80035b2:	4b0c      	ldr	r3, [pc, #48]	; (80035e4 <prvInsertBlockIntoFreeList+0xb0>)
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	601a      	str	r2, [r3, #0]
 80035ba:	e003      	b.n	80035c4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80035c4:	68fa      	ldr	r2, [r7, #12]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d002      	beq.n	80035d2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80035d2:	bf00      	nop
 80035d4:	3714      	adds	r7, #20
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr
 80035de:	bf00      	nop
 80035e0:	20012da0 	.word	0x20012da0
 80035e4:	20012da8 	.word	0x20012da8

080035e8 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b086      	sub	sp, #24
 80035ec:	af02      	add	r7, sp, #8
 80035ee:	60f8      	str	r0, [r7, #12]
 80035f0:	60b9      	str	r1, [r7, #8]
 80035f2:	607a      	str	r2, [r7, #4]
 80035f4:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80035f6:	2205      	movs	r2, #5
 80035f8:	492b      	ldr	r1, [pc, #172]	; (80036a8 <SYSVIEW_AddTask+0xc0>)
 80035fa:	68b8      	ldr	r0, [r7, #8]
 80035fc:	f001 fa48 	bl	8004a90 <memcmp>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d04b      	beq.n	800369e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8003606:	4b29      	ldr	r3, [pc, #164]	; (80036ac <SYSVIEW_AddTask+0xc4>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	2b07      	cmp	r3, #7
 800360c:	d903      	bls.n	8003616 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800360e:	4828      	ldr	r0, [pc, #160]	; (80036b0 <SYSVIEW_AddTask+0xc8>)
 8003610:	f001 f9be 	bl	8004990 <SEGGER_SYSVIEW_Warn>
    return;
 8003614:	e044      	b.n	80036a0 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8003616:	4b25      	ldr	r3, [pc, #148]	; (80036ac <SYSVIEW_AddTask+0xc4>)
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	4926      	ldr	r1, [pc, #152]	; (80036b4 <SYSVIEW_AddTask+0xcc>)
 800361c:	4613      	mov	r3, r2
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	4413      	add	r3, r2
 8003622:	009b      	lsls	r3, r3, #2
 8003624:	440b      	add	r3, r1
 8003626:	68fa      	ldr	r2, [r7, #12]
 8003628:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800362a:	4b20      	ldr	r3, [pc, #128]	; (80036ac <SYSVIEW_AddTask+0xc4>)
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	4921      	ldr	r1, [pc, #132]	; (80036b4 <SYSVIEW_AddTask+0xcc>)
 8003630:	4613      	mov	r3, r2
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	4413      	add	r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	440b      	add	r3, r1
 800363a:	3304      	adds	r3, #4
 800363c:	68ba      	ldr	r2, [r7, #8]
 800363e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8003640:	4b1a      	ldr	r3, [pc, #104]	; (80036ac <SYSVIEW_AddTask+0xc4>)
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	491b      	ldr	r1, [pc, #108]	; (80036b4 <SYSVIEW_AddTask+0xcc>)
 8003646:	4613      	mov	r3, r2
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	4413      	add	r3, r2
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	440b      	add	r3, r1
 8003650:	3308      	adds	r3, #8
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8003656:	4b15      	ldr	r3, [pc, #84]	; (80036ac <SYSVIEW_AddTask+0xc4>)
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	4916      	ldr	r1, [pc, #88]	; (80036b4 <SYSVIEW_AddTask+0xcc>)
 800365c:	4613      	mov	r3, r2
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	4413      	add	r3, r2
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	440b      	add	r3, r1
 8003666:	330c      	adds	r3, #12
 8003668:	683a      	ldr	r2, [r7, #0]
 800366a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800366c:	4b0f      	ldr	r3, [pc, #60]	; (80036ac <SYSVIEW_AddTask+0xc4>)
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	4910      	ldr	r1, [pc, #64]	; (80036b4 <SYSVIEW_AddTask+0xcc>)
 8003672:	4613      	mov	r3, r2
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	4413      	add	r3, r2
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	440b      	add	r3, r1
 800367c:	3310      	adds	r3, #16
 800367e:	69ba      	ldr	r2, [r7, #24]
 8003680:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8003682:	4b0a      	ldr	r3, [pc, #40]	; (80036ac <SYSVIEW_AddTask+0xc4>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	3301      	adds	r3, #1
 8003688:	4a08      	ldr	r2, [pc, #32]	; (80036ac <SYSVIEW_AddTask+0xc4>)
 800368a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800368c:	69bb      	ldr	r3, [r7, #24]
 800368e:	9300      	str	r3, [sp, #0]
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	687a      	ldr	r2, [r7, #4]
 8003694:	68b9      	ldr	r1, [r7, #8]
 8003696:	68f8      	ldr	r0, [r7, #12]
 8003698:	f000 f80e 	bl	80036b8 <SYSVIEW_SendTaskInfo>
 800369c:	e000      	b.n	80036a0 <SYSVIEW_AddTask+0xb8>
    return;
 800369e:	bf00      	nop

}
 80036a0:	3710      	adds	r7, #16
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	08005394 	.word	0x08005394
 80036ac:	20012e60 	.word	0x20012e60
 80036b0:	0800539c 	.word	0x0800539c
 80036b4:	20012dc0 	.word	0x20012dc0

080036b8 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b08a      	sub	sp, #40	; 0x28
 80036bc:	af00      	add	r7, sp, #0
 80036be:	60f8      	str	r0, [r7, #12]
 80036c0:	60b9      	str	r1, [r7, #8]
 80036c2:	607a      	str	r2, [r7, #4]
 80036c4:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 80036c6:	f107 0314 	add.w	r3, r7, #20
 80036ca:	2214      	movs	r2, #20
 80036cc:	2100      	movs	r1, #0
 80036ce:	4618      	mov	r0, r3
 80036d0:	f001 f9f8 	bl	8004ac4 <memset>
  TaskInfo.TaskID     = TaskID;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 80036e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036e6:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 80036e8:	f107 0314 	add.w	r3, r7, #20
 80036ec:	4618      	mov	r0, r3
 80036ee:	f000 fd8f 	bl	8004210 <SEGGER_SYSVIEW_SendTaskInfo>
}
 80036f2:	bf00      	nop
 80036f4:	3728      	adds	r7, #40	; 0x28
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
	...

080036fc <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b084      	sub	sp, #16
 8003700:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8003702:	4b1e      	ldr	r3, [pc, #120]	; (800377c <USART2_IRQHandler+0x80>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f003 0320 	and.w	r3, r3, #32
 800370e:	2b00      	cmp	r3, #0
 8003710:	d011      	beq.n	8003736 <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8003712:	4b1b      	ldr	r3, [pc, #108]	; (8003780 <USART2_IRQHandler+0x84>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	b2db      	uxtb	r3, r3
 8003718:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	f003 030b 	and.w	r3, r3, #11
 8003720:	2b00      	cmp	r3, #0
 8003722:	d108      	bne.n	8003736 <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8003724:	4b17      	ldr	r3, [pc, #92]	; (8003784 <USART2_IRQHandler+0x88>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d004      	beq.n	8003736 <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 800372c:	4b15      	ldr	r3, [pc, #84]	; (8003784 <USART2_IRQHandler+0x88>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	79fa      	ldrb	r2, [r7, #7]
 8003732:	4610      	mov	r0, r2
 8003734:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800373c:	2b00      	cmp	r3, #0
 800373e:	d01a      	beq.n	8003776 <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8003740:	4b11      	ldr	r3, [pc, #68]	; (8003788 <USART2_IRQHandler+0x8c>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d015      	beq.n	8003774 <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8003748:	4b0f      	ldr	r3, [pc, #60]	; (8003788 <USART2_IRQHandler+0x8c>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	1dfa      	adds	r2, r7, #7
 800374e:	4610      	mov	r0, r2
 8003750:	4798      	blx	r3
 8003752:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d106      	bne.n	8003768 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 800375a:	4b0c      	ldr	r3, [pc, #48]	; (800378c <USART2_IRQHandler+0x90>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a0b      	ldr	r2, [pc, #44]	; (800378c <USART2_IRQHandler+0x90>)
 8003760:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003764:	6013      	str	r3, [r2, #0]
 8003766:	e006      	b.n	8003776 <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8003768:	4b04      	ldr	r3, [pc, #16]	; (800377c <USART2_IRQHandler+0x80>)
 800376a:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 800376c:	79fa      	ldrb	r2, [r7, #7]
 800376e:	4b04      	ldr	r3, [pc, #16]	; (8003780 <USART2_IRQHandler+0x84>)
 8003770:	601a      	str	r2, [r3, #0]
 8003772:	e000      	b.n	8003776 <USART2_IRQHandler+0x7a>
      return;
 8003774:	bf00      	nop
    }
  }
}
 8003776:	3710      	adds	r7, #16
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}
 800377c:	40004400 	.word	0x40004400
 8003780:	40004404 	.word	0x40004404
 8003784:	20012e64 	.word	0x20012e64
 8003788:	20012e68 	.word	0x20012e68
 800378c:	4000440c 	.word	0x4000440c

08003790 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8003790:	b480      	push	{r7}
 8003792:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8003794:	4b05      	ldr	r3, [pc, #20]	; (80037ac <HIF_UART_EnableTXEInterrupt+0x1c>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a04      	ldr	r2, [pc, #16]	; (80037ac <HIF_UART_EnableTXEInterrupt+0x1c>)
 800379a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800379e:	6013      	str	r3, [r2, #0]
}
 80037a0:	bf00      	nop
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop
 80037ac:	4000440c 	.word	0x4000440c

080037b0 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 80037b0:	b480      	push	{r7}
 80037b2:	b083      	sub	sp, #12
 80037b4:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80037b6:	4b24      	ldr	r3, [pc, #144]	; (8003848 <_DoInit+0x98>)
 80037b8:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2203      	movs	r2, #3
 80037be:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2203      	movs	r2, #3
 80037c4:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a20      	ldr	r2, [pc, #128]	; (800384c <_DoInit+0x9c>)
 80037ca:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	4a20      	ldr	r2, [pc, #128]	; (8003850 <_DoInit+0xa0>)
 80037d0:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80037d8:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2200      	movs	r2, #0
 80037de:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	4a17      	ldr	r2, [pc, #92]	; (800384c <_DoInit+0x9c>)
 80037f0:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4a17      	ldr	r2, [pc, #92]	; (8003854 <_DoInit+0xa4>)
 80037f6:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2210      	movs	r2, #16
 80037fc:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	3307      	adds	r3, #7
 8003814:	4a10      	ldr	r2, [pc, #64]	; (8003858 <_DoInit+0xa8>)
 8003816:	6810      	ldr	r0, [r2, #0]
 8003818:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 800381a:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4a0e      	ldr	r2, [pc, #56]	; (800385c <_DoInit+0xac>)
 8003822:	6810      	ldr	r0, [r2, #0]
 8003824:	6018      	str	r0, [r3, #0]
 8003826:	8891      	ldrh	r1, [r2, #4]
 8003828:	7992      	ldrb	r2, [r2, #6]
 800382a:	8099      	strh	r1, [r3, #4]
 800382c:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 800382e:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2220      	movs	r2, #32
 8003836:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003838:	f3bf 8f5f 	dmb	sy
}
 800383c:	bf00      	nop
 800383e:	370c      	adds	r7, #12
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr
 8003848:	200133e0 	.word	0x200133e0
 800384c:	080053ec 	.word	0x080053ec
 8003850:	20012e6c 	.word	0x20012e6c
 8003854:	2001326c 	.word	0x2001326c
 8003858:	080053f8 	.word	0x080053f8
 800385c:	080053fc 	.word	0x080053fc

08003860 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003860:	b580      	push	{r7, lr}
 8003862:	b08c      	sub	sp, #48	; 0x30
 8003864:	af00      	add	r7, sp, #0
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	60b9      	str	r1, [r7, #8]
 800386a:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 800386c:	4b3e      	ldr	r3, [pc, #248]	; (8003968 <SEGGER_RTT_ReadNoLock+0x108>)
 800386e:	623b      	str	r3, [r7, #32]
 8003870:	6a3b      	ldr	r3, [r7, #32]
 8003872:	781b      	ldrb	r3, [r3, #0]
 8003874:	b2db      	uxtb	r3, r3
 8003876:	2b00      	cmp	r3, #0
 8003878:	d101      	bne.n	800387e <SEGGER_RTT_ReadNoLock+0x1e>
 800387a:	f7ff ff99 	bl	80037b0 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800387e:	68fa      	ldr	r2, [r7, #12]
 8003880:	4613      	mov	r3, r2
 8003882:	005b      	lsls	r3, r3, #1
 8003884:	4413      	add	r3, r2
 8003886:	00db      	lsls	r3, r3, #3
 8003888:	3360      	adds	r3, #96	; 0x60
 800388a:	4a37      	ldr	r2, [pc, #220]	; (8003968 <SEGGER_RTT_ReadNoLock+0x108>)
 800388c:	4413      	add	r3, r2
 800388e:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	691b      	ldr	r3, [r3, #16]
 8003898:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 80038a0:	2300      	movs	r3, #0
 80038a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 80038a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038a6:	69bb      	ldr	r3, [r7, #24]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d92b      	bls.n	8003904 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80038ac:	69fb      	ldr	r3, [r7, #28]
 80038ae:	689a      	ldr	r2, [r3, #8]
 80038b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80038b6:	697a      	ldr	r2, [r7, #20]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	4293      	cmp	r3, r2
 80038bc:	bf28      	it	cs
 80038be:	4613      	movcs	r3, r2
 80038c0:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	685a      	ldr	r2, [r3, #4]
 80038c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038c8:	4413      	add	r3, r2
 80038ca:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80038cc:	697a      	ldr	r2, [r7, #20]
 80038ce:	6939      	ldr	r1, [r7, #16]
 80038d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80038d2:	f001 f8ec 	bl	8004aae <memcpy>
    NumBytesRead += NumBytesRem;
 80038d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	4413      	add	r3, r2
 80038dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80038de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	4413      	add	r3, r2
 80038e4:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80038ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	4413      	add	r3, r2
 80038f4:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d101      	bne.n	8003904 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8003900:	2300      	movs	r3, #0
 8003902:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003904:	69ba      	ldr	r2, [r7, #24]
 8003906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 800390c:	697a      	ldr	r2, [r7, #20]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4293      	cmp	r3, r2
 8003912:	bf28      	it	cs
 8003914:	4613      	movcs	r3, r2
 8003916:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d019      	beq.n	8003952 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800391e:	69fb      	ldr	r3, [r7, #28]
 8003920:	685a      	ldr	r2, [r3, #4]
 8003922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003924:	4413      	add	r3, r2
 8003926:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003928:	697a      	ldr	r2, [r7, #20]
 800392a:	6939      	ldr	r1, [r7, #16]
 800392c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800392e:	f001 f8be 	bl	8004aae <memcpy>
    NumBytesRead += NumBytesRem;
 8003932:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	4413      	add	r3, r2
 8003938:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800393a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	4413      	add	r3, r2
 8003940:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8003942:	687a      	ldr	r2, [r7, #4]
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	1ad3      	subs	r3, r2, r3
 8003948:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800394a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	4413      	add	r3, r2
 8003950:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8003952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003954:	2b00      	cmp	r3, #0
 8003956:	d002      	beq.n	800395e <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800395c:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800395e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003960:	4618      	mov	r0, r3
 8003962:	3730      	adds	r7, #48	; 0x30
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}
 8003968:	200133e0 	.word	0x200133e0

0800396c <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 800396c:	b480      	push	{r7}
 800396e:	b087      	sub	sp, #28
 8003970:	af00      	add	r7, sp, #0
 8003972:	60f8      	str	r0, [r7, #12]
 8003974:	60b9      	str	r1, [r7, #8]
 8003976:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8003978:	2300      	movs	r3, #0
 800397a:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 800397c:	e002      	b.n	8003984 <_EncodeStr+0x18>
    Len++;
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	3301      	adds	r3, #1
 8003982:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8003984:	68ba      	ldr	r2, [r7, #8]
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	4413      	add	r3, r2
 800398a:	781b      	ldrb	r3, [r3, #0]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d1f6      	bne.n	800397e <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8003990:	693a      	ldr	r2, [r7, #16]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	429a      	cmp	r2, r3
 8003996:	d901      	bls.n	800399c <_EncodeStr+0x30>
    Len = Limit;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	2bfe      	cmp	r3, #254	; 0xfe
 80039a0:	d806      	bhi.n	80039b0 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	1c5a      	adds	r2, r3, #1
 80039a6:	60fa      	str	r2, [r7, #12]
 80039a8:	693a      	ldr	r2, [r7, #16]
 80039aa:	b2d2      	uxtb	r2, r2
 80039ac:	701a      	strb	r2, [r3, #0]
 80039ae:	e011      	b.n	80039d4 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	1c5a      	adds	r2, r3, #1
 80039b4:	60fa      	str	r2, [r7, #12]
 80039b6:	22ff      	movs	r2, #255	; 0xff
 80039b8:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	1c5a      	adds	r2, r3, #1
 80039be:	60fa      	str	r2, [r7, #12]
 80039c0:	693a      	ldr	r2, [r7, #16]
 80039c2:	b2d2      	uxtb	r2, r2
 80039c4:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	0a19      	lsrs	r1, r3, #8
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	1c5a      	adds	r2, r3, #1
 80039ce:	60fa      	str	r2, [r7, #12]
 80039d0:	b2ca      	uxtb	r2, r1
 80039d2:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 80039d4:	2300      	movs	r3, #0
 80039d6:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80039d8:	e00a      	b.n	80039f0 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 80039da:	68ba      	ldr	r2, [r7, #8]
 80039dc:	1c53      	adds	r3, r2, #1
 80039de:	60bb      	str	r3, [r7, #8]
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	1c59      	adds	r1, r3, #1
 80039e4:	60f9      	str	r1, [r7, #12]
 80039e6:	7812      	ldrb	r2, [r2, #0]
 80039e8:	701a      	strb	r2, [r3, #0]
    n++;
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	3301      	adds	r3, #1
 80039ee:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80039f0:	697a      	ldr	r2, [r7, #20]
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d3f0      	bcc.n	80039da <_EncodeStr+0x6e>
  }
  return pPayload;
 80039f8:	68fb      	ldr	r3, [r7, #12]
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	371c      	adds	r7, #28
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr

08003a06 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8003a06:	b480      	push	{r7}
 8003a08:	b083      	sub	sp, #12
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	3304      	adds	r3, #4
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	370c      	adds	r7, #12
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
	...

08003a20 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8003a26:	4b33      	ldr	r3, [pc, #204]	; (8003af4 <_HandleIncomingPacket+0xd4>)
 8003a28:	7e1b      	ldrb	r3, [r3, #24]
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	1cfb      	adds	r3, r7, #3
 8003a2e:	2201      	movs	r2, #1
 8003a30:	4619      	mov	r1, r3
 8003a32:	f7ff ff15 	bl	8003860 <SEGGER_RTT_ReadNoLock>
 8003a36:	4603      	mov	r3, r0
 8003a38:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	dd4d      	ble.n	8003adc <_HandleIncomingPacket+0xbc>
    switch (Cmd) {
 8003a40:	78fb      	ldrb	r3, [r7, #3]
 8003a42:	2b05      	cmp	r3, #5
 8003a44:	d022      	beq.n	8003a8c <_HandleIncomingPacket+0x6c>
 8003a46:	2b05      	cmp	r3, #5
 8003a48:	dc0b      	bgt.n	8003a62 <_HandleIncomingPacket+0x42>
 8003a4a:	2b02      	cmp	r3, #2
 8003a4c:	d015      	beq.n	8003a7a <_HandleIncomingPacket+0x5a>
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	dc02      	bgt.n	8003a58 <_HandleIncomingPacket+0x38>
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d00e      	beq.n	8003a74 <_HandleIncomingPacket+0x54>
 8003a56:	e034      	b.n	8003ac2 <_HandleIncomingPacket+0xa2>
 8003a58:	2b03      	cmp	r3, #3
 8003a5a:	d011      	beq.n	8003a80 <_HandleIncomingPacket+0x60>
 8003a5c:	2b04      	cmp	r3, #4
 8003a5e:	d012      	beq.n	8003a86 <_HandleIncomingPacket+0x66>
 8003a60:	e02f      	b.n	8003ac2 <_HandleIncomingPacket+0xa2>
 8003a62:	2b07      	cmp	r3, #7
 8003a64:	d018      	beq.n	8003a98 <_HandleIncomingPacket+0x78>
 8003a66:	2b07      	cmp	r3, #7
 8003a68:	db13      	blt.n	8003a92 <_HandleIncomingPacket+0x72>
 8003a6a:	2b7f      	cmp	r3, #127	; 0x7f
 8003a6c:	d038      	beq.n	8003ae0 <_HandleIncomingPacket+0xc0>
 8003a6e:	2b80      	cmp	r3, #128	; 0x80
 8003a70:	d015      	beq.n	8003a9e <_HandleIncomingPacket+0x7e>
 8003a72:	e026      	b.n	8003ac2 <_HandleIncomingPacket+0xa2>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8003a74:	f000 fa50 	bl	8003f18 <SEGGER_SYSVIEW_Start>
      break;
 8003a78:	e037      	b.n	8003aea <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8003a7a:	f000 fb09 	bl	8004090 <SEGGER_SYSVIEW_Stop>
      break;
 8003a7e:	e034      	b.n	8003aea <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8003a80:	f000 fcbe 	bl	8004400 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8003a84:	e031      	b.n	8003aea <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8003a86:	f000 fca7 	bl	80043d8 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8003a8a:	e02e      	b.n	8003aea <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8003a8c:	f000 fb26 	bl	80040dc <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8003a90:	e02b      	b.n	8003aea <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8003a92:	f000 ff3f 	bl	8004914 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8003a96:	e028      	b.n	8003aea <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8003a98:	f000 ff1e 	bl	80048d8 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8003a9c:	e025      	b.n	8003aea <_HandleIncomingPacket+0xca>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8003a9e:	4b15      	ldr	r3, [pc, #84]	; (8003af4 <_HandleIncomingPacket+0xd4>)
 8003aa0:	7e1b      	ldrb	r3, [r3, #24]
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	1cfb      	adds	r3, r7, #3
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	4619      	mov	r1, r3
 8003aaa:	f7ff fed9 	bl	8003860 <SEGGER_RTT_ReadNoLock>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	dd15      	ble.n	8003ae4 <_HandleIncomingPacket+0xc4>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8003ab8:	78fb      	ldrb	r3, [r7, #3]
 8003aba:	4618      	mov	r0, r3
 8003abc:	f000 fe8c 	bl	80047d8 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8003ac0:	e010      	b.n	8003ae4 <_HandleIncomingPacket+0xc4>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8003ac2:	78fb      	ldrb	r3, [r7, #3]
 8003ac4:	b25b      	sxtb	r3, r3
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	da0e      	bge.n	8003ae8 <_HandleIncomingPacket+0xc8>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8003aca:	4b0a      	ldr	r3, [pc, #40]	; (8003af4 <_HandleIncomingPacket+0xd4>)
 8003acc:	7e1b      	ldrb	r3, [r3, #24]
 8003ace:	4618      	mov	r0, r3
 8003ad0:	1cfb      	adds	r3, r7, #3
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	f7ff fec3 	bl	8003860 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8003ada:	e005      	b.n	8003ae8 <_HandleIncomingPacket+0xc8>
    }
  }
 8003adc:	bf00      	nop
 8003ade:	e004      	b.n	8003aea <_HandleIncomingPacket+0xca>
      break;
 8003ae0:	bf00      	nop
 8003ae2:	e002      	b.n	8003aea <_HandleIncomingPacket+0xca>
      break;
 8003ae4:	bf00      	nop
 8003ae6:	e000      	b.n	8003aea <_HandleIncomingPacket+0xca>
      break;
 8003ae8:	bf00      	nop
}
 8003aea:	bf00      	nop
 8003aec:	3708      	adds	r7, #8
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	2001327c 	.word	0x2001327c

08003af8 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b08c      	sub	sp, #48	; 0x30
 8003afc:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8003afe:	2301      	movs	r3, #1
 8003b00:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8003b02:	1d3b      	adds	r3, r7, #4
 8003b04:	3301      	adds	r3, #1
 8003b06:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b0c:	4b32      	ldr	r3, [pc, #200]	; (8003bd8 <_TrySendOverflowPacket+0xe0>)
 8003b0e:	695b      	ldr	r3, [r3, #20]
 8003b10:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b12:	e00b      	b.n	8003b2c <_TrySendOverflowPacket+0x34>
 8003b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b16:	b2da      	uxtb	r2, r3
 8003b18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b1a:	1c59      	adds	r1, r3, #1
 8003b1c:	62f9      	str	r1, [r7, #44]	; 0x2c
 8003b1e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003b22:	b2d2      	uxtb	r2, r2
 8003b24:	701a      	strb	r2, [r3, #0]
 8003b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b28:	09db      	lsrs	r3, r3, #7
 8003b2a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b2e:	2b7f      	cmp	r3, #127	; 0x7f
 8003b30:	d8f0      	bhi.n	8003b14 <_TrySendOverflowPacket+0x1c>
 8003b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b34:	1c5a      	adds	r2, r3, #1
 8003b36:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003b38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b3a:	b2d2      	uxtb	r2, r2
 8003b3c:	701a      	strb	r2, [r3, #0]
 8003b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b40:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8003b42:	4b26      	ldr	r3, [pc, #152]	; (8003bdc <_TrySendOverflowPacket+0xe4>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8003b48:	4b23      	ldr	r3, [pc, #140]	; (8003bd8 <_TrySendOverflowPacket+0xe0>)
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	69ba      	ldr	r2, [r7, #24]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8003b52:	69fb      	ldr	r3, [r7, #28]
 8003b54:	627b      	str	r3, [r7, #36]	; 0x24
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	623b      	str	r3, [r7, #32]
 8003b5a:	e00b      	b.n	8003b74 <_TrySendOverflowPacket+0x7c>
 8003b5c:	6a3b      	ldr	r3, [r7, #32]
 8003b5e:	b2da      	uxtb	r2, r3
 8003b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b62:	1c59      	adds	r1, r3, #1
 8003b64:	6279      	str	r1, [r7, #36]	; 0x24
 8003b66:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003b6a:	b2d2      	uxtb	r2, r2
 8003b6c:	701a      	strb	r2, [r3, #0]
 8003b6e:	6a3b      	ldr	r3, [r7, #32]
 8003b70:	09db      	lsrs	r3, r3, #7
 8003b72:	623b      	str	r3, [r7, #32]
 8003b74:	6a3b      	ldr	r3, [r7, #32]
 8003b76:	2b7f      	cmp	r3, #127	; 0x7f
 8003b78:	d8f0      	bhi.n	8003b5c <_TrySendOverflowPacket+0x64>
 8003b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7c:	1c5a      	adds	r2, r3, #1
 8003b7e:	627a      	str	r2, [r7, #36]	; 0x24
 8003b80:	6a3a      	ldr	r2, [r7, #32]
 8003b82:	b2d2      	uxtb	r2, r2
 8003b84:	701a      	strb	r2, [r3, #0]
 8003b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b88:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8003b8a:	4b13      	ldr	r3, [pc, #76]	; (8003bd8 <_TrySendOverflowPacket+0xe0>)
 8003b8c:	785b      	ldrb	r3, [r3, #1]
 8003b8e:	4618      	mov	r0, r3
 8003b90:	69fa      	ldr	r2, [r7, #28]
 8003b92:	1d3b      	adds	r3, r7, #4
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	461a      	mov	r2, r3
 8003b98:	1d3b      	adds	r3, r7, #4
 8003b9a:	4619      	mov	r1, r3
 8003b9c:	f7fc fb18 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 8003ba4:	f7ff fdf4 	bl	8003790 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d009      	beq.n	8003bc2 <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8003bae:	4a0a      	ldr	r2, [pc, #40]	; (8003bd8 <_TrySendOverflowPacket+0xe0>)
 8003bb0:	69bb      	ldr	r3, [r7, #24]
 8003bb2:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8003bb4:	4b08      	ldr	r3, [pc, #32]	; (8003bd8 <_TrySendOverflowPacket+0xe0>)
 8003bb6:	781b      	ldrb	r3, [r3, #0]
 8003bb8:	3b01      	subs	r3, #1
 8003bba:	b2da      	uxtb	r2, r3
 8003bbc:	4b06      	ldr	r3, [pc, #24]	; (8003bd8 <_TrySendOverflowPacket+0xe0>)
 8003bbe:	701a      	strb	r2, [r3, #0]
 8003bc0:	e004      	b.n	8003bcc <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8003bc2:	4b05      	ldr	r3, [pc, #20]	; (8003bd8 <_TrySendOverflowPacket+0xe0>)
 8003bc4:	695b      	ldr	r3, [r3, #20]
 8003bc6:	3301      	adds	r3, #1
 8003bc8:	4a03      	ldr	r2, [pc, #12]	; (8003bd8 <_TrySendOverflowPacket+0xe0>)
 8003bca:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8003bcc:	693b      	ldr	r3, [r7, #16]
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3730      	adds	r7, #48	; 0x30
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	2001327c 	.word	0x2001327c
 8003bdc:	e0001004 	.word	0xe0001004

08003be0 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b08a      	sub	sp, #40	; 0x28
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	60f8      	str	r0, [r7, #12]
 8003be8:	60b9      	str	r1, [r7, #8]
 8003bea:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8003bec:	4b6d      	ldr	r3, [pc, #436]	; (8003da4 <_SendPacket+0x1c4>)
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d010      	beq.n	8003c16 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8003bf4:	4b6b      	ldr	r3, [pc, #428]	; (8003da4 <_SendPacket+0x1c4>)
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	f000 80a5 	beq.w	8003d48 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8003bfe:	4b69      	ldr	r3, [pc, #420]	; (8003da4 <_SendPacket+0x1c4>)
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d109      	bne.n	8003c1a <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8003c06:	f7ff ff77 	bl	8003af8 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8003c0a:	4b66      	ldr	r3, [pc, #408]	; (8003da4 <_SendPacket+0x1c4>)
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	f040 809c 	bne.w	8003d4c <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 8003c14:	e001      	b.n	8003c1a <_SendPacket+0x3a>
    goto Send;
 8003c16:	bf00      	nop
 8003c18:	e000      	b.n	8003c1c <_SendPacket+0x3c>
Send:
 8003c1a:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2b1f      	cmp	r3, #31
 8003c20:	d809      	bhi.n	8003c36 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8003c22:	4b60      	ldr	r3, [pc, #384]	; (8003da4 <_SendPacket+0x1c4>)
 8003c24:	69da      	ldr	r2, [r3, #28]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	fa22 f303 	lsr.w	r3, r2, r3
 8003c2c:	f003 0301 	and.w	r3, r3, #1
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	f040 808d 	bne.w	8003d50 <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2b17      	cmp	r3, #23
 8003c3a:	d807      	bhi.n	8003c4c <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	60fb      	str	r3, [r7, #12]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	b2da      	uxtb	r2, r3
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	701a      	strb	r2, [r3, #0]
 8003c4a:	e03d      	b.n	8003cc8 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8003c4c:	68ba      	ldr	r2, [r7, #8]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	2b7f      	cmp	r3, #127	; 0x7f
 8003c58:	d912      	bls.n	8003c80 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	09da      	lsrs	r2, r3, #7
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	3b01      	subs	r3, #1
 8003c62:	60fb      	str	r3, [r7, #12]
 8003c64:	b2d2      	uxtb	r2, r2
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	68fa      	ldr	r2, [r7, #12]
 8003c70:	3a01      	subs	r2, #1
 8003c72:	60fa      	str	r2, [r7, #12]
 8003c74:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003c78:	b2da      	uxtb	r2, r3
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	701a      	strb	r2, [r3, #0]
 8003c7e:	e006      	b.n	8003c8e <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	3b01      	subs	r3, #1
 8003c84:	60fb      	str	r3, [r7, #12]
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	b2da      	uxtb	r2, r3
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2b7f      	cmp	r3, #127	; 0x7f
 8003c92:	d912      	bls.n	8003cba <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	09da      	lsrs	r2, r3, #7
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	3b01      	subs	r3, #1
 8003c9c:	60fb      	str	r3, [r7, #12]
 8003c9e:	b2d2      	uxtb	r2, r2
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	68fa      	ldr	r2, [r7, #12]
 8003caa:	3a01      	subs	r2, #1
 8003cac:	60fa      	str	r2, [r7, #12]
 8003cae:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003cb2:	b2da      	uxtb	r2, r3
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	701a      	strb	r2, [r3, #0]
 8003cb8:	e006      	b.n	8003cc8 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	3b01      	subs	r3, #1
 8003cbe:	60fb      	str	r3, [r7, #12]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	b2da      	uxtb	r2, r3
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8003cc8:	4b37      	ldr	r3, [pc, #220]	; (8003da8 <_SendPacket+0x1c8>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8003cce:	4b35      	ldr	r3, [pc, #212]	; (8003da4 <_SendPacket+0x1c4>)
 8003cd0:	68db      	ldr	r3, [r3, #12]
 8003cd2:	69ba      	ldr	r2, [r7, #24]
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	627b      	str	r3, [r7, #36]	; 0x24
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	623b      	str	r3, [r7, #32]
 8003ce0:	e00b      	b.n	8003cfa <_SendPacket+0x11a>
 8003ce2:	6a3b      	ldr	r3, [r7, #32]
 8003ce4:	b2da      	uxtb	r2, r3
 8003ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce8:	1c59      	adds	r1, r3, #1
 8003cea:	6279      	str	r1, [r7, #36]	; 0x24
 8003cec:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003cf0:	b2d2      	uxtb	r2, r2
 8003cf2:	701a      	strb	r2, [r3, #0]
 8003cf4:	6a3b      	ldr	r3, [r7, #32]
 8003cf6:	09db      	lsrs	r3, r3, #7
 8003cf8:	623b      	str	r3, [r7, #32]
 8003cfa:	6a3b      	ldr	r3, [r7, #32]
 8003cfc:	2b7f      	cmp	r3, #127	; 0x7f
 8003cfe:	d8f0      	bhi.n	8003ce2 <_SendPacket+0x102>
 8003d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d02:	1c5a      	adds	r2, r3, #1
 8003d04:	627a      	str	r2, [r7, #36]	; 0x24
 8003d06:	6a3a      	ldr	r2, [r7, #32]
 8003d08:	b2d2      	uxtb	r2, r2
 8003d0a:	701a      	strb	r2, [r3, #0]
 8003d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d0e:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8003d10:	4b24      	ldr	r3, [pc, #144]	; (8003da4 <_SendPacket+0x1c4>)
 8003d12:	785b      	ldrb	r3, [r3, #1]
 8003d14:	4618      	mov	r0, r3
 8003d16:	68ba      	ldr	r2, [r7, #8]
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	68f9      	ldr	r1, [r7, #12]
 8003d20:	f7fc fa56 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8003d24:	4603      	mov	r3, r0
 8003d26:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8003d28:	f7ff fd32 	bl	8003790 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d003      	beq.n	8003d3a <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8003d32:	4a1c      	ldr	r2, [pc, #112]	; (8003da4 <_SendPacket+0x1c4>)
 8003d34:	69bb      	ldr	r3, [r7, #24]
 8003d36:	60d3      	str	r3, [r2, #12]
 8003d38:	e00b      	b.n	8003d52 <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8003d3a:	4b1a      	ldr	r3, [pc, #104]	; (8003da4 <_SendPacket+0x1c4>)
 8003d3c:	781b      	ldrb	r3, [r3, #0]
 8003d3e:	3301      	adds	r3, #1
 8003d40:	b2da      	uxtb	r2, r3
 8003d42:	4b18      	ldr	r3, [pc, #96]	; (8003da4 <_SendPacket+0x1c4>)
 8003d44:	701a      	strb	r2, [r3, #0]
 8003d46:	e004      	b.n	8003d52 <_SendPacket+0x172>
    goto SendDone;
 8003d48:	bf00      	nop
 8003d4a:	e002      	b.n	8003d52 <_SendPacket+0x172>
      goto SendDone;
 8003d4c:	bf00      	nop
 8003d4e:	e000      	b.n	8003d52 <_SendPacket+0x172>
      goto SendDone;
 8003d50:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8003d52:	4b14      	ldr	r3, [pc, #80]	; (8003da4 <_SendPacket+0x1c4>)
 8003d54:	7e1b      	ldrb	r3, [r3, #24]
 8003d56:	4619      	mov	r1, r3
 8003d58:	4a14      	ldr	r2, [pc, #80]	; (8003dac <_SendPacket+0x1cc>)
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	005b      	lsls	r3, r3, #1
 8003d5e:	440b      	add	r3, r1
 8003d60:	00db      	lsls	r3, r3, #3
 8003d62:	4413      	add	r3, r2
 8003d64:	336c      	adds	r3, #108	; 0x6c
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	4b0e      	ldr	r3, [pc, #56]	; (8003da4 <_SendPacket+0x1c4>)
 8003d6a:	7e1b      	ldrb	r3, [r3, #24]
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	490f      	ldr	r1, [pc, #60]	; (8003dac <_SendPacket+0x1cc>)
 8003d70:	4603      	mov	r3, r0
 8003d72:	005b      	lsls	r3, r3, #1
 8003d74:	4403      	add	r3, r0
 8003d76:	00db      	lsls	r3, r3, #3
 8003d78:	440b      	add	r3, r1
 8003d7a:	3370      	adds	r3, #112	; 0x70
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d00b      	beq.n	8003d9a <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8003d82:	4b08      	ldr	r3, [pc, #32]	; (8003da4 <_SendPacket+0x1c4>)
 8003d84:	789b      	ldrb	r3, [r3, #2]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d107      	bne.n	8003d9a <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8003d8a:	4b06      	ldr	r3, [pc, #24]	; (8003da4 <_SendPacket+0x1c4>)
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8003d90:	f7ff fe46 	bl	8003a20 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8003d94:	4b03      	ldr	r3, [pc, #12]	; (8003da4 <_SendPacket+0x1c4>)
 8003d96:	2200      	movs	r2, #0
 8003d98:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8003d9a:	bf00      	nop
 8003d9c:	3728      	adds	r7, #40	; 0x28
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	2001327c 	.word	0x2001327c
 8003da8:	e0001004 	.word	0xe0001004
 8003dac:	200133e0 	.word	0x200133e0

08003db0 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8003db8:	f3ef 8311 	mrs	r3, BASEPRI
 8003dbc:	f04f 0120 	mov.w	r1, #32
 8003dc0:	f381 8811 	msr	BASEPRI, r1
 8003dc4:	60fb      	str	r3, [r7, #12]
 8003dc6:	4808      	ldr	r0, [pc, #32]	; (8003de8 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8003dc8:	f7ff fe1d 	bl	8003a06 <_PreparePacket>
 8003dcc:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8003dce:	687a      	ldr	r2, [r7, #4]
 8003dd0:	68b9      	ldr	r1, [r7, #8]
 8003dd2:	68b8      	ldr	r0, [r7, #8]
 8003dd4:	f7ff ff04 	bl	8003be0 <_SendPacket>
  RECORD_END();
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	f383 8811 	msr	BASEPRI, r3
}
 8003dde:	bf00      	nop
 8003de0:	3710      	adds	r7, #16
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	200132ac 	.word	0x200132ac

08003dec <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b088      	sub	sp, #32
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8003df6:	f3ef 8311 	mrs	r3, BASEPRI
 8003dfa:	f04f 0120 	mov.w	r1, #32
 8003dfe:	f381 8811 	msr	BASEPRI, r1
 8003e02:	617b      	str	r3, [r7, #20]
 8003e04:	4816      	ldr	r0, [pc, #88]	; (8003e60 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8003e06:	f7ff fdfe 	bl	8003a06 <_PreparePacket>
 8003e0a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	61fb      	str	r3, [r7, #28]
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	61bb      	str	r3, [r7, #24]
 8003e18:	e00b      	b.n	8003e32 <SEGGER_SYSVIEW_RecordU32+0x46>
 8003e1a:	69bb      	ldr	r3, [r7, #24]
 8003e1c:	b2da      	uxtb	r2, r3
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	1c59      	adds	r1, r3, #1
 8003e22:	61f9      	str	r1, [r7, #28]
 8003e24:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003e28:	b2d2      	uxtb	r2, r2
 8003e2a:	701a      	strb	r2, [r3, #0]
 8003e2c:	69bb      	ldr	r3, [r7, #24]
 8003e2e:	09db      	lsrs	r3, r3, #7
 8003e30:	61bb      	str	r3, [r7, #24]
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	2b7f      	cmp	r3, #127	; 0x7f
 8003e36:	d8f0      	bhi.n	8003e1a <SEGGER_SYSVIEW_RecordU32+0x2e>
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	1c5a      	adds	r2, r3, #1
 8003e3c:	61fa      	str	r2, [r7, #28]
 8003e3e:	69ba      	ldr	r2, [r7, #24]
 8003e40:	b2d2      	uxtb	r2, r2
 8003e42:	701a      	strb	r2, [r3, #0]
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	68f9      	ldr	r1, [r7, #12]
 8003e4c:	6938      	ldr	r0, [r7, #16]
 8003e4e:	f7ff fec7 	bl	8003be0 <_SendPacket>
  RECORD_END();
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	f383 8811 	msr	BASEPRI, r3
}
 8003e58:	bf00      	nop
 8003e5a:	3720      	adds	r7, #32
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	200132ac 	.word	0x200132ac

08003e64 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b08c      	sub	sp, #48	; 0x30
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	60b9      	str	r1, [r7, #8]
 8003e6e:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8003e70:	f3ef 8311 	mrs	r3, BASEPRI
 8003e74:	f04f 0120 	mov.w	r1, #32
 8003e78:	f381 8811 	msr	BASEPRI, r1
 8003e7c:	61fb      	str	r3, [r7, #28]
 8003e7e:	4825      	ldr	r0, [pc, #148]	; (8003f14 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8003e80:	f7ff fdc1 	bl	8003a06 <_PreparePacket>
 8003e84:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e92:	e00b      	b.n	8003eac <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8003e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e96:	b2da      	uxtb	r2, r3
 8003e98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e9a:	1c59      	adds	r1, r3, #1
 8003e9c:	62f9      	str	r1, [r7, #44]	; 0x2c
 8003e9e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003ea2:	b2d2      	uxtb	r2, r2
 8003ea4:	701a      	strb	r2, [r3, #0]
 8003ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ea8:	09db      	lsrs	r3, r3, #7
 8003eaa:	62bb      	str	r3, [r7, #40]	; 0x28
 8003eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eae:	2b7f      	cmp	r3, #127	; 0x7f
 8003eb0:	d8f0      	bhi.n	8003e94 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8003eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eb4:	1c5a      	adds	r2, r3, #1
 8003eb6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003eb8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003eba:	b2d2      	uxtb	r2, r2
 8003ebc:	701a      	strb	r2, [r3, #0]
 8003ebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ec0:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	627b      	str	r3, [r7, #36]	; 0x24
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	623b      	str	r3, [r7, #32]
 8003eca:	e00b      	b.n	8003ee4 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8003ecc:	6a3b      	ldr	r3, [r7, #32]
 8003ece:	b2da      	uxtb	r2, r3
 8003ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed2:	1c59      	adds	r1, r3, #1
 8003ed4:	6279      	str	r1, [r7, #36]	; 0x24
 8003ed6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003eda:	b2d2      	uxtb	r2, r2
 8003edc:	701a      	strb	r2, [r3, #0]
 8003ede:	6a3b      	ldr	r3, [r7, #32]
 8003ee0:	09db      	lsrs	r3, r3, #7
 8003ee2:	623b      	str	r3, [r7, #32]
 8003ee4:	6a3b      	ldr	r3, [r7, #32]
 8003ee6:	2b7f      	cmp	r3, #127	; 0x7f
 8003ee8:	d8f0      	bhi.n	8003ecc <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8003eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eec:	1c5a      	adds	r2, r3, #1
 8003eee:	627a      	str	r2, [r7, #36]	; 0x24
 8003ef0:	6a3a      	ldr	r2, [r7, #32]
 8003ef2:	b2d2      	uxtb	r2, r2
 8003ef4:	701a      	strb	r2, [r3, #0]
 8003ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef8:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8003efa:	68fa      	ldr	r2, [r7, #12]
 8003efc:	6979      	ldr	r1, [r7, #20]
 8003efe:	69b8      	ldr	r0, [r7, #24]
 8003f00:	f7ff fe6e 	bl	8003be0 <_SendPacket>
  RECORD_END();
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	f383 8811 	msr	BASEPRI, r3
}
 8003f0a:	bf00      	nop
 8003f0c:	3730      	adds	r7, #48	; 0x30
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	200132ac 	.word	0x200132ac

08003f18 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b08c      	sub	sp, #48	; 0x30
 8003f1c:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8003f1e:	4b59      	ldr	r3, [pc, #356]	; (8004084 <SEGGER_SYSVIEW_Start+0x16c>)
 8003f20:	2201      	movs	r2, #1
 8003f22:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8003f24:	f3ef 8311 	mrs	r3, BASEPRI
 8003f28:	f04f 0120 	mov.w	r1, #32
 8003f2c:	f381 8811 	msr	BASEPRI, r1
 8003f30:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8003f32:	4b54      	ldr	r3, [pc, #336]	; (8004084 <SEGGER_SYSVIEW_Start+0x16c>)
 8003f34:	785b      	ldrb	r3, [r3, #1]
 8003f36:	220a      	movs	r2, #10
 8003f38:	4953      	ldr	r1, [pc, #332]	; (8004088 <SEGGER_SYSVIEW_Start+0x170>)
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f7fc f948 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 8003f46:	f7ff fc23 	bl	8003790 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8003f4a:	200a      	movs	r0, #10
 8003f4c:	f7ff ff30 	bl	8003db0 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8003f50:	f3ef 8311 	mrs	r3, BASEPRI
 8003f54:	f04f 0120 	mov.w	r1, #32
 8003f58:	f381 8811 	msr	BASEPRI, r1
 8003f5c:	60bb      	str	r3, [r7, #8]
 8003f5e:	484b      	ldr	r0, [pc, #300]	; (800408c <SEGGER_SYSVIEW_Start+0x174>)
 8003f60:	f7ff fd51 	bl	8003a06 <_PreparePacket>
 8003f64:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f6e:	4b45      	ldr	r3, [pc, #276]	; (8004084 <SEGGER_SYSVIEW_Start+0x16c>)
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f74:	e00b      	b.n	8003f8e <SEGGER_SYSVIEW_Start+0x76>
 8003f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f78:	b2da      	uxtb	r2, r3
 8003f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f7c:	1c59      	adds	r1, r3, #1
 8003f7e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8003f80:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003f84:	b2d2      	uxtb	r2, r2
 8003f86:	701a      	strb	r2, [r3, #0]
 8003f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f8a:	09db      	lsrs	r3, r3, #7
 8003f8c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f90:	2b7f      	cmp	r3, #127	; 0x7f
 8003f92:	d8f0      	bhi.n	8003f76 <SEGGER_SYSVIEW_Start+0x5e>
 8003f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f96:	1c5a      	adds	r2, r3, #1
 8003f98:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003f9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f9c:	b2d2      	uxtb	r2, r2
 8003f9e:	701a      	strb	r2, [r3, #0]
 8003fa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fa2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	627b      	str	r3, [r7, #36]	; 0x24
 8003fa8:	4b36      	ldr	r3, [pc, #216]	; (8004084 <SEGGER_SYSVIEW_Start+0x16c>)
 8003faa:	689b      	ldr	r3, [r3, #8]
 8003fac:	623b      	str	r3, [r7, #32]
 8003fae:	e00b      	b.n	8003fc8 <SEGGER_SYSVIEW_Start+0xb0>
 8003fb0:	6a3b      	ldr	r3, [r7, #32]
 8003fb2:	b2da      	uxtb	r2, r3
 8003fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fb6:	1c59      	adds	r1, r3, #1
 8003fb8:	6279      	str	r1, [r7, #36]	; 0x24
 8003fba:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003fbe:	b2d2      	uxtb	r2, r2
 8003fc0:	701a      	strb	r2, [r3, #0]
 8003fc2:	6a3b      	ldr	r3, [r7, #32]
 8003fc4:	09db      	lsrs	r3, r3, #7
 8003fc6:	623b      	str	r3, [r7, #32]
 8003fc8:	6a3b      	ldr	r3, [r7, #32]
 8003fca:	2b7f      	cmp	r3, #127	; 0x7f
 8003fcc:	d8f0      	bhi.n	8003fb0 <SEGGER_SYSVIEW_Start+0x98>
 8003fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd0:	1c5a      	adds	r2, r3, #1
 8003fd2:	627a      	str	r2, [r7, #36]	; 0x24
 8003fd4:	6a3a      	ldr	r2, [r7, #32]
 8003fd6:	b2d2      	uxtb	r2, r2
 8003fd8:	701a      	strb	r2, [r3, #0]
 8003fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fdc:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	61fb      	str	r3, [r7, #28]
 8003fe2:	4b28      	ldr	r3, [pc, #160]	; (8004084 <SEGGER_SYSVIEW_Start+0x16c>)
 8003fe4:	691b      	ldr	r3, [r3, #16]
 8003fe6:	61bb      	str	r3, [r7, #24]
 8003fe8:	e00b      	b.n	8004002 <SEGGER_SYSVIEW_Start+0xea>
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	b2da      	uxtb	r2, r3
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	1c59      	adds	r1, r3, #1
 8003ff2:	61f9      	str	r1, [r7, #28]
 8003ff4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003ff8:	b2d2      	uxtb	r2, r2
 8003ffa:	701a      	strb	r2, [r3, #0]
 8003ffc:	69bb      	ldr	r3, [r7, #24]
 8003ffe:	09db      	lsrs	r3, r3, #7
 8004000:	61bb      	str	r3, [r7, #24]
 8004002:	69bb      	ldr	r3, [r7, #24]
 8004004:	2b7f      	cmp	r3, #127	; 0x7f
 8004006:	d8f0      	bhi.n	8003fea <SEGGER_SYSVIEW_Start+0xd2>
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	1c5a      	adds	r2, r3, #1
 800400c:	61fa      	str	r2, [r7, #28]
 800400e:	69ba      	ldr	r2, [r7, #24]
 8004010:	b2d2      	uxtb	r2, r2
 8004012:	701a      	strb	r2, [r3, #0]
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	617b      	str	r3, [r7, #20]
 800401c:	2300      	movs	r3, #0
 800401e:	613b      	str	r3, [r7, #16]
 8004020:	e00b      	b.n	800403a <SEGGER_SYSVIEW_Start+0x122>
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	b2da      	uxtb	r2, r3
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	1c59      	adds	r1, r3, #1
 800402a:	6179      	str	r1, [r7, #20]
 800402c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004030:	b2d2      	uxtb	r2, r2
 8004032:	701a      	strb	r2, [r3, #0]
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	09db      	lsrs	r3, r3, #7
 8004038:	613b      	str	r3, [r7, #16]
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	2b7f      	cmp	r3, #127	; 0x7f
 800403e:	d8f0      	bhi.n	8004022 <SEGGER_SYSVIEW_Start+0x10a>
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	1c5a      	adds	r2, r3, #1
 8004044:	617a      	str	r2, [r7, #20]
 8004046:	693a      	ldr	r2, [r7, #16]
 8004048:	b2d2      	uxtb	r2, r2
 800404a:	701a      	strb	r2, [r3, #0]
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8004050:	2218      	movs	r2, #24
 8004052:	6839      	ldr	r1, [r7, #0]
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f7ff fdc3 	bl	8003be0 <_SendPacket>
      RECORD_END();
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8004060:	4b08      	ldr	r3, [pc, #32]	; (8004084 <SEGGER_SYSVIEW_Start+0x16c>)
 8004062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004064:	2b00      	cmp	r3, #0
 8004066:	d002      	beq.n	800406e <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8004068:	4b06      	ldr	r3, [pc, #24]	; (8004084 <SEGGER_SYSVIEW_Start+0x16c>)
 800406a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800406c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800406e:	f000 f9c7 	bl	8004400 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8004072:	f000 f9b1 	bl	80043d8 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8004076:	f000 fc4d 	bl	8004914 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800407a:	bf00      	nop
 800407c:	3730      	adds	r7, #48	; 0x30
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	2001327c 	.word	0x2001327c
 8004088:	0800541c 	.word	0x0800541c
 800408c:	200132ac 	.word	0x200132ac

08004090 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8004090:	b580      	push	{r7, lr}
 8004092:	b082      	sub	sp, #8
 8004094:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004096:	f3ef 8311 	mrs	r3, BASEPRI
 800409a:	f04f 0120 	mov.w	r1, #32
 800409e:	f381 8811 	msr	BASEPRI, r1
 80040a2:	607b      	str	r3, [r7, #4]
 80040a4:	480b      	ldr	r0, [pc, #44]	; (80040d4 <SEGGER_SYSVIEW_Stop+0x44>)
 80040a6:	f7ff fcae 	bl	8003a06 <_PreparePacket>
 80040aa:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 80040ac:	4b0a      	ldr	r3, [pc, #40]	; (80040d8 <SEGGER_SYSVIEW_Stop+0x48>)
 80040ae:	781b      	ldrb	r3, [r3, #0]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d007      	beq.n	80040c4 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 80040b4:	220b      	movs	r2, #11
 80040b6:	6839      	ldr	r1, [r7, #0]
 80040b8:	6838      	ldr	r0, [r7, #0]
 80040ba:	f7ff fd91 	bl	8003be0 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 80040be:	4b06      	ldr	r3, [pc, #24]	; (80040d8 <SEGGER_SYSVIEW_Stop+0x48>)
 80040c0:	2200      	movs	r2, #0
 80040c2:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	f383 8811 	msr	BASEPRI, r3
}
 80040ca:	bf00      	nop
 80040cc:	3708      	adds	r7, #8
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	200132ac 	.word	0x200132ac
 80040d8:	2001327c 	.word	0x2001327c

080040dc <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80040dc:	b580      	push	{r7, lr}
 80040de:	b08c      	sub	sp, #48	; 0x30
 80040e0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80040e2:	f3ef 8311 	mrs	r3, BASEPRI
 80040e6:	f04f 0120 	mov.w	r1, #32
 80040ea:	f381 8811 	msr	BASEPRI, r1
 80040ee:	60fb      	str	r3, [r7, #12]
 80040f0:	4845      	ldr	r0, [pc, #276]	; (8004208 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80040f2:	f7ff fc88 	bl	8003a06 <_PreparePacket>
 80040f6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004100:	4b42      	ldr	r3, [pc, #264]	; (800420c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	62bb      	str	r3, [r7, #40]	; 0x28
 8004106:	e00b      	b.n	8004120 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8004108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800410a:	b2da      	uxtb	r2, r3
 800410c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800410e:	1c59      	adds	r1, r3, #1
 8004110:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004112:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004116:	b2d2      	uxtb	r2, r2
 8004118:	701a      	strb	r2, [r3, #0]
 800411a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800411c:	09db      	lsrs	r3, r3, #7
 800411e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004122:	2b7f      	cmp	r3, #127	; 0x7f
 8004124:	d8f0      	bhi.n	8004108 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8004126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004128:	1c5a      	adds	r2, r3, #1
 800412a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800412c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800412e:	b2d2      	uxtb	r2, r2
 8004130:	701a      	strb	r2, [r3, #0]
 8004132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004134:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	627b      	str	r3, [r7, #36]	; 0x24
 800413a:	4b34      	ldr	r3, [pc, #208]	; (800420c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	623b      	str	r3, [r7, #32]
 8004140:	e00b      	b.n	800415a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8004142:	6a3b      	ldr	r3, [r7, #32]
 8004144:	b2da      	uxtb	r2, r3
 8004146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004148:	1c59      	adds	r1, r3, #1
 800414a:	6279      	str	r1, [r7, #36]	; 0x24
 800414c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004150:	b2d2      	uxtb	r2, r2
 8004152:	701a      	strb	r2, [r3, #0]
 8004154:	6a3b      	ldr	r3, [r7, #32]
 8004156:	09db      	lsrs	r3, r3, #7
 8004158:	623b      	str	r3, [r7, #32]
 800415a:	6a3b      	ldr	r3, [r7, #32]
 800415c:	2b7f      	cmp	r3, #127	; 0x7f
 800415e:	d8f0      	bhi.n	8004142 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8004160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004162:	1c5a      	adds	r2, r3, #1
 8004164:	627a      	str	r2, [r7, #36]	; 0x24
 8004166:	6a3a      	ldr	r2, [r7, #32]
 8004168:	b2d2      	uxtb	r2, r2
 800416a:	701a      	strb	r2, [r3, #0]
 800416c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	61fb      	str	r3, [r7, #28]
 8004174:	4b25      	ldr	r3, [pc, #148]	; (800420c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004176:	691b      	ldr	r3, [r3, #16]
 8004178:	61bb      	str	r3, [r7, #24]
 800417a:	e00b      	b.n	8004194 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	b2da      	uxtb	r2, r3
 8004180:	69fb      	ldr	r3, [r7, #28]
 8004182:	1c59      	adds	r1, r3, #1
 8004184:	61f9      	str	r1, [r7, #28]
 8004186:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800418a:	b2d2      	uxtb	r2, r2
 800418c:	701a      	strb	r2, [r3, #0]
 800418e:	69bb      	ldr	r3, [r7, #24]
 8004190:	09db      	lsrs	r3, r3, #7
 8004192:	61bb      	str	r3, [r7, #24]
 8004194:	69bb      	ldr	r3, [r7, #24]
 8004196:	2b7f      	cmp	r3, #127	; 0x7f
 8004198:	d8f0      	bhi.n	800417c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800419a:	69fb      	ldr	r3, [r7, #28]
 800419c:	1c5a      	adds	r2, r3, #1
 800419e:	61fa      	str	r2, [r7, #28]
 80041a0:	69ba      	ldr	r2, [r7, #24]
 80041a2:	b2d2      	uxtb	r2, r2
 80041a4:	701a      	strb	r2, [r3, #0]
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	617b      	str	r3, [r7, #20]
 80041ae:	2300      	movs	r3, #0
 80041b0:	613b      	str	r3, [r7, #16]
 80041b2:	e00b      	b.n	80041cc <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	b2da      	uxtb	r2, r3
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	1c59      	adds	r1, r3, #1
 80041bc:	6179      	str	r1, [r7, #20]
 80041be:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80041c2:	b2d2      	uxtb	r2, r2
 80041c4:	701a      	strb	r2, [r3, #0]
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	09db      	lsrs	r3, r3, #7
 80041ca:	613b      	str	r3, [r7, #16]
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	2b7f      	cmp	r3, #127	; 0x7f
 80041d0:	d8f0      	bhi.n	80041b4 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	1c5a      	adds	r2, r3, #1
 80041d6:	617a      	str	r2, [r7, #20]
 80041d8:	693a      	ldr	r2, [r7, #16]
 80041da:	b2d2      	uxtb	r2, r2
 80041dc:	701a      	strb	r2, [r3, #0]
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80041e2:	2218      	movs	r2, #24
 80041e4:	6879      	ldr	r1, [r7, #4]
 80041e6:	68b8      	ldr	r0, [r7, #8]
 80041e8:	f7ff fcfa 	bl	8003be0 <_SendPacket>
  RECORD_END();
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80041f2:	4b06      	ldr	r3, [pc, #24]	; (800420c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80041f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d002      	beq.n	8004200 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80041fa:	4b04      	ldr	r3, [pc, #16]	; (800420c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80041fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fe:	4798      	blx	r3
  }
}
 8004200:	bf00      	nop
 8004202:	3730      	adds	r7, #48	; 0x30
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}
 8004208:	200132ac 	.word	0x200132ac
 800420c:	2001327c 	.word	0x2001327c

08004210 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8004210:	b580      	push	{r7, lr}
 8004212:	b092      	sub	sp, #72	; 0x48
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8004218:	f3ef 8311 	mrs	r3, BASEPRI
 800421c:	f04f 0120 	mov.w	r1, #32
 8004220:	f381 8811 	msr	BASEPRI, r1
 8004224:	617b      	str	r3, [r7, #20]
 8004226:	486a      	ldr	r0, [pc, #424]	; (80043d0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8004228:	f7ff fbed 	bl	8003a06 <_PreparePacket>
 800422c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	647b      	str	r3, [r7, #68]	; 0x44
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	4b66      	ldr	r3, [pc, #408]	; (80043d4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800423c:	691b      	ldr	r3, [r3, #16]
 800423e:	1ad3      	subs	r3, r2, r3
 8004240:	643b      	str	r3, [r7, #64]	; 0x40
 8004242:	e00b      	b.n	800425c <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8004244:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004246:	b2da      	uxtb	r2, r3
 8004248:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800424a:	1c59      	adds	r1, r3, #1
 800424c:	6479      	str	r1, [r7, #68]	; 0x44
 800424e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004252:	b2d2      	uxtb	r2, r2
 8004254:	701a      	strb	r2, [r3, #0]
 8004256:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004258:	09db      	lsrs	r3, r3, #7
 800425a:	643b      	str	r3, [r7, #64]	; 0x40
 800425c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800425e:	2b7f      	cmp	r3, #127	; 0x7f
 8004260:	d8f0      	bhi.n	8004244 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8004262:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004264:	1c5a      	adds	r2, r3, #1
 8004266:	647a      	str	r2, [r7, #68]	; 0x44
 8004268:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800426a:	b2d2      	uxtb	r2, r2
 800426c:	701a      	strb	r2, [r3, #0]
 800426e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004270:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	63bb      	str	r3, [r7, #56]	; 0x38
 800427c:	e00b      	b.n	8004296 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800427e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004280:	b2da      	uxtb	r2, r3
 8004282:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004284:	1c59      	adds	r1, r3, #1
 8004286:	63f9      	str	r1, [r7, #60]	; 0x3c
 8004288:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800428c:	b2d2      	uxtb	r2, r2
 800428e:	701a      	strb	r2, [r3, #0]
 8004290:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004292:	09db      	lsrs	r3, r3, #7
 8004294:	63bb      	str	r3, [r7, #56]	; 0x38
 8004296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004298:	2b7f      	cmp	r3, #127	; 0x7f
 800429a:	d8f0      	bhi.n	800427e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800429c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800429e:	1c5a      	adds	r2, r3, #1
 80042a0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80042a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80042a4:	b2d2      	uxtb	r2, r2
 80042a6:	701a      	strb	r2, [r3, #0]
 80042a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042aa:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	2220      	movs	r2, #32
 80042b2:	4619      	mov	r1, r3
 80042b4:	68f8      	ldr	r0, [r7, #12]
 80042b6:	f7ff fb59 	bl	800396c <_EncodeStr>
 80042ba:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 80042bc:	2209      	movs	r2, #9
 80042be:	68f9      	ldr	r1, [r7, #12]
 80042c0:	6938      	ldr	r0, [r7, #16]
 80042c2:	f7ff fc8d 	bl	8003be0 <_SendPacket>
  //
  pPayload = pPayloadStart;
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	637b      	str	r3, [r7, #52]	; 0x34
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	4b40      	ldr	r3, [pc, #256]	; (80043d4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	1ad3      	subs	r3, r2, r3
 80042d8:	633b      	str	r3, [r7, #48]	; 0x30
 80042da:	e00b      	b.n	80042f4 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 80042dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042de:	b2da      	uxtb	r2, r3
 80042e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042e2:	1c59      	adds	r1, r3, #1
 80042e4:	6379      	str	r1, [r7, #52]	; 0x34
 80042e6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80042ea:	b2d2      	uxtb	r2, r2
 80042ec:	701a      	strb	r2, [r3, #0]
 80042ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042f0:	09db      	lsrs	r3, r3, #7
 80042f2:	633b      	str	r3, [r7, #48]	; 0x30
 80042f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042f6:	2b7f      	cmp	r3, #127	; 0x7f
 80042f8:	d8f0      	bhi.n	80042dc <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 80042fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042fc:	1c5a      	adds	r2, r3, #1
 80042fe:	637a      	str	r2, [r7, #52]	; 0x34
 8004300:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004302:	b2d2      	uxtb	r2, r2
 8004304:	701a      	strb	r2, [r3, #0]
 8004306:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004308:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	62bb      	str	r3, [r7, #40]	; 0x28
 8004314:	e00b      	b.n	800432e <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8004316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004318:	b2da      	uxtb	r2, r3
 800431a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800431c:	1c59      	adds	r1, r3, #1
 800431e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004320:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004324:	b2d2      	uxtb	r2, r2
 8004326:	701a      	strb	r2, [r3, #0]
 8004328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800432a:	09db      	lsrs	r3, r3, #7
 800432c:	62bb      	str	r3, [r7, #40]	; 0x28
 800432e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004330:	2b7f      	cmp	r3, #127	; 0x7f
 8004332:	d8f0      	bhi.n	8004316 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8004334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004336:	1c5a      	adds	r2, r3, #1
 8004338:	62fa      	str	r2, [r7, #44]	; 0x2c
 800433a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800433c:	b2d2      	uxtb	r2, r2
 800433e:	701a      	strb	r2, [r3, #0]
 8004340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004342:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	627b      	str	r3, [r7, #36]	; 0x24
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	691b      	ldr	r3, [r3, #16]
 800434c:	623b      	str	r3, [r7, #32]
 800434e:	e00b      	b.n	8004368 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8004350:	6a3b      	ldr	r3, [r7, #32]
 8004352:	b2da      	uxtb	r2, r3
 8004354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004356:	1c59      	adds	r1, r3, #1
 8004358:	6279      	str	r1, [r7, #36]	; 0x24
 800435a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800435e:	b2d2      	uxtb	r2, r2
 8004360:	701a      	strb	r2, [r3, #0]
 8004362:	6a3b      	ldr	r3, [r7, #32]
 8004364:	09db      	lsrs	r3, r3, #7
 8004366:	623b      	str	r3, [r7, #32]
 8004368:	6a3b      	ldr	r3, [r7, #32]
 800436a:	2b7f      	cmp	r3, #127	; 0x7f
 800436c:	d8f0      	bhi.n	8004350 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800436e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004370:	1c5a      	adds	r2, r3, #1
 8004372:	627a      	str	r2, [r7, #36]	; 0x24
 8004374:	6a3a      	ldr	r2, [r7, #32]
 8004376:	b2d2      	uxtb	r2, r2
 8004378:	701a      	strb	r2, [r3, #0]
 800437a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	61fb      	str	r3, [r7, #28]
 8004382:	2300      	movs	r3, #0
 8004384:	61bb      	str	r3, [r7, #24]
 8004386:	e00b      	b.n	80043a0 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8004388:	69bb      	ldr	r3, [r7, #24]
 800438a:	b2da      	uxtb	r2, r3
 800438c:	69fb      	ldr	r3, [r7, #28]
 800438e:	1c59      	adds	r1, r3, #1
 8004390:	61f9      	str	r1, [r7, #28]
 8004392:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004396:	b2d2      	uxtb	r2, r2
 8004398:	701a      	strb	r2, [r3, #0]
 800439a:	69bb      	ldr	r3, [r7, #24]
 800439c:	09db      	lsrs	r3, r3, #7
 800439e:	61bb      	str	r3, [r7, #24]
 80043a0:	69bb      	ldr	r3, [r7, #24]
 80043a2:	2b7f      	cmp	r3, #127	; 0x7f
 80043a4:	d8f0      	bhi.n	8004388 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	1c5a      	adds	r2, r3, #1
 80043aa:	61fa      	str	r2, [r7, #28]
 80043ac:	69ba      	ldr	r2, [r7, #24]
 80043ae:	b2d2      	uxtb	r2, r2
 80043b0:	701a      	strb	r2, [r3, #0]
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 80043b6:	2215      	movs	r2, #21
 80043b8:	68f9      	ldr	r1, [r7, #12]
 80043ba:	6938      	ldr	r0, [r7, #16]
 80043bc:	f7ff fc10 	bl	8003be0 <_SendPacket>
  RECORD_END();
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	f383 8811 	msr	BASEPRI, r3
}
 80043c6:	bf00      	nop
 80043c8:	3748      	adds	r7, #72	; 0x48
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
 80043ce:	bf00      	nop
 80043d0:	200132ac 	.word	0x200132ac
 80043d4:	2001327c 	.word	0x2001327c

080043d8 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 80043d8:	b580      	push	{r7, lr}
 80043da:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 80043dc:	4b07      	ldr	r3, [pc, #28]	; (80043fc <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80043de:	6a1b      	ldr	r3, [r3, #32]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d008      	beq.n	80043f6 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 80043e4:	4b05      	ldr	r3, [pc, #20]	; (80043fc <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80043e6:	6a1b      	ldr	r3, [r3, #32]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d003      	beq.n	80043f6 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 80043ee:	4b03      	ldr	r3, [pc, #12]	; (80043fc <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80043f0:	6a1b      	ldr	r3, [r3, #32]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	4798      	blx	r3
  }
}
 80043f6:	bf00      	nop
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop
 80043fc:	2001327c 	.word	0x2001327c

08004400 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8004400:	b590      	push	{r4, r7, lr}
 8004402:	b083      	sub	sp, #12
 8004404:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8004406:	4b14      	ldr	r3, [pc, #80]	; (8004458 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 8004408:	6a1b      	ldr	r3, [r3, #32]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d019      	beq.n	8004442 <SEGGER_SYSVIEW_RecordSystime+0x42>
 800440e:	4b12      	ldr	r3, [pc, #72]	; (8004458 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 8004410:	6a1b      	ldr	r3, [r3, #32]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d014      	beq.n	8004442 <SEGGER_SYSVIEW_RecordSystime+0x42>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8004418:	4b0f      	ldr	r3, [pc, #60]	; (8004458 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 800441a:	6a1b      	ldr	r3, [r3, #32]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4798      	blx	r3
 8004420:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8004424:	6838      	ldr	r0, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8004426:	e9d7 1200 	ldrd	r1, r2, [r7]
 800442a:	f04f 0300 	mov.w	r3, #0
 800442e:	f04f 0400 	mov.w	r4, #0
 8004432:	0013      	movs	r3, r2
 8004434:	2400      	movs	r4, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8004436:	461a      	mov	r2, r3
 8004438:	4601      	mov	r1, r0
 800443a:	200d      	movs	r0, #13
 800443c:	f7ff fd12 	bl	8003e64 <SEGGER_SYSVIEW_RecordU32x2>
 8004440:	e005      	b.n	800444e <SEGGER_SYSVIEW_RecordSystime+0x4e>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8004442:	4b06      	ldr	r3, [pc, #24]	; (800445c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4619      	mov	r1, r3
 8004448:	200c      	movs	r0, #12
 800444a:	f7ff fccf 	bl	8003dec <SEGGER_SYSVIEW_RecordU32>
  }
}
 800444e:	bf00      	nop
 8004450:	370c      	adds	r7, #12
 8004452:	46bd      	mov	sp, r7
 8004454:	bd90      	pop	{r4, r7, pc}
 8004456:	bf00      	nop
 8004458:	2001327c 	.word	0x2001327c
 800445c:	e0001004 	.word	0xe0001004

08004460 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8004460:	b580      	push	{r7, lr}
 8004462:	b086      	sub	sp, #24
 8004464:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004466:	f3ef 8311 	mrs	r3, BASEPRI
 800446a:	f04f 0120 	mov.w	r1, #32
 800446e:	f381 8811 	msr	BASEPRI, r1
 8004472:	60fb      	str	r3, [r7, #12]
 8004474:	4819      	ldr	r0, [pc, #100]	; (80044dc <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8004476:	f7ff fac6 	bl	8003a06 <_PreparePacket>
 800447a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8004480:	4b17      	ldr	r3, [pc, #92]	; (80044e0 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004488:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	617b      	str	r3, [r7, #20]
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	613b      	str	r3, [r7, #16]
 8004492:	e00b      	b.n	80044ac <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	b2da      	uxtb	r2, r3
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	1c59      	adds	r1, r3, #1
 800449c:	6179      	str	r1, [r7, #20]
 800449e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80044a2:	b2d2      	uxtb	r2, r2
 80044a4:	701a      	strb	r2, [r3, #0]
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	09db      	lsrs	r3, r3, #7
 80044aa:	613b      	str	r3, [r7, #16]
 80044ac:	693b      	ldr	r3, [r7, #16]
 80044ae:	2b7f      	cmp	r3, #127	; 0x7f
 80044b0:	d8f0      	bhi.n	8004494 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	1c5a      	adds	r2, r3, #1
 80044b6:	617a      	str	r2, [r7, #20]
 80044b8:	693a      	ldr	r2, [r7, #16]
 80044ba:	b2d2      	uxtb	r2, r2
 80044bc:	701a      	strb	r2, [r3, #0]
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80044c2:	2202      	movs	r2, #2
 80044c4:	6879      	ldr	r1, [r7, #4]
 80044c6:	68b8      	ldr	r0, [r7, #8]
 80044c8:	f7ff fb8a 	bl	8003be0 <_SendPacket>
  RECORD_END();
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f383 8811 	msr	BASEPRI, r3
}
 80044d2:	bf00      	nop
 80044d4:	3718      	adds	r7, #24
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	200132ac 	.word	0x200132ac
 80044e0:	e000ed04 	.word	0xe000ed04

080044e4 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b082      	sub	sp, #8
 80044e8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80044ea:	f3ef 8311 	mrs	r3, BASEPRI
 80044ee:	f04f 0120 	mov.w	r1, #32
 80044f2:	f381 8811 	msr	BASEPRI, r1
 80044f6:	607b      	str	r3, [r7, #4]
 80044f8:	4807      	ldr	r0, [pc, #28]	; (8004518 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80044fa:	f7ff fa84 	bl	8003a06 <_PreparePacket>
 80044fe:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8004500:	2203      	movs	r2, #3
 8004502:	6839      	ldr	r1, [r7, #0]
 8004504:	6838      	ldr	r0, [r7, #0]
 8004506:	f7ff fb6b 	bl	8003be0 <_SendPacket>
  RECORD_END();
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	f383 8811 	msr	BASEPRI, r3
}
 8004510:	bf00      	nop
 8004512:	3708      	adds	r7, #8
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}
 8004518:	200132ac 	.word	0x200132ac

0800451c <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 800451c:	b580      	push	{r7, lr}
 800451e:	b082      	sub	sp, #8
 8004520:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004522:	f3ef 8311 	mrs	r3, BASEPRI
 8004526:	f04f 0120 	mov.w	r1, #32
 800452a:	f381 8811 	msr	BASEPRI, r1
 800452e:	607b      	str	r3, [r7, #4]
 8004530:	4807      	ldr	r0, [pc, #28]	; (8004550 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8004532:	f7ff fa68 	bl	8003a06 <_PreparePacket>
 8004536:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8004538:	2212      	movs	r2, #18
 800453a:	6839      	ldr	r1, [r7, #0]
 800453c:	6838      	ldr	r0, [r7, #0]
 800453e:	f7ff fb4f 	bl	8003be0 <_SendPacket>
  RECORD_END();
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f383 8811 	msr	BASEPRI, r3
}
 8004548:	bf00      	nop
 800454a:	3708      	adds	r7, #8
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}
 8004550:	200132ac 	.word	0x200132ac

08004554 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8004554:	b580      	push	{r7, lr}
 8004556:	b082      	sub	sp, #8
 8004558:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800455a:	f3ef 8311 	mrs	r3, BASEPRI
 800455e:	f04f 0120 	mov.w	r1, #32
 8004562:	f381 8811 	msr	BASEPRI, r1
 8004566:	607b      	str	r3, [r7, #4]
 8004568:	4807      	ldr	r0, [pc, #28]	; (8004588 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800456a:	f7ff fa4c 	bl	8003a06 <_PreparePacket>
 800456e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8004570:	2211      	movs	r2, #17
 8004572:	6839      	ldr	r1, [r7, #0]
 8004574:	6838      	ldr	r0, [r7, #0]
 8004576:	f7ff fb33 	bl	8003be0 <_SendPacket>
  RECORD_END();
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	f383 8811 	msr	BASEPRI, r3
}
 8004580:	bf00      	nop
 8004582:	3708      	adds	r7, #8
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}
 8004588:	200132ac 	.word	0x200132ac

0800458c <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800458c:	b580      	push	{r7, lr}
 800458e:	b088      	sub	sp, #32
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004594:	f3ef 8311 	mrs	r3, BASEPRI
 8004598:	f04f 0120 	mov.w	r1, #32
 800459c:	f381 8811 	msr	BASEPRI, r1
 80045a0:	617b      	str	r3, [r7, #20]
 80045a2:	4819      	ldr	r0, [pc, #100]	; (8004608 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 80045a4:	f7ff fa2f 	bl	8003a06 <_PreparePacket>
 80045a8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80045ae:	4b17      	ldr	r3, [pc, #92]	; (800460c <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 80045b0:	691b      	ldr	r3, [r3, #16]
 80045b2:	687a      	ldr	r2, [r7, #4]
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	61fb      	str	r3, [r7, #28]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	61bb      	str	r3, [r7, #24]
 80045c0:	e00b      	b.n	80045da <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 80045c2:	69bb      	ldr	r3, [r7, #24]
 80045c4:	b2da      	uxtb	r2, r3
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	1c59      	adds	r1, r3, #1
 80045ca:	61f9      	str	r1, [r7, #28]
 80045cc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80045d0:	b2d2      	uxtb	r2, r2
 80045d2:	701a      	strb	r2, [r3, #0]
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	09db      	lsrs	r3, r3, #7
 80045d8:	61bb      	str	r3, [r7, #24]
 80045da:	69bb      	ldr	r3, [r7, #24]
 80045dc:	2b7f      	cmp	r3, #127	; 0x7f
 80045de:	d8f0      	bhi.n	80045c2 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 80045e0:	69fb      	ldr	r3, [r7, #28]
 80045e2:	1c5a      	adds	r2, r3, #1
 80045e4:	61fa      	str	r2, [r7, #28]
 80045e6:	69ba      	ldr	r2, [r7, #24]
 80045e8:	b2d2      	uxtb	r2, r2
 80045ea:	701a      	strb	r2, [r3, #0]
 80045ec:	69fb      	ldr	r3, [r7, #28]
 80045ee:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80045f0:	2208      	movs	r2, #8
 80045f2:	68f9      	ldr	r1, [r7, #12]
 80045f4:	6938      	ldr	r0, [r7, #16]
 80045f6:	f7ff faf3 	bl	8003be0 <_SendPacket>
  RECORD_END();
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	f383 8811 	msr	BASEPRI, r3
}
 8004600:	bf00      	nop
 8004602:	3720      	adds	r7, #32
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}
 8004608:	200132ac 	.word	0x200132ac
 800460c:	2001327c 	.word	0x2001327c

08004610 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8004610:	b580      	push	{r7, lr}
 8004612:	b088      	sub	sp, #32
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004618:	f3ef 8311 	mrs	r3, BASEPRI
 800461c:	f04f 0120 	mov.w	r1, #32
 8004620:	f381 8811 	msr	BASEPRI, r1
 8004624:	617b      	str	r3, [r7, #20]
 8004626:	4819      	ldr	r0, [pc, #100]	; (800468c <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8004628:	f7ff f9ed 	bl	8003a06 <_PreparePacket>
 800462c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8004632:	4b17      	ldr	r3, [pc, #92]	; (8004690 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8004634:	691b      	ldr	r3, [r3, #16]
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	61fb      	str	r3, [r7, #28]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	61bb      	str	r3, [r7, #24]
 8004644:	e00b      	b.n	800465e <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8004646:	69bb      	ldr	r3, [r7, #24]
 8004648:	b2da      	uxtb	r2, r3
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	1c59      	adds	r1, r3, #1
 800464e:	61f9      	str	r1, [r7, #28]
 8004650:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004654:	b2d2      	uxtb	r2, r2
 8004656:	701a      	strb	r2, [r3, #0]
 8004658:	69bb      	ldr	r3, [r7, #24]
 800465a:	09db      	lsrs	r3, r3, #7
 800465c:	61bb      	str	r3, [r7, #24]
 800465e:	69bb      	ldr	r3, [r7, #24]
 8004660:	2b7f      	cmp	r3, #127	; 0x7f
 8004662:	d8f0      	bhi.n	8004646 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	1c5a      	adds	r2, r3, #1
 8004668:	61fa      	str	r2, [r7, #28]
 800466a:	69ba      	ldr	r2, [r7, #24]
 800466c:	b2d2      	uxtb	r2, r2
 800466e:	701a      	strb	r2, [r3, #0]
 8004670:	69fb      	ldr	r3, [r7, #28]
 8004672:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8004674:	2204      	movs	r2, #4
 8004676:	68f9      	ldr	r1, [r7, #12]
 8004678:	6938      	ldr	r0, [r7, #16]
 800467a:	f7ff fab1 	bl	8003be0 <_SendPacket>
  RECORD_END();
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	f383 8811 	msr	BASEPRI, r3
}
 8004684:	bf00      	nop
 8004686:	3720      	adds	r7, #32
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}
 800468c:	200132ac 	.word	0x200132ac
 8004690:	2001327c 	.word	0x2001327c

08004694 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8004694:	b580      	push	{r7, lr}
 8004696:	b088      	sub	sp, #32
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800469c:	f3ef 8311 	mrs	r3, BASEPRI
 80046a0:	f04f 0120 	mov.w	r1, #32
 80046a4:	f381 8811 	msr	BASEPRI, r1
 80046a8:	617b      	str	r3, [r7, #20]
 80046aa:	4819      	ldr	r0, [pc, #100]	; (8004710 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 80046ac:	f7ff f9ab 	bl	8003a06 <_PreparePacket>
 80046b0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80046b6:	4b17      	ldr	r3, [pc, #92]	; (8004714 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 80046b8:	691b      	ldr	r3, [r3, #16]
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	61fb      	str	r3, [r7, #28]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	61bb      	str	r3, [r7, #24]
 80046c8:	e00b      	b.n	80046e2 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 80046ca:	69bb      	ldr	r3, [r7, #24]
 80046cc:	b2da      	uxtb	r2, r3
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	1c59      	adds	r1, r3, #1
 80046d2:	61f9      	str	r1, [r7, #28]
 80046d4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80046d8:	b2d2      	uxtb	r2, r2
 80046da:	701a      	strb	r2, [r3, #0]
 80046dc:	69bb      	ldr	r3, [r7, #24]
 80046de:	09db      	lsrs	r3, r3, #7
 80046e0:	61bb      	str	r3, [r7, #24]
 80046e2:	69bb      	ldr	r3, [r7, #24]
 80046e4:	2b7f      	cmp	r3, #127	; 0x7f
 80046e6:	d8f0      	bhi.n	80046ca <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	1c5a      	adds	r2, r3, #1
 80046ec:	61fa      	str	r2, [r7, #28]
 80046ee:	69ba      	ldr	r2, [r7, #24]
 80046f0:	b2d2      	uxtb	r2, r2
 80046f2:	701a      	strb	r2, [r3, #0]
 80046f4:	69fb      	ldr	r3, [r7, #28]
 80046f6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 80046f8:	2206      	movs	r2, #6
 80046fa:	68f9      	ldr	r1, [r7, #12]
 80046fc:	6938      	ldr	r0, [r7, #16]
 80046fe:	f7ff fa6f 	bl	8003be0 <_SendPacket>
  RECORD_END();
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	f383 8811 	msr	BASEPRI, r3
}
 8004708:	bf00      	nop
 800470a:	3720      	adds	r7, #32
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}
 8004710:	200132ac 	.word	0x200132ac
 8004714:	2001327c 	.word	0x2001327c

08004718 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8004718:	b580      	push	{r7, lr}
 800471a:	b08a      	sub	sp, #40	; 0x28
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
 8004720:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004722:	f3ef 8311 	mrs	r3, BASEPRI
 8004726:	f04f 0120 	mov.w	r1, #32
 800472a:	f381 8811 	msr	BASEPRI, r1
 800472e:	617b      	str	r3, [r7, #20]
 8004730:	4827      	ldr	r0, [pc, #156]	; (80047d0 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8004732:	f7ff f968 	bl	8003a06 <_PreparePacket>
 8004736:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800473c:	4b25      	ldr	r3, [pc, #148]	; (80047d4 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 800473e:	691b      	ldr	r3, [r3, #16]
 8004740:	687a      	ldr	r2, [r7, #4]
 8004742:	1ad3      	subs	r3, r2, r3
 8004744:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	627b      	str	r3, [r7, #36]	; 0x24
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	623b      	str	r3, [r7, #32]
 800474e:	e00b      	b.n	8004768 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8004750:	6a3b      	ldr	r3, [r7, #32]
 8004752:	b2da      	uxtb	r2, r3
 8004754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004756:	1c59      	adds	r1, r3, #1
 8004758:	6279      	str	r1, [r7, #36]	; 0x24
 800475a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800475e:	b2d2      	uxtb	r2, r2
 8004760:	701a      	strb	r2, [r3, #0]
 8004762:	6a3b      	ldr	r3, [r7, #32]
 8004764:	09db      	lsrs	r3, r3, #7
 8004766:	623b      	str	r3, [r7, #32]
 8004768:	6a3b      	ldr	r3, [r7, #32]
 800476a:	2b7f      	cmp	r3, #127	; 0x7f
 800476c:	d8f0      	bhi.n	8004750 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800476e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004770:	1c5a      	adds	r2, r3, #1
 8004772:	627a      	str	r2, [r7, #36]	; 0x24
 8004774:	6a3a      	ldr	r2, [r7, #32]
 8004776:	b2d2      	uxtb	r2, r2
 8004778:	701a      	strb	r2, [r3, #0]
 800477a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800477c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	61fb      	str	r3, [r7, #28]
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	61bb      	str	r3, [r7, #24]
 8004786:	e00b      	b.n	80047a0 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8004788:	69bb      	ldr	r3, [r7, #24]
 800478a:	b2da      	uxtb	r2, r3
 800478c:	69fb      	ldr	r3, [r7, #28]
 800478e:	1c59      	adds	r1, r3, #1
 8004790:	61f9      	str	r1, [r7, #28]
 8004792:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004796:	b2d2      	uxtb	r2, r2
 8004798:	701a      	strb	r2, [r3, #0]
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	09db      	lsrs	r3, r3, #7
 800479e:	61bb      	str	r3, [r7, #24]
 80047a0:	69bb      	ldr	r3, [r7, #24]
 80047a2:	2b7f      	cmp	r3, #127	; 0x7f
 80047a4:	d8f0      	bhi.n	8004788 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 80047a6:	69fb      	ldr	r3, [r7, #28]
 80047a8:	1c5a      	adds	r2, r3, #1
 80047aa:	61fa      	str	r2, [r7, #28]
 80047ac:	69ba      	ldr	r2, [r7, #24]
 80047ae:	b2d2      	uxtb	r2, r2
 80047b0:	701a      	strb	r2, [r3, #0]
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 80047b6:	2207      	movs	r2, #7
 80047b8:	68f9      	ldr	r1, [r7, #12]
 80047ba:	6938      	ldr	r0, [r7, #16]
 80047bc:	f7ff fa10 	bl	8003be0 <_SendPacket>
  RECORD_END();
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	f383 8811 	msr	BASEPRI, r3
}
 80047c6:	bf00      	nop
 80047c8:	3728      	adds	r7, #40	; 0x28
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}
 80047ce:	bf00      	nop
 80047d0:	200132ac 	.word	0x200132ac
 80047d4:	2001327c 	.word	0x2001327c

080047d8 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 80047d8:	b580      	push	{r7, lr}
 80047da:	b08c      	sub	sp, #48	; 0x30
 80047dc:	af00      	add	r7, sp, #0
 80047de:	4603      	mov	r3, r0
 80047e0:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 80047e2:	4b3b      	ldr	r3, [pc, #236]	; (80048d0 <SEGGER_SYSVIEW_SendModule+0xf8>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d06d      	beq.n	80048c6 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 80047ea:	4b39      	ldr	r3, [pc, #228]	; (80048d0 <SEGGER_SYSVIEW_SendModule+0xf8>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 80047f0:	2300      	movs	r3, #0
 80047f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80047f4:	e008      	b.n	8004808 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 80047f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 80047fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d007      	beq.n	8004812 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8004802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004804:	3301      	adds	r3, #1
 8004806:	62bb      	str	r3, [r7, #40]	; 0x28
 8004808:	79fb      	ldrb	r3, [r7, #7]
 800480a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800480c:	429a      	cmp	r2, r3
 800480e:	d3f2      	bcc.n	80047f6 <SEGGER_SYSVIEW_SendModule+0x1e>
 8004810:	e000      	b.n	8004814 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8004812:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8004814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004816:	2b00      	cmp	r3, #0
 8004818:	d055      	beq.n	80048c6 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800481a:	f3ef 8311 	mrs	r3, BASEPRI
 800481e:	f04f 0120 	mov.w	r1, #32
 8004822:	f381 8811 	msr	BASEPRI, r1
 8004826:	617b      	str	r3, [r7, #20]
 8004828:	482a      	ldr	r0, [pc, #168]	; (80048d4 <SEGGER_SYSVIEW_SendModule+0xfc>)
 800482a:	f7ff f8ec 	bl	8003a06 <_PreparePacket>
 800482e:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	627b      	str	r3, [r7, #36]	; 0x24
 8004838:	79fb      	ldrb	r3, [r7, #7]
 800483a:	623b      	str	r3, [r7, #32]
 800483c:	e00b      	b.n	8004856 <SEGGER_SYSVIEW_SendModule+0x7e>
 800483e:	6a3b      	ldr	r3, [r7, #32]
 8004840:	b2da      	uxtb	r2, r3
 8004842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004844:	1c59      	adds	r1, r3, #1
 8004846:	6279      	str	r1, [r7, #36]	; 0x24
 8004848:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800484c:	b2d2      	uxtb	r2, r2
 800484e:	701a      	strb	r2, [r3, #0]
 8004850:	6a3b      	ldr	r3, [r7, #32]
 8004852:	09db      	lsrs	r3, r3, #7
 8004854:	623b      	str	r3, [r7, #32]
 8004856:	6a3b      	ldr	r3, [r7, #32]
 8004858:	2b7f      	cmp	r3, #127	; 0x7f
 800485a:	d8f0      	bhi.n	800483e <SEGGER_SYSVIEW_SendModule+0x66>
 800485c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800485e:	1c5a      	adds	r2, r3, #1
 8004860:	627a      	str	r2, [r7, #36]	; 0x24
 8004862:	6a3a      	ldr	r2, [r7, #32]
 8004864:	b2d2      	uxtb	r2, r2
 8004866:	701a      	strb	r2, [r3, #0]
 8004868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800486a:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	61fb      	str	r3, [r7, #28]
 8004870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	61bb      	str	r3, [r7, #24]
 8004876:	e00b      	b.n	8004890 <SEGGER_SYSVIEW_SendModule+0xb8>
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	b2da      	uxtb	r2, r3
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	1c59      	adds	r1, r3, #1
 8004880:	61f9      	str	r1, [r7, #28]
 8004882:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004886:	b2d2      	uxtb	r2, r2
 8004888:	701a      	strb	r2, [r3, #0]
 800488a:	69bb      	ldr	r3, [r7, #24]
 800488c:	09db      	lsrs	r3, r3, #7
 800488e:	61bb      	str	r3, [r7, #24]
 8004890:	69bb      	ldr	r3, [r7, #24]
 8004892:	2b7f      	cmp	r3, #127	; 0x7f
 8004894:	d8f0      	bhi.n	8004878 <SEGGER_SYSVIEW_SendModule+0xa0>
 8004896:	69fb      	ldr	r3, [r7, #28]
 8004898:	1c5a      	adds	r2, r3, #1
 800489a:	61fa      	str	r2, [r7, #28]
 800489c:	69ba      	ldr	r2, [r7, #24]
 800489e:	b2d2      	uxtb	r2, r2
 80048a0:	701a      	strb	r2, [r3, #0]
 80048a2:	69fb      	ldr	r3, [r7, #28]
 80048a4:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80048a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	2280      	movs	r2, #128	; 0x80
 80048ac:	4619      	mov	r1, r3
 80048ae:	68f8      	ldr	r0, [r7, #12]
 80048b0:	f7ff f85c 	bl	800396c <_EncodeStr>
 80048b4:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 80048b6:	2216      	movs	r2, #22
 80048b8:	68f9      	ldr	r1, [r7, #12]
 80048ba:	6938      	ldr	r0, [r7, #16]
 80048bc:	f7ff f990 	bl	8003be0 <_SendPacket>
      RECORD_END();
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 80048c6:	bf00      	nop
 80048c8:	3730      	adds	r7, #48	; 0x30
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	200132a4 	.word	0x200132a4
 80048d4:	200132ac 	.word	0x200132ac

080048d8 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 80048d8:	b580      	push	{r7, lr}
 80048da:	b082      	sub	sp, #8
 80048dc:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 80048de:	4b0c      	ldr	r3, [pc, #48]	; (8004910 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d00f      	beq.n	8004906 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 80048e6:	4b0a      	ldr	r3, [pc, #40]	; (8004910 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d002      	beq.n	80048fa <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	691b      	ldr	r3, [r3, #16]
 80048fe:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d1f2      	bne.n	80048ec <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8004906:	bf00      	nop
 8004908:	3708      	adds	r7, #8
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
 800490e:	bf00      	nop
 8004910:	200132a4 	.word	0x200132a4

08004914 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8004914:	b580      	push	{r7, lr}
 8004916:	b086      	sub	sp, #24
 8004918:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800491a:	f3ef 8311 	mrs	r3, BASEPRI
 800491e:	f04f 0120 	mov.w	r1, #32
 8004922:	f381 8811 	msr	BASEPRI, r1
 8004926:	60fb      	str	r3, [r7, #12]
 8004928:	4817      	ldr	r0, [pc, #92]	; (8004988 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800492a:	f7ff f86c 	bl	8003a06 <_PreparePacket>
 800492e:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	617b      	str	r3, [r7, #20]
 8004938:	4b14      	ldr	r3, [pc, #80]	; (800498c <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800493a:	781b      	ldrb	r3, [r3, #0]
 800493c:	613b      	str	r3, [r7, #16]
 800493e:	e00b      	b.n	8004958 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	b2da      	uxtb	r2, r3
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	1c59      	adds	r1, r3, #1
 8004948:	6179      	str	r1, [r7, #20]
 800494a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800494e:	b2d2      	uxtb	r2, r2
 8004950:	701a      	strb	r2, [r3, #0]
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	09db      	lsrs	r3, r3, #7
 8004956:	613b      	str	r3, [r7, #16]
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	2b7f      	cmp	r3, #127	; 0x7f
 800495c:	d8f0      	bhi.n	8004940 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	1c5a      	adds	r2, r3, #1
 8004962:	617a      	str	r2, [r7, #20]
 8004964:	693a      	ldr	r2, [r7, #16]
 8004966:	b2d2      	uxtb	r2, r2
 8004968:	701a      	strb	r2, [r3, #0]
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800496e:	221b      	movs	r2, #27
 8004970:	6879      	ldr	r1, [r7, #4]
 8004972:	68b8      	ldr	r0, [r7, #8]
 8004974:	f7ff f934 	bl	8003be0 <_SendPacket>
  RECORD_END();
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f383 8811 	msr	BASEPRI, r3
}
 800497e:	bf00      	nop
 8004980:	3718      	adds	r7, #24
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	200132ac 	.word	0x200132ac
 800498c:	200132a8 	.word	0x200132a8

08004990 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8004990:	b580      	push	{r7, lr}
 8004992:	b08a      	sub	sp, #40	; 0x28
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004998:	f3ef 8311 	mrs	r3, BASEPRI
 800499c:	f04f 0120 	mov.w	r1, #32
 80049a0:	f381 8811 	msr	BASEPRI, r1
 80049a4:	617b      	str	r3, [r7, #20]
 80049a6:	4827      	ldr	r0, [pc, #156]	; (8004a44 <SEGGER_SYSVIEW_Warn+0xb4>)
 80049a8:	f7ff f82d 	bl	8003a06 <_PreparePacket>
 80049ac:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80049ae:	2280      	movs	r2, #128	; 0x80
 80049b0:	6879      	ldr	r1, [r7, #4]
 80049b2:	6938      	ldr	r0, [r7, #16]
 80049b4:	f7fe ffda 	bl	800396c <_EncodeStr>
 80049b8:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	627b      	str	r3, [r7, #36]	; 0x24
 80049be:	2301      	movs	r3, #1
 80049c0:	623b      	str	r3, [r7, #32]
 80049c2:	e00b      	b.n	80049dc <SEGGER_SYSVIEW_Warn+0x4c>
 80049c4:	6a3b      	ldr	r3, [r7, #32]
 80049c6:	b2da      	uxtb	r2, r3
 80049c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ca:	1c59      	adds	r1, r3, #1
 80049cc:	6279      	str	r1, [r7, #36]	; 0x24
 80049ce:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80049d2:	b2d2      	uxtb	r2, r2
 80049d4:	701a      	strb	r2, [r3, #0]
 80049d6:	6a3b      	ldr	r3, [r7, #32]
 80049d8:	09db      	lsrs	r3, r3, #7
 80049da:	623b      	str	r3, [r7, #32]
 80049dc:	6a3b      	ldr	r3, [r7, #32]
 80049de:	2b7f      	cmp	r3, #127	; 0x7f
 80049e0:	d8f0      	bhi.n	80049c4 <SEGGER_SYSVIEW_Warn+0x34>
 80049e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e4:	1c5a      	adds	r2, r3, #1
 80049e6:	627a      	str	r2, [r7, #36]	; 0x24
 80049e8:	6a3a      	ldr	r2, [r7, #32]
 80049ea:	b2d2      	uxtb	r2, r2
 80049ec:	701a      	strb	r2, [r3, #0]
 80049ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	61fb      	str	r3, [r7, #28]
 80049f6:	2300      	movs	r3, #0
 80049f8:	61bb      	str	r3, [r7, #24]
 80049fa:	e00b      	b.n	8004a14 <SEGGER_SYSVIEW_Warn+0x84>
 80049fc:	69bb      	ldr	r3, [r7, #24]
 80049fe:	b2da      	uxtb	r2, r3
 8004a00:	69fb      	ldr	r3, [r7, #28]
 8004a02:	1c59      	adds	r1, r3, #1
 8004a04:	61f9      	str	r1, [r7, #28]
 8004a06:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004a0a:	b2d2      	uxtb	r2, r2
 8004a0c:	701a      	strb	r2, [r3, #0]
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	09db      	lsrs	r3, r3, #7
 8004a12:	61bb      	str	r3, [r7, #24]
 8004a14:	69bb      	ldr	r3, [r7, #24]
 8004a16:	2b7f      	cmp	r3, #127	; 0x7f
 8004a18:	d8f0      	bhi.n	80049fc <SEGGER_SYSVIEW_Warn+0x6c>
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	1c5a      	adds	r2, r3, #1
 8004a1e:	61fa      	str	r2, [r7, #28]
 8004a20:	69ba      	ldr	r2, [r7, #24]
 8004a22:	b2d2      	uxtb	r2, r2
 8004a24:	701a      	strb	r2, [r3, #0]
 8004a26:	69fb      	ldr	r3, [r7, #28]
 8004a28:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8004a2a:	221a      	movs	r2, #26
 8004a2c:	68f9      	ldr	r1, [r7, #12]
 8004a2e:	6938      	ldr	r0, [r7, #16]
 8004a30:	f7ff f8d6 	bl	8003be0 <_SendPacket>
  RECORD_END();
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	f383 8811 	msr	BASEPRI, r3
}
 8004a3a:	bf00      	nop
 8004a3c:	3728      	adds	r7, #40	; 0x28
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	bf00      	nop
 8004a44:	200132ac 	.word	0x200132ac

08004a48 <__libc_init_array>:
 8004a48:	b570      	push	{r4, r5, r6, lr}
 8004a4a:	4e0d      	ldr	r6, [pc, #52]	; (8004a80 <__libc_init_array+0x38>)
 8004a4c:	4c0d      	ldr	r4, [pc, #52]	; (8004a84 <__libc_init_array+0x3c>)
 8004a4e:	1ba4      	subs	r4, r4, r6
 8004a50:	10a4      	asrs	r4, r4, #2
 8004a52:	2500      	movs	r5, #0
 8004a54:	42a5      	cmp	r5, r4
 8004a56:	d109      	bne.n	8004a6c <__libc_init_array+0x24>
 8004a58:	4e0b      	ldr	r6, [pc, #44]	; (8004a88 <__libc_init_array+0x40>)
 8004a5a:	4c0c      	ldr	r4, [pc, #48]	; (8004a8c <__libc_init_array+0x44>)
 8004a5c:	f000 fc58 	bl	8005310 <_init>
 8004a60:	1ba4      	subs	r4, r4, r6
 8004a62:	10a4      	asrs	r4, r4, #2
 8004a64:	2500      	movs	r5, #0
 8004a66:	42a5      	cmp	r5, r4
 8004a68:	d105      	bne.n	8004a76 <__libc_init_array+0x2e>
 8004a6a:	bd70      	pop	{r4, r5, r6, pc}
 8004a6c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a70:	4798      	blx	r3
 8004a72:	3501      	adds	r5, #1
 8004a74:	e7ee      	b.n	8004a54 <__libc_init_array+0xc>
 8004a76:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a7a:	4798      	blx	r3
 8004a7c:	3501      	adds	r5, #1
 8004a7e:	e7f2      	b.n	8004a66 <__libc_init_array+0x1e>
 8004a80:	08005464 	.word	0x08005464
 8004a84:	08005464 	.word	0x08005464
 8004a88:	08005464 	.word	0x08005464
 8004a8c:	08005468 	.word	0x08005468

08004a90 <memcmp>:
 8004a90:	b530      	push	{r4, r5, lr}
 8004a92:	2400      	movs	r4, #0
 8004a94:	42a2      	cmp	r2, r4
 8004a96:	d101      	bne.n	8004a9c <memcmp+0xc>
 8004a98:	2000      	movs	r0, #0
 8004a9a:	e007      	b.n	8004aac <memcmp+0x1c>
 8004a9c:	5d03      	ldrb	r3, [r0, r4]
 8004a9e:	3401      	adds	r4, #1
 8004aa0:	190d      	adds	r5, r1, r4
 8004aa2:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8004aa6:	42ab      	cmp	r3, r5
 8004aa8:	d0f4      	beq.n	8004a94 <memcmp+0x4>
 8004aaa:	1b58      	subs	r0, r3, r5
 8004aac:	bd30      	pop	{r4, r5, pc}

08004aae <memcpy>:
 8004aae:	b510      	push	{r4, lr}
 8004ab0:	1e43      	subs	r3, r0, #1
 8004ab2:	440a      	add	r2, r1
 8004ab4:	4291      	cmp	r1, r2
 8004ab6:	d100      	bne.n	8004aba <memcpy+0xc>
 8004ab8:	bd10      	pop	{r4, pc}
 8004aba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004abe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ac2:	e7f7      	b.n	8004ab4 <memcpy+0x6>

08004ac4 <memset>:
 8004ac4:	4402      	add	r2, r0
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d100      	bne.n	8004ace <memset+0xa>
 8004acc:	4770      	bx	lr
 8004ace:	f803 1b01 	strb.w	r1, [r3], #1
 8004ad2:	e7f9      	b.n	8004ac8 <memset+0x4>

08004ad4 <sniprintf>:
 8004ad4:	b40c      	push	{r2, r3}
 8004ad6:	b530      	push	{r4, r5, lr}
 8004ad8:	4b17      	ldr	r3, [pc, #92]	; (8004b38 <sniprintf+0x64>)
 8004ada:	1e0c      	subs	r4, r1, #0
 8004adc:	b09d      	sub	sp, #116	; 0x74
 8004ade:	681d      	ldr	r5, [r3, #0]
 8004ae0:	da08      	bge.n	8004af4 <sniprintf+0x20>
 8004ae2:	238b      	movs	r3, #139	; 0x8b
 8004ae4:	602b      	str	r3, [r5, #0]
 8004ae6:	f04f 30ff 	mov.w	r0, #4294967295
 8004aea:	b01d      	add	sp, #116	; 0x74
 8004aec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004af0:	b002      	add	sp, #8
 8004af2:	4770      	bx	lr
 8004af4:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004af8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004afc:	bf14      	ite	ne
 8004afe:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004b02:	4623      	moveq	r3, r4
 8004b04:	9304      	str	r3, [sp, #16]
 8004b06:	9307      	str	r3, [sp, #28]
 8004b08:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004b0c:	9002      	str	r0, [sp, #8]
 8004b0e:	9006      	str	r0, [sp, #24]
 8004b10:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004b14:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004b16:	ab21      	add	r3, sp, #132	; 0x84
 8004b18:	a902      	add	r1, sp, #8
 8004b1a:	4628      	mov	r0, r5
 8004b1c:	9301      	str	r3, [sp, #4]
 8004b1e:	f000 f867 	bl	8004bf0 <_svfiprintf_r>
 8004b22:	1c43      	adds	r3, r0, #1
 8004b24:	bfbc      	itt	lt
 8004b26:	238b      	movlt	r3, #139	; 0x8b
 8004b28:	602b      	strlt	r3, [r5, #0]
 8004b2a:	2c00      	cmp	r4, #0
 8004b2c:	d0dd      	beq.n	8004aea <sniprintf+0x16>
 8004b2e:	9b02      	ldr	r3, [sp, #8]
 8004b30:	2200      	movs	r2, #0
 8004b32:	701a      	strb	r2, [r3, #0]
 8004b34:	e7d9      	b.n	8004aea <sniprintf+0x16>
 8004b36:	bf00      	nop
 8004b38:	20000014 	.word	0x20000014

08004b3c <__ssputs_r>:
 8004b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b40:	688e      	ldr	r6, [r1, #8]
 8004b42:	429e      	cmp	r6, r3
 8004b44:	4682      	mov	sl, r0
 8004b46:	460c      	mov	r4, r1
 8004b48:	4690      	mov	r8, r2
 8004b4a:	4699      	mov	r9, r3
 8004b4c:	d837      	bhi.n	8004bbe <__ssputs_r+0x82>
 8004b4e:	898a      	ldrh	r2, [r1, #12]
 8004b50:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004b54:	d031      	beq.n	8004bba <__ssputs_r+0x7e>
 8004b56:	6825      	ldr	r5, [r4, #0]
 8004b58:	6909      	ldr	r1, [r1, #16]
 8004b5a:	1a6f      	subs	r7, r5, r1
 8004b5c:	6965      	ldr	r5, [r4, #20]
 8004b5e:	2302      	movs	r3, #2
 8004b60:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004b64:	fb95 f5f3 	sdiv	r5, r5, r3
 8004b68:	f109 0301 	add.w	r3, r9, #1
 8004b6c:	443b      	add	r3, r7
 8004b6e:	429d      	cmp	r5, r3
 8004b70:	bf38      	it	cc
 8004b72:	461d      	movcc	r5, r3
 8004b74:	0553      	lsls	r3, r2, #21
 8004b76:	d530      	bpl.n	8004bda <__ssputs_r+0x9e>
 8004b78:	4629      	mov	r1, r5
 8004b7a:	f000 fb21 	bl	80051c0 <_malloc_r>
 8004b7e:	4606      	mov	r6, r0
 8004b80:	b950      	cbnz	r0, 8004b98 <__ssputs_r+0x5c>
 8004b82:	230c      	movs	r3, #12
 8004b84:	f8ca 3000 	str.w	r3, [sl]
 8004b88:	89a3      	ldrh	r3, [r4, #12]
 8004b8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b8e:	81a3      	strh	r3, [r4, #12]
 8004b90:	f04f 30ff 	mov.w	r0, #4294967295
 8004b94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b98:	463a      	mov	r2, r7
 8004b9a:	6921      	ldr	r1, [r4, #16]
 8004b9c:	f7ff ff87 	bl	8004aae <memcpy>
 8004ba0:	89a3      	ldrh	r3, [r4, #12]
 8004ba2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004ba6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004baa:	81a3      	strh	r3, [r4, #12]
 8004bac:	6126      	str	r6, [r4, #16]
 8004bae:	6165      	str	r5, [r4, #20]
 8004bb0:	443e      	add	r6, r7
 8004bb2:	1bed      	subs	r5, r5, r7
 8004bb4:	6026      	str	r6, [r4, #0]
 8004bb6:	60a5      	str	r5, [r4, #8]
 8004bb8:	464e      	mov	r6, r9
 8004bba:	454e      	cmp	r6, r9
 8004bbc:	d900      	bls.n	8004bc0 <__ssputs_r+0x84>
 8004bbe:	464e      	mov	r6, r9
 8004bc0:	4632      	mov	r2, r6
 8004bc2:	4641      	mov	r1, r8
 8004bc4:	6820      	ldr	r0, [r4, #0]
 8004bc6:	f000 fa93 	bl	80050f0 <memmove>
 8004bca:	68a3      	ldr	r3, [r4, #8]
 8004bcc:	1b9b      	subs	r3, r3, r6
 8004bce:	60a3      	str	r3, [r4, #8]
 8004bd0:	6823      	ldr	r3, [r4, #0]
 8004bd2:	441e      	add	r6, r3
 8004bd4:	6026      	str	r6, [r4, #0]
 8004bd6:	2000      	movs	r0, #0
 8004bd8:	e7dc      	b.n	8004b94 <__ssputs_r+0x58>
 8004bda:	462a      	mov	r2, r5
 8004bdc:	f000 fb4a 	bl	8005274 <_realloc_r>
 8004be0:	4606      	mov	r6, r0
 8004be2:	2800      	cmp	r0, #0
 8004be4:	d1e2      	bne.n	8004bac <__ssputs_r+0x70>
 8004be6:	6921      	ldr	r1, [r4, #16]
 8004be8:	4650      	mov	r0, sl
 8004bea:	f000 fa9b 	bl	8005124 <_free_r>
 8004bee:	e7c8      	b.n	8004b82 <__ssputs_r+0x46>

08004bf0 <_svfiprintf_r>:
 8004bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bf4:	461d      	mov	r5, r3
 8004bf6:	898b      	ldrh	r3, [r1, #12]
 8004bf8:	061f      	lsls	r7, r3, #24
 8004bfa:	b09d      	sub	sp, #116	; 0x74
 8004bfc:	4680      	mov	r8, r0
 8004bfe:	460c      	mov	r4, r1
 8004c00:	4616      	mov	r6, r2
 8004c02:	d50f      	bpl.n	8004c24 <_svfiprintf_r+0x34>
 8004c04:	690b      	ldr	r3, [r1, #16]
 8004c06:	b96b      	cbnz	r3, 8004c24 <_svfiprintf_r+0x34>
 8004c08:	2140      	movs	r1, #64	; 0x40
 8004c0a:	f000 fad9 	bl	80051c0 <_malloc_r>
 8004c0e:	6020      	str	r0, [r4, #0]
 8004c10:	6120      	str	r0, [r4, #16]
 8004c12:	b928      	cbnz	r0, 8004c20 <_svfiprintf_r+0x30>
 8004c14:	230c      	movs	r3, #12
 8004c16:	f8c8 3000 	str.w	r3, [r8]
 8004c1a:	f04f 30ff 	mov.w	r0, #4294967295
 8004c1e:	e0c8      	b.n	8004db2 <_svfiprintf_r+0x1c2>
 8004c20:	2340      	movs	r3, #64	; 0x40
 8004c22:	6163      	str	r3, [r4, #20]
 8004c24:	2300      	movs	r3, #0
 8004c26:	9309      	str	r3, [sp, #36]	; 0x24
 8004c28:	2320      	movs	r3, #32
 8004c2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004c2e:	2330      	movs	r3, #48	; 0x30
 8004c30:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004c34:	9503      	str	r5, [sp, #12]
 8004c36:	f04f 0b01 	mov.w	fp, #1
 8004c3a:	4637      	mov	r7, r6
 8004c3c:	463d      	mov	r5, r7
 8004c3e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004c42:	b10b      	cbz	r3, 8004c48 <_svfiprintf_r+0x58>
 8004c44:	2b25      	cmp	r3, #37	; 0x25
 8004c46:	d13e      	bne.n	8004cc6 <_svfiprintf_r+0xd6>
 8004c48:	ebb7 0a06 	subs.w	sl, r7, r6
 8004c4c:	d00b      	beq.n	8004c66 <_svfiprintf_r+0x76>
 8004c4e:	4653      	mov	r3, sl
 8004c50:	4632      	mov	r2, r6
 8004c52:	4621      	mov	r1, r4
 8004c54:	4640      	mov	r0, r8
 8004c56:	f7ff ff71 	bl	8004b3c <__ssputs_r>
 8004c5a:	3001      	adds	r0, #1
 8004c5c:	f000 80a4 	beq.w	8004da8 <_svfiprintf_r+0x1b8>
 8004c60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c62:	4453      	add	r3, sl
 8004c64:	9309      	str	r3, [sp, #36]	; 0x24
 8004c66:	783b      	ldrb	r3, [r7, #0]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	f000 809d 	beq.w	8004da8 <_svfiprintf_r+0x1b8>
 8004c6e:	2300      	movs	r3, #0
 8004c70:	f04f 32ff 	mov.w	r2, #4294967295
 8004c74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004c78:	9304      	str	r3, [sp, #16]
 8004c7a:	9307      	str	r3, [sp, #28]
 8004c7c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004c80:	931a      	str	r3, [sp, #104]	; 0x68
 8004c82:	462f      	mov	r7, r5
 8004c84:	2205      	movs	r2, #5
 8004c86:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004c8a:	4850      	ldr	r0, [pc, #320]	; (8004dcc <_svfiprintf_r+0x1dc>)
 8004c8c:	f7fb faf0 	bl	8000270 <memchr>
 8004c90:	9b04      	ldr	r3, [sp, #16]
 8004c92:	b9d0      	cbnz	r0, 8004cca <_svfiprintf_r+0xda>
 8004c94:	06d9      	lsls	r1, r3, #27
 8004c96:	bf44      	itt	mi
 8004c98:	2220      	movmi	r2, #32
 8004c9a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004c9e:	071a      	lsls	r2, r3, #28
 8004ca0:	bf44      	itt	mi
 8004ca2:	222b      	movmi	r2, #43	; 0x2b
 8004ca4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004ca8:	782a      	ldrb	r2, [r5, #0]
 8004caa:	2a2a      	cmp	r2, #42	; 0x2a
 8004cac:	d015      	beq.n	8004cda <_svfiprintf_r+0xea>
 8004cae:	9a07      	ldr	r2, [sp, #28]
 8004cb0:	462f      	mov	r7, r5
 8004cb2:	2000      	movs	r0, #0
 8004cb4:	250a      	movs	r5, #10
 8004cb6:	4639      	mov	r1, r7
 8004cb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004cbc:	3b30      	subs	r3, #48	; 0x30
 8004cbe:	2b09      	cmp	r3, #9
 8004cc0:	d94d      	bls.n	8004d5e <_svfiprintf_r+0x16e>
 8004cc2:	b1b8      	cbz	r0, 8004cf4 <_svfiprintf_r+0x104>
 8004cc4:	e00f      	b.n	8004ce6 <_svfiprintf_r+0xf6>
 8004cc6:	462f      	mov	r7, r5
 8004cc8:	e7b8      	b.n	8004c3c <_svfiprintf_r+0x4c>
 8004cca:	4a40      	ldr	r2, [pc, #256]	; (8004dcc <_svfiprintf_r+0x1dc>)
 8004ccc:	1a80      	subs	r0, r0, r2
 8004cce:	fa0b f000 	lsl.w	r0, fp, r0
 8004cd2:	4318      	orrs	r0, r3
 8004cd4:	9004      	str	r0, [sp, #16]
 8004cd6:	463d      	mov	r5, r7
 8004cd8:	e7d3      	b.n	8004c82 <_svfiprintf_r+0x92>
 8004cda:	9a03      	ldr	r2, [sp, #12]
 8004cdc:	1d11      	adds	r1, r2, #4
 8004cde:	6812      	ldr	r2, [r2, #0]
 8004ce0:	9103      	str	r1, [sp, #12]
 8004ce2:	2a00      	cmp	r2, #0
 8004ce4:	db01      	blt.n	8004cea <_svfiprintf_r+0xfa>
 8004ce6:	9207      	str	r2, [sp, #28]
 8004ce8:	e004      	b.n	8004cf4 <_svfiprintf_r+0x104>
 8004cea:	4252      	negs	r2, r2
 8004cec:	f043 0302 	orr.w	r3, r3, #2
 8004cf0:	9207      	str	r2, [sp, #28]
 8004cf2:	9304      	str	r3, [sp, #16]
 8004cf4:	783b      	ldrb	r3, [r7, #0]
 8004cf6:	2b2e      	cmp	r3, #46	; 0x2e
 8004cf8:	d10c      	bne.n	8004d14 <_svfiprintf_r+0x124>
 8004cfa:	787b      	ldrb	r3, [r7, #1]
 8004cfc:	2b2a      	cmp	r3, #42	; 0x2a
 8004cfe:	d133      	bne.n	8004d68 <_svfiprintf_r+0x178>
 8004d00:	9b03      	ldr	r3, [sp, #12]
 8004d02:	1d1a      	adds	r2, r3, #4
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	9203      	str	r2, [sp, #12]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	bfb8      	it	lt
 8004d0c:	f04f 33ff 	movlt.w	r3, #4294967295
 8004d10:	3702      	adds	r7, #2
 8004d12:	9305      	str	r3, [sp, #20]
 8004d14:	4d2e      	ldr	r5, [pc, #184]	; (8004dd0 <_svfiprintf_r+0x1e0>)
 8004d16:	7839      	ldrb	r1, [r7, #0]
 8004d18:	2203      	movs	r2, #3
 8004d1a:	4628      	mov	r0, r5
 8004d1c:	f7fb faa8 	bl	8000270 <memchr>
 8004d20:	b138      	cbz	r0, 8004d32 <_svfiprintf_r+0x142>
 8004d22:	2340      	movs	r3, #64	; 0x40
 8004d24:	1b40      	subs	r0, r0, r5
 8004d26:	fa03 f000 	lsl.w	r0, r3, r0
 8004d2a:	9b04      	ldr	r3, [sp, #16]
 8004d2c:	4303      	orrs	r3, r0
 8004d2e:	3701      	adds	r7, #1
 8004d30:	9304      	str	r3, [sp, #16]
 8004d32:	7839      	ldrb	r1, [r7, #0]
 8004d34:	4827      	ldr	r0, [pc, #156]	; (8004dd4 <_svfiprintf_r+0x1e4>)
 8004d36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004d3a:	2206      	movs	r2, #6
 8004d3c:	1c7e      	adds	r6, r7, #1
 8004d3e:	f7fb fa97 	bl	8000270 <memchr>
 8004d42:	2800      	cmp	r0, #0
 8004d44:	d038      	beq.n	8004db8 <_svfiprintf_r+0x1c8>
 8004d46:	4b24      	ldr	r3, [pc, #144]	; (8004dd8 <_svfiprintf_r+0x1e8>)
 8004d48:	bb13      	cbnz	r3, 8004d90 <_svfiprintf_r+0x1a0>
 8004d4a:	9b03      	ldr	r3, [sp, #12]
 8004d4c:	3307      	adds	r3, #7
 8004d4e:	f023 0307 	bic.w	r3, r3, #7
 8004d52:	3308      	adds	r3, #8
 8004d54:	9303      	str	r3, [sp, #12]
 8004d56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d58:	444b      	add	r3, r9
 8004d5a:	9309      	str	r3, [sp, #36]	; 0x24
 8004d5c:	e76d      	b.n	8004c3a <_svfiprintf_r+0x4a>
 8004d5e:	fb05 3202 	mla	r2, r5, r2, r3
 8004d62:	2001      	movs	r0, #1
 8004d64:	460f      	mov	r7, r1
 8004d66:	e7a6      	b.n	8004cb6 <_svfiprintf_r+0xc6>
 8004d68:	2300      	movs	r3, #0
 8004d6a:	3701      	adds	r7, #1
 8004d6c:	9305      	str	r3, [sp, #20]
 8004d6e:	4619      	mov	r1, r3
 8004d70:	250a      	movs	r5, #10
 8004d72:	4638      	mov	r0, r7
 8004d74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d78:	3a30      	subs	r2, #48	; 0x30
 8004d7a:	2a09      	cmp	r2, #9
 8004d7c:	d903      	bls.n	8004d86 <_svfiprintf_r+0x196>
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d0c8      	beq.n	8004d14 <_svfiprintf_r+0x124>
 8004d82:	9105      	str	r1, [sp, #20]
 8004d84:	e7c6      	b.n	8004d14 <_svfiprintf_r+0x124>
 8004d86:	fb05 2101 	mla	r1, r5, r1, r2
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	4607      	mov	r7, r0
 8004d8e:	e7f0      	b.n	8004d72 <_svfiprintf_r+0x182>
 8004d90:	ab03      	add	r3, sp, #12
 8004d92:	9300      	str	r3, [sp, #0]
 8004d94:	4622      	mov	r2, r4
 8004d96:	4b11      	ldr	r3, [pc, #68]	; (8004ddc <_svfiprintf_r+0x1ec>)
 8004d98:	a904      	add	r1, sp, #16
 8004d9a:	4640      	mov	r0, r8
 8004d9c:	f3af 8000 	nop.w
 8004da0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004da4:	4681      	mov	r9, r0
 8004da6:	d1d6      	bne.n	8004d56 <_svfiprintf_r+0x166>
 8004da8:	89a3      	ldrh	r3, [r4, #12]
 8004daa:	065b      	lsls	r3, r3, #25
 8004dac:	f53f af35 	bmi.w	8004c1a <_svfiprintf_r+0x2a>
 8004db0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004db2:	b01d      	add	sp, #116	; 0x74
 8004db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004db8:	ab03      	add	r3, sp, #12
 8004dba:	9300      	str	r3, [sp, #0]
 8004dbc:	4622      	mov	r2, r4
 8004dbe:	4b07      	ldr	r3, [pc, #28]	; (8004ddc <_svfiprintf_r+0x1ec>)
 8004dc0:	a904      	add	r1, sp, #16
 8004dc2:	4640      	mov	r0, r8
 8004dc4:	f000 f882 	bl	8004ecc <_printf_i>
 8004dc8:	e7ea      	b.n	8004da0 <_svfiprintf_r+0x1b0>
 8004dca:	bf00      	nop
 8004dcc:	08005426 	.word	0x08005426
 8004dd0:	0800542c 	.word	0x0800542c
 8004dd4:	08005430 	.word	0x08005430
 8004dd8:	00000000 	.word	0x00000000
 8004ddc:	08004b3d 	.word	0x08004b3d

08004de0 <_printf_common>:
 8004de0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004de4:	4691      	mov	r9, r2
 8004de6:	461f      	mov	r7, r3
 8004de8:	688a      	ldr	r2, [r1, #8]
 8004dea:	690b      	ldr	r3, [r1, #16]
 8004dec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004df0:	4293      	cmp	r3, r2
 8004df2:	bfb8      	it	lt
 8004df4:	4613      	movlt	r3, r2
 8004df6:	f8c9 3000 	str.w	r3, [r9]
 8004dfa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004dfe:	4606      	mov	r6, r0
 8004e00:	460c      	mov	r4, r1
 8004e02:	b112      	cbz	r2, 8004e0a <_printf_common+0x2a>
 8004e04:	3301      	adds	r3, #1
 8004e06:	f8c9 3000 	str.w	r3, [r9]
 8004e0a:	6823      	ldr	r3, [r4, #0]
 8004e0c:	0699      	lsls	r1, r3, #26
 8004e0e:	bf42      	ittt	mi
 8004e10:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004e14:	3302      	addmi	r3, #2
 8004e16:	f8c9 3000 	strmi.w	r3, [r9]
 8004e1a:	6825      	ldr	r5, [r4, #0]
 8004e1c:	f015 0506 	ands.w	r5, r5, #6
 8004e20:	d107      	bne.n	8004e32 <_printf_common+0x52>
 8004e22:	f104 0a19 	add.w	sl, r4, #25
 8004e26:	68e3      	ldr	r3, [r4, #12]
 8004e28:	f8d9 2000 	ldr.w	r2, [r9]
 8004e2c:	1a9b      	subs	r3, r3, r2
 8004e2e:	42ab      	cmp	r3, r5
 8004e30:	dc28      	bgt.n	8004e84 <_printf_common+0xa4>
 8004e32:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004e36:	6822      	ldr	r2, [r4, #0]
 8004e38:	3300      	adds	r3, #0
 8004e3a:	bf18      	it	ne
 8004e3c:	2301      	movne	r3, #1
 8004e3e:	0692      	lsls	r2, r2, #26
 8004e40:	d42d      	bmi.n	8004e9e <_printf_common+0xbe>
 8004e42:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e46:	4639      	mov	r1, r7
 8004e48:	4630      	mov	r0, r6
 8004e4a:	47c0      	blx	r8
 8004e4c:	3001      	adds	r0, #1
 8004e4e:	d020      	beq.n	8004e92 <_printf_common+0xb2>
 8004e50:	6823      	ldr	r3, [r4, #0]
 8004e52:	68e5      	ldr	r5, [r4, #12]
 8004e54:	f8d9 2000 	ldr.w	r2, [r9]
 8004e58:	f003 0306 	and.w	r3, r3, #6
 8004e5c:	2b04      	cmp	r3, #4
 8004e5e:	bf08      	it	eq
 8004e60:	1aad      	subeq	r5, r5, r2
 8004e62:	68a3      	ldr	r3, [r4, #8]
 8004e64:	6922      	ldr	r2, [r4, #16]
 8004e66:	bf0c      	ite	eq
 8004e68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e6c:	2500      	movne	r5, #0
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	bfc4      	itt	gt
 8004e72:	1a9b      	subgt	r3, r3, r2
 8004e74:	18ed      	addgt	r5, r5, r3
 8004e76:	f04f 0900 	mov.w	r9, #0
 8004e7a:	341a      	adds	r4, #26
 8004e7c:	454d      	cmp	r5, r9
 8004e7e:	d11a      	bne.n	8004eb6 <_printf_common+0xd6>
 8004e80:	2000      	movs	r0, #0
 8004e82:	e008      	b.n	8004e96 <_printf_common+0xb6>
 8004e84:	2301      	movs	r3, #1
 8004e86:	4652      	mov	r2, sl
 8004e88:	4639      	mov	r1, r7
 8004e8a:	4630      	mov	r0, r6
 8004e8c:	47c0      	blx	r8
 8004e8e:	3001      	adds	r0, #1
 8004e90:	d103      	bne.n	8004e9a <_printf_common+0xba>
 8004e92:	f04f 30ff 	mov.w	r0, #4294967295
 8004e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e9a:	3501      	adds	r5, #1
 8004e9c:	e7c3      	b.n	8004e26 <_printf_common+0x46>
 8004e9e:	18e1      	adds	r1, r4, r3
 8004ea0:	1c5a      	adds	r2, r3, #1
 8004ea2:	2030      	movs	r0, #48	; 0x30
 8004ea4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004ea8:	4422      	add	r2, r4
 8004eaa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004eae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004eb2:	3302      	adds	r3, #2
 8004eb4:	e7c5      	b.n	8004e42 <_printf_common+0x62>
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	4622      	mov	r2, r4
 8004eba:	4639      	mov	r1, r7
 8004ebc:	4630      	mov	r0, r6
 8004ebe:	47c0      	blx	r8
 8004ec0:	3001      	adds	r0, #1
 8004ec2:	d0e6      	beq.n	8004e92 <_printf_common+0xb2>
 8004ec4:	f109 0901 	add.w	r9, r9, #1
 8004ec8:	e7d8      	b.n	8004e7c <_printf_common+0x9c>
	...

08004ecc <_printf_i>:
 8004ecc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004ed0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004ed4:	460c      	mov	r4, r1
 8004ed6:	7e09      	ldrb	r1, [r1, #24]
 8004ed8:	b085      	sub	sp, #20
 8004eda:	296e      	cmp	r1, #110	; 0x6e
 8004edc:	4617      	mov	r7, r2
 8004ede:	4606      	mov	r6, r0
 8004ee0:	4698      	mov	r8, r3
 8004ee2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004ee4:	f000 80b3 	beq.w	800504e <_printf_i+0x182>
 8004ee8:	d822      	bhi.n	8004f30 <_printf_i+0x64>
 8004eea:	2963      	cmp	r1, #99	; 0x63
 8004eec:	d036      	beq.n	8004f5c <_printf_i+0x90>
 8004eee:	d80a      	bhi.n	8004f06 <_printf_i+0x3a>
 8004ef0:	2900      	cmp	r1, #0
 8004ef2:	f000 80b9 	beq.w	8005068 <_printf_i+0x19c>
 8004ef6:	2958      	cmp	r1, #88	; 0x58
 8004ef8:	f000 8083 	beq.w	8005002 <_printf_i+0x136>
 8004efc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f00:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004f04:	e032      	b.n	8004f6c <_printf_i+0xa0>
 8004f06:	2964      	cmp	r1, #100	; 0x64
 8004f08:	d001      	beq.n	8004f0e <_printf_i+0x42>
 8004f0a:	2969      	cmp	r1, #105	; 0x69
 8004f0c:	d1f6      	bne.n	8004efc <_printf_i+0x30>
 8004f0e:	6820      	ldr	r0, [r4, #0]
 8004f10:	6813      	ldr	r3, [r2, #0]
 8004f12:	0605      	lsls	r5, r0, #24
 8004f14:	f103 0104 	add.w	r1, r3, #4
 8004f18:	d52a      	bpl.n	8004f70 <_printf_i+0xa4>
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	6011      	str	r1, [r2, #0]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	da03      	bge.n	8004f2a <_printf_i+0x5e>
 8004f22:	222d      	movs	r2, #45	; 0x2d
 8004f24:	425b      	negs	r3, r3
 8004f26:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004f2a:	486f      	ldr	r0, [pc, #444]	; (80050e8 <_printf_i+0x21c>)
 8004f2c:	220a      	movs	r2, #10
 8004f2e:	e039      	b.n	8004fa4 <_printf_i+0xd8>
 8004f30:	2973      	cmp	r1, #115	; 0x73
 8004f32:	f000 809d 	beq.w	8005070 <_printf_i+0x1a4>
 8004f36:	d808      	bhi.n	8004f4a <_printf_i+0x7e>
 8004f38:	296f      	cmp	r1, #111	; 0x6f
 8004f3a:	d020      	beq.n	8004f7e <_printf_i+0xb2>
 8004f3c:	2970      	cmp	r1, #112	; 0x70
 8004f3e:	d1dd      	bne.n	8004efc <_printf_i+0x30>
 8004f40:	6823      	ldr	r3, [r4, #0]
 8004f42:	f043 0320 	orr.w	r3, r3, #32
 8004f46:	6023      	str	r3, [r4, #0]
 8004f48:	e003      	b.n	8004f52 <_printf_i+0x86>
 8004f4a:	2975      	cmp	r1, #117	; 0x75
 8004f4c:	d017      	beq.n	8004f7e <_printf_i+0xb2>
 8004f4e:	2978      	cmp	r1, #120	; 0x78
 8004f50:	d1d4      	bne.n	8004efc <_printf_i+0x30>
 8004f52:	2378      	movs	r3, #120	; 0x78
 8004f54:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004f58:	4864      	ldr	r0, [pc, #400]	; (80050ec <_printf_i+0x220>)
 8004f5a:	e055      	b.n	8005008 <_printf_i+0x13c>
 8004f5c:	6813      	ldr	r3, [r2, #0]
 8004f5e:	1d19      	adds	r1, r3, #4
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	6011      	str	r1, [r2, #0]
 8004f64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e08c      	b.n	800508a <_printf_i+0x1be>
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	6011      	str	r1, [r2, #0]
 8004f74:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004f78:	bf18      	it	ne
 8004f7a:	b21b      	sxthne	r3, r3
 8004f7c:	e7cf      	b.n	8004f1e <_printf_i+0x52>
 8004f7e:	6813      	ldr	r3, [r2, #0]
 8004f80:	6825      	ldr	r5, [r4, #0]
 8004f82:	1d18      	adds	r0, r3, #4
 8004f84:	6010      	str	r0, [r2, #0]
 8004f86:	0628      	lsls	r0, r5, #24
 8004f88:	d501      	bpl.n	8004f8e <_printf_i+0xc2>
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	e002      	b.n	8004f94 <_printf_i+0xc8>
 8004f8e:	0668      	lsls	r0, r5, #25
 8004f90:	d5fb      	bpl.n	8004f8a <_printf_i+0xbe>
 8004f92:	881b      	ldrh	r3, [r3, #0]
 8004f94:	4854      	ldr	r0, [pc, #336]	; (80050e8 <_printf_i+0x21c>)
 8004f96:	296f      	cmp	r1, #111	; 0x6f
 8004f98:	bf14      	ite	ne
 8004f9a:	220a      	movne	r2, #10
 8004f9c:	2208      	moveq	r2, #8
 8004f9e:	2100      	movs	r1, #0
 8004fa0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004fa4:	6865      	ldr	r5, [r4, #4]
 8004fa6:	60a5      	str	r5, [r4, #8]
 8004fa8:	2d00      	cmp	r5, #0
 8004faa:	f2c0 8095 	blt.w	80050d8 <_printf_i+0x20c>
 8004fae:	6821      	ldr	r1, [r4, #0]
 8004fb0:	f021 0104 	bic.w	r1, r1, #4
 8004fb4:	6021      	str	r1, [r4, #0]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d13d      	bne.n	8005036 <_printf_i+0x16a>
 8004fba:	2d00      	cmp	r5, #0
 8004fbc:	f040 808e 	bne.w	80050dc <_printf_i+0x210>
 8004fc0:	4665      	mov	r5, ip
 8004fc2:	2a08      	cmp	r2, #8
 8004fc4:	d10b      	bne.n	8004fde <_printf_i+0x112>
 8004fc6:	6823      	ldr	r3, [r4, #0]
 8004fc8:	07db      	lsls	r3, r3, #31
 8004fca:	d508      	bpl.n	8004fde <_printf_i+0x112>
 8004fcc:	6923      	ldr	r3, [r4, #16]
 8004fce:	6862      	ldr	r2, [r4, #4]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	bfde      	ittt	le
 8004fd4:	2330      	movle	r3, #48	; 0x30
 8004fd6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004fda:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004fde:	ebac 0305 	sub.w	r3, ip, r5
 8004fe2:	6123      	str	r3, [r4, #16]
 8004fe4:	f8cd 8000 	str.w	r8, [sp]
 8004fe8:	463b      	mov	r3, r7
 8004fea:	aa03      	add	r2, sp, #12
 8004fec:	4621      	mov	r1, r4
 8004fee:	4630      	mov	r0, r6
 8004ff0:	f7ff fef6 	bl	8004de0 <_printf_common>
 8004ff4:	3001      	adds	r0, #1
 8004ff6:	d14d      	bne.n	8005094 <_printf_i+0x1c8>
 8004ff8:	f04f 30ff 	mov.w	r0, #4294967295
 8004ffc:	b005      	add	sp, #20
 8004ffe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005002:	4839      	ldr	r0, [pc, #228]	; (80050e8 <_printf_i+0x21c>)
 8005004:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005008:	6813      	ldr	r3, [r2, #0]
 800500a:	6821      	ldr	r1, [r4, #0]
 800500c:	1d1d      	adds	r5, r3, #4
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	6015      	str	r5, [r2, #0]
 8005012:	060a      	lsls	r2, r1, #24
 8005014:	d50b      	bpl.n	800502e <_printf_i+0x162>
 8005016:	07ca      	lsls	r2, r1, #31
 8005018:	bf44      	itt	mi
 800501a:	f041 0120 	orrmi.w	r1, r1, #32
 800501e:	6021      	strmi	r1, [r4, #0]
 8005020:	b91b      	cbnz	r3, 800502a <_printf_i+0x15e>
 8005022:	6822      	ldr	r2, [r4, #0]
 8005024:	f022 0220 	bic.w	r2, r2, #32
 8005028:	6022      	str	r2, [r4, #0]
 800502a:	2210      	movs	r2, #16
 800502c:	e7b7      	b.n	8004f9e <_printf_i+0xd2>
 800502e:	064d      	lsls	r5, r1, #25
 8005030:	bf48      	it	mi
 8005032:	b29b      	uxthmi	r3, r3
 8005034:	e7ef      	b.n	8005016 <_printf_i+0x14a>
 8005036:	4665      	mov	r5, ip
 8005038:	fbb3 f1f2 	udiv	r1, r3, r2
 800503c:	fb02 3311 	mls	r3, r2, r1, r3
 8005040:	5cc3      	ldrb	r3, [r0, r3]
 8005042:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005046:	460b      	mov	r3, r1
 8005048:	2900      	cmp	r1, #0
 800504a:	d1f5      	bne.n	8005038 <_printf_i+0x16c>
 800504c:	e7b9      	b.n	8004fc2 <_printf_i+0xf6>
 800504e:	6813      	ldr	r3, [r2, #0]
 8005050:	6825      	ldr	r5, [r4, #0]
 8005052:	6961      	ldr	r1, [r4, #20]
 8005054:	1d18      	adds	r0, r3, #4
 8005056:	6010      	str	r0, [r2, #0]
 8005058:	0628      	lsls	r0, r5, #24
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	d501      	bpl.n	8005062 <_printf_i+0x196>
 800505e:	6019      	str	r1, [r3, #0]
 8005060:	e002      	b.n	8005068 <_printf_i+0x19c>
 8005062:	066a      	lsls	r2, r5, #25
 8005064:	d5fb      	bpl.n	800505e <_printf_i+0x192>
 8005066:	8019      	strh	r1, [r3, #0]
 8005068:	2300      	movs	r3, #0
 800506a:	6123      	str	r3, [r4, #16]
 800506c:	4665      	mov	r5, ip
 800506e:	e7b9      	b.n	8004fe4 <_printf_i+0x118>
 8005070:	6813      	ldr	r3, [r2, #0]
 8005072:	1d19      	adds	r1, r3, #4
 8005074:	6011      	str	r1, [r2, #0]
 8005076:	681d      	ldr	r5, [r3, #0]
 8005078:	6862      	ldr	r2, [r4, #4]
 800507a:	2100      	movs	r1, #0
 800507c:	4628      	mov	r0, r5
 800507e:	f7fb f8f7 	bl	8000270 <memchr>
 8005082:	b108      	cbz	r0, 8005088 <_printf_i+0x1bc>
 8005084:	1b40      	subs	r0, r0, r5
 8005086:	6060      	str	r0, [r4, #4]
 8005088:	6863      	ldr	r3, [r4, #4]
 800508a:	6123      	str	r3, [r4, #16]
 800508c:	2300      	movs	r3, #0
 800508e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005092:	e7a7      	b.n	8004fe4 <_printf_i+0x118>
 8005094:	6923      	ldr	r3, [r4, #16]
 8005096:	462a      	mov	r2, r5
 8005098:	4639      	mov	r1, r7
 800509a:	4630      	mov	r0, r6
 800509c:	47c0      	blx	r8
 800509e:	3001      	adds	r0, #1
 80050a0:	d0aa      	beq.n	8004ff8 <_printf_i+0x12c>
 80050a2:	6823      	ldr	r3, [r4, #0]
 80050a4:	079b      	lsls	r3, r3, #30
 80050a6:	d413      	bmi.n	80050d0 <_printf_i+0x204>
 80050a8:	68e0      	ldr	r0, [r4, #12]
 80050aa:	9b03      	ldr	r3, [sp, #12]
 80050ac:	4298      	cmp	r0, r3
 80050ae:	bfb8      	it	lt
 80050b0:	4618      	movlt	r0, r3
 80050b2:	e7a3      	b.n	8004ffc <_printf_i+0x130>
 80050b4:	2301      	movs	r3, #1
 80050b6:	464a      	mov	r2, r9
 80050b8:	4639      	mov	r1, r7
 80050ba:	4630      	mov	r0, r6
 80050bc:	47c0      	blx	r8
 80050be:	3001      	adds	r0, #1
 80050c0:	d09a      	beq.n	8004ff8 <_printf_i+0x12c>
 80050c2:	3501      	adds	r5, #1
 80050c4:	68e3      	ldr	r3, [r4, #12]
 80050c6:	9a03      	ldr	r2, [sp, #12]
 80050c8:	1a9b      	subs	r3, r3, r2
 80050ca:	42ab      	cmp	r3, r5
 80050cc:	dcf2      	bgt.n	80050b4 <_printf_i+0x1e8>
 80050ce:	e7eb      	b.n	80050a8 <_printf_i+0x1dc>
 80050d0:	2500      	movs	r5, #0
 80050d2:	f104 0919 	add.w	r9, r4, #25
 80050d6:	e7f5      	b.n	80050c4 <_printf_i+0x1f8>
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d1ac      	bne.n	8005036 <_printf_i+0x16a>
 80050dc:	7803      	ldrb	r3, [r0, #0]
 80050de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80050e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80050e6:	e76c      	b.n	8004fc2 <_printf_i+0xf6>
 80050e8:	08005437 	.word	0x08005437
 80050ec:	08005448 	.word	0x08005448

080050f0 <memmove>:
 80050f0:	4288      	cmp	r0, r1
 80050f2:	b510      	push	{r4, lr}
 80050f4:	eb01 0302 	add.w	r3, r1, r2
 80050f8:	d807      	bhi.n	800510a <memmove+0x1a>
 80050fa:	1e42      	subs	r2, r0, #1
 80050fc:	4299      	cmp	r1, r3
 80050fe:	d00a      	beq.n	8005116 <memmove+0x26>
 8005100:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005104:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005108:	e7f8      	b.n	80050fc <memmove+0xc>
 800510a:	4283      	cmp	r3, r0
 800510c:	d9f5      	bls.n	80050fa <memmove+0xa>
 800510e:	1881      	adds	r1, r0, r2
 8005110:	1ad2      	subs	r2, r2, r3
 8005112:	42d3      	cmn	r3, r2
 8005114:	d100      	bne.n	8005118 <memmove+0x28>
 8005116:	bd10      	pop	{r4, pc}
 8005118:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800511c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005120:	e7f7      	b.n	8005112 <memmove+0x22>
	...

08005124 <_free_r>:
 8005124:	b538      	push	{r3, r4, r5, lr}
 8005126:	4605      	mov	r5, r0
 8005128:	2900      	cmp	r1, #0
 800512a:	d045      	beq.n	80051b8 <_free_r+0x94>
 800512c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005130:	1f0c      	subs	r4, r1, #4
 8005132:	2b00      	cmp	r3, #0
 8005134:	bfb8      	it	lt
 8005136:	18e4      	addlt	r4, r4, r3
 8005138:	f000 f8d2 	bl	80052e0 <__malloc_lock>
 800513c:	4a1f      	ldr	r2, [pc, #124]	; (80051bc <_free_r+0x98>)
 800513e:	6813      	ldr	r3, [r2, #0]
 8005140:	4610      	mov	r0, r2
 8005142:	b933      	cbnz	r3, 8005152 <_free_r+0x2e>
 8005144:	6063      	str	r3, [r4, #4]
 8005146:	6014      	str	r4, [r2, #0]
 8005148:	4628      	mov	r0, r5
 800514a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800514e:	f000 b8c8 	b.w	80052e2 <__malloc_unlock>
 8005152:	42a3      	cmp	r3, r4
 8005154:	d90c      	bls.n	8005170 <_free_r+0x4c>
 8005156:	6821      	ldr	r1, [r4, #0]
 8005158:	1862      	adds	r2, r4, r1
 800515a:	4293      	cmp	r3, r2
 800515c:	bf04      	itt	eq
 800515e:	681a      	ldreq	r2, [r3, #0]
 8005160:	685b      	ldreq	r3, [r3, #4]
 8005162:	6063      	str	r3, [r4, #4]
 8005164:	bf04      	itt	eq
 8005166:	1852      	addeq	r2, r2, r1
 8005168:	6022      	streq	r2, [r4, #0]
 800516a:	6004      	str	r4, [r0, #0]
 800516c:	e7ec      	b.n	8005148 <_free_r+0x24>
 800516e:	4613      	mov	r3, r2
 8005170:	685a      	ldr	r2, [r3, #4]
 8005172:	b10a      	cbz	r2, 8005178 <_free_r+0x54>
 8005174:	42a2      	cmp	r2, r4
 8005176:	d9fa      	bls.n	800516e <_free_r+0x4a>
 8005178:	6819      	ldr	r1, [r3, #0]
 800517a:	1858      	adds	r0, r3, r1
 800517c:	42a0      	cmp	r0, r4
 800517e:	d10b      	bne.n	8005198 <_free_r+0x74>
 8005180:	6820      	ldr	r0, [r4, #0]
 8005182:	4401      	add	r1, r0
 8005184:	1858      	adds	r0, r3, r1
 8005186:	4282      	cmp	r2, r0
 8005188:	6019      	str	r1, [r3, #0]
 800518a:	d1dd      	bne.n	8005148 <_free_r+0x24>
 800518c:	6810      	ldr	r0, [r2, #0]
 800518e:	6852      	ldr	r2, [r2, #4]
 8005190:	605a      	str	r2, [r3, #4]
 8005192:	4401      	add	r1, r0
 8005194:	6019      	str	r1, [r3, #0]
 8005196:	e7d7      	b.n	8005148 <_free_r+0x24>
 8005198:	d902      	bls.n	80051a0 <_free_r+0x7c>
 800519a:	230c      	movs	r3, #12
 800519c:	602b      	str	r3, [r5, #0]
 800519e:	e7d3      	b.n	8005148 <_free_r+0x24>
 80051a0:	6820      	ldr	r0, [r4, #0]
 80051a2:	1821      	adds	r1, r4, r0
 80051a4:	428a      	cmp	r2, r1
 80051a6:	bf04      	itt	eq
 80051a8:	6811      	ldreq	r1, [r2, #0]
 80051aa:	6852      	ldreq	r2, [r2, #4]
 80051ac:	6062      	str	r2, [r4, #4]
 80051ae:	bf04      	itt	eq
 80051b0:	1809      	addeq	r1, r1, r0
 80051b2:	6021      	streq	r1, [r4, #0]
 80051b4:	605c      	str	r4, [r3, #4]
 80051b6:	e7c7      	b.n	8005148 <_free_r+0x24>
 80051b8:	bd38      	pop	{r3, r4, r5, pc}
 80051ba:	bf00      	nop
 80051bc:	20013390 	.word	0x20013390

080051c0 <_malloc_r>:
 80051c0:	b570      	push	{r4, r5, r6, lr}
 80051c2:	1ccd      	adds	r5, r1, #3
 80051c4:	f025 0503 	bic.w	r5, r5, #3
 80051c8:	3508      	adds	r5, #8
 80051ca:	2d0c      	cmp	r5, #12
 80051cc:	bf38      	it	cc
 80051ce:	250c      	movcc	r5, #12
 80051d0:	2d00      	cmp	r5, #0
 80051d2:	4606      	mov	r6, r0
 80051d4:	db01      	blt.n	80051da <_malloc_r+0x1a>
 80051d6:	42a9      	cmp	r1, r5
 80051d8:	d903      	bls.n	80051e2 <_malloc_r+0x22>
 80051da:	230c      	movs	r3, #12
 80051dc:	6033      	str	r3, [r6, #0]
 80051de:	2000      	movs	r0, #0
 80051e0:	bd70      	pop	{r4, r5, r6, pc}
 80051e2:	f000 f87d 	bl	80052e0 <__malloc_lock>
 80051e6:	4a21      	ldr	r2, [pc, #132]	; (800526c <_malloc_r+0xac>)
 80051e8:	6814      	ldr	r4, [r2, #0]
 80051ea:	4621      	mov	r1, r4
 80051ec:	b991      	cbnz	r1, 8005214 <_malloc_r+0x54>
 80051ee:	4c20      	ldr	r4, [pc, #128]	; (8005270 <_malloc_r+0xb0>)
 80051f0:	6823      	ldr	r3, [r4, #0]
 80051f2:	b91b      	cbnz	r3, 80051fc <_malloc_r+0x3c>
 80051f4:	4630      	mov	r0, r6
 80051f6:	f000 f863 	bl	80052c0 <_sbrk_r>
 80051fa:	6020      	str	r0, [r4, #0]
 80051fc:	4629      	mov	r1, r5
 80051fe:	4630      	mov	r0, r6
 8005200:	f000 f85e 	bl	80052c0 <_sbrk_r>
 8005204:	1c43      	adds	r3, r0, #1
 8005206:	d124      	bne.n	8005252 <_malloc_r+0x92>
 8005208:	230c      	movs	r3, #12
 800520a:	6033      	str	r3, [r6, #0]
 800520c:	4630      	mov	r0, r6
 800520e:	f000 f868 	bl	80052e2 <__malloc_unlock>
 8005212:	e7e4      	b.n	80051de <_malloc_r+0x1e>
 8005214:	680b      	ldr	r3, [r1, #0]
 8005216:	1b5b      	subs	r3, r3, r5
 8005218:	d418      	bmi.n	800524c <_malloc_r+0x8c>
 800521a:	2b0b      	cmp	r3, #11
 800521c:	d90f      	bls.n	800523e <_malloc_r+0x7e>
 800521e:	600b      	str	r3, [r1, #0]
 8005220:	50cd      	str	r5, [r1, r3]
 8005222:	18cc      	adds	r4, r1, r3
 8005224:	4630      	mov	r0, r6
 8005226:	f000 f85c 	bl	80052e2 <__malloc_unlock>
 800522a:	f104 000b 	add.w	r0, r4, #11
 800522e:	1d23      	adds	r3, r4, #4
 8005230:	f020 0007 	bic.w	r0, r0, #7
 8005234:	1ac3      	subs	r3, r0, r3
 8005236:	d0d3      	beq.n	80051e0 <_malloc_r+0x20>
 8005238:	425a      	negs	r2, r3
 800523a:	50e2      	str	r2, [r4, r3]
 800523c:	e7d0      	b.n	80051e0 <_malloc_r+0x20>
 800523e:	428c      	cmp	r4, r1
 8005240:	684b      	ldr	r3, [r1, #4]
 8005242:	bf16      	itet	ne
 8005244:	6063      	strne	r3, [r4, #4]
 8005246:	6013      	streq	r3, [r2, #0]
 8005248:	460c      	movne	r4, r1
 800524a:	e7eb      	b.n	8005224 <_malloc_r+0x64>
 800524c:	460c      	mov	r4, r1
 800524e:	6849      	ldr	r1, [r1, #4]
 8005250:	e7cc      	b.n	80051ec <_malloc_r+0x2c>
 8005252:	1cc4      	adds	r4, r0, #3
 8005254:	f024 0403 	bic.w	r4, r4, #3
 8005258:	42a0      	cmp	r0, r4
 800525a:	d005      	beq.n	8005268 <_malloc_r+0xa8>
 800525c:	1a21      	subs	r1, r4, r0
 800525e:	4630      	mov	r0, r6
 8005260:	f000 f82e 	bl	80052c0 <_sbrk_r>
 8005264:	3001      	adds	r0, #1
 8005266:	d0cf      	beq.n	8005208 <_malloc_r+0x48>
 8005268:	6025      	str	r5, [r4, #0]
 800526a:	e7db      	b.n	8005224 <_malloc_r+0x64>
 800526c:	20013390 	.word	0x20013390
 8005270:	20013394 	.word	0x20013394

08005274 <_realloc_r>:
 8005274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005276:	4607      	mov	r7, r0
 8005278:	4614      	mov	r4, r2
 800527a:	460e      	mov	r6, r1
 800527c:	b921      	cbnz	r1, 8005288 <_realloc_r+0x14>
 800527e:	4611      	mov	r1, r2
 8005280:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005284:	f7ff bf9c 	b.w	80051c0 <_malloc_r>
 8005288:	b922      	cbnz	r2, 8005294 <_realloc_r+0x20>
 800528a:	f7ff ff4b 	bl	8005124 <_free_r>
 800528e:	4625      	mov	r5, r4
 8005290:	4628      	mov	r0, r5
 8005292:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005294:	f000 f826 	bl	80052e4 <_malloc_usable_size_r>
 8005298:	42a0      	cmp	r0, r4
 800529a:	d20f      	bcs.n	80052bc <_realloc_r+0x48>
 800529c:	4621      	mov	r1, r4
 800529e:	4638      	mov	r0, r7
 80052a0:	f7ff ff8e 	bl	80051c0 <_malloc_r>
 80052a4:	4605      	mov	r5, r0
 80052a6:	2800      	cmp	r0, #0
 80052a8:	d0f2      	beq.n	8005290 <_realloc_r+0x1c>
 80052aa:	4631      	mov	r1, r6
 80052ac:	4622      	mov	r2, r4
 80052ae:	f7ff fbfe 	bl	8004aae <memcpy>
 80052b2:	4631      	mov	r1, r6
 80052b4:	4638      	mov	r0, r7
 80052b6:	f7ff ff35 	bl	8005124 <_free_r>
 80052ba:	e7e9      	b.n	8005290 <_realloc_r+0x1c>
 80052bc:	4635      	mov	r5, r6
 80052be:	e7e7      	b.n	8005290 <_realloc_r+0x1c>

080052c0 <_sbrk_r>:
 80052c0:	b538      	push	{r3, r4, r5, lr}
 80052c2:	4c06      	ldr	r4, [pc, #24]	; (80052dc <_sbrk_r+0x1c>)
 80052c4:	2300      	movs	r3, #0
 80052c6:	4605      	mov	r5, r0
 80052c8:	4608      	mov	r0, r1
 80052ca:	6023      	str	r3, [r4, #0]
 80052cc:	f000 f812 	bl	80052f4 <_sbrk>
 80052d0:	1c43      	adds	r3, r0, #1
 80052d2:	d102      	bne.n	80052da <_sbrk_r+0x1a>
 80052d4:	6823      	ldr	r3, [r4, #0]
 80052d6:	b103      	cbz	r3, 80052da <_sbrk_r+0x1a>
 80052d8:	602b      	str	r3, [r5, #0]
 80052da:	bd38      	pop	{r3, r4, r5, pc}
 80052dc:	20013488 	.word	0x20013488

080052e0 <__malloc_lock>:
 80052e0:	4770      	bx	lr

080052e2 <__malloc_unlock>:
 80052e2:	4770      	bx	lr

080052e4 <_malloc_usable_size_r>:
 80052e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052e8:	1f18      	subs	r0, r3, #4
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	bfbc      	itt	lt
 80052ee:	580b      	ldrlt	r3, [r1, r0]
 80052f0:	18c0      	addlt	r0, r0, r3
 80052f2:	4770      	bx	lr

080052f4 <_sbrk>:
 80052f4:	4b04      	ldr	r3, [pc, #16]	; (8005308 <_sbrk+0x14>)
 80052f6:	6819      	ldr	r1, [r3, #0]
 80052f8:	4602      	mov	r2, r0
 80052fa:	b909      	cbnz	r1, 8005300 <_sbrk+0xc>
 80052fc:	4903      	ldr	r1, [pc, #12]	; (800530c <_sbrk+0x18>)
 80052fe:	6019      	str	r1, [r3, #0]
 8005300:	6818      	ldr	r0, [r3, #0]
 8005302:	4402      	add	r2, r0
 8005304:	601a      	str	r2, [r3, #0]
 8005306:	4770      	bx	lr
 8005308:	20013398 	.word	0x20013398
 800530c:	20013490 	.word	0x20013490

08005310 <_init>:
 8005310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005312:	bf00      	nop
 8005314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005316:	bc08      	pop	{r3}
 8005318:	469e      	mov	lr, r3
 800531a:	4770      	bx	lr

0800531c <_fini>:
 800531c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800531e:	bf00      	nop
 8005320:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005322:	bc08      	pop	{r3}
 8005324:	469e      	mov	lr, r3
 8005326:	4770      	bx	lr
