=====
SETUP
2.551
6.186
8.737
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
0.761
1.100
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
1.701
2.516
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.357
3.951
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
4.272
5.058
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n537_s12
5.371
6.186
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
6.186
=====
SETUP
2.579
6.158
8.737
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0
0.761
1.100
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
2.190
2.654
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
2.658
3.423
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s14
4.627
5.091
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s12
5.344
6.158
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
6.158
=====
SETUP
2.874
5.864
8.737
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0
0.761
1.100
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21
2.190
2.654
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18
2.658
3.423
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s14
4.627
5.091
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n538_s13
5.099
5.864
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3
5.864
=====
SETUP
3.278
13.450
16.729
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
9.034
9.373
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n742_s0
10.463
11.223
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s4
11.537
12.323
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1
13.450
=====
SETUP
3.806
5.196
9.001
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
0.761
1.100
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
1.701
2.516
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.357
3.966
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4
4.347
4.941
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
5.196
=====
SETUP
3.806
5.196
9.001
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
0.761
1.100
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
1.701
2.516
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.357
3.966
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4
4.347
4.941
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3
5.196
=====
SETUP
3.806
5.196
9.001
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
0.761
1.100
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
1.701
2.516
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.357
3.966
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4
4.347
4.941
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
5.196
=====
SETUP
8.881
7.848
16.729
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
0.761
1.100
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
1.701
2.516
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.357
3.966
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s0
4.960
5.775
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n765_s0
6.863
7.326
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe_s1
7.848
=====
SETUP
8.891
7.573
16.464
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
0.761
1.100
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
1.701
2.516
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.357
3.966
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s0
4.960
5.775
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_roe_s1
7.573
=====
SETUP
4.464
12.000
16.464
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3
9.034
9.373
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n742_s0
10.463
11.223
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1
12.000
=====
SETUP
4.500
4.237
8.737
empu/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
empu/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.414
2.228
empu/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.240
2.850
empu/Gowin_EMPU_inst/u_flash_wrap/n156_s0
3.472
4.237
empu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3
4.237
=====
SETUP
4.500
4.237
8.737
empu/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
empu/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.414
2.228
empu/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.240
2.850
empu/Gowin_EMPU_inst/u_flash_wrap/n155_s0
3.472
4.237
empu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s3
4.237
=====
SETUP
4.500
4.237
8.737
empu/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
empu/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.414
2.228
empu/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.240
2.850
empu/Gowin_EMPU_inst/u_flash_wrap/n154_s0
3.472
4.237
empu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3
4.237
=====
SETUP
4.500
4.237
8.737
empu/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
empu/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.414
2.228
empu/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.240
2.850
empu/Gowin_EMPU_inst/u_flash_wrap/n152_s0
3.472
4.237
empu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s3
4.237
=====
SETUP
4.543
11.921
16.464
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3
9.034
9.373
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2
9.738
10.503
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s1
11.107
11.921
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_0_s0
11.921
=====
SETUP
4.566
11.899
16.464
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3
9.034
9.373
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2
9.738
10.503
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n477_s1
11.134
11.899
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0
11.899
=====
SETUP
9.137
7.327
16.464
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
0.761
1.100
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
1.701
2.516
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.357
3.966
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s0
4.960
5.775
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1
7.327
=====
SETUP
9.283
7.446
16.729
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
0.761
1.100
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5
1.701
2.516
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4
3.357
3.966
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s0
4.960
5.775
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s3
6.734
7.197
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1
7.446
=====
SETUP
4.663
4.074
8.737
empu/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
empu/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.414
2.228
empu/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.240
2.850
empu/Gowin_EMPU_inst/u_flash_wrap/n153_s0
3.465
4.074
empu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3
4.074
=====
SETUP
4.663
4.074
8.737
empu/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
empu/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.414
2.228
empu/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.240
2.850
empu/Gowin_EMPU_inst/u_flash_wrap/n151_s0
3.465
4.074
empu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3
4.074
=====
SETUP
4.721
11.743
16.464
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3
9.034
9.373
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2
9.738
10.503
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s1
11.134
11.743
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0
11.743
=====
SETUP
4.721
11.743
16.464
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3
9.034
9.373
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2
9.738
10.503
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n475_s1
11.134
11.743
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_4_s0
11.743
=====
SETUP
4.760
3.977
8.737
empu/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
empu/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.414
2.228
empu/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.240
2.835
empu/Gowin_EMPU_inst/u_flash_wrap/n150_s0
3.163
3.977
empu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s3
3.977
=====
SETUP
4.760
3.977
8.737
empu/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
empu/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.414
2.228
empu/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.240
2.835
empu/Gowin_EMPU_inst/u_flash_wrap/n149_s0
3.163
3.977
empu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s3
3.977
=====
SETUP
4.760
3.977
8.737
empu/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
0.761
1.100
empu/Gowin_EMPU_inst/u_flash_wrap/n95_s1
1.414
2.228
empu/Gowin_EMPU_inst/u_flash_wrap/n77_s1
2.240
2.835
empu/Gowin_EMPU_inst/u_flash_wrap/n148_s0
3.163
3.977
empu/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s3
3.977
=====
HOLD
0.415
0.968
0.553
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_0_s0
0.968
=====
HOLD
0.416
0.969
0.553
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0
0.969
=====
HOLD
0.437
0.989
0.553
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_3_s0
0.989
=====
HOLD
0.524
1.066
0.541
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s5
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s7
0.790
1.066
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s5
1.066
=====
HOLD
0.524
1.066
0.541
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n611_s1
0.790
1.066
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
1.066
=====
HOLD
0.524
1.066
0.541
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s1
0.790
1.066
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0
1.066
=====
HOLD
0.524
1.066
0.541
empu/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
0.541
0.788
empu/Gowin_EMPU_inst/u_flash_wrap/n214_s1
0.790
1.066
empu/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
1.066
=====
HOLD
0.525
1.067
0.541
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n614_s1
0.791
1.067
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1
1.067
=====
HOLD
0.525
1.067
0.541
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n478_s1
0.791
1.067
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0
1.067
=====
HOLD
0.526
1.068
0.541
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s1
0.792
1.068
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1
1.068
=====
HOLD
0.526
1.068
0.541
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n612_s1
0.792
1.068
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
1.068
=====
HOLD
0.612
1.164
0.553
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_1_s0
1.164
=====
HOLD
0.612
1.164
0.553
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_2_s0
1.164
=====
HOLD
0.632
1.185
0.553
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_1_s0
1.185
=====
HOLD
0.646
1.199
0.553
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_5_s0
1.199
=====
HOLD
0.646
1.199
0.553
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_6_s0
1.199
=====
HOLD
0.662
1.203
0.541
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_0_s0
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s1
0.791
1.203
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_0_s0
1.203
=====
HOLD
0.663
1.216
0.553
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_2_s0
1.216
=====
HOLD
0.664
1.216
0.553
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_5_s0
1.216
=====
HOLD
0.664
1.216
0.553
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_6_s0
1.216
=====
HOLD
0.668
1.220
0.553
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_0_s0
1.220
=====
HOLD
0.694
1.235
0.541
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_10_s0
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_ie_s0
1.235
=====
HOLD
0.696
1.238
0.541
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s5
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s5
0.962
1.238
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4
1.238
=====
HOLD
0.707
1.249
0.541
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_9_s0
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_irrdy_s0
1.249
=====
HOLD
0.708
1.249
0.541
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/c_status_2_s0
0.541
0.788
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n778_s1
0.974
1.249
empu/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_tmt_s0
1.249
