// Seed: 2687494369
module module_0 (
    input tri1 id_0,
    input tri0 id_1
);
  wire id_3;
  module_3(
      id_3, id_3, id_3
  );
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  wor   id_2
);
  module_0(
      id_2, id_2
  );
endmodule
module module_2 (
    output tri0  id_0
    , id_5,
    input  tri   id_1,
    output uwire id_2,
    input  tri1  id_3
);
  assign id_2 = id_5 * 1;
  xor (id_2, id_5, id_1);
  module_0(
      id_3, id_3
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign id_3 = id_4;
  wire id_5;
  final $display(.id_6(1));
  id_7(
      .id_0(id_1), .id_1(), .id_2(1)
  );
endmodule
