#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 29 13:27:29 2023
# Process ID: 10056
# Current directory: C:/Users/ap576391/Documents/TPBrost/tp2_p2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3024 C:\Users\ap576391\Documents\TPBrost\tp2_p2\tp2_p2.xpr
# Log file: C:/Users/ap576391/Documents/TPBrost/tp2_p2/vivado.log
# Journal file: C:/Users/ap576391/Documents/TPBrost/tp2_p2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ap576391/Documents/TPBrost/tp2_p2/tp2_p2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ap576391/Documents/Brost/tp2_p2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/TPBrost/tp2_p2/hls/im_load_mm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/TPBrost/tp2_p2/hls/incrust_2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 810.059 ; gain = 205.293
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ap576391/Documents/TPBrost/tp2_p2/tp2_p2.srcs/sources_1/bd/design_2/design_2.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:module_ref:i2c_sender_adv7511:1.0 - i2c_sender_adv7511_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:hls:im_load_mm:1.1 - im_load_mm_0
Adding component instance block -- xilinx.com:hls:incrust:1.0 - incrust_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Successfully read diagram <design_2> from BD file <C:/Users/ap576391/Documents/TPBrost/tp2_p2/tp2_p2.srcs/sources_1/bd/design_2/design_2.bd>
open_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 978.895 ; gain = 111.754
update_module_reference design_2_i2c_sender_adv7511_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/TPBrost/tp2_p2/hls/im_load_mm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/TPBrost/tp2_p2/hls/incrust_2'.
Upgrading 'C:/Users/ap576391/Documents/TPBrost/tp2_p2/tp2_p2.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-1972] Upgraded design_2_i2c_sender_adv7511_0_0 from i2c_sender_adv7511_v1_0 1.0 to i2c_sender_adv7511_v1_0 1.0
Wrote  : <C:\Users\ap576391\Documents\TPBrost\tp2_p2\tp2_p2.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <C:/Users/ap576391/Documents/TPBrost/tp2_p2/tp2_p2.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1090.355 ; gain = 34.598
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1090.355 ; gain = 0.000
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-927] Following properties on pin /video_ctrl/i2c_sender_adv7511_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
validate_bd_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1097.988 ; gain = 60.793
exclude_bd_addr_seg [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -target_address_space [get_bd_addr_spaces processing_system7_0/Data]
Excluding slave segment /processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM from address space /processing_system7_0/Data.
delete_bd_objs [get_bd_cells xlconstant_1]
set_property name VCC [get_bd_cells xlconstant_2]
set_property name GND [get_bd_cells xlconstant_0]
open_hw_manager
close_hw_manager
save_bd_design
Wrote  : <C:\Users\ap576391\Documents\TPBrost\tp2_p2\tp2_p2.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <C:/Users/ap576391/Documents/TPBrost/tp2_p2/tp2_p2.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.730 ; gain = 0.000
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_0_bram> to default.
WARNING: [BD 41-927] Following properties on pin /video_ctrl/i2c_sender_adv7511_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\Users\ap576391\Documents\TPBrost\tp2_p2\tp2_p2.srcs\sources_1\bd\design_2\design_2.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/smartconnect_0/S01_AXI_arlock'(1) to net 'im_load_mm_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/smartconnect_0/S01_AXI_awlock'(1) to net 'im_load_mm_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ap576391/Documents/TPBrost/tp2_p2/tp2_p2.srcs/sources_1/bd/design_2/synth/design_2.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/smartconnect_0/S01_AXI_arlock'(1) to net 'im_load_mm_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/smartconnect_0/S01_AXI_awlock'(1) to net 'im_load_mm_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ap576391/Documents/TPBrost/tp2_p2/tp2_p2.srcs/sources_1/bd/design_2/sim/design_2.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TPBrost/tp2_p2/tp2_p2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VCC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/i2c_sender_adv7511_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
Exporting to file c:/Users/ap576391/Documents/TPBrost/tp2_p2/tp2_p2.srcs/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/hw_handoff/design_2_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Users/ap576391/Documents/TPBrost/tp2_p2/tp2_p2.srcs/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/hw_handoff/design_2_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Users/ap576391/Documents/TPBrost/tp2_p2/tp2_p2.srcs/sources_1/bd/design_2/ip/design_2_smartconnect_0_0/bd_0/synth/design_2_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block im_load_mm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block incrust_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/Users/ap576391/Documents/TPBrost/tp2_p2/tp2_p2.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file C:/Users/ap576391/Documents/TPBrost/tp2_p2/tp2_p2.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File C:/Users/ap576391/Documents/TPBrost/tp2_p2/tp2_p2.srcs/sources_1/bd/design_2/synth/design_2.hwdef
[Wed Nov 29 13:32:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/ap576391/Documents/TPBrost/tp2_p2/tp2_p2.runs/synth_1/runme.log
[Wed Nov 29 13:32:10 2023] Launched impl_1...
Run output will be captured here: C:/Users/ap576391/Documents/TPBrost/tp2_p2/tp2_p2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 1305.535 ; gain = 168.805
set_property location {2 263 598} [get_bd_cells clk_wiz_0]
write_hw_platform -fixed -force  -include_bit -file C:/Users/ap576391/Documents/TPBrost/tp2_p2/HARDWARE.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/ap576391/Documents/TPBrost/tp2_p2/HARDWARE.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/ap576391/Documents/TPBrost/tp2_p2/HARDWARE.xsa
write_hw_platform: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1359.984 ; gain = 49.688
