ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.global	__aeabi_dsub
  16              		.global	__aeabi_dmul
  17              		.global	__aeabi_dadd
  18              		.global	__aeabi_ddiv
  19              		.global	__aeabi_dcmplt
  20              		.global	__aeabi_dcmpgt
  21              		.section	.text.PID,"ax",%progbits
  22              		.align	1
  23              		.global	PID
  24              		.arch armv7-m
  25              		.syntax unified
  26              		.thumb
  27              		.thumb_func
  28              		.fpu softvfp
  30              	PID:
  31              	.LVL0:
  32              	.LFB65:
  33              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "tim.h"
  23:Core/Src/main.c **** #include "usart.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 2


  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** #define PID_MAX 900
  34:Core/Src/main.c **** #define PID_MIN 0
  35:Core/Src/main.c **** double INTEGRAL[4] = {0, 0, 0, 0} , pre_err[4] = {0, 0, 0, 0};
  36:Core/Src/main.c **** const double Kp[4] = {40, 40}, Ki[4] = {0.2, 0.2}, Kd[4] = {100, 100};
  37:Core/Src/main.c **** double goal = 10;
  38:Core/Src/main.c **** double pid[4] = {0, 0, 0, 0};
  39:Core/Src/main.c **** double PID(double in, double goal, int i) //位移式PID
  40:Core/Src/main.c **** {
  34              		.loc 1 40 1 view -0
  35              		.cfi_startproc
  36              		@ args = 4, pretend = 0, frame = 0
  37              		@ frame_needed = 0, uses_anonymous_args = 0
  38              		.loc 1 40 1 is_stmt 0 view .LVU1
  39 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
  40              	.LCFI0:
  41              		.cfi_def_cfa_offset 40
  42              		.cfi_offset 3, -40
  43              		.cfi_offset 4, -36
  44              		.cfi_offset 5, -32
  45              		.cfi_offset 6, -28
  46              		.cfi_offset 7, -24
  47              		.cfi_offset 8, -20
  48              		.cfi_offset 9, -16
  49              		.cfi_offset 10, -12
  50              		.cfi_offset 11, -8
  51              		.cfi_offset 14, -4
  52 0004 0446     		mov	r4, r0
  53 0006 0D46     		mov	r5, r1
  54 0008 1046     		mov	r0, r2
  55              	.LVL1:
  56              		.loc 1 40 1 view .LVU2
  57 000a 1946     		mov	r1, r3
  58 000c DDF82880 		ldr	r8, [sp, #40]
  41:Core/Src/main.c ****   double err = goal - in;
  59              		.loc 1 41 3 is_stmt 1 view .LVU3
  60              		.loc 1 41 10 is_stmt 0 view .LVU4
  61 0010 2246     		mov	r2, r4
  62              	.LVL2:
  63              		.loc 1 41 10 view .LVU5
  64 0012 2B46     		mov	r3, r5
  65 0014 FFF7FEFF 		bl	__aeabi_dsub
  66              	.LVL3:
  67 0018 0646     		mov	r6, r0
  68 001a 0F46     		mov	r7, r1
  69              	.LVL4:
  42:Core/Src/main.c ****   INTEGRAL[i] += err * 20;
  70              		.loc 1 42 3 is_stmt 1 view .LVU6
  71              		.loc 1 42 22 is_stmt 0 view .LVU7
  72 001c 0022     		movs	r2, #0
  73 001e 314B     		ldr	r3, .L7
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 3


  74 0020 FFF7FEFF 		bl	__aeabi_dmul
  75              	.LVL5:
  76              		.loc 1 42 15 view .LVU8
  77 0024 4FEAC804 		lsl	r4, r8, #3
  78 0028 2F4D     		ldr	r5, .L7+4
  79 002a 05EBC805 		add	r5, r5, r8, lsl #3
  80 002e D5E90023 		ldrd	r2, [r5]
  81 0032 FFF7FEFF 		bl	__aeabi_dadd
  82              	.LVL6:
  83 0036 8046     		mov	r8, r0
  84 0038 8946     		mov	r9, r1
  85 003a C5E90089 		strd	r8, [r5]
  43:Core/Src/main.c ****   double derr = (err - pre_err[i]) / 20;
  86              		.loc 1 43 3 is_stmt 1 view .LVU9
  87              		.loc 1 43 31 is_stmt 0 view .LVU10
  88 003e 2B4D     		ldr	r5, .L7+8
  89 0040 2544     		add	r5, r5, r4
  90              		.loc 1 43 22 view .LVU11
  91 0042 D5E90023 		ldrd	r2, [r5]
  92 0046 3046     		mov	r0, r6
  93 0048 3946     		mov	r1, r7
  94 004a FFF7FEFF 		bl	__aeabi_dsub
  95              	.LVL7:
  96              		.loc 1 43 10 view .LVU12
  97 004e 0022     		movs	r2, #0
  98 0050 244B     		ldr	r3, .L7
  99 0052 FFF7FEFF 		bl	__aeabi_ddiv
 100              	.LVL8:
 101 0056 8246     		mov	r10, r0
 102 0058 8B46     		mov	fp, r1
 103              	.LVL9:
  44:Core/Src/main.c ****   pre_err[i] = err;
 104              		.loc 1 44 3 is_stmt 1 view .LVU13
 105              		.loc 1 44 14 is_stmt 0 view .LVU14
 106 005a C5E90067 		strd	r6, [r5]
  45:Core/Src/main.c ****   pid[i] = (Kp[i] * err) + (Ki[i] * INTEGRAL[i]) + (Kd[i] * derr);
 107              		.loc 1 45 3 is_stmt 1 view .LVU15
 108              		.loc 1 45 15 is_stmt 0 view .LVU16
 109 005e 2449     		ldr	r1, .L7+12
 110 0060 2144     		add	r1, r1, r4
 111              		.loc 1 45 19 view .LVU17
 112 0062 3246     		mov	r2, r6
 113 0064 3B46     		mov	r3, r7
 114 0066 D1E90001 		ldrd	r0, [r1]
 115 006a FFF7FEFF 		bl	__aeabi_dmul
 116              	.LVL10:
 117 006e 0646     		mov	r6, r0
 118              	.LVL11:
 119              		.loc 1 45 19 view .LVU18
 120 0070 0F46     		mov	r7, r1
 121              		.loc 1 45 31 view .LVU19
 122 0072 204B     		ldr	r3, .L7+16
 123 0074 2344     		add	r3, r3, r4
 124              		.loc 1 45 35 view .LVU20
 125 0076 D3E90023 		ldrd	r2, [r3]
 126 007a 4046     		mov	r0, r8
 127 007c 4946     		mov	r1, r9
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 4


 128 007e FFF7FEFF 		bl	__aeabi_dmul
 129              	.LVL12:
 130 0082 0246     		mov	r2, r0
 131 0084 0B46     		mov	r3, r1
 132              		.loc 1 45 26 view .LVU21
 133 0086 3046     		mov	r0, r6
 134 0088 3946     		mov	r1, r7
 135 008a FFF7FEFF 		bl	__aeabi_dadd
 136              	.LVL13:
 137 008e 0646     		mov	r6, r0
 138 0090 0F46     		mov	r7, r1
 139              		.loc 1 45 55 view .LVU22
 140 0092 1949     		ldr	r1, .L7+20
 141 0094 2144     		add	r1, r1, r4
 142              		.loc 1 45 59 view .LVU23
 143 0096 5246     		mov	r2, r10
 144 0098 5B46     		mov	r3, fp
 145 009a D1E90001 		ldrd	r0, [r1]
 146 009e FFF7FEFF 		bl	__aeabi_dmul
 147              	.LVL14:
 148 00a2 0246     		mov	r2, r0
 149 00a4 0B46     		mov	r3, r1
 150              		.loc 1 45 50 view .LVU24
 151 00a6 3046     		mov	r0, r6
 152 00a8 3946     		mov	r1, r7
 153 00aa FFF7FEFF 		bl	__aeabi_dadd
 154              	.LVL15:
 155 00ae 0646     		mov	r6, r0
 156 00b0 0F46     		mov	r7, r1
 157              		.loc 1 45 10 view .LVU25
 158 00b2 124B     		ldr	r3, .L7+24
 159 00b4 1C44     		add	r4, r4, r3
 160 00b6 C4E90067 		strd	r6, [r4]
  46:Core/Src/main.c ****   double output;
 161              		.loc 1 46 3 is_stmt 1 view .LVU26
  47:Core/Src/main.c ****   if (pid[i] < PID_MIN)
 162              		.loc 1 47 3 view .LVU27
 163              		.loc 1 47 6 is_stmt 0 view .LVU28
 164 00ba 0022     		movs	r2, #0
 165 00bc 0023     		movs	r3, #0
 166 00be FFF7FEFF 		bl	__aeabi_dcmplt
 167              	.LVL16:
 168 00c2 48B9     		cbnz	r0, .L4
  48:Core/Src/main.c ****     output = PID_MIN;
  49:Core/Src/main.c ****   else if (pid[i] > PID_MAX)
 169              		.loc 1 49 8 is_stmt 1 view .LVU29
 170              		.loc 1 49 11 is_stmt 0 view .LVU30
 171 00c4 0022     		movs	r2, #0
 172 00c6 0E4B     		ldr	r3, .L7+28
 173 00c8 3046     		mov	r0, r6
 174 00ca 3946     		mov	r1, r7
 175 00cc FFF7FEFF 		bl	__aeabi_dcmpgt
 176              	.LVL17:
 177 00d0 20B1     		cbz	r0, .L1
  50:Core/Src/main.c ****     output = PID_MAX;
 178              		.loc 1 50 12 view .LVU31
 179 00d2 0026     		movs	r6, #0
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 5


 180 00d4 0A4F     		ldr	r7, .L7+28
 181 00d6 01E0     		b	.L1
 182              	.L4:
  48:Core/Src/main.c ****     output = PID_MIN;
 183              		.loc 1 48 12 view .LVU32
 184 00d8 0026     		movs	r6, #0
 185 00da 0027     		movs	r7, #0
 186              	.LVL18:
  51:Core/Src/main.c ****   else
  52:Core/Src/main.c ****     output = pid[i];
  53:Core/Src/main.c ****   return output;
 187              		.loc 1 53 3 is_stmt 1 view .LVU33
 188              	.L1:
  54:Core/Src/main.c **** }
 189              		.loc 1 54 1 is_stmt 0 view .LVU34
 190 00dc 3046     		mov	r0, r6
 191 00de 3946     		mov	r1, r7
 192 00e0 BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 193              	.LVL19:
 194              	.L8:
 195              		.loc 1 54 1 view .LVU35
 196              		.align	2
 197              	.L7:
 198 00e4 00003440 		.word	1077149696
 199 00e8 00000000 		.word	.LANCHOR0
 200 00ec 00000000 		.word	.LANCHOR1
 201 00f0 00000000 		.word	.LANCHOR2
 202 00f4 00000000 		.word	.LANCHOR3
 203 00f8 00000000 		.word	.LANCHOR4
 204 00fc 00000000 		.word	.LANCHOR5
 205 0100 00208C40 		.word	1082925056
 206              		.cfi_endproc
 207              	.LFE65:
 209              		.global	__aeabi_i2d
 210              		.global	__aeabi_d2iz
 211              		.section	.rodata.HAL_TIM_PeriodElapsedCallback.str1.4,"aMS",%progbits,1
 212              		.align	2
 213              	.LC0:
 214 0000 256C662C 		.ascii	"%lf,%lf\012\000"
 214      256C660A 
 214      00
 215              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 216              		.align	1
 217              		.global	HAL_TIM_PeriodElapsedCallback
 218              		.syntax unified
 219              		.thumb
 220              		.thumb_func
 221              		.fpu softvfp
 223              	HAL_TIM_PeriodElapsedCallback:
 224              	.LVL20:
 225              	.LFB66:
  55:Core/Src/main.c **** /* USER CODE END PTD */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN PD */
  59:Core/Src/main.c **** /* USER CODE END PD */
  60:Core/Src/main.c **** 
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 6


  61:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  62:Core/Src/main.c **** /* USER CODE BEGIN PM */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END PM */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* USER CODE BEGIN PV */
  69:Core/Src/main.c **** uint8_t u2_RX_Buf[MAX_LEN];
  70:Core/Src/main.c **** uint8_t u2_RX_ReceiveBit;
  71:Core/Src/main.c **** int rx_len = 0;
  72:Core/Src/main.c **** /* USER CODE END PV */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  75:Core/Src/main.c **** void SystemClock_Config(void);
  76:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /* USER CODE END PFP */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  81:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  82:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
  83:Core/Src/main.c **** {
 226              		.loc 1 83 1 is_stmt 1 view -0
 227              		.cfi_startproc
 228              		@ args = 0, pretend = 0, frame = 0
 229              		@ frame_needed = 0, uses_anonymous_args = 0
  84:Core/Src/main.c ****   if (htim->Instance == TIM2)
 230              		.loc 1 84 3 view .LVU37
 231              		.loc 1 84 11 is_stmt 0 view .LVU38
 232 0000 0368     		ldr	r3, [r0]
 233              		.loc 1 84 6 view .LVU39
 234 0002 B3F1804F 		cmp	r3, #1073741824
 235 0006 00D0     		beq	.L15
 236 0008 7047     		bx	lr
 237              	.L15:
  83:Core/Src/main.c ****   if (htim->Instance == TIM2)
 238              		.loc 1 83 1 view .LVU40
 239 000a 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 240              	.LCFI1:
 241              		.cfi_def_cfa_offset 28
 242              		.cfi_offset 4, -28
 243              		.cfi_offset 5, -24
 244              		.cfi_offset 6, -20
 245              		.cfi_offset 7, -16
 246              		.cfi_offset 8, -12
 247              		.cfi_offset 9, -8
 248              		.cfi_offset 14, -4
 249 000e 83B0     		sub	sp, sp, #12
 250              	.LCFI2:
 251              		.cfi_def_cfa_offset 40
 252              	.LBB4:
  85:Core/Src/main.c ****   {
  86:Core/Src/main.c ****     int cnt0 = __HAL_TIM_GetCounter(&htim3);
 253              		.loc 1 86 5 is_stmt 1 view .LVU41
 254              		.loc 1 86 16 is_stmt 0 view .LVU42
 255 0010 354B     		ldr	r3, .L16+8
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 7


 256 0012 1D68     		ldr	r5, [r3]
 257 0014 686A     		ldr	r0, [r5, #36]
 258              	.LVL21:
  87:Core/Src/main.c ****     int cnt1 = __HAL_TIM_GetCounter(&htim4);
 259              		.loc 1 87 5 is_stmt 1 view .LVU43
 260              		.loc 1 87 16 is_stmt 0 view .LVU44
 261 0016 354B     		ldr	r3, .L16+12
 262 0018 1968     		ldr	r1, [r3]
 263 001a 4E6A     		ldr	r6, [r1, #36]
 264              	.LVL22:
  88:Core/Src/main.c ****     int cnt2 = __HAL_TIM_GetCounter(&htim5);
 265              		.loc 1 88 5 is_stmt 1 view .LVU45
 266              		.loc 1 88 16 is_stmt 0 view .LVU46
 267 001c 344B     		ldr	r3, .L16+16
 268 001e 1A68     		ldr	r2, [r3]
 269 0020 536A     		ldr	r3, [r2, #36]
 270              	.LVL23:
  89:Core/Src/main.c ****     int cnt3 = __HAL_TIM_GetCounter(&htim8);
 271              		.loc 1 89 5 is_stmt 1 view .LVU47
 272              		.loc 1 89 16 is_stmt 0 view .LVU48
 273 0022 344B     		ldr	r3, .L16+20
 274 0024 1B68     		ldr	r3, [r3]
 275 0026 5C6A     		ldr	r4, [r3, #36]
 276              	.LVL24:
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim3, 0);
 277              		.loc 1 91 5 is_stmt 1 view .LVU49
 278 0028 0024     		movs	r4, #0
 279 002a 6C62     		str	r4, [r5, #36]
  92:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim4, 0);
 280              		.loc 1 92 5 view .LVU50
 281 002c 4C62     		str	r4, [r1, #36]
  93:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim5, 0);
 282              		.loc 1 93 5 view .LVU51
 283 002e 5462     		str	r4, [r2, #36]
  94:Core/Src/main.c ****     __HAL_TIM_SetCounter(&htim8, 0);
 284              		.loc 1 94 5 view .LVU52
 285 0030 5C62     		str	r4, [r3, #36]
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****     double speed0 = (double)cnt0 * 20 / 531 * 20.4;
 286              		.loc 1 96 5 view .LVU53
 287              		.loc 1 96 21 is_stmt 0 view .LVU54
 288 0032 FFF7FEFF 		bl	__aeabi_i2d
 289              	.LVL25:
 290              		.loc 1 96 34 view .LVU55
 291 0036 0022     		movs	r2, #0
 292 0038 2F4B     		ldr	r3, .L16+24
 293 003a FFF7FEFF 		bl	__aeabi_dmul
 294              	.LVL26:
 295              		.loc 1 96 39 view .LVU56
 296 003e 0022     		movs	r2, #0
 297 0040 2E4B     		ldr	r3, .L16+28
 298 0042 FFF7FEFF 		bl	__aeabi_ddiv
 299              	.LVL27:
 300              		.loc 1 96 12 view .LVU57
 301 0046 26A3     		adr	r3, .L16
 302 0048 D3E90023 		ldrd	r2, [r3]
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 8


 303 004c FFF7FEFF 		bl	__aeabi_dmul
 304              	.LVL28:
 305 0050 8046     		mov	r8, r0
 306 0052 8946     		mov	r9, r1
 307              	.LVL29:
  97:Core/Src/main.c ****     double speed1 = (double)cnt1 * 20 / 530 * 20.4;
 308              		.loc 1 97 5 is_stmt 1 view .LVU58
 309              		.loc 1 97 21 is_stmt 0 view .LVU59
 310 0054 3046     		mov	r0, r6
 311 0056 FFF7FEFF 		bl	__aeabi_i2d
 312              	.LVL30:
 313              		.loc 1 97 34 view .LVU60
 314 005a 0022     		movs	r2, #0
 315 005c 264B     		ldr	r3, .L16+24
 316 005e FFF7FEFF 		bl	__aeabi_dmul
 317              	.LVL31:
 318              		.loc 1 97 39 view .LVU61
 319 0062 0022     		movs	r2, #0
 320 0064 264B     		ldr	r3, .L16+32
 321 0066 FFF7FEFF 		bl	__aeabi_ddiv
 322              	.LVL32:
 323              		.loc 1 97 12 view .LVU62
 324 006a 1DA3     		adr	r3, .L16
 325 006c D3E90023 		ldrd	r2, [r3]
 326 0070 FFF7FEFF 		bl	__aeabi_dmul
 327              	.LVL33:
 328 0074 0646     		mov	r6, r0
 329              	.LVL34:
 330              		.loc 1 97 12 view .LVU63
 331 0076 0F46     		mov	r7, r1
 332              	.LVL35:
  98:Core/Src/main.c ****     double speed2 = (double)cnt2 * 20;
 333              		.loc 1 98 5 is_stmt 1 view .LVU64
  99:Core/Src/main.c ****     double speed3 = (double)cnt3 * 20;
 334              		.loc 1 99 5 view .LVU65
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****     int pwm0 = (int)PID(speed0, goal, 0);
 335              		.loc 1 101 5 view .LVU66
 336              		.loc 1 101 21 is_stmt 0 view .LVU67
 337 0078 224D     		ldr	r5, .L16+36
 338 007a 0094     		str	r4, [sp]
 339 007c D5E90023 		ldrd	r2, [r5]
 340 0080 4046     		mov	r0, r8
 341 0082 4946     		mov	r1, r9
 342 0084 FFF7FEFF 		bl	PID
 343              	.LVL36:
 344              		.loc 1 101 9 view .LVU68
 345 0088 FFF7FEFF 		bl	__aeabi_d2iz
 346              	.LVL37:
 347 008c 8046     		mov	r8, r0
 348              	.LVL38:
 102:Core/Src/main.c ****     int pwm1 = (int)PID(speed1, goal, 1);
 349              		.loc 1 102 5 is_stmt 1 view .LVU69
 350              		.loc 1 102 21 is_stmt 0 view .LVU70
 351 008e 0124     		movs	r4, #1
 352 0090 0094     		str	r4, [sp]
 353 0092 D5E90023 		ldrd	r2, [r5]
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 9


 354 0096 3046     		mov	r0, r6
 355              	.LVL39:
 356              		.loc 1 102 21 view .LVU71
 357 0098 3946     		mov	r1, r7
 358 009a FFF7FEFF 		bl	PID
 359              	.LVL40:
 360              		.loc 1 102 9 view .LVU72
 361 009e FFF7FEFF 		bl	__aeabi_d2iz
 362              	.LVL41:
 103:Core/Src/main.c ****     // int pwm2 = (int)PID(speed2, goal, 2);
 104:Core/Src/main.c ****     // int pwm3 = (int)PID(speed3, goal, 3);
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****     __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, pwm0);
 363              		.loc 1 106 5 is_stmt 1 view .LVU73
 364 00a2 194B     		ldr	r3, .L16+40
 365 00a4 1B68     		ldr	r3, [r3]
 366 00a6 C3F83480 		str	r8, [r3, #52]
 107:Core/Src/main.c ****     __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, pwm1);
 367              		.loc 1 107 5 view .LVU74
 368 00aa 9863     		str	r0, [r3, #56]
 108:Core/Src/main.c ****     //__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_3, pwm2);
 109:Core/Src/main.c ****     //__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_4, pwm3);
 110:Core/Src/main.c ****     
 111:Core/Src/main.c ****     HAL_GPIO_WritePin(IN1B_GPIO_Port, IN1B_Pin, SET);
 369              		.loc 1 111 5 view .LVU75
 370 00ac 2246     		mov	r2, r4
 371 00ae 4FF40061 		mov	r1, #2048
 372 00b2 1648     		ldr	r0, .L16+44
 373              	.LVL42:
 374              		.loc 1 111 5 is_stmt 0 view .LVU76
 375 00b4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 376              	.LVL43:
 112:Core/Src/main.c ****     HAL_GPIO_WritePin(IN2B_GPIO_Port, IN2B_Pin, SET);
 377              		.loc 1 112 5 is_stmt 1 view .LVU77
 378 00b8 2246     		mov	r2, r4
 379 00ba 0221     		movs	r1, #2
 380 00bc 1448     		ldr	r0, .L16+48
 381 00be FFF7FEFF 		bl	HAL_GPIO_WritePin
 382              	.LVL44:
 113:Core/Src/main.c ****     u3_printf("%lf,%lf\n", speed1, goal);
 383              		.loc 1 113 5 view .LVU78
 384 00c2 D5E90023 		ldrd	r2, [r5]
 385 00c6 CDE90023 		strd	r2, [sp]
 386 00ca 3246     		mov	r2, r6
 387 00cc 3B46     		mov	r3, r7
 388 00ce 1148     		ldr	r0, .L16+52
 389 00d0 FFF7FEFF 		bl	u3_printf
 390              	.LVL45:
 391              	.LBE4:
 114:Core/Src/main.c ****   }
 115:Core/Src/main.c **** }
 392              		.loc 1 115 1 is_stmt 0 view .LVU79
 393 00d4 03B0     		add	sp, sp, #12
 394              	.LCFI3:
 395              		.cfi_def_cfa_offset 28
 396              		@ sp needed
 397 00d6 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 10


 398              	.LVL46:
 399              	.L17:
 400              		.loc 1 115 1 view .LVU80
 401 00da 00BFAFF3 		.align	3
 401      0080
 402              	.L16:
 403 00e0 66666666 		.word	1717986918
 404 00e4 66663440 		.word	1077175910
 405 00e8 00000000 		.word	htim3
 406 00ec 00000000 		.word	htim4
 407 00f0 00000000 		.word	htim5
 408 00f4 00000000 		.word	htim8
 409 00f8 00003440 		.word	1077149696
 410 00fc 00988040 		.word	1082169344
 411 0100 00908040 		.word	1082167296
 412 0104 00000000 		.word	.LANCHOR6
 413 0108 00000000 		.word	htim1
 414 010c 00100140 		.word	1073811456
 415 0110 000C0140 		.word	1073810432
 416 0114 00000000 		.word	.LC0
 417              		.cfi_endproc
 418              	.LFE66:
 420              		.section	.text.Error_Handler,"ax",%progbits
 421              		.align	1
 422              		.global	Error_Handler
 423              		.syntax unified
 424              		.thumb
 425              		.thumb_func
 426              		.fpu softvfp
 428              	Error_Handler:
 429              	.LFB69:
 116:Core/Src/main.c **** /* USER CODE END 0 */
 117:Core/Src/main.c **** 
 118:Core/Src/main.c **** /**
 119:Core/Src/main.c ****   * @brief  The application entry point.
 120:Core/Src/main.c ****   * @retval int
 121:Core/Src/main.c ****   */
 122:Core/Src/main.c **** int main(void)
 123:Core/Src/main.c **** {
 124:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* USER CODE END 1 */
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 131:Core/Src/main.c ****   HAL_Init();
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /* USER CODE END Init */
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   /* Configure the system clock */
 138:Core/Src/main.c ****   SystemClock_Config();
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 141:Core/Src/main.c **** 
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 11


 142:Core/Src/main.c ****   /* USER CODE END SysInit */
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /* Initialize all configured peripherals */
 145:Core/Src/main.c ****   MX_GPIO_Init();
 146:Core/Src/main.c ****   MX_TIM1_Init();
 147:Core/Src/main.c ****   MX_TIM2_Init();
 148:Core/Src/main.c ****   MX_TIM3_Init();
 149:Core/Src/main.c ****   MX_TIM4_Init();
 150:Core/Src/main.c ****   MX_TIM5_Init();
 151:Core/Src/main.c ****   MX_TIM8_Init();
 152:Core/Src/main.c ****   MX_USART3_UART_Init();
 153:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
 156:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 157:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 158:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 159:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 160:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 161:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 162:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 163:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 164:Core/Src/main.c ****   /* USER CODE END 2 */
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* Infinite loop */
 167:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 168:Core/Src/main.c ****   while (1)
 169:Core/Src/main.c ****   {
 170:Core/Src/main.c ****     /* USER CODE END WHILE */
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 173:Core/Src/main.c ****   }
 174:Core/Src/main.c ****   /* USER CODE END 3 */
 175:Core/Src/main.c **** }
 176:Core/Src/main.c **** 
 177:Core/Src/main.c **** /**
 178:Core/Src/main.c ****   * @brief System Clock Configuration
 179:Core/Src/main.c ****   * @retval None
 180:Core/Src/main.c ****   */
 181:Core/Src/main.c **** void SystemClock_Config(void)
 182:Core/Src/main.c **** {
 183:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 184:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 187:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 188:Core/Src/main.c ****   */
 189:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 190:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 191:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 192:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 193:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 194:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 196:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 197:Core/Src/main.c ****   {
 198:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 12


 199:Core/Src/main.c ****   }
 200:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 201:Core/Src/main.c ****   */
 202:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 203:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 204:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 205:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 206:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 207:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 210:Core/Src/main.c ****   {
 211:Core/Src/main.c ****     Error_Handler();
 212:Core/Src/main.c ****   }
 213:Core/Src/main.c **** }
 214:Core/Src/main.c **** 
 215:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 216:Core/Src/main.c **** 
 217:Core/Src/main.c **** /* USER CODE END 4 */
 218:Core/Src/main.c **** 
 219:Core/Src/main.c **** /**
 220:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 221:Core/Src/main.c ****   * @retval None
 222:Core/Src/main.c ****   */
 223:Core/Src/main.c **** void Error_Handler(void)
 224:Core/Src/main.c **** {
 430              		.loc 1 224 1 is_stmt 1 view -0
 431              		.cfi_startproc
 432              		@ Volatile: function does not return.
 433              		@ args = 0, pretend = 0, frame = 0
 434              		@ frame_needed = 0, uses_anonymous_args = 0
 435              		@ link register save eliminated.
 225:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 226:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 227:Core/Src/main.c ****   __disable_irq();
 436              		.loc 1 227 3 view .LVU82
 437              	.LBB5:
 438              	.LBI5:
 439              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 13


  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 14


  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 15


 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 440              		.loc 2 140 27 view .LVU83
 441              	.LBB6:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 442              		.loc 2 142 3 view .LVU84
 443              		.syntax unified
 444              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 445 0000 72B6     		cpsid i
 446              	@ 0 "" 2
 447              		.thumb
 448              		.syntax unified
 449              	.L19:
 450              	.LBE6:
 451              	.LBE5:
 228:Core/Src/main.c ****   while (1)
 452              		.loc 1 228 3 discriminator 1 view .LVU85
 229:Core/Src/main.c ****   {
 230:Core/Src/main.c ****   }
 453              		.loc 1 230 3 discriminator 1 view .LVU86
 228:Core/Src/main.c ****   while (1)
 454              		.loc 1 228 9 discriminator 1 view .LVU87
 455 0002 FEE7     		b	.L19
 456              		.cfi_endproc
 457              	.LFE69:
 459              		.section	.text.SystemClock_Config,"ax",%progbits
 460              		.align	1
 461              		.global	SystemClock_Config
 462              		.syntax unified
 463              		.thumb
 464              		.thumb_func
 465              		.fpu softvfp
 467              	SystemClock_Config:
 468              	.LFB68:
 182:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 469              		.loc 1 182 1 view -0
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 64
 472              		@ frame_needed = 0, uses_anonymous_args = 0
 473 0000 00B5     		push	{lr}
 474              	.LCFI4:
 475              		.cfi_def_cfa_offset 4
 476              		.cfi_offset 14, -4
 477 0002 91B0     		sub	sp, sp, #68
 478              	.LCFI5:
 479              		.cfi_def_cfa_offset 72
 183:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 480              		.loc 1 183 3 view .LVU89
 183:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 481              		.loc 1 183 22 is_stmt 0 view .LVU90
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 16


 482 0004 2822     		movs	r2, #40
 483 0006 0021     		movs	r1, #0
 484 0008 06A8     		add	r0, sp, #24
 485 000a FFF7FEFF 		bl	memset
 486              	.LVL47:
 184:Core/Src/main.c **** 
 487              		.loc 1 184 3 is_stmt 1 view .LVU91
 184:Core/Src/main.c **** 
 488              		.loc 1 184 22 is_stmt 0 view .LVU92
 489 000e 0023     		movs	r3, #0
 490 0010 0193     		str	r3, [sp, #4]
 491 0012 0293     		str	r3, [sp, #8]
 492 0014 0393     		str	r3, [sp, #12]
 493 0016 0493     		str	r3, [sp, #16]
 494 0018 0593     		str	r3, [sp, #20]
 189:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 495              		.loc 1 189 3 is_stmt 1 view .LVU93
 189:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 496              		.loc 1 189 36 is_stmt 0 view .LVU94
 497 001a 0122     		movs	r2, #1
 498 001c 0692     		str	r2, [sp, #24]
 190:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 499              		.loc 1 190 3 is_stmt 1 view .LVU95
 190:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 500              		.loc 1 190 30 is_stmt 0 view .LVU96
 501 001e 4FF48033 		mov	r3, #65536
 502 0022 0793     		str	r3, [sp, #28]
 191:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 503              		.loc 1 191 3 is_stmt 1 view .LVU97
 192:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 504              		.loc 1 192 3 view .LVU98
 192:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 505              		.loc 1 192 30 is_stmt 0 view .LVU99
 506 0024 0A92     		str	r2, [sp, #40]
 193:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 507              		.loc 1 193 3 is_stmt 1 view .LVU100
 193:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 508              		.loc 1 193 34 is_stmt 0 view .LVU101
 509 0026 0222     		movs	r2, #2
 510 0028 0D92     		str	r2, [sp, #52]
 194:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 511              		.loc 1 194 3 is_stmt 1 view .LVU102
 194:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 512              		.loc 1 194 35 is_stmt 0 view .LVU103
 513 002a 0E93     		str	r3, [sp, #56]
 195:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 514              		.loc 1 195 3 is_stmt 1 view .LVU104
 195:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 515              		.loc 1 195 32 is_stmt 0 view .LVU105
 516 002c 4FF4E013 		mov	r3, #1835008
 517 0030 0F93     		str	r3, [sp, #60]
 196:Core/Src/main.c ****   {
 518              		.loc 1 196 3 is_stmt 1 view .LVU106
 196:Core/Src/main.c ****   {
 519              		.loc 1 196 7 is_stmt 0 view .LVU107
 520 0032 06A8     		add	r0, sp, #24
 521 0034 FFF7FEFF 		bl	HAL_RCC_OscConfig
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 17


 522              	.LVL48:
 196:Core/Src/main.c ****   {
 523              		.loc 1 196 6 view .LVU108
 524 0038 80B9     		cbnz	r0, .L24
 202:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 525              		.loc 1 202 3 is_stmt 1 view .LVU109
 202:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 526              		.loc 1 202 31 is_stmt 0 view .LVU110
 527 003a 0F23     		movs	r3, #15
 528 003c 0193     		str	r3, [sp, #4]
 204:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 529              		.loc 1 204 3 is_stmt 1 view .LVU111
 204:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 530              		.loc 1 204 34 is_stmt 0 view .LVU112
 531 003e 0221     		movs	r1, #2
 532 0040 0291     		str	r1, [sp, #8]
 205:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 533              		.loc 1 205 3 is_stmt 1 view .LVU113
 205:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 534              		.loc 1 205 35 is_stmt 0 view .LVU114
 535 0042 0023     		movs	r3, #0
 536 0044 0393     		str	r3, [sp, #12]
 206:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 537              		.loc 1 206 3 is_stmt 1 view .LVU115
 206:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 538              		.loc 1 206 36 is_stmt 0 view .LVU116
 539 0046 4FF48062 		mov	r2, #1024
 540 004a 0492     		str	r2, [sp, #16]
 207:Core/Src/main.c **** 
 541              		.loc 1 207 3 is_stmt 1 view .LVU117
 207:Core/Src/main.c **** 
 542              		.loc 1 207 36 is_stmt 0 view .LVU118
 543 004c 0593     		str	r3, [sp, #20]
 209:Core/Src/main.c ****   {
 544              		.loc 1 209 3 is_stmt 1 view .LVU119
 209:Core/Src/main.c ****   {
 545              		.loc 1 209 7 is_stmt 0 view .LVU120
 546 004e 01A8     		add	r0, sp, #4
 547 0050 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 548              	.LVL49:
 209:Core/Src/main.c ****   {
 549              		.loc 1 209 6 view .LVU121
 550 0054 20B9     		cbnz	r0, .L25
 213:Core/Src/main.c **** 
 551              		.loc 1 213 1 view .LVU122
 552 0056 11B0     		add	sp, sp, #68
 553              	.LCFI6:
 554              		.cfi_remember_state
 555              		.cfi_def_cfa_offset 4
 556              		@ sp needed
 557 0058 5DF804FB 		ldr	pc, [sp], #4
 558              	.L24:
 559              	.LCFI7:
 560              		.cfi_restore_state
 198:Core/Src/main.c ****   }
 561              		.loc 1 198 5 is_stmt 1 view .LVU123
 562 005c FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 18


 563              	.LVL50:
 564              	.L25:
 211:Core/Src/main.c ****   }
 565              		.loc 1 211 5 view .LVU124
 566 0060 FFF7FEFF 		bl	Error_Handler
 567              	.LVL51:
 568              		.cfi_endproc
 569              	.LFE68:
 571              		.section	.text.main,"ax",%progbits
 572              		.align	1
 573              		.global	main
 574              		.syntax unified
 575              		.thumb
 576              		.thumb_func
 577              		.fpu softvfp
 579              	main:
 580              	.LFB67:
 123:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 581              		.loc 1 123 1 view -0
 582              		.cfi_startproc
 583              		@ Volatile: function does not return.
 584              		@ args = 0, pretend = 0, frame = 0
 585              		@ frame_needed = 0, uses_anonymous_args = 0
 586 0000 08B5     		push	{r3, lr}
 587              	.LCFI8:
 588              		.cfi_def_cfa_offset 8
 589              		.cfi_offset 3, -8
 590              		.cfi_offset 14, -4
 131:Core/Src/main.c **** 
 591              		.loc 1 131 3 view .LVU126
 592 0002 FFF7FEFF 		bl	HAL_Init
 593              	.LVL52:
 138:Core/Src/main.c **** 
 594              		.loc 1 138 3 view .LVU127
 595 0006 FFF7FEFF 		bl	SystemClock_Config
 596              	.LVL53:
 145:Core/Src/main.c ****   MX_TIM1_Init();
 597              		.loc 1 145 3 view .LVU128
 598 000a FFF7FEFF 		bl	MX_GPIO_Init
 599              	.LVL54:
 146:Core/Src/main.c ****   MX_TIM2_Init();
 600              		.loc 1 146 3 view .LVU129
 601 000e FFF7FEFF 		bl	MX_TIM1_Init
 602              	.LVL55:
 147:Core/Src/main.c ****   MX_TIM3_Init();
 603              		.loc 1 147 3 view .LVU130
 604 0012 FFF7FEFF 		bl	MX_TIM2_Init
 605              	.LVL56:
 148:Core/Src/main.c ****   MX_TIM4_Init();
 606              		.loc 1 148 3 view .LVU131
 607 0016 FFF7FEFF 		bl	MX_TIM3_Init
 608              	.LVL57:
 149:Core/Src/main.c ****   MX_TIM5_Init();
 609              		.loc 1 149 3 view .LVU132
 610 001a FFF7FEFF 		bl	MX_TIM4_Init
 611              	.LVL58:
 150:Core/Src/main.c ****   MX_TIM8_Init();
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 19


 612              		.loc 1 150 3 view .LVU133
 613 001e FFF7FEFF 		bl	MX_TIM5_Init
 614              	.LVL59:
 151:Core/Src/main.c ****   MX_USART3_UART_Init();
 615              		.loc 1 151 3 view .LVU134
 616 0022 FFF7FEFF 		bl	MX_TIM8_Init
 617              	.LVL60:
 152:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 618              		.loc 1 152 3 view .LVU135
 619 0026 FFF7FEFF 		bl	MX_USART3_UART_Init
 620              	.LVL61:
 155:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 621              		.loc 1 155 3 view .LVU136
 622 002a 1248     		ldr	r0, .L29
 623 002c FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 624              	.LVL62:
 156:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 625              		.loc 1 156 3 view .LVU137
 626 0030 114C     		ldr	r4, .L29+4
 627 0032 0021     		movs	r1, #0
 628 0034 2046     		mov	r0, r4
 629 0036 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 630              	.LVL63:
 157:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 631              		.loc 1 157 3 view .LVU138
 632 003a 0421     		movs	r1, #4
 633 003c 2046     		mov	r0, r4
 634 003e FFF7FEFF 		bl	HAL_TIM_PWM_Start
 635              	.LVL64:
 158:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 636              		.loc 1 158 3 view .LVU139
 637 0042 0821     		movs	r1, #8
 638 0044 2046     		mov	r0, r4
 639 0046 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 640              	.LVL65:
 159:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 641              		.loc 1 159 3 view .LVU140
 642 004a 0C21     		movs	r1, #12
 643 004c 2046     		mov	r0, r4
 644 004e FFF7FEFF 		bl	HAL_TIM_PWM_Start
 645              	.LVL66:
 160:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 646              		.loc 1 160 3 view .LVU141
 647 0052 3C21     		movs	r1, #60
 648 0054 0948     		ldr	r0, .L29+8
 649 0056 FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 650              	.LVL67:
 161:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 651              		.loc 1 161 3 view .LVU142
 652 005a 3C21     		movs	r1, #60
 653 005c 0848     		ldr	r0, .L29+12
 654 005e FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 655              	.LVL68:
 162:Core/Src/main.c ****   HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 656              		.loc 1 162 3 view .LVU143
 657 0062 3C21     		movs	r1, #60
 658 0064 0748     		ldr	r0, .L29+16
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 20


 659 0066 FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 660              	.LVL69:
 163:Core/Src/main.c ****   /* USER CODE END 2 */
 661              		.loc 1 163 3 view .LVU144
 662 006a 3C21     		movs	r1, #60
 663 006c 0648     		ldr	r0, .L29+20
 664 006e FFF7FEFF 		bl	HAL_TIM_Encoder_Start
 665              	.LVL70:
 666              	.L27:
 168:Core/Src/main.c ****   {
 667              		.loc 1 168 3 discriminator 1 view .LVU145
 173:Core/Src/main.c ****   /* USER CODE END 3 */
 668              		.loc 1 173 3 discriminator 1 view .LVU146
 168:Core/Src/main.c ****   {
 669              		.loc 1 168 9 discriminator 1 view .LVU147
 670 0072 FEE7     		b	.L27
 671              	.L30:
 672              		.align	2
 673              	.L29:
 674 0074 00000000 		.word	htim2
 675 0078 00000000 		.word	htim1
 676 007c 00000000 		.word	htim3
 677 0080 00000000 		.word	htim4
 678 0084 00000000 		.word	htim5
 679 0088 00000000 		.word	htim8
 680              		.cfi_endproc
 681              	.LFE67:
 683              		.global	rx_len
 684              		.global	u2_RX_ReceiveBit
 685              		.global	u2_RX_Buf
 686              		.global	pid
 687              		.global	goal
 688              		.global	Kd
 689              		.global	Ki
 690              		.global	Kp
 691              		.global	pre_err
 692              		.global	INTEGRAL
 693              		.section	.bss.INTEGRAL,"aw",%nobits
 694              		.align	3
 695              		.set	.LANCHOR0,. + 0
 698              	INTEGRAL:
 699 0000 00000000 		.space	32
 699      00000000 
 699      00000000 
 699      00000000 
 699      00000000 
 700              		.section	.bss.pid,"aw",%nobits
 701              		.align	3
 702              		.set	.LANCHOR5,. + 0
 705              	pid:
 706 0000 00000000 		.space	32
 706      00000000 
 706      00000000 
 706      00000000 
 706      00000000 
 707              		.section	.bss.pre_err,"aw",%nobits
 708              		.align	3
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 21


 709              		.set	.LANCHOR1,. + 0
 712              	pre_err:
 713 0000 00000000 		.space	32
 713      00000000 
 713      00000000 
 713      00000000 
 713      00000000 
 714              		.section	.bss.rx_len,"aw",%nobits
 715              		.align	2
 718              	rx_len:
 719 0000 00000000 		.space	4
 720              		.section	.bss.u2_RX_Buf,"aw",%nobits
 721              		.align	2
 724              	u2_RX_Buf:
 725 0000 00000000 		.space	16
 725      00000000 
 725      00000000 
 725      00000000 
 726              		.section	.bss.u2_RX_ReceiveBit,"aw",%nobits
 729              	u2_RX_ReceiveBit:
 730 0000 00       		.space	1
 731              		.section	.data.goal,"aw"
 732              		.align	3
 733              		.set	.LANCHOR6,. + 0
 736              	goal:
 737 0000 00000000 		.word	0
 738 0004 00002440 		.word	1076101120
 739              		.section	.rodata.Kd,"a"
 740              		.align	3
 741              		.set	.LANCHOR4,. + 0
 744              	Kd:
 745 0000 00000000 		.word	0
 746 0004 00005940 		.word	1079574528
 747 0008 00000000 		.word	0
 748 000c 00005940 		.word	1079574528
 749 0010 00000000 		.space	16
 749      00000000 
 749      00000000 
 749      00000000 
 750              		.section	.rodata.Ki,"a"
 751              		.align	3
 752              		.set	.LANCHOR3,. + 0
 755              	Ki:
 756 0000 9A999999 		.word	-1717986918
 757 0004 9999C93F 		.word	1070176665
 758 0008 9A999999 		.word	-1717986918
 759 000c 9999C93F 		.word	1070176665
 760 0010 00000000 		.space	16
 760      00000000 
 760      00000000 
 760      00000000 
 761              		.section	.rodata.Kp,"a"
 762              		.align	3
 763              		.set	.LANCHOR2,. + 0
 766              	Kp:
 767 0000 00000000 		.word	0
 768 0004 00004440 		.word	1078198272
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 22


 769 0008 00000000 		.word	0
 770 000c 00004440 		.word	1078198272
 771 0010 00000000 		.space	16
 771      00000000 
 771      00000000 
 771      00000000 
 772              		.text
 773              	.Letext0:
 774              		.file 3 "d:\\gnu arm embedded toolchain10\\10 2021.07\\arm-none-eabi\\include\\machine\\_default_t
 775              		.file 4 "d:\\gnu arm embedded toolchain10\\10 2021.07\\arm-none-eabi\\include\\sys\\_stdint.h"
 776              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 777              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 778              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 779              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 780              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 781              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 782              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 783              		.file 12 "Core/Inc/main.h"
 784              		.file 13 "Core/Inc/tim.h"
 785              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 786              		.file 15 "Core/Inc/gpio.h"
 787              		.file 16 "Core/Inc/usart.h"
 788              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 789              		.file 18 "<built-in>"
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 23


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:22     .text.PID:00000000 $t
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:30     .text.PID:00000000 PID
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:198    .text.PID:000000e4 $d
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:212    .rodata.HAL_TIM_PeriodElapsedCallback.str1.4:00000000 $d
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:216    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:223    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:403    .text.HAL_TIM_PeriodElapsedCallback:000000e0 $d
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:421    .text.Error_Handler:00000000 $t
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:428    .text.Error_Handler:00000000 Error_Handler
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:460    .text.SystemClock_Config:00000000 $t
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:467    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:572    .text.main:00000000 $t
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:579    .text.main:00000000 main
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:674    .text.main:00000074 $d
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:718    .bss.rx_len:00000000 rx_len
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:729    .bss.u2_RX_ReceiveBit:00000000 u2_RX_ReceiveBit
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:724    .bss.u2_RX_Buf:00000000 u2_RX_Buf
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:705    .bss.pid:00000000 pid
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:736    .data.goal:00000000 goal
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:744    .rodata.Kd:00000000 Kd
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:755    .rodata.Ki:00000000 Ki
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:766    .rodata.Kp:00000000 Kp
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:712    .bss.pre_err:00000000 pre_err
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:698    .bss.INTEGRAL:00000000 INTEGRAL
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:694    .bss.INTEGRAL:00000000 $d
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:701    .bss.pid:00000000 $d
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:708    .bss.pre_err:00000000 $d
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:715    .bss.rx_len:00000000 $d
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:721    .bss.u2_RX_Buf:00000000 $d
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:730    .bss.u2_RX_ReceiveBit:00000000 $d
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:732    .data.goal:00000000 $d
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:740    .rodata.Kd:00000000 $d
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:751    .rodata.Ki:00000000 $d
C:\Users\86183\AppData\Local\Temp\ccsttbNx.s:762    .rodata.Kp:00000000 $d

UNDEFINED SYMBOLS
__aeabi_dsub
__aeabi_dmul
__aeabi_dadd
__aeabi_ddiv
__aeabi_dcmplt
__aeabi_dcmpgt
__aeabi_i2d
__aeabi_d2iz
HAL_GPIO_WritePin
u3_printf
htim3
htim4
htim5
htim8
htim1
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
ARM GAS  C:\Users\86183\AppData\Local\Temp\ccsttbNx.s 			page 24


MX_GPIO_Init
MX_TIM1_Init
MX_TIM2_Init
MX_TIM3_Init
MX_TIM4_Init
MX_TIM5_Init
MX_TIM8_Init
MX_USART3_UART_Init
HAL_TIM_Base_Start_IT
HAL_TIM_PWM_Start
HAL_TIM_Encoder_Start
htim2
