{"vcs1":{"timestamp_begin":1700243480.142747500, "rt":9.50, "ut":8.74, "st":0.65}}
{"vcselab":{"timestamp_begin":1700243489.741520589, "rt":1.30, "ut":0.45, "st":0.20}}
{"link":{"timestamp_begin":1700243491.138636038, "rt":0.47, "ut":0.21, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700243479.292883135}
{"VCS_COMP_START_TIME": 1700243479.292883135}
{"VCS_COMP_END_TIME": 1700243500.639249463}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370208}}
{"stitch_vcselab": {"peak_mem": 240016}}
