// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Gemv_Test_Stream_Copy (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        rows,
        cols,
        input_buffer,
        dispacher_0_din,
        dispacher_0_full_n,
        dispacher_0_write,
        dispacher_0_num_data_valid,
        dispacher_0_fifo_cap,
        dispacher_1_din,
        dispacher_1_full_n,
        dispacher_1_write,
        dispacher_1_num_data_valid,
        dispacher_1_fifo_cap,
        dispacher_2_din,
        dispacher_2_full_n,
        dispacher_2_write,
        dispacher_2_num_data_valid,
        dispacher_2_fifo_cap,
        dispacher_3_din,
        dispacher_3_full_n,
        dispacher_3_write,
        dispacher_3_num_data_valid,
        dispacher_3_fifo_cap
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] rows;
input  [31:0] cols;
input  [15:0] input_buffer;
output  [2047:0] dispacher_0_din;
input   dispacher_0_full_n;
output   dispacher_0_write;
input  [31:0] dispacher_0_num_data_valid;
input  [31:0] dispacher_0_fifo_cap;
output  [2047:0] dispacher_1_din;
input   dispacher_1_full_n;
output   dispacher_1_write;
input  [31:0] dispacher_1_num_data_valid;
input  [31:0] dispacher_1_fifo_cap;
output  [2047:0] dispacher_2_din;
input   dispacher_2_full_n;
output   dispacher_2_write;
input  [31:0] dispacher_2_num_data_valid;
input  [31:0] dispacher_2_fifo_cap;
output  [2047:0] dispacher_3_din;
input   dispacher_3_full_n;
output   dispacher_3_write;
input  [31:0] dispacher_3_num_data_valid;
input  [31:0] dispacher_3_fifo_cap;

reg ap_done;
reg ap_idle;
reg start_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [24:0] cols_1_fu_181_p3;
reg   [24:0] cols_1_reg_237;
reg    ap_block_state1;
wire   [28:0] smax_fu_199_p3;
reg   [28:0] smax_reg_242;
wire   [23:0] smax3_fu_213_p3;
reg   [23:0] smax3_reg_247;
wire   [52:0] bound_fu_84_p2;
reg   [52:0] bound_reg_252;
wire    ap_CS_fsm_state2;
wire    grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_ap_start;
wire    grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_ap_done;
wire    grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_ap_idle;
wire    grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_ap_ready;
wire   [2047:0] grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_0_din;
wire    grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_0_write;
wire   [2047:0] grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_1_din;
wire    grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_1_write;
wire   [2047:0] grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_2_din;
wire    grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_2_write;
wire   [2047:0] grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_3_din;
wire    grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_3_write;
reg    grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_ap_start_reg;
wire    ap_CS_fsm_state3;
wire   [28:0] bound_fu_84_p0;
wire   [23:0] bound_fu_84_p1;
wire   [31:0] sub_ln73_fu_97_p2;
wire   [29:0] tmp_fu_103_p4;
wire   [0:0] tmp_8_fu_89_p3;
wire   [29:0] sub_ln73_1_fu_113_p2;
wire   [29:0] tmp_5_fu_119_p4;
wire   [29:0] rows_1_fu_129_p3;
wire   [31:0] sub_ln73_2_fu_149_p2;
wire   [24:0] tmp_6_fu_155_p4;
wire   [0:0] tmp_9_fu_141_p3;
wire   [24:0] sub_ln73_3_fu_165_p2;
wire   [24:0] tmp_7_fu_171_p4;
wire   [0:0] empty_fu_193_p2;
wire   [28:0] trunc_ln73_fu_137_p1;
wire   [0:0] empty_1097_fu_207_p2;
wire   [23:0] trunc_ln4_fu_189_p1;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire   [52:0] bound_fu_84_p00;
wire   [52:0] bound_fu_84_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_ap_start_reg = 1'b0;
end

Gemv_Test_Stream_Copy_Pipeline_row_loop_col_loop grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_ap_start),
    .ap_done(grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_ap_done),
    .ap_idle(grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_ap_idle),
    .ap_ready(grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_ap_ready),
    .dispacher_0_din(grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_0_din),
    .dispacher_0_full_n(dispacher_0_full_n),
    .dispacher_0_write(grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_0_write),
    .dispacher_0_num_data_valid(dispacher_0_num_data_valid),
    .dispacher_0_fifo_cap(dispacher_0_fifo_cap),
    .dispacher_1_din(grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_1_din),
    .dispacher_1_full_n(dispacher_1_full_n),
    .dispacher_1_write(grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_1_write),
    .dispacher_1_num_data_valid(dispacher_1_num_data_valid),
    .dispacher_1_fifo_cap(dispacher_1_fifo_cap),
    .dispacher_2_din(grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_2_din),
    .dispacher_2_full_n(dispacher_2_full_n),
    .dispacher_2_write(grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_2_write),
    .dispacher_2_num_data_valid(dispacher_2_num_data_valid),
    .dispacher_2_fifo_cap(dispacher_2_fifo_cap),
    .dispacher_3_din(grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_3_din),
    .dispacher_3_full_n(dispacher_3_full_n),
    .dispacher_3_write(grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_3_write),
    .dispacher_3_num_data_valid(dispacher_3_num_data_valid),
    .dispacher_3_fifo_cap(dispacher_3_fifo_cap),
    .bound(bound_reg_252),
    .input_buffer(input_buffer),
    .cols_1(cols_1_reg_237)
);

Gemv_Test_mul_29ns_24ns_53_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 29 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 53 ))
mul_29ns_24ns_53_1_1_U87(
    .din0(bound_fu_84_p0),
    .din1(bound_fu_84_p1),
    .dout(bound_fu_84_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_ap_start_reg <= 1'b1;
        end else if ((grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_ap_ready == 1'b1)) begin
            grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bound_reg_252 <= bound_fu_84_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_1_reg_237 <= cols_1_fu_181_p3;
        smax3_reg_247 <= smax3_fu_213_p3;
        smax_reg_242 <= smax_fu_199_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_ready = internal_ap_ready;

assign bound_fu_84_p0 = bound_fu_84_p00;

assign bound_fu_84_p00 = smax_reg_242;

assign bound_fu_84_p1 = bound_fu_84_p10;

assign bound_fu_84_p10 = smax3_reg_247;

assign cols_1_fu_181_p3 = ((tmp_9_fu_141_p3[0:0] == 1'b1) ? sub_ln73_3_fu_165_p2 : tmp_7_fu_171_p4);

assign dispacher_0_din = grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_0_din;

assign dispacher_0_write = grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_0_write;

assign dispacher_1_din = grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_1_din;

assign dispacher_1_write = grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_1_write;

assign dispacher_2_din = grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_2_din;

assign dispacher_2_write = grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_2_write;

assign dispacher_3_din = grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_3_din;

assign dispacher_3_write = grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_dispacher_3_write;

assign empty_1097_fu_207_p2 = (($signed(cols_1_fu_181_p3) > $signed(25'd0)) ? 1'b1 : 1'b0);

assign empty_fu_193_p2 = (($signed(rows_1_fu_129_p3) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_ap_start = grp_Stream_Copy_Pipeline_row_loop_col_loop_fu_68_ap_start_reg;

assign rows_1_fu_129_p3 = ((tmp_8_fu_89_p3[0:0] == 1'b1) ? sub_ln73_1_fu_113_p2 : tmp_5_fu_119_p4);

assign smax3_fu_213_p3 = ((empty_1097_fu_207_p2[0:0] == 1'b1) ? trunc_ln4_fu_189_p1 : 24'd0);

assign smax_fu_199_p3 = ((empty_fu_193_p2[0:0] == 1'b1) ? trunc_ln73_fu_137_p1 : 29'd0);

assign start_out = real_start;

assign sub_ln73_1_fu_113_p2 = (30'd0 - tmp_fu_103_p4);

assign sub_ln73_2_fu_149_p2 = (32'd0 - cols);

assign sub_ln73_3_fu_165_p2 = (25'd0 - tmp_6_fu_155_p4);

assign sub_ln73_fu_97_p2 = (32'd0 - rows);

assign tmp_5_fu_119_p4 = {{rows[31:2]}};

assign tmp_6_fu_155_p4 = {{sub_ln73_2_fu_149_p2[31:7]}};

assign tmp_7_fu_171_p4 = {{cols[31:7]}};

assign tmp_8_fu_89_p3 = rows[32'd31];

assign tmp_9_fu_141_p3 = cols[32'd31];

assign tmp_fu_103_p4 = {{sub_ln73_fu_97_p2[31:2]}};

assign trunc_ln4_fu_189_p1 = cols_1_fu_181_p3[23:0];

assign trunc_ln73_fu_137_p1 = rows_1_fu_129_p3[28:0];

endmodule //Gemv_Test_Stream_Copy
