mvn r0, r1 
sub r1, r2, r0 
orr r3, r3, r0, lsl #4 
bic r0, r1, r3 
mov r2, r0 
