library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
ENTITY Comparateur8 is
PORT(
	A,B : IN STD_LOGIC_VECTOR (7 downto 0);
	S : out STD_LOGIC
	)
END Comparateur8;
ARCHITECTURE archi OF Comparateur8 IS
BEGIN
PROCESS(A)
BEGIN
	IF A>B then
	S<=0;
	else 
	S<=1;
	end IF;
end process;
end archi;
