// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1821\sampleModel1821_3_sub\Mysubsystem_12.v
// Created: 2024-07-02 02:47:26
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_12
// Source Path: sampleModel1821_3_sub/Subsystem/Mysubsystem_12
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_12
          (In1,
           Out1);


  input   [15:0] In1;  // uint16
  output  [15:0] Out1;  // uint16


  wire [15:0] cfblk14_const_val_1;  // uint16
  wire [15:0] cfblk14_out1;  // uint16


  assign cfblk14_const_val_1 = 16'b0000000000000000;



  assign cfblk14_out1 = In1 + cfblk14_const_val_1;



  assign Out1 = cfblk14_out1;

endmodule  // Mysubsystem_12

