*-------------------------------------------------------------------------------
* Cirrus Logic device configuration file
*
* Device type: WMCB59 Lochnagar 2 Rev 2 FPGA
*-------------------------------------------------------------------------------

* ----- ------ -------------------- ------- --------- ------------------------------
*  REG   DATA         ACCESS        READ OR  DEVICE
* INDEX  VALUE         TYPE          WRITE   ADDRESS  COMMENT (for information only)
* ----- ------ -------------------- ------- --------- ------------------------------

*** Setup XMOS to CDC_AIF1

*** PMIC 32K to MCLK2
   0x1F 0x8003 SMbus_16inx_16dat     Write  0x44      * CDC_MCLK2_CTRL(1FH):     8003  CDC_MCLK2_ENA=1, CDC_MCLK2_SRC=0000_0011

*** MCLK1 = XMOS_MCLK (will switch from 24.576MHz to 22.579MHz depending on USB sample rate (ie 48k or 44.1k)
   0x1E 0x800A SMbus_16inx_16dat     Write  0x44      * CDC_MCLK1_CTRL(1EH):     800A  CDC_MCLK1_ENA=1, CDC_MCLK1_SRC=0000_1010

*** CDC_AIF1 to XMOS RX   
   0x19 0x8004 SMbus_16inx_16dat     Write  0x44      * XMOS_AIF1A_CTRL(19H):    8004  XMOS_AIF1A_ENA=1, XMOS_AIF1A_HS_ENA=0, XMOS_AIF1A_SRC=0000_0100

*** XMOS_TX to CDC_AIF1_RX   
   0x0D 0xE00D SMbus_16inx_16dat     Write  0x44      * CDC_AIF1_CTRL(0DH):      E00D  CDC_AIF1_ENA=1, CDC_AIF1LRCLK_DIR=1, CDC_AIF1BCLK_DIR=1, CDC_AIF1_HS_ENA=0, CDC_AIF1_SRC=0000_1101

