\hypertarget{structi2c__master__module}{}\section{i2c\+\_\+master\+\_\+module Struct Reference}
\label{structi2c__master__module}\index{i2c\_master\_module@{i2c\_master\_module}}


S\+E\+R\+C\+OM I\textsuperscript{2}C Master driver software device instance structure.  




{\ttfamily \#include $<$i2c\+\_\+master.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{union_sercom}{Sercom}} $\ast$ \mbox{\hyperlink{structi2c__master__module_a0c1e47f7408dce5f667a53398c82d13a}{hw}}
\item 
volatile \mbox{\hyperlink{group__group__sam0__utils_ga97a80ca1602ebf2303258971a2c938e2}{bool}} \mbox{\hyperlink{structi2c__master__module_a765892434f9329ded45a5287eeb75957}{locked}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structi2c__master__module_ae1dc34ce71ac470c5f24c79bcd8d48e5}{unknown\+\_\+bus\+\_\+state\+\_\+timeout}}
\item 
uint16\+\_\+t \mbox{\hyperlink{structi2c__master__module_a749c4f56b937e974dba38373c822eb5e}{buffer\+\_\+timeout}}
\item 
\mbox{\hyperlink{group__group__sam0__utils_ga97a80ca1602ebf2303258971a2c938e2}{bool}} \mbox{\hyperlink{structi2c__master__module_a1857be51e54274600320a6dd851f341f}{send\+\_\+stop}}
\item 
\mbox{\hyperlink{group__group__sam0__utils_ga97a80ca1602ebf2303258971a2c938e2}{bool}} \mbox{\hyperlink{structi2c__master__module_a3c279135c200db1548149c965157e0a4}{send\+\_\+nack}}
\item 
volatile \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_ga0ef653593dbacc01735c61e59ec3f0da}{i2c\+\_\+master\+\_\+callback\+\_\+t}} \mbox{\hyperlink{structi2c__master__module_aa4b70527c8b5136b5cb78a11bee9356e}{callbacks}} \mbox{[}\mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_gga844ac2694772642cfee08a29c50bf054a3563390afb1b1b26a6252e0b5981ed06}{\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+K\+\_\+N}}\mbox{]}
\item 
volatile uint8\+\_\+t \mbox{\hyperlink{structi2c__master__module_a9b4084f9afb73a1aa2f9a81a197f8ce6}{registered\+\_\+callback}}
\item 
volatile uint8\+\_\+t \mbox{\hyperlink{structi2c__master__module_a88dcc0d45e96ac358f7e095040d108bc}{enabled\+\_\+callback}}
\item 
volatile uint16\+\_\+t \mbox{\hyperlink{structi2c__master__module_a149ef4844e3a4bb01d6053708adffbd8}{buffer\+\_\+length}}
\item 
volatile uint16\+\_\+t \mbox{\hyperlink{structi2c__master__module_a00442fe2f5fae2d3dea85e60687a6278}{buffer\+\_\+remaining}}
\item 
volatile uint8\+\_\+t $\ast$ \mbox{\hyperlink{structi2c__master__module_aa7542874ce444194205767bb46b42b5f}{buffer}}
\item 
enum \mbox{\hyperlink{i2c__common_8h_ad7ea327439ceaf6931b91865d12449fc}{i2c\+\_\+transfer\+\_\+direction}} \mbox{\hyperlink{structi2c__master__module_a0629187cb02ff04ad38fde4d546be4d1}{transfer\+\_\+direction}}
\item 
enum \mbox{\hyperlink{group__group__sam0__utils__status__codes_ga751c892e5a46b8e7d282085a5a5bf151}{status\+\_\+code}} \mbox{\hyperlink{structi2c__master__module_a30c0453c8af1896546c1ab0142be3181}{status}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+E\+R\+C\+OM I\textsuperscript{2}C Master driver software device instance structure. 

S\+E\+R\+C\+OM I\textsuperscript{2}C Master driver software instance structure, used to retain software state information of an associated hardware module instance.

\begin{DoxyNote}{Note}
The fields of this structure should not be altered by the user application; they are reserved for module-\/internal use only. 
\end{DoxyNote}


\subsection{Field Documentation}
\mbox{\Hypertarget{structi2c__master__module_aa7542874ce444194205767bb46b42b5f}\label{structi2c__master__module_aa7542874ce444194205767bb46b42b5f}} 
\index{i2c\_master\_module@{i2c\_master\_module}!buffer@{buffer}}
\index{buffer@{buffer}!i2c\_master\_module@{i2c\_master\_module}}
\subsubsection{\texorpdfstring{buffer}{buffer}}
{\footnotesize\ttfamily volatile uint8\+\_\+t$\ast$ buffer}

Data buffer for packet write and read \mbox{\Hypertarget{structi2c__master__module_a149ef4844e3a4bb01d6053708adffbd8}\label{structi2c__master__module_a149ef4844e3a4bb01d6053708adffbd8}} 
\index{i2c\_master\_module@{i2c\_master\_module}!buffer\_length@{buffer\_length}}
\index{buffer\_length@{buffer\_length}!i2c\_master\_module@{i2c\_master\_module}}
\subsubsection{\texorpdfstring{buffer\_length}{buffer\_length}}
{\footnotesize\ttfamily volatile uint16\+\_\+t buffer\+\_\+length}

The total number of bytes to transfer \mbox{\Hypertarget{structi2c__master__module_a00442fe2f5fae2d3dea85e60687a6278}\label{structi2c__master__module_a00442fe2f5fae2d3dea85e60687a6278}} 
\index{i2c\_master\_module@{i2c\_master\_module}!buffer\_remaining@{buffer\_remaining}}
\index{buffer\_remaining@{buffer\_remaining}!i2c\_master\_module@{i2c\_master\_module}}
\subsubsection{\texorpdfstring{buffer\_remaining}{buffer\_remaining}}
{\footnotesize\ttfamily volatile uint16\+\_\+t buffer\+\_\+remaining}

Counter used for bytes left to send in write and to count number of obtained bytes in read \mbox{\Hypertarget{structi2c__master__module_a749c4f56b937e974dba38373c822eb5e}\label{structi2c__master__module_a749c4f56b937e974dba38373c822eb5e}} 
\index{i2c\_master\_module@{i2c\_master\_module}!buffer\_timeout@{buffer\_timeout}}
\index{buffer\_timeout@{buffer\_timeout}!i2c\_master\_module@{i2c\_master\_module}}
\subsubsection{\texorpdfstring{buffer\_timeout}{buffer\_timeout}}
{\footnotesize\ttfamily uint16\+\_\+t buffer\+\_\+timeout}

Buffer write timeout value \mbox{\Hypertarget{structi2c__master__module_aa4b70527c8b5136b5cb78a11bee9356e}\label{structi2c__master__module_aa4b70527c8b5136b5cb78a11bee9356e}} 
\index{i2c\_master\_module@{i2c\_master\_module}!callbacks@{callbacks}}
\index{callbacks@{callbacks}!i2c\_master\_module@{i2c\_master\_module}}
\subsubsection{\texorpdfstring{callbacks}{callbacks}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_ga0ef653593dbacc01735c61e59ec3f0da}{i2c\+\_\+master\+\_\+callback\+\_\+t}} callbacks\mbox{[}\mbox{\hyperlink{group__asfdoc__sam0__sercom__i2c__group_gga844ac2694772642cfee08a29c50bf054a3563390afb1b1b26a6252e0b5981ed06}{\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+A\+L\+L\+B\+A\+C\+K\+\_\+N}}\mbox{]}}

Pointers to callback functions \mbox{\Hypertarget{structi2c__master__module_a88dcc0d45e96ac358f7e095040d108bc}\label{structi2c__master__module_a88dcc0d45e96ac358f7e095040d108bc}} 
\index{i2c\_master\_module@{i2c\_master\_module}!enabled\_callback@{enabled\_callback}}
\index{enabled\_callback@{enabled\_callback}!i2c\_master\_module@{i2c\_master\_module}}
\subsubsection{\texorpdfstring{enabled\_callback}{enabled\_callback}}
{\footnotesize\ttfamily volatile uint8\+\_\+t enabled\+\_\+callback}

Mask for enabled callbacks \mbox{\Hypertarget{structi2c__master__module_a0c1e47f7408dce5f667a53398c82d13a}\label{structi2c__master__module_a0c1e47f7408dce5f667a53398c82d13a}} 
\index{i2c\_master\_module@{i2c\_master\_module}!hw@{hw}}
\index{hw@{hw}!i2c\_master\_module@{i2c\_master\_module}}
\subsubsection{\texorpdfstring{hw}{hw}}
{\footnotesize\ttfamily \mbox{\hyperlink{union_sercom}{Sercom}}$\ast$ hw}

Hardware instance initialized for the struct \mbox{\Hypertarget{structi2c__master__module_a765892434f9329ded45a5287eeb75957}\label{structi2c__master__module_a765892434f9329ded45a5287eeb75957}} 
\index{i2c\_master\_module@{i2c\_master\_module}!locked@{locked}}
\index{locked@{locked}!i2c\_master\_module@{i2c\_master\_module}}
\subsubsection{\texorpdfstring{locked}{locked}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{group__group__sam0__utils_ga97a80ca1602ebf2303258971a2c938e2}{bool}} locked}

Module lock \mbox{\Hypertarget{structi2c__master__module_a9b4084f9afb73a1aa2f9a81a197f8ce6}\label{structi2c__master__module_a9b4084f9afb73a1aa2f9a81a197f8ce6}} 
\index{i2c\_master\_module@{i2c\_master\_module}!registered\_callback@{registered\_callback}}
\index{registered\_callback@{registered\_callback}!i2c\_master\_module@{i2c\_master\_module}}
\subsubsection{\texorpdfstring{registered\_callback}{registered\_callback}}
{\footnotesize\ttfamily volatile uint8\+\_\+t registered\+\_\+callback}

Mask for registered callbacks \mbox{\Hypertarget{structi2c__master__module_a3c279135c200db1548149c965157e0a4}\label{structi2c__master__module_a3c279135c200db1548149c965157e0a4}} 
\index{i2c\_master\_module@{i2c\_master\_module}!send\_nack@{send\_nack}}
\index{send\_nack@{send\_nack}!i2c\_master\_module@{i2c\_master\_module}}
\subsubsection{\texorpdfstring{send\_nack}{send\_nack}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__group__sam0__utils_ga97a80ca1602ebf2303258971a2c938e2}{bool}} send\+\_\+nack}

If true, nack signal will be sent after a read/write \mbox{\Hypertarget{structi2c__master__module_a1857be51e54274600320a6dd851f341f}\label{structi2c__master__module_a1857be51e54274600320a6dd851f341f}} 
\index{i2c\_master\_module@{i2c\_master\_module}!send\_stop@{send\_stop}}
\index{send\_stop@{send\_stop}!i2c\_master\_module@{i2c\_master\_module}}
\subsubsection{\texorpdfstring{send\_stop}{send\_stop}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__group__sam0__utils_ga97a80ca1602ebf2303258971a2c938e2}{bool}} send\+\_\+stop}

If true, stop condition will be sent after a read/write \mbox{\Hypertarget{structi2c__master__module_a30c0453c8af1896546c1ab0142be3181}\label{structi2c__master__module_a30c0453c8af1896546c1ab0142be3181}} 
\index{i2c\_master\_module@{i2c\_master\_module}!status@{status}}
\index{status@{status}!i2c\_master\_module@{i2c\_master\_module}}
\subsubsection{\texorpdfstring{status}{status}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__group__sam0__utils__status__codes_ga751c892e5a46b8e7d282085a5a5bf151}{status\+\_\+code}} status}

Status for status read back in error callback \mbox{\Hypertarget{structi2c__master__module_a0629187cb02ff04ad38fde4d546be4d1}\label{structi2c__master__module_a0629187cb02ff04ad38fde4d546be4d1}} 
\index{i2c\_master\_module@{i2c\_master\_module}!transfer\_direction@{transfer\_direction}}
\index{transfer\_direction@{transfer\_direction}!i2c\_master\_module@{i2c\_master\_module}}
\subsubsection{\texorpdfstring{transfer\_direction}{transfer\_direction}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{i2c__common_8h_ad7ea327439ceaf6931b91865d12449fc}{i2c\+\_\+transfer\+\_\+direction}} transfer\+\_\+direction}

Save direction of async request. 1 = read, 0 = write \mbox{\Hypertarget{structi2c__master__module_ae1dc34ce71ac470c5f24c79bcd8d48e5}\label{structi2c__master__module_ae1dc34ce71ac470c5f24c79bcd8d48e5}} 
\index{i2c\_master\_module@{i2c\_master\_module}!unknown\_bus\_state\_timeout@{unknown\_bus\_state\_timeout}}
\index{unknown\_bus\_state\_timeout@{unknown\_bus\_state\_timeout}!i2c\_master\_module@{i2c\_master\_module}}
\subsubsection{\texorpdfstring{unknown\_bus\_state\_timeout}{unknown\_bus\_state\_timeout}}
{\footnotesize\ttfamily uint16\+\_\+t unknown\+\_\+bus\+\_\+state\+\_\+timeout}

Unknown bus state timeout 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/drivers/sercom/i2c/\mbox{\hyperlink{i2c__master_8h}{i2c\+\_\+master.\+h}}\end{DoxyCompactItemize}
