// SPDX-License-Identifier: GPL-2.0-only
// Copyright (c) 2023-2024 Qualcomm Innovation Center, Inc. All rights reserved.

#include <linux/component.h>
#include <linux/device.h>
#include <linux/irq.h>
#include <linux/irqdomain.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/pm_runtime.h>
#include <linux/regmap.h>
#include <linux/slab.h>
#include <linux/soundwire/sdw.h>
#include <linux/soundwire/sdw_registers.h>
#include <linux/soundwire/sdw_type.h>
#include <sound/soc-dapm.h>
#include <sound/soc.h>
#include "wcd937x.h"

static struct wcd_sdw_ch_info wcd937x_sdw_rx_ch_info[] = {
	WCD_SDW_CH(WCD937X_HPH_L, WCD937X_HPH_PORT, BIT(0)),
	WCD_SDW_CH(WCD937X_HPH_R, WCD937X_HPH_PORT, BIT(1)),
	WCD_SDW_CH(WCD937X_CLSH, WCD937X_CLSH_PORT, BIT(0)),
	WCD_SDW_CH(WCD937X_COMP_L, WCD937X_COMP_PORT, BIT(0)),
	WCD_SDW_CH(WCD937X_COMP_R, WCD937X_COMP_PORT, BIT(1)),
	WCD_SDW_CH(WCD937X_LO, WCD937X_LO_PORT, BIT(0)),
	WCD_SDW_CH(WCD937X_DSD_L, WCD937X_DSD_PORT, BIT(0)),
	WCD_SDW_CH(WCD937X_DSD_R, WCD937X_DSD_PORT, BIT(1)),
};

static struct wcd_sdw_ch_info wcd937x_sdw_tx_ch_info[] = {
	WCD_SDW_CH(WCD937X_ADC1, WCD937X_ADC_1_PORT, BIT(0)),
	WCD_SDW_CH(WCD937X_ADC2, WCD937X_ADC_2_3_PORT, BIT(0)),
	WCD_SDW_CH(WCD937X_ADC3, WCD937X_ADC_2_3_PORT, BIT(0)),
	WCD_SDW_CH(WCD937X_DMIC0, WCD937X_DMIC_0_3_MBHC_PORT, BIT(0)),
	WCD_SDW_CH(WCD937X_DMIC1, WCD937X_DMIC_0_3_MBHC_PORT, BIT(1)),
	WCD_SDW_CH(WCD937X_MBHC, WCD937X_DMIC_0_3_MBHC_PORT, BIT(2)),
	WCD_SDW_CH(WCD937X_DMIC2, WCD937X_DMIC_0_3_MBHC_PORT, BIT(2)),
	WCD_SDW_CH(WCD937X_DMIC3, WCD937X_DMIC_0_3_MBHC_PORT, BIT(3)),
	WCD_SDW_CH(WCD937X_DMIC4, WCD937X_DMIC_4_6_PORT, BIT(0)),
	WCD_SDW_CH(WCD937X_DMIC5, WCD937X_DMIC_4_6_PORT, BIT(1)),
	WCD_SDW_CH(WCD937X_DMIC6, WCD937X_DMIC_4_6_PORT, BIT(2)),
};

static struct sdw_dpn_prop wcd937x_dpn_prop[WCD937X_MAX_SWR_PORTS] = {
	{
		.num = 1,
		.type = SDW_DPN_SIMPLE,
		.min_ch = 1,
		.max_ch = 8,
		.simple_ch_prep_sm = true,
	}, {
		.num = 2,
		.type = SDW_DPN_SIMPLE,
		.min_ch = 1,
		.max_ch = 4,
		.simple_ch_prep_sm = true,
	}, {
		.num = 3,
		.type = SDW_DPN_SIMPLE,
		.min_ch = 1,
		.max_ch = 4,
		.simple_ch_prep_sm = true,
	}, {
		.num = 4,
		.type = SDW_DPN_SIMPLE,
		.min_ch = 1,
		.max_ch = 4,
		.simple_ch_prep_sm = true,
	}, {
		.num = 5,
		.type = SDW_DPN_SIMPLE,
		.min_ch = 1,
		.max_ch = 4,
		.simple_ch_prep_sm = true,
	}
};

int wcd937x_sdw_hw_params(struct wcd937x_sdw_priv *wcd,
			  struct snd_pcm_substream *substream,
			  struct snd_pcm_hw_params *params,
			  struct snd_soc_dai *dai)
{
	struct sdw_port_config port_config[WCD937X_MAX_SWR_PORTS];
	unsigned long ch_mask;
	int i, j;

	wcd->sconfig.ch_count = 1;
	wcd->active_ports = 0;
	for (i = 0; i < WCD937X_MAX_SWR_PORTS; i++) {
		ch_mask = wcd->port_config[i].ch_mask;
		if (!ch_mask)
			continue;

		for_each_set_bit(j, &ch_mask, 4)
			wcd->sconfig.ch_count++;

		port_config[wcd->active_ports] = wcd->port_config[i];
		wcd->active_ports++;
	}

	wcd->sconfig.bps = 1;
	wcd->sconfig.frame_rate = params_rate(params);
	wcd->sconfig.direction = wcd->is_tx ? SDW_DATA_DIR_TX : SDW_DATA_DIR_RX;
	wcd->sconfig.type = SDW_STREAM_PCM;

	return sdw_stream_add_slave(wcd->sdev, &wcd->sconfig,
				    &port_config[0], wcd->active_ports,
				    wcd->sruntime);
}
EXPORT_SYMBOL_GPL(wcd937x_sdw_hw_params);

/*
 * Handle Soundwire out-of-band interrupt event by triggering
 * the first irq of the slave_irq irq domain, which then will
 * be handled by the regmap_irq threaded irq.
 * Looping is to ensure no interrupts were missed in the process.
 */
static int wcd9370_interrupt_callback(struct sdw_slave *slave,
				      struct sdw_slave_intr_status *status)
{
	struct wcd937x_sdw_priv *wcd = dev_get_drvdata(&slave->dev);

	return wcd_interrupt_callback(slave, wcd->slave_irq, WCD937X_DIGITAL_INTR_STATUS_0,
				WCD937X_DIGITAL_INTR_STATUS_1, WCD937X_DIGITAL_INTR_STATUS_2);
}

static const struct reg_default wcd937x_defaults[] = {
	/* Default values except for Read-Only & Volatile registers */
	{ WCD937X_ANA_BIAS,					0x00 },
	{ WCD937X_ANA_RX_SUPPLIES,				0x00 },
	{ WCD937X_ANA_HPH,					0x0c },
	{ WCD937X_ANA_EAR,					0x00 },
	{ WCD937X_ANA_EAR_COMPANDER_CTL,			0x02 },
	{ WCD937X_ANA_TX_CH1,					0x20 },
	{ WCD937X_ANA_TX_CH2,					0x00 },
	{ WCD937X_ANA_TX_CH3,					0x20 },
	{ WCD937X_ANA_TX_CH3_HPF,				0x00 },
	{ WCD937X_ANA_MICB1_MICB2_DSP_EN_LOGIC,			0x00 },
	{ WCD937X_ANA_MICB3_DSP_EN_LOGIC,			0x00 },
	{ WCD937X_ANA_MBHC_MECH,				0x39 },
	{ WCD937X_ANA_MBHC_ELECT,				0x08 },
	{ WCD937X_ANA_MBHC_ZDET,				0x00 },
	{ WCD937X_ANA_MBHC_BTN0,				0x00 },
	{ WCD937X_ANA_MBHC_BTN1,				0x10 },
	{ WCD937X_ANA_MBHC_BTN2,				0x20 },
	{ WCD937X_ANA_MBHC_BTN3,				0x30 },
	{ WCD937X_ANA_MBHC_BTN4,				0x40 },
	{ WCD937X_ANA_MBHC_BTN5,				0x50 },
	{ WCD937X_ANA_MBHC_BTN6,				0x60 },
	{ WCD937X_ANA_MBHC_BTN7,				0x70 },
	{ WCD937X_ANA_MICB1,					0x10 },
	{ WCD937X_ANA_MICB2,					0x10 },
	{ WCD937X_ANA_MICB2_RAMP,				0x00 },
	{ WCD937X_ANA_MICB3,					0x10 },
	{ WCD937X_BIAS_CTL,					0x2a },
	{ WCD937X_BIAS_VBG_FINE_ADJ,				0x55 },
	{ WCD937X_LDOL_VDDCX_ADJUST,				0x01 },
	{ WCD937X_LDOL_DISABLE_LDOL,				0x00 },
	{ WCD937X_MBHC_CTL_CLK,					0x00 },
	{ WCD937X_MBHC_CTL_ANA,					0x00 },
	{ WCD937X_MBHC_CTL_SPARE_1,				0x00 },
	{ WCD937X_MBHC_CTL_SPARE_2,				0x00 },
	{ WCD937X_MBHC_CTL_BCS,					0x00 },
	{ WCD937X_MBHC_TEST_CTL,				0x00 },
	{ WCD937X_LDOH_MODE,					0x2b },
	{ WCD937X_LDOH_BIAS,					0x68 },
	{ WCD937X_LDOH_STB_LOADS,				0x00 },
	{ WCD937X_LDOH_SLOWRAMP,				0x50 },
	{ WCD937X_MICB1_TEST_CTL_1,				0x1a },
	{ WCD937X_MICB1_TEST_CTL_2,				0x18 },
	{ WCD937X_MICB1_TEST_CTL_3,				0xa4 },
	{ WCD937X_MICB2_TEST_CTL_1,				0x1a },
	{ WCD937X_MICB2_TEST_CTL_2,				0x18 },
	{ WCD937X_MICB2_TEST_CTL_3,				0xa4 },
	{ WCD937X_MICB3_TEST_CTL_1,				0x1a },
	{ WCD937X_MICB3_TEST_CTL_2,				0x18 },
	{ WCD937X_MICB3_TEST_CTL_3,				0xa4 },
	{ WCD937X_TX_COM_ADC_VCM,				0x39 },
	{ WCD937X_TX_COM_BIAS_ATEST,				0xc0 },
	{ WCD937X_TX_COM_ADC_INT1_IB,				0x6f },
	{ WCD937X_TX_COM_ADC_INT2_IB,				0x4f },
	{ WCD937X_TX_COM_TXFE_DIV_CTL,				0x2e },
	{ WCD937X_TX_COM_TXFE_DIV_START,			0x00 },
	{ WCD937X_TX_COM_TXFE_DIV_STOP_9P6M,			0xc7 },
	{ WCD937X_TX_COM_TXFE_DIV_STOP_12P288M,			0xff },
	{ WCD937X_TX_1_2_TEST_EN,				0xcc },
	{ WCD937X_TX_1_2_ADC_IB,				0x09 },
	{ WCD937X_TX_1_2_ATEST_REFCTL,				0x0a },
	{ WCD937X_TX_1_2_TEST_CTL,				0x38 },
	{ WCD937X_TX_1_2_TEST_BLK_EN,				0xff },
	{ WCD937X_TX_1_2_TXFE_CLKDIV,				0x00 },
	{ WCD937X_TX_3_TEST_EN,					0xcc },
	{ WCD937X_TX_3_ADC_IB,					0x09 },
	{ WCD937X_TX_3_ATEST_REFCTL,				0x0a },
	{ WCD937X_TX_3_TEST_CTL,				0x38 },
	{ WCD937X_TX_3_TEST_BLK_EN,				0xff },
	{ WCD937X_TX_3_TXFE_CLKDIV,				0x00 },
	{ WCD937X_TX_3_SPARE_MONO,				0x00 },
	{ WCD937X_CLASSH_MODE_1,				0x40 },
	{ WCD937X_CLASSH_MODE_2,				0x3a },
	{ WCD937X_CLASSH_MODE_3,				0x00 },
	{ WCD937X_CLASSH_CTRL_VCL_1,				0x70 },
	{ WCD937X_CLASSH_CTRL_VCL_2,				0x82 },
	{ WCD937X_CLASSH_CTRL_CCL_1,				0x31 },
	{ WCD937X_CLASSH_CTRL_CCL_2,				0x80 },
	{ WCD937X_CLASSH_CTRL_CCL_3,				0x80 },
	{ WCD937X_CLASSH_CTRL_CCL_4,				0x51 },
	{ WCD937X_CLASSH_CTRL_CCL_5,				0x00 },
	{ WCD937X_CLASSH_BUCK_TMUX_A_D,				0x00 },
	{ WCD937X_CLASSH_BUCK_SW_DRV_CNTL,			0x77 },
	{ WCD937X_CLASSH_SPARE,					0x00 },
	{ WCD937X_FLYBACK_EN,					0x4e },
	{ WCD937X_FLYBACK_VNEG_CTRL_1,				0x0b },
	{ WCD937X_FLYBACK_VNEG_CTRL_2,				0x45 },
	{ WCD937X_FLYBACK_VNEG_CTRL_3,				0x74 },
	{ WCD937X_FLYBACK_VNEG_CTRL_4,				0x7f },
	{ WCD937X_FLYBACK_VNEG_CTRL_5,				0x83 },
	{ WCD937X_FLYBACK_VNEG_CTRL_6,				0x98 },
	{ WCD937X_FLYBACK_VNEG_CTRL_7,				0xa9 },
	{ WCD937X_FLYBACK_VNEG_CTRL_8,				0x68 },
	{ WCD937X_FLYBACK_VNEG_CTRL_9,				0x64 },
	{ WCD937X_FLYBACK_VNEGDAC_CTRL_1,			0xed },
	{ WCD937X_FLYBACK_VNEGDAC_CTRL_2,			0xf0 },
	{ WCD937X_FLYBACK_VNEGDAC_CTRL_3,			0xa6 },
	{ WCD937X_FLYBACK_CTRL_1,				0x65 },
	{ WCD937X_FLYBACK_TEST_CTL,				0x00 },
	{ WCD937X_RX_AUX_SW_CTL,				0x00 },
	{ WCD937X_RX_PA_AUX_IN_CONN,				0x00 },
	{ WCD937X_RX_TIMER_DIV,					0x32 },
	{ WCD937X_RX_OCP_CTL,					0x1f },
	{ WCD937X_RX_OCP_COUNT,					0x77 },
	{ WCD937X_RX_BIAS_EAR_DAC,				0xa0 },
	{ WCD937X_RX_BIAS_EAR_AMP,				0xaa },
	{ WCD937X_RX_BIAS_HPH_LDO,				0xa9 },
	{ WCD937X_RX_BIAS_HPH_PA,				0xaa },
	{ WCD937X_RX_BIAS_HPH_RDACBUFF_CNP2,			0x8a },
	{ WCD937X_RX_BIAS_HPH_RDAC_LDO,				0x88 },
	{ WCD937X_RX_BIAS_HPH_CNP1,				0x82 },
	{ WCD937X_RX_BIAS_HPH_LOWPOWER,				0x82 },
	{ WCD937X_RX_BIAS_AUX_DAC,				0xa0 },
	{ WCD937X_RX_BIAS_AUX_AMP,				0xaa },
	{ WCD937X_RX_BIAS_VNEGDAC_BLEEDER,			0x50 },
	{ WCD937X_RX_BIAS_MISC,					0x00 },
	{ WCD937X_RX_BIAS_BUCK_RST,				0x08 },
	{ WCD937X_RX_BIAS_BUCK_VREF_ERRAMP,			0x44 },
	{ WCD937X_RX_BIAS_FLYB_ERRAMP,				0x40 },
	{ WCD937X_RX_BIAS_FLYB_BUFF,				0xaa },
	{ WCD937X_RX_BIAS_FLYB_MID_RST,				0x14 },
	{ WCD937X_HPH_CNP_EN,					0x80 },
	{ WCD937X_HPH_CNP_WG_CTL,				0x9a },
	{ WCD937X_HPH_CNP_WG_TIME,				0x14 },
	{ WCD937X_HPH_OCP_CTL,					0x28 },
	{ WCD937X_HPH_AUTO_CHOP,				0x16 },
	{ WCD937X_HPH_CHOP_CTL,					0x83 },
	{ WCD937X_HPH_PA_CTL1,					0x46 },
	{ WCD937X_HPH_PA_CTL2,					0x50 },
	{ WCD937X_HPH_L_EN,					0x80 },
	{ WCD937X_HPH_L_TEST,					0xe0 },
	{ WCD937X_HPH_L_ATEST,					0x50 },
	{ WCD937X_HPH_R_EN,					0x80 },
	{ WCD937X_HPH_R_TEST,					0xe0 },
	{ WCD937X_HPH_R_ATEST,					0x54 },
	{ WCD937X_HPH_RDAC_CLK_CTL1,				0x99 },
	{ WCD937X_HPH_RDAC_CLK_CTL2,				0x9b },
	{ WCD937X_HPH_RDAC_LDO_CTL,				0x33 },
	{ WCD937X_HPH_RDAC_CHOP_CLK_LP_CTL,			0x00 },
	{ WCD937X_HPH_REFBUFF_UHQA_CTL,				0xa8 },
	{ WCD937X_HPH_REFBUFF_LP_CTL,				0x0e },
	{ WCD937X_HPH_L_DAC_CTL,				0x20 },
	{ WCD937X_HPH_R_DAC_CTL,				0x20 },
	{ WCD937X_HPH_SURGE_HPHLR_SURGE_COMP_SEL,		0x55 },
	{ WCD937X_HPH_SURGE_HPHLR_SURGE_EN,			0x19 },
	{ WCD937X_HPH_SURGE_HPHLR_SURGE_MISC1,			0xa0 },
	{ WCD937X_EAR_EAR_EN_REG,				0x22 },
	{ WCD937X_EAR_EAR_PA_CON,				0x44 },
	{ WCD937X_EAR_EAR_SP_CON,				0xdb },
	{ WCD937X_EAR_EAR_DAC_CON,				0x80 },
	{ WCD937X_EAR_EAR_CNP_FSM_CON,				0xb2 },
	{ WCD937X_EAR_TEST_CTL,					0x00 },
	{ WCD937X_ANA_NEW_PAGE_REGISTER,			0x00 },
	{ WCD937X_HPH_NEW_ANA_HPH2,				0x00 },
	{ WCD937X_HPH_NEW_ANA_HPH3,				0x00 },
	{ WCD937X_SLEEP_CTL,					0x16 },
	{ WCD937X_SLEEP_WATCHDOG_CTL,				0x00 },
	{ WCD937X_MBHC_NEW_ELECT_REM_CLAMP_CTL,			0x00 },
	{ WCD937X_MBHC_NEW_CTL_1,				0x02 },
	{ WCD937X_MBHC_NEW_CTL_2,				0x05 },
	{ WCD937X_MBHC_NEW_PLUG_DETECT_CTL,			0xe9 },
	{ WCD937X_MBHC_NEW_ZDET_ANA_CTL,			0x0f },
	{ WCD937X_MBHC_NEW_ZDET_RAMP_CTL,			0x00 },
	{ WCD937X_TX_NEW_TX_CH2_SEL,				0x00 },
	{ WCD937X_AUX_AUXPA,					0x00 },
	{ WCD937X_LDORXTX_MODE,					0x0c },
	{ WCD937X_LDORXTX_CONFIG,				0x10 },
	{ WCD937X_DIE_CRACK_DIE_CRK_DET_EN,			0x00 },
	{ WCD937X_HPH_NEW_INT_RDAC_GAIN_CTL,			0x40 },
	{ WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_L,			0x81 },
	{ WCD937X_HPH_NEW_INT_RDAC_VREF_CTL,			0x10 },
	{ WCD937X_HPH_NEW_INT_RDAC_OVERRIDE_CTL,		0x00 },
	{ WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_R,			0x81 },
	{ WCD937X_HPH_NEW_INT_PA_MISC1,				0x22 },
	{ WCD937X_HPH_NEW_INT_PA_MISC2,				0x00 },
	{ WCD937X_HPH_NEW_INT_PA_RDAC_MISC,			0x00 },
	{ WCD937X_HPH_NEW_INT_HPH_TIMER1,			0xfe },
	{ WCD937X_HPH_NEW_INT_HPH_TIMER2,			0x02 },
	{ WCD937X_HPH_NEW_INT_HPH_TIMER3,			0x4e },
	{ WCD937X_HPH_NEW_INT_HPH_TIMER4,			0x54 },
	{ WCD937X_HPH_NEW_INT_PA_RDAC_MISC2,			0x00 },
	{ WCD937X_HPH_NEW_INT_PA_RDAC_MISC3,			0x00 },
	{ WCD937X_RX_NEW_INT_HPH_RDAC_BIAS_LOHIFI,		0x62 },
	{ WCD937X_RX_NEW_INT_HPH_RDAC_BIAS_ULP,			0x01 },
	{ WCD937X_RX_NEW_INT_HPH_RDAC_LDO_LP,			0x11 },
	{ WCD937X_MBHC_NEW_INT_MOISTURE_DET_DC_CTRL,		0x57 },
	{ WCD937X_MBHC_NEW_INT_MOISTURE_DET_POLLING_CTRL,	0x01 },
	{ WCD937X_MBHC_NEW_INT_MECH_DET_CURRENT,		0x00 },
	{ WCD937X_MBHC_NEW_INT_SPARE_2,				0x00 },
	{ WCD937X_EAR_INT_NEW_EAR_CHOPPER_CON,			0xa8 },
	{ WCD937X_EAR_INT_NEW_CNP_VCM_CON1,			0x42 },
	{ WCD937X_EAR_INT_NEW_CNP_VCM_CON2,			0x22 },
	{ WCD937X_EAR_INT_NEW_EAR_DYNAMIC_BIAS,			0x00 },
	{ WCD937X_AUX_INT_EN_REG,				0x00 },
	{ WCD937X_AUX_INT_PA_CTRL,				0x06 },
	{ WCD937X_AUX_INT_SP_CTRL,				0xd2 },
	{ WCD937X_AUX_INT_DAC_CTRL,				0x80 },
	{ WCD937X_AUX_INT_CLK_CTRL,				0x50 },
	{ WCD937X_AUX_INT_TEST_CTRL,				0x00 },
	{ WCD937X_AUX_INT_STATUS_REG,				0x00 },
	{ WCD937X_AUX_INT_MISC,					0x00 },
	{ WCD937X_LDORXTX_INT_BIAS,				0x6e },
	{ WCD937X_LDORXTX_INT_STB_LOADS_DTEST,			0x50 },
	{ WCD937X_LDORXTX_INT_TEST0,				0x1c },
	{ WCD937X_LDORXTX_INT_STARTUP_TIMER,			0xff },
	{ WCD937X_LDORXTX_INT_TEST1,				0x1f },
	{ WCD937X_LDORXTX_INT_STATUS,				0x00 },
	{ WCD937X_SLEEP_INT_WATCHDOG_CTL_1,			0x0a },
	{ WCD937X_SLEEP_INT_WATCHDOG_CTL_2,			0x0a },
	{ WCD937X_DIE_CRACK_INT_DIE_CRK_DET_INT1,		0x02 },
	{ WCD937X_DIE_CRACK_INT_DIE_CRK_DET_INT2,		0x60 },
	{ WCD937X_DIGITAL_PAGE_REGISTER,			0x00 },
	{ WCD937X_DIGITAL_CDC_RST_CTL,				0x03 },
	{ WCD937X_DIGITAL_TOP_CLK_CFG,				0x00 },
	{ WCD937X_DIGITAL_CDC_ANA_CLK_CTL,			0x00 },
	{ WCD937X_DIGITAL_CDC_DIG_CLK_CTL,			0x00 },
	{ WCD937X_DIGITAL_SWR_RST_EN,				0x00 },
	{ WCD937X_DIGITAL_CDC_PATH_MODE,			0x55 },
	{ WCD937X_DIGITAL_CDC_RX_RST,				0x00 },
	{ WCD937X_DIGITAL_CDC_RX0_CTL,				0xfc },
	{ WCD937X_DIGITAL_CDC_RX1_CTL,				0xfc },
	{ WCD937X_DIGITAL_CDC_RX2_CTL,				0xfc },
	{ WCD937X_DIGITAL_DEM_BYPASS_DATA0,			0x55 },
	{ WCD937X_DIGITAL_DEM_BYPASS_DATA1,			0x55 },
	{ WCD937X_DIGITAL_DEM_BYPASS_DATA2,			0x55 },
	{ WCD937X_DIGITAL_DEM_BYPASS_DATA3,			0x01 },
	{ WCD937X_DIGITAL_CDC_COMP_CTL_0,			0x00 },
	{ WCD937X_DIGITAL_CDC_RX_DELAY_CTL,			0x66 },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_A1_0,			0x00 },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_A1_1,			0x01 },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_A2_0,			0x63 },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_A2_1,			0x04 },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_A3_0,			0xac },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_A3_1,			0x04 },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_A4_0,			0x1a },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_A4_1,			0x03 },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_A5_0,			0xbc },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_A5_1,			0x02 },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_A6_0,			0xc7 },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_A7_0,			0xf8 },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_C_0,			0x47 },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_C_1,			0x43 },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_C_2,			0xb1 },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_C_3,			0x17 },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_R1,			0x4b },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_R2,			0x26 },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_R3,			0x32 },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_R4,			0x57 },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_R5,			0x63 },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_R6,			0x7c },
	{ WCD937X_DIGITAL_CDC_HPH_DSM_R7,			0x57 },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_A1_0,			0x00 },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_A1_1,			0x01 },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_A2_0,			0x96 },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_A2_1,			0x09 },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_A3_0,			0xab },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_A3_1,			0x05 },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_A4_0,			0x1c },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_A4_1,			0x02 },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_A5_0,			0x17 },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_A5_1,			0x02 },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_A6_0,			0xaa },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_A7_0,			0xe3 },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_C_0,			0x69 },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_C_1,			0x54 },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_C_2,			0x02 },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_C_3,			0x15 },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_R1,			0xa4 },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_R2,			0xb5 },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_R3,			0x86 },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_R4,			0x85 },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_R5,			0xaa },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_R6,			0xe2 },
	{ WCD937X_DIGITAL_CDC_AUX_DSM_R7,			0x62 },
	{ WCD937X_DIGITAL_CDC_HPH_GAIN_RX_0,			0x55 },
	{ WCD937X_DIGITAL_CDC_HPH_GAIN_RX_1,			0xa9 },
	{ WCD937X_DIGITAL_CDC_HPH_GAIN_DSD_0,			0x3d },
	{ WCD937X_DIGITAL_CDC_HPH_GAIN_DSD_1,			0x2e },
	{ WCD937X_DIGITAL_CDC_HPH_GAIN_DSD_2,			0x01 },
	{ WCD937X_DIGITAL_CDC_AUX_GAIN_DSD_0,			0x00 },
	{ WCD937X_DIGITAL_CDC_AUX_GAIN_DSD_1,			0xfc },
	{ WCD937X_DIGITAL_CDC_AUX_GAIN_DSD_2,			0x01 },
	{ WCD937X_DIGITAL_CDC_HPH_GAIN_CTL,			0x00 },
	{ WCD937X_DIGITAL_CDC_AUX_GAIN_CTL,			0x00 },
	{ WCD937X_DIGITAL_CDC_EAR_PATH_CTL,			0x00 },
	{ WCD937X_DIGITAL_CDC_SWR_CLH,				0x00 },
	{ WCD937X_DIGITAL_SWR_CLH_BYP,				0x00 },
	{ WCD937X_DIGITAL_CDC_TX0_CTL,				0x68 },
	{ WCD937X_DIGITAL_CDC_TX1_CTL,				0x68 },
	{ WCD937X_DIGITAL_CDC_TX2_CTL,				0x68 },
	{ WCD937X_DIGITAL_CDC_TX_RST,				0x00 },
	{ WCD937X_DIGITAL_CDC_REQ_CTL,				0x01 },
	{ WCD937X_DIGITAL_CDC_AMIC_CTL,				0x07 },
	{ WCD937X_DIGITAL_CDC_DMIC_CTL,				0x00 },
	{ WCD937X_DIGITAL_CDC_DMIC1_CTL,			0x01 },
	{ WCD937X_DIGITAL_CDC_DMIC2_CTL,			0x01 },
	{ WCD937X_DIGITAL_CDC_DMIC3_CTL,			0x01 },
	{ WCD937X_DIGITAL_EFUSE_CTL,				0x2b },
	{ WCD937X_DIGITAL_EFUSE_PRG_CTL,			0x00 },
	{ WCD937X_DIGITAL_EFUSE_TEST_CTL_0,			0x00 },
	{ WCD937X_DIGITAL_EFUSE_TEST_CTL_1,			0x00 },
	{ WCD937X_DIGITAL_PDM_WD_CTL0,				0x00 },
	{ WCD937X_DIGITAL_PDM_WD_CTL1,				0x00 },
	{ WCD937X_DIGITAL_PDM_WD_CTL2,				0x00 },
	{ WCD937X_DIGITAL_INTR_MODE,				0x00 },
	{ WCD937X_DIGITAL_INTR_MASK_0,				0xff },
	{ WCD937X_DIGITAL_INTR_MASK_1,				0xff },
	{ WCD937X_DIGITAL_INTR_MASK_2,				0x0f },
	{ WCD937X_DIGITAL_INTR_CLEAR_0,				0x00 },
	{ WCD937X_DIGITAL_INTR_CLEAR_1,				0x00 },
	{ WCD937X_DIGITAL_INTR_CLEAR_2,				0x00 },
	{ WCD937X_DIGITAL_INTR_LEVEL_0,				0x00 },
	{ WCD937X_DIGITAL_INTR_LEVEL_1,				0x00 },
	{ WCD937X_DIGITAL_INTR_LEVEL_2,				0x00 },
	{ WCD937X_DIGITAL_INTR_SET_0,				0x00 },
	{ WCD937X_DIGITAL_INTR_SET_1,				0x00 },
	{ WCD937X_DIGITAL_INTR_SET_2,				0x00 },
	{ WCD937X_DIGITAL_INTR_TEST_0,				0x00 },
	{ WCD937X_DIGITAL_INTR_TEST_1,				0x00 },
	{ WCD937X_DIGITAL_INTR_TEST_2,				0x00 },
	{ WCD937X_DIGITAL_CDC_CONN_RX0_CTL,			0x00 },
	{ WCD937X_DIGITAL_CDC_CONN_RX1_CTL,			0x00 },
	{ WCD937X_DIGITAL_CDC_CONN_RX2_CTL,			0x00 },
	{ WCD937X_DIGITAL_CDC_CONN_TX_CTL,			0x00 },
	{ WCD937X_DIGITAL_LOOP_BACK_MODE,			0x00 },
	{ WCD937X_DIGITAL_SWR_DAC_TEST,				0x00 },
	{ WCD937X_DIGITAL_SWR_HM_TEST_RX_0,			0x40 },
	{ WCD937X_DIGITAL_SWR_HM_TEST_TX_0,			0x40 },
	{ WCD937X_DIGITAL_SWR_HM_TEST_RX_1,			0x00 },
	{ WCD937X_DIGITAL_SWR_HM_TEST_TX_1,			0x00 },
	{ WCD937X_DIGITAL_PAD_CTL_PDM_RX0,			0xf1 },
	{ WCD937X_DIGITAL_PAD_CTL_PDM_RX1,			0xf1 },
	{ WCD937X_DIGITAL_PAD_CTL_PDM_TX0,			0xf1 },
	{ WCD937X_DIGITAL_PAD_CTL_PDM_TX1,			0xf1 },
	{ WCD937X_DIGITAL_PAD_INP_DIS_0,			0x00 },
	{ WCD937X_DIGITAL_PAD_INP_DIS_1,			0x00 },
	{ WCD937X_DIGITAL_DRIVE_STRENGTH_0,			0x00 },
	{ WCD937X_DIGITAL_DRIVE_STRENGTH_1,			0x00 },
	{ WCD937X_DIGITAL_DRIVE_STRENGTH_2,			0x00 },
	{ WCD937X_DIGITAL_RX_DATA_EDGE_CTL,			0x1f },
	{ WCD937X_DIGITAL_TX_DATA_EDGE_CTL,			0x10 },
	{ WCD937X_DIGITAL_GPIO_MODE,				0x00 },
	{ WCD937X_DIGITAL_PIN_CTL_OE,				0x00 },
	{ WCD937X_DIGITAL_PIN_CTL_DATA_0,			0x00 },
	{ WCD937X_DIGITAL_PIN_CTL_DATA_1,			0x00 },
	{ WCD937X_DIGITAL_DIG_DEBUG_CTL,			0x00 },
	{ WCD937X_DIGITAL_DIG_DEBUG_EN,				0x00 },
	{ WCD937X_DIGITAL_ANA_CSR_DBG_ADD,			0x00 },
	{ WCD937X_DIGITAL_ANA_CSR_DBG_CTL,			0x48 },
	{ WCD937X_DIGITAL_SSP_DBG,				0x00 },
	{ WCD937X_DIGITAL_SPARE_0,				0x00 },
	{ WCD937X_DIGITAL_SPARE_1,				0x00 },
	{ WCD937X_DIGITAL_SPARE_2,				0x00 },
};

static bool wcd937x_rdwr_register(struct device *dev, unsigned int reg)
{
	switch (reg) {
	case WCD937X_ANA_BIAS:
	case WCD937X_ANA_RX_SUPPLIES:
	case WCD937X_ANA_HPH:
	case WCD937X_ANA_EAR:
	case WCD937X_ANA_EAR_COMPANDER_CTL:
	case WCD937X_ANA_TX_CH1:
	case WCD937X_ANA_TX_CH2:
	case WCD937X_ANA_TX_CH3:
	case WCD937X_ANA_TX_CH3_HPF:
	case WCD937X_ANA_MICB1_MICB2_DSP_EN_LOGIC:
	case WCD937X_ANA_MICB3_DSP_EN_LOGIC:
	case WCD937X_ANA_MBHC_MECH:
	case WCD937X_ANA_MBHC_ELECT:
	case WCD937X_ANA_MBHC_ZDET:
	case WCD937X_ANA_MBHC_BTN0:
	case WCD937X_ANA_MBHC_BTN1:
	case WCD937X_ANA_MBHC_BTN2:
	case WCD937X_ANA_MBHC_BTN3:
	case WCD937X_ANA_MBHC_BTN4:
	case WCD937X_ANA_MBHC_BTN5:
	case WCD937X_ANA_MBHC_BTN6:
	case WCD937X_ANA_MBHC_BTN7:
	case WCD937X_ANA_MICB1:
	case WCD937X_ANA_MICB2:
	case WCD937X_ANA_MICB2_RAMP:
	case WCD937X_ANA_MICB3:
	case WCD937X_BIAS_CTL:
	case WCD937X_BIAS_VBG_FINE_ADJ:
	case WCD937X_LDOL_VDDCX_ADJUST:
	case WCD937X_LDOL_DISABLE_LDOL:
	case WCD937X_MBHC_CTL_CLK:
	case WCD937X_MBHC_CTL_ANA:
	case WCD937X_MBHC_CTL_SPARE_1:
	case WCD937X_MBHC_CTL_SPARE_2:
	case WCD937X_MBHC_CTL_BCS:
	case WCD937X_MBHC_TEST_CTL:
	case WCD937X_LDOH_MODE:
	case WCD937X_LDOH_BIAS:
	case WCD937X_LDOH_STB_LOADS:
	case WCD937X_LDOH_SLOWRAMP:
	case WCD937X_MICB1_TEST_CTL_1:
	case WCD937X_MICB1_TEST_CTL_2:
	case WCD937X_MICB1_TEST_CTL_3:
	case WCD937X_MICB2_TEST_CTL_1:
	case WCD937X_MICB2_TEST_CTL_2:
	case WCD937X_MICB2_TEST_CTL_3:
	case WCD937X_MICB3_TEST_CTL_1:
	case WCD937X_MICB3_TEST_CTL_2:
	case WCD937X_MICB3_TEST_CTL_3:
	case WCD937X_TX_COM_ADC_VCM:
	case WCD937X_TX_COM_BIAS_ATEST:
	case WCD937X_TX_COM_ADC_INT1_IB:
	case WCD937X_TX_COM_ADC_INT2_IB:
	case WCD937X_TX_COM_TXFE_DIV_CTL:
	case WCD937X_TX_COM_TXFE_DIV_START:
	case WCD937X_TX_COM_TXFE_DIV_STOP_9P6M:
	case WCD937X_TX_COM_TXFE_DIV_STOP_12P288M:
	case WCD937X_TX_1_2_TEST_EN:
	case WCD937X_TX_1_2_ADC_IB:
	case WCD937X_TX_1_2_ATEST_REFCTL:
	case WCD937X_TX_1_2_TEST_CTL:
	case WCD937X_TX_1_2_TEST_BLK_EN:
	case WCD937X_TX_1_2_TXFE_CLKDIV:
	case WCD937X_TX_3_TEST_EN:
	case WCD937X_TX_3_ADC_IB:
	case WCD937X_TX_3_ATEST_REFCTL:
	case WCD937X_TX_3_TEST_CTL:
	case WCD937X_TX_3_TEST_BLK_EN:
	case WCD937X_TX_3_TXFE_CLKDIV:
	case WCD937X_CLASSH_MODE_1:
	case WCD937X_CLASSH_MODE_2:
	case WCD937X_CLASSH_MODE_3:
	case WCD937X_CLASSH_CTRL_VCL_1:
	case WCD937X_CLASSH_CTRL_VCL_2:
	case WCD937X_CLASSH_CTRL_CCL_1:
	case WCD937X_CLASSH_CTRL_CCL_2:
	case WCD937X_CLASSH_CTRL_CCL_3:
	case WCD937X_CLASSH_CTRL_CCL_4:
	case WCD937X_CLASSH_CTRL_CCL_5:
	case WCD937X_CLASSH_BUCK_TMUX_A_D:
	case WCD937X_CLASSH_BUCK_SW_DRV_CNTL:
	case WCD937X_CLASSH_SPARE:
	case WCD937X_FLYBACK_EN:
	case WCD937X_FLYBACK_VNEG_CTRL_1:
	case WCD937X_FLYBACK_VNEG_CTRL_2:
	case WCD937X_FLYBACK_VNEG_CTRL_3:
	case WCD937X_FLYBACK_VNEG_CTRL_4:
	case WCD937X_FLYBACK_VNEG_CTRL_5:
	case WCD937X_FLYBACK_VNEG_CTRL_6:
	case WCD937X_FLYBACK_VNEG_CTRL_7:
	case WCD937X_FLYBACK_VNEG_CTRL_8:
	case WCD937X_FLYBACK_VNEG_CTRL_9:
	case WCD937X_FLYBACK_VNEGDAC_CTRL_1:
	case WCD937X_FLYBACK_VNEGDAC_CTRL_2:
	case WCD937X_FLYBACK_VNEGDAC_CTRL_3:
	case WCD937X_FLYBACK_CTRL_1:
	case WCD937X_FLYBACK_TEST_CTL:
	case WCD937X_RX_AUX_SW_CTL:
	case WCD937X_RX_PA_AUX_IN_CONN:
	case WCD937X_RX_TIMER_DIV:
	case WCD937X_RX_OCP_CTL:
	case WCD937X_RX_OCP_COUNT:
	case WCD937X_RX_BIAS_EAR_DAC:
	case WCD937X_RX_BIAS_EAR_AMP:
	case WCD937X_RX_BIAS_HPH_LDO:
	case WCD937X_RX_BIAS_HPH_PA:
	case WCD937X_RX_BIAS_HPH_RDACBUFF_CNP2:
	case WCD937X_RX_BIAS_HPH_RDAC_LDO:
	case WCD937X_RX_BIAS_HPH_CNP1:
	case WCD937X_RX_BIAS_HPH_LOWPOWER:
	case WCD937X_RX_BIAS_AUX_DAC:
	case WCD937X_RX_BIAS_AUX_AMP:
	case WCD937X_RX_BIAS_VNEGDAC_BLEEDER:
	case WCD937X_RX_BIAS_MISC:
	case WCD937X_RX_BIAS_BUCK_RST:
	case WCD937X_RX_BIAS_BUCK_VREF_ERRAMP:
	case WCD937X_RX_BIAS_FLYB_ERRAMP:
	case WCD937X_RX_BIAS_FLYB_BUFF:
	case WCD937X_RX_BIAS_FLYB_MID_RST:
	case WCD937X_HPH_CNP_EN:
	case WCD937X_HPH_CNP_WG_CTL:
	case WCD937X_HPH_CNP_WG_TIME:
	case WCD937X_HPH_OCP_CTL:
	case WCD937X_HPH_AUTO_CHOP:
	case WCD937X_HPH_CHOP_CTL:
	case WCD937X_HPH_PA_CTL1:
	case WCD937X_HPH_PA_CTL2:
	case WCD937X_HPH_L_EN:
	case WCD937X_HPH_L_TEST:
	case WCD937X_HPH_L_ATEST:
	case WCD937X_HPH_R_EN:
	case WCD937X_HPH_R_TEST:
	case WCD937X_HPH_R_ATEST:
	case WCD937X_HPH_RDAC_CLK_CTL1:
	case WCD937X_HPH_RDAC_CLK_CTL2:
	case WCD937X_HPH_RDAC_LDO_CTL:
	case WCD937X_HPH_RDAC_CHOP_CLK_LP_CTL:
	case WCD937X_HPH_REFBUFF_UHQA_CTL:
	case WCD937X_HPH_REFBUFF_LP_CTL:
	case WCD937X_HPH_L_DAC_CTL:
	case WCD937X_HPH_R_DAC_CTL:
	case WCD937X_HPH_SURGE_HPHLR_SURGE_COMP_SEL:
	case WCD937X_HPH_SURGE_HPHLR_SURGE_EN:
	case WCD937X_HPH_SURGE_HPHLR_SURGE_MISC1:
	case WCD937X_EAR_EAR_EN_REG:
	case WCD937X_EAR_EAR_PA_CON:
	case WCD937X_EAR_EAR_SP_CON:
	case WCD937X_EAR_EAR_DAC_CON:
	case WCD937X_EAR_EAR_CNP_FSM_CON:
	case WCD937X_EAR_TEST_CTL:
	case WCD937X_HPH_NEW_ANA_HPH2:
	case WCD937X_HPH_NEW_ANA_HPH3:
	case WCD937X_SLEEP_CTL:
	case WCD937X_SLEEP_WATCHDOG_CTL:
	case WCD937X_MBHC_NEW_ELECT_REM_CLAMP_CTL:
	case WCD937X_MBHC_NEW_CTL_1:
	case WCD937X_MBHC_NEW_CTL_2:
	case WCD937X_MBHC_NEW_PLUG_DETECT_CTL:
	case WCD937X_MBHC_NEW_ZDET_ANA_CTL:
	case WCD937X_MBHC_NEW_ZDET_RAMP_CTL:
	case WCD937X_TX_NEW_TX_CH2_SEL:
	case WCD937X_AUX_AUXPA:
	case WCD937X_LDORXTX_MODE:
	case WCD937X_LDORXTX_CONFIG:
	case WCD937X_DIE_CRACK_DIE_CRK_DET_EN:
	case WCD937X_HPH_NEW_INT_RDAC_GAIN_CTL:
	case WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_L:
	case WCD937X_HPH_NEW_INT_RDAC_VREF_CTL:
	case WCD937X_HPH_NEW_INT_RDAC_OVERRIDE_CTL:
	case WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_R:
	case WCD937X_HPH_NEW_INT_PA_MISC1:
	case WCD937X_HPH_NEW_INT_PA_MISC2:
	case WCD937X_HPH_NEW_INT_PA_RDAC_MISC:
	case WCD937X_HPH_NEW_INT_HPH_TIMER1:
	case WCD937X_HPH_NEW_INT_HPH_TIMER2:
	case WCD937X_HPH_NEW_INT_HPH_TIMER3:
	case WCD937X_HPH_NEW_INT_HPH_TIMER4:
	case WCD937X_HPH_NEW_INT_PA_RDAC_MISC2:
	case WCD937X_HPH_NEW_INT_PA_RDAC_MISC3:
	case WCD937X_RX_NEW_INT_HPH_RDAC_BIAS_LOHIFI:
	case WCD937X_RX_NEW_INT_HPH_RDAC_BIAS_ULP:
	case WCD937X_RX_NEW_INT_HPH_RDAC_LDO_LP:
	case WCD937X_MBHC_NEW_INT_MOISTURE_DET_DC_CTRL:
	case WCD937X_MBHC_NEW_INT_MOISTURE_DET_POLLING_CTRL:
	case WCD937X_MBHC_NEW_INT_MECH_DET_CURRENT:
	case WCD937X_MBHC_NEW_INT_SPARE_2:
	case WCD937X_EAR_INT_NEW_EAR_CHOPPER_CON:
	case WCD937X_EAR_INT_NEW_CNP_VCM_CON1:
	case WCD937X_EAR_INT_NEW_CNP_VCM_CON2:
	case WCD937X_EAR_INT_NEW_EAR_DYNAMIC_BIAS:
	case WCD937X_AUX_INT_EN_REG:
	case WCD937X_AUX_INT_PA_CTRL:
	case WCD937X_AUX_INT_SP_CTRL:
	case WCD937X_AUX_INT_DAC_CTRL:
	case WCD937X_AUX_INT_CLK_CTRL:
	case WCD937X_AUX_INT_TEST_CTRL:
	case WCD937X_AUX_INT_MISC:
	case WCD937X_LDORXTX_INT_BIAS:
	case WCD937X_LDORXTX_INT_STB_LOADS_DTEST:
	case WCD937X_LDORXTX_INT_TEST0:
	case WCD937X_LDORXTX_INT_STARTUP_TIMER:
	case WCD937X_LDORXTX_INT_TEST1:
	case WCD937X_SLEEP_INT_WATCHDOG_CTL_1:
	case WCD937X_SLEEP_INT_WATCHDOG_CTL_2:
	case WCD937X_DIE_CRACK_INT_DIE_CRK_DET_INT1:
	case WCD937X_DIE_CRACK_INT_DIE_CRK_DET_INT2:
	case WCD937X_DIGITAL_CDC_RST_CTL:
	case WCD937X_DIGITAL_TOP_CLK_CFG:
	case WCD937X_DIGITAL_CDC_ANA_CLK_CTL:
	case WCD937X_DIGITAL_CDC_DIG_CLK_CTL:
	case WCD937X_DIGITAL_SWR_RST_EN:
	case WCD937X_DIGITAL_CDC_PATH_MODE:
	case WCD937X_DIGITAL_CDC_RX_RST:
	case WCD937X_DIGITAL_CDC_RX0_CTL:
	case WCD937X_DIGITAL_CDC_RX1_CTL:
	case WCD937X_DIGITAL_CDC_RX2_CTL:
	case WCD937X_DIGITAL_DEM_BYPASS_DATA0:
	case WCD937X_DIGITAL_DEM_BYPASS_DATA1:
	case WCD937X_DIGITAL_DEM_BYPASS_DATA2:
	case WCD937X_DIGITAL_DEM_BYPASS_DATA3:
	case WCD937X_DIGITAL_CDC_COMP_CTL_0:
	case WCD937X_DIGITAL_CDC_RX_DELAY_CTL:
	case WCD937X_DIGITAL_CDC_HPH_DSM_A1_0:
	case WCD937X_DIGITAL_CDC_HPH_DSM_A1_1:
	case WCD937X_DIGITAL_CDC_HPH_DSM_A2_0:
	case WCD937X_DIGITAL_CDC_HPH_DSM_A2_1:
	case WCD937X_DIGITAL_CDC_HPH_DSM_A3_0:
	case WCD937X_DIGITAL_CDC_HPH_DSM_A3_1:
	case WCD937X_DIGITAL_CDC_HPH_DSM_A4_0:
	case WCD937X_DIGITAL_CDC_HPH_DSM_A4_1:
	case WCD937X_DIGITAL_CDC_HPH_DSM_A5_0:
	case WCD937X_DIGITAL_CDC_HPH_DSM_A5_1:
	case WCD937X_DIGITAL_CDC_HPH_DSM_A6_0:
	case WCD937X_DIGITAL_CDC_HPH_DSM_A7_0:
	case WCD937X_DIGITAL_CDC_HPH_DSM_C_0:
	case WCD937X_DIGITAL_CDC_HPH_DSM_C_1:
	case WCD937X_DIGITAL_CDC_HPH_DSM_C_2:
	case WCD937X_DIGITAL_CDC_HPH_DSM_C_3:
	case WCD937X_DIGITAL_CDC_HPH_DSM_R1:
	case WCD937X_DIGITAL_CDC_HPH_DSM_R2:
	case WCD937X_DIGITAL_CDC_HPH_DSM_R3:
	case WCD937X_DIGITAL_CDC_HPH_DSM_R4:
	case WCD937X_DIGITAL_CDC_HPH_DSM_R5:
	case WCD937X_DIGITAL_CDC_HPH_DSM_R6:
	case WCD937X_DIGITAL_CDC_HPH_DSM_R7:
	case WCD937X_DIGITAL_CDC_AUX_DSM_A1_0:
	case WCD937X_DIGITAL_CDC_AUX_DSM_A1_1:
	case WCD937X_DIGITAL_CDC_AUX_DSM_A2_0:
	case WCD937X_DIGITAL_CDC_AUX_DSM_A2_1:
	case WCD937X_DIGITAL_CDC_AUX_DSM_A3_0:
	case WCD937X_DIGITAL_CDC_AUX_DSM_A3_1:
	case WCD937X_DIGITAL_CDC_AUX_DSM_A4_0:
	case WCD937X_DIGITAL_CDC_AUX_DSM_A4_1:
	case WCD937X_DIGITAL_CDC_AUX_DSM_A5_0:
	case WCD937X_DIGITAL_CDC_AUX_DSM_A5_1:
	case WCD937X_DIGITAL_CDC_AUX_DSM_A6_0:
	case WCD937X_DIGITAL_CDC_AUX_DSM_A7_0:
	case WCD937X_DIGITAL_CDC_AUX_DSM_C_0:
	case WCD937X_DIGITAL_CDC_AUX_DSM_C_1:
	case WCD937X_DIGITAL_CDC_AUX_DSM_C_2:
	case WCD937X_DIGITAL_CDC_AUX_DSM_C_3:
	case WCD937X_DIGITAL_CDC_AUX_DSM_R1:
	case WCD937X_DIGITAL_CDC_AUX_DSM_R2:
	case WCD937X_DIGITAL_CDC_AUX_DSM_R3:
	case WCD937X_DIGITAL_CDC_AUX_DSM_R4:
	case WCD937X_DIGITAL_CDC_AUX_DSM_R5:
	case WCD937X_DIGITAL_CDC_AUX_DSM_R6:
	case WCD937X_DIGITAL_CDC_AUX_DSM_R7:
	case WCD937X_DIGITAL_CDC_HPH_GAIN_RX_0:
	case WCD937X_DIGITAL_CDC_HPH_GAIN_RX_1:
	case WCD937X_DIGITAL_CDC_HPH_GAIN_DSD_0:
	case WCD937X_DIGITAL_CDC_HPH_GAIN_DSD_1:
	case WCD937X_DIGITAL_CDC_HPH_GAIN_DSD_2:
	case WCD937X_DIGITAL_CDC_AUX_GAIN_DSD_0:
	case WCD937X_DIGITAL_CDC_AUX_GAIN_DSD_1:
	case WCD937X_DIGITAL_CDC_AUX_GAIN_DSD_2:
	case WCD937X_DIGITAL_CDC_HPH_GAIN_CTL:
	case WCD937X_DIGITAL_CDC_AUX_GAIN_CTL:
	case WCD937X_DIGITAL_CDC_EAR_PATH_CTL:
	case WCD937X_DIGITAL_CDC_SWR_CLH:
	case WCD937X_DIGITAL_SWR_CLH_BYP:
	case WCD937X_DIGITAL_CDC_TX0_CTL:
	case WCD937X_DIGITAL_CDC_TX1_CTL:
	case WCD937X_DIGITAL_CDC_TX2_CTL:
	case WCD937X_DIGITAL_CDC_TX_RST:
	case WCD937X_DIGITAL_CDC_REQ_CTL:
	case WCD937X_DIGITAL_CDC_AMIC_CTL:
	case WCD937X_DIGITAL_CDC_DMIC_CTL:
	case WCD937X_DIGITAL_CDC_DMIC1_CTL:
	case WCD937X_DIGITAL_CDC_DMIC2_CTL:
	case WCD937X_DIGITAL_CDC_DMIC3_CTL:
	case WCD937X_DIGITAL_EFUSE_CTL:
	case WCD937X_DIGITAL_EFUSE_PRG_CTL:
	case WCD937X_DIGITAL_EFUSE_TEST_CTL_0:
	case WCD937X_DIGITAL_EFUSE_TEST_CTL_1:
	case WCD937X_DIGITAL_PDM_WD_CTL0:
	case WCD937X_DIGITAL_PDM_WD_CTL1:
	case WCD937X_DIGITAL_PDM_WD_CTL2:
	case WCD937X_DIGITAL_INTR_MODE:
	case WCD937X_DIGITAL_INTR_MASK_0:
	case WCD937X_DIGITAL_INTR_MASK_1:
	case WCD937X_DIGITAL_INTR_MASK_2:
	case WCD937X_DIGITAL_INTR_CLEAR_0:
	case WCD937X_DIGITAL_INTR_CLEAR_1:
	case WCD937X_DIGITAL_INTR_CLEAR_2:
	case WCD937X_DIGITAL_INTR_LEVEL_0:
	case WCD937X_DIGITAL_INTR_LEVEL_1:
	case WCD937X_DIGITAL_INTR_LEVEL_2:
	case WCD937X_DIGITAL_INTR_SET_0:
	case WCD937X_DIGITAL_INTR_SET_1:
	case WCD937X_DIGITAL_INTR_SET_2:
	case WCD937X_DIGITAL_INTR_TEST_0:
	case WCD937X_DIGITAL_INTR_TEST_1:
	case WCD937X_DIGITAL_INTR_TEST_2:
	case WCD937X_DIGITAL_CDC_CONN_RX0_CTL:
	case WCD937X_DIGITAL_CDC_CONN_RX1_CTL:
	case WCD937X_DIGITAL_CDC_CONN_RX2_CTL:
	case WCD937X_DIGITAL_CDC_CONN_TX_CTL:
	case WCD937X_DIGITAL_LOOP_BACK_MODE:
	case WCD937X_DIGITAL_SWR_DAC_TEST:
	case WCD937X_DIGITAL_SWR_HM_TEST_RX_0:
	case WCD937X_DIGITAL_SWR_HM_TEST_TX_0:
	case WCD937X_DIGITAL_SWR_HM_TEST_RX_1:
	case WCD937X_DIGITAL_SWR_HM_TEST_TX_1:
	case WCD937X_DIGITAL_SWR_HM_TEST:
	case WCD937X_DIGITAL_PAD_CTL_PDM_RX0:
	case WCD937X_DIGITAL_PAD_CTL_PDM_RX1:
	case WCD937X_DIGITAL_PAD_CTL_PDM_TX0:
	case WCD937X_DIGITAL_PAD_CTL_PDM_TX1:
	case WCD937X_DIGITAL_PAD_INP_DIS_0:
	case WCD937X_DIGITAL_PAD_INP_DIS_1:
	case WCD937X_DIGITAL_DRIVE_STRENGTH_0:
	case WCD937X_DIGITAL_DRIVE_STRENGTH_1:
	case WCD937X_DIGITAL_DRIVE_STRENGTH_2:
	case WCD937X_DIGITAL_RX_DATA_EDGE_CTL:
	case WCD937X_DIGITAL_TX_DATA_EDGE_CTL:
	case WCD937X_DIGITAL_GPIO_MODE:
	case WCD937X_DIGITAL_PIN_CTL_OE:
	case WCD937X_DIGITAL_PIN_CTL_DATA_0:
	case WCD937X_DIGITAL_PIN_CTL_DATA_1:
	case WCD937X_DIGITAL_PIN_STATUS_0:
	case WCD937X_DIGITAL_PIN_STATUS_1:
	case WCD937X_DIGITAL_DIG_DEBUG_CTL:
	case WCD937X_DIGITAL_DIG_DEBUG_EN:
	case WCD937X_DIGITAL_ANA_CSR_DBG_ADD:
	case WCD937X_DIGITAL_ANA_CSR_DBG_CTL:
	case WCD937X_DIGITAL_SSP_DBG:
	case WCD937X_DIGITAL_MODE_STATUS_0:
	case WCD937X_DIGITAL_MODE_STATUS_1:
	case WCD937X_DIGITAL_SPARE_0:
	case WCD937X_DIGITAL_SPARE_1:
	case WCD937X_DIGITAL_SPARE_2:
		return true;
	}

	return false;
}

static bool wcd937x_readable_register(struct device *dev, unsigned int reg)
{
	switch (reg) {
	case WCD937X_ANA_MBHC_RESULT_1:
	case WCD937X_ANA_MBHC_RESULT_2:
	case WCD937X_ANA_MBHC_RESULT_3:
	case WCD937X_MBHC_MOISTURE_DET_FSM_STATUS:
	case WCD937X_TX_1_2_SAR2_ERR:
	case WCD937X_TX_1_2_SAR1_ERR:
	case WCD937X_TX_3_SPARE_MONO:
	case WCD937X_TX_3_SAR1_ERR:
	case WCD937X_HPH_L_STATUS:
	case WCD937X_HPH_R_STATUS:
	case WCD937X_HPH_SURGE_HPHLR_SURGE_STATUS:
	case WCD937X_EAR_STATUS_REG_1:
	case WCD937X_EAR_STATUS_REG_2:
	case WCD937X_MBHC_NEW_FSM_STATUS:
	case WCD937X_MBHC_NEW_ADC_RESULT:
	case WCD937X_DIE_CRACK_DIE_CRK_DET_OUT:
	case WCD937X_AUX_INT_STATUS_REG:
	case WCD937X_LDORXTX_INT_STATUS:
	case WCD937X_DIGITAL_CHIP_ID0:
	case WCD937X_DIGITAL_CHIP_ID1:
	case WCD937X_DIGITAL_CHIP_ID2:
	case WCD937X_DIGITAL_CHIP_ID3:
	case WCD937X_DIGITAL_EFUSE_T_DATA_0:
	case WCD937X_DIGITAL_EFUSE_T_DATA_1:
	case WCD937X_DIGITAL_INTR_STATUS_0:
	case WCD937X_DIGITAL_INTR_STATUS_1:
	case WCD937X_DIGITAL_INTR_STATUS_2:
	case WCD937X_DIGITAL_EFUSE_REG_0:
	case WCD937X_DIGITAL_EFUSE_REG_1:
	case WCD937X_DIGITAL_EFUSE_REG_2:
	case WCD937X_DIGITAL_EFUSE_REG_3:
	case WCD937X_DIGITAL_EFUSE_REG_4:
	case WCD937X_DIGITAL_EFUSE_REG_5:
	case WCD937X_DIGITAL_EFUSE_REG_6:
	case WCD937X_DIGITAL_EFUSE_REG_7:
	case WCD937X_DIGITAL_EFUSE_REG_8:
	case WCD937X_DIGITAL_EFUSE_REG_9:
	case WCD937X_DIGITAL_EFUSE_REG_10:
	case WCD937X_DIGITAL_EFUSE_REG_11:
	case WCD937X_DIGITAL_EFUSE_REG_12:
	case WCD937X_DIGITAL_EFUSE_REG_13:
	case WCD937X_DIGITAL_EFUSE_REG_14:
	case WCD937X_DIGITAL_EFUSE_REG_15:
	case WCD937X_DIGITAL_EFUSE_REG_16:
	case WCD937X_DIGITAL_EFUSE_REG_17:
	case WCD937X_DIGITAL_EFUSE_REG_18:
	case WCD937X_DIGITAL_EFUSE_REG_19:
	case WCD937X_DIGITAL_EFUSE_REG_20:
	case WCD937X_DIGITAL_EFUSE_REG_21:
	case WCD937X_DIGITAL_EFUSE_REG_22:
	case WCD937X_DIGITAL_EFUSE_REG_23:
	case WCD937X_DIGITAL_EFUSE_REG_24:
	case WCD937X_DIGITAL_EFUSE_REG_25:
	case WCD937X_DIGITAL_EFUSE_REG_26:
	case WCD937X_DIGITAL_EFUSE_REG_27:
	case WCD937X_DIGITAL_EFUSE_REG_28:
	case WCD937X_DIGITAL_EFUSE_REG_29:
	case WCD937X_DIGITAL_EFUSE_REG_30:
	case WCD937X_DIGITAL_EFUSE_REG_31:
		return true;
	}

	return wcd937x_rdwr_register(dev, reg);
}

static bool wcd937x_volatile_register(struct device *dev, unsigned int reg)
{
	switch (reg) {
	case WCD937X_ANA_MBHC_RESULT_1:
	case WCD937X_ANA_MBHC_RESULT_2:
	case WCD937X_ANA_MBHC_RESULT_3:
	case WCD937X_MBHC_MOISTURE_DET_FSM_STATUS:
	case WCD937X_TX_1_2_SAR1_ERR:
	case WCD937X_TX_1_2_SAR2_ERR:
	case WCD937X_TX_3_SAR1_ERR:
	case WCD937X_HPH_L_STATUS:
	case WCD937X_HPH_R_STATUS:
	case WCD937X_HPH_SURGE_HPHLR_SURGE_STATUS:
	case WCD937X_EAR_STATUS_REG_1:
	case WCD937X_EAR_STATUS_REG_2:
	case WCD937X_MBHC_NEW_FSM_STATUS:
	case WCD937X_MBHC_NEW_ADC_RESULT:
	case WCD937X_DIE_CRACK_DIE_CRK_DET_OUT:
	case WCD937X_DIGITAL_INTR_STATUS_0:
	case WCD937X_DIGITAL_INTR_STATUS_1:
	case WCD937X_DIGITAL_INTR_STATUS_2:
	case WCD937X_DIGITAL_SWR_HM_TEST:
	case WCD937X_DIGITAL_PIN_STATUS_0:
	case WCD937X_DIGITAL_PIN_STATUS_1:
	case WCD937X_DIGITAL_MODE_STATUS_0:
	case WCD937X_DIGITAL_MODE_STATUS_1:
		return true;
	}
	return false;
}

static const struct regmap_config wcd937x_regmap_config = {
	.name = "wcd937x_csr",
	.reg_bits = 32,
	.val_bits = 8,
	.cache_type = REGCACHE_MAPLE,
	.reg_defaults = wcd937x_defaults,
	.num_reg_defaults = ARRAY_SIZE(wcd937x_defaults),
	.max_register = WCD937X_MAX_REGISTER,
	.readable_reg = wcd937x_readable_register,
	.writeable_reg = wcd937x_rdwr_register,
	.volatile_reg = wcd937x_volatile_register,
};

static const struct sdw_slave_ops wcd9370_slave_ops = {
	.update_status = wcd_update_status,
	.interrupt_callback = wcd9370_interrupt_callback,
};

static int wcd9370_probe(struct sdw_slave *pdev,
			 const struct sdw_device_id *id)
{
	struct device *dev = &pdev->dev;
	struct wcd937x_sdw_priv *wcd;
	u8 master_ch_mask[WCD937X_MAX_SWR_CH_IDS];
	int master_ch_mask_size = 0;
	int ret, i;

	wcd = devm_kzalloc(dev, sizeof(*wcd), GFP_KERNEL);
	if (!wcd)
		return -ENOMEM;

	/* Port map index starts at 0, however the data port for this codec start at index 1 */
	if (of_property_present(dev->of_node, "qcom,tx-port-mapping")) {
		wcd->is_tx = true;
		ret = of_property_read_u32_array(dev->of_node, "qcom,tx-port-mapping",
						 &pdev->m_port_map[1],
						 WCD937X_MAX_TX_SWR_PORTS);
	} else {
		ret = of_property_read_u32_array(dev->of_node, "qcom,rx-port-mapping",
						 &pdev->m_port_map[1],
						 WCD937X_MAX_SWR_PORTS);
	}
	if (ret < 0)
		dev_info(dev, "Error getting static port mapping for %s (%d)\n",
			 wcd->is_tx ? "TX" : "RX", ret);

	wcd->sdev = pdev;
	dev_set_drvdata(dev, wcd);

	pdev->prop.scp_int1_mask = SDW_SCP_INT1_IMPL_DEF |
				   SDW_SCP_INT1_BUS_CLASH |
				   SDW_SCP_INT1_PARITY;
	pdev->prop.lane_control_support = true;
	pdev->prop.simple_clk_stop_capable = true;

	memset(master_ch_mask, 0, WCD937X_MAX_SWR_CH_IDS);

	if (wcd->is_tx) {
		master_ch_mask_size = of_property_count_u8_elems(dev->of_node,
								 "qcom,tx-channel-mapping");

		if (master_ch_mask_size)
			ret = of_property_read_u8_array(dev->of_node, "qcom,tx-channel-mapping",
							master_ch_mask, master_ch_mask_size);
	} else {
		master_ch_mask_size = of_property_count_u8_elems(dev->of_node,
								 "qcom,rx-channel-mapping");

		if (master_ch_mask_size)
			ret = of_property_read_u8_array(dev->of_node, "qcom,rx-channel-mapping",
							master_ch_mask, master_ch_mask_size);
	}

	if (ret < 0)
		dev_info(dev, "Static channel mapping not specified using device channel maps\n");

	if (wcd->is_tx) {
		pdev->prop.source_ports = GENMASK(WCD937X_MAX_TX_SWR_PORTS, 0);
		pdev->prop.src_dpn_prop = wcd937x_dpn_prop;
		wcd->ch_info = &wcd937x_sdw_tx_ch_info[0];

		for (i = 0; i < master_ch_mask_size; i++)
			wcd->ch_info[i].master_ch_mask = WCD937X_SWRM_CH_MASK(master_ch_mask[i]);

		pdev->prop.wake_capable = true;

		wcd->regmap = devm_regmap_init_sdw(pdev, &wcd937x_regmap_config);
		if (IS_ERR(wcd->regmap))
			return dev_err_probe(dev, PTR_ERR(wcd->regmap),
					     "Regmap init failed\n");

		/* Start in cache-only until device is enumerated */
		regcache_cache_only(wcd->regmap, true);
	} else {
		pdev->prop.sink_ports = GENMASK(WCD937X_MAX_SWR_PORTS - 1, 0);
		pdev->prop.sink_dpn_prop = wcd937x_dpn_prop;
		wcd->ch_info = &wcd937x_sdw_rx_ch_info[0];

		for (i = 0; i < master_ch_mask_size; i++)
			wcd->ch_info[i].master_ch_mask = WCD937X_SWRM_CH_MASK(master_ch_mask[i]);
	}


	ret = component_add(dev, &wcd_sdw_component_ops);
	if (ret)
		return ret;

	/* Set suspended until aggregate device is bind */
	pm_runtime_set_suspended(dev);

	return 0;
}

static int wcd9370_remove(struct sdw_slave *pdev)
{
	struct device *dev = &pdev->dev;

	component_del(dev, &wcd_sdw_component_ops);

	return 0;
}

static const struct sdw_device_id wcd9370_slave_id[] = {
	SDW_SLAVE_ENTRY(0x0217, 0x10a, 0), /* WCD9370 RX/TX Device ID */
	{ },
};
MODULE_DEVICE_TABLE(sdw, wcd9370_slave_id);

static int wcd937x_sdw_runtime_suspend(struct device *dev)
{
	struct wcd937x_sdw_priv *wcd = dev_get_drvdata(dev);

	if (wcd->regmap) {
		regcache_cache_only(wcd->regmap, true);
		regcache_mark_dirty(wcd->regmap);
	}

	return 0;
}

static int wcd937x_sdw_runtime_resume(struct device *dev)
{
	struct wcd937x_sdw_priv *wcd = dev_get_drvdata(dev);

	if (wcd->regmap) {
		regcache_cache_only(wcd->regmap, false);
		regcache_sync(wcd->regmap);
	}

	return 0;
}

static const struct dev_pm_ops wcd937x_sdw_pm_ops = {
	RUNTIME_PM_OPS(wcd937x_sdw_runtime_suspend, wcd937x_sdw_runtime_resume, NULL)
};

static struct sdw_driver wcd9370_codec_driver = {
	.probe = wcd9370_probe,
	.remove = wcd9370_remove,
	.ops = &wcd9370_slave_ops,
	.id_table = wcd9370_slave_id,
	.driver = {
		.name = "wcd9370-codec",
		.pm = pm_ptr(&wcd937x_sdw_pm_ops),
	}
};
module_sdw_driver(wcd9370_codec_driver);

MODULE_DESCRIPTION("WCD937X SDW codec driver");
MODULE_LICENSE("GPL");
