# WEEK 1 tasks
# 1) ğŸ› ï¸ Setting Up RISC-V Toolchain on Ubuntu
<details>
  <summary> <b> ğŸ” Documentation </b> </summary>
This guide walks through the unpacking, setup, and verification of the `riscv64-unknown-elf-toolchain-10.2.0-2020.12.8-x86_64-linux-ubuntu14.tar.gz`.

---

## ğŸ“¦ Step 1: Extract the Toolchain Archive

Download the archive (if not already), then extract it:

```bash
tar -xvzf riscv64-unknown-elf-toolchain-10.2.0-2020.12.8-x86_64-linux-ubuntu14.tar.gz
```

ğŸ‘‰ *You should see a new directory created. It will typically contain a `bin/` folder with the RISC-V binaries.*

---

## ğŸ›£ï¸ Step 2: Add Toolchain to PATH

### ğŸ” First, find the `bin/` directory:

Example (adjust based on your extracted folder):

```bash
cd riscv64-unknown-elf-toolchain-10.2.0-2020.12.8-x86_64-linux-ubuntu14
pwd  # Note this full path
```

Assume the full path is:

```bash
/home/yourusername/riscv64-unknown-elf-toolchain-10.2.0-2020.12.8-x86_64-linux-ubuntu14/bin
```

### âœ… Add it to your PATH:

#### For current session:

```bash
export PATH=/home/yourusername/riscv64-unknown-elf-toolchain-10.2.0-2020.12.8-x86_64-linux-ubuntu14/bin:$PATH
```

#### To make it permanent:

```bash
echo 'export PATH=/home/yourusername/riscv64-unknown-elf-toolchain-10.2.0-2020.12.8-x86_64-linux-ubuntu14/bin:$PATH' >> ~/.bashrc
source ~/.bashrc
```

âœ… *Replace the path with your actual directory if different.*

---

## âœ… Step 3: Verify Installation

Run the following commands to verify everything is working:

```bash
riscv64-unknown-elf-gcc --version
```

```bash
riscv64-unknown-elf-objdump --version
```

```bash
riscv64-unknown-elf-gdb --version
```

Each command should output version info similar to:

```bash
riscv64-unknown-elf-gcc (GCC) 10.2.0
```

</p> </details>

## Outputs (task 1):

![image](https://github.com/user-attachments/assets/4411e65c-4fa0-424d-bc15-751acd7f91c8)


# 2) ğŸ§ª Minimal C Hello World for RISC-V RV32IMC
<details>
  <summary> <b> ğŸ” Documentation </b> </summary>

This task demonstrates how to write and cross-compile a minimal C program for the **RISC-V 32-bit RV32IMC** architecture using the RISC-V GNU toolchain.

---

## ğŸ“„ Step 1: Create `hello.c`

```c
#include <stdio.h>

int main() {
    printf("Hello, RISC-V!\n");
    return 0;
}
```

Save this file as `hello.c`.

---

## âš™ï¸ Step 2: Compile for RV32IMC

Run the following command using the RISC-V GCC:

```bash
riscv64-unknown-elf-gcc -march=rv32imc -mabi=ilp32 -o hello.elf hello.c
```

* `-march=rv32imc`: Target RISC-V 32-bit with IMC extensions
* `-mabi=ilp32`: Use the 32-bit integer ABI
* `-o hello.elf`: Output file in ELF format

---

## ğŸ§¾ Step 3: Confirm Output ELF Format

Use the `file` command to verify:

```bash
file hello.elf
```

âœ… Expected output (example):

```
hello.elf: ELF 32-bit LSB executable, UCB RISC-V, version 1 (SYSV), statically linked, not stripped
```

This confirms that the binary is a valid **32-bit RISC-V ELF**.

---
</details>

## Outputs (task 2):
![image](https://github.com/user-attachments/assets/d198d6fb-3507-4757-8e2d-d4cf591e8446)


# 3) ğŸ”§ From C to Assembly (Function Prologue/Epilogue)
<details>
  <summary> <b> ğŸ” Documentation </b> </summary>
<p>
---



This task shows how to generate assembly code from a C file using RISC-V GCC and understand the **prologue and epilogue** of the `main` function.

---

## ğŸ¯ Objective

* Generate a `.s` file (assembly output)
* Understand key instructions like `addi sp, sp, -16`, `sw ra, 12(sp)`, etc.

---

## ğŸ“ Step 1: Generate Assembly from C

Make sure you're in the folder with `hello.c`.

Run:

```bash
riscv64-unknown-elf-gcc -S -O0 -march=rv32imc -mabi=ilp32 hello.c
```

* `-S`: Output assembly (`hello.s`)
* `-O0`: No optimization (easier to read)
* `-march=rv32imc`: Target RV32IMC architecture
* `-mabi=ilp32`: Use 32-bit ABI

---

## ğŸ“„ Step 2: Inspect `hello.s`

You will now have a file named `hello.s`. Open it:

```bash
cat hello.s
```

Inside, you'll see the `main:` function begin like this (your exact line numbers may vary):

```asm
main:
  addi    sp,sp,-16
  sw      ra,12(sp)
  sw      s0,8(sp)
  addi    s0,sp,16
```

And end like this:

```asm
  lw      ra,12(sp)
  lw      s0,8(sp)
  addi    sp,sp,16
  ret
```

---

## ğŸ§  Step 3: Explanation â€” Function Prologue and Epilogue

### âœ… Prologue

```asm
addi    sp,sp,-16     # Allocate 16 bytes on the stack
sw      ra,12(sp)     # Save return address (ra) at offset 12
sw      s0,8(sp)      # Save frame pointer (s0) at offset 8
addi    s0,sp,16      # Set frame pointer (s0 = old sp)
```

ğŸ’¡ This sets up the stack frame:

* Reserves space for local variables and saved registers.
* Preserves return address and previous frame pointer.

---

### âœ… Epilogue

```asm
lw      ra,12(sp)     # Restore return address
lw      s0,8(sp)      # Restore frame pointer
addi    sp,sp,16      # Deallocate stack space
ret                   # Return to caller using ra
```

ğŸ’¡ This restores the stack to its original state before the function call.

---
</p></details>

## Outputs (task 3):
![image](https://github.com/user-attachments/assets/85ee8cdb-1512-401a-b13e-ea2b88d7ab11)



# 4) ğŸ” Hex Dump & Disassembly of RISC-V ELF
<details>
  <summary> <b> ğŸ” Documentation </b> </summary>
<p>

This task explains how to:

* Disassemble a RISC-V ELF file
* Convert it into raw Intel HEX format
* Understand each part of an instruction in the disassembly

---

## ğŸ“¦ Step 1: Disassemble the ELF

Use `objdump` to generate a readable assembly listing:

```bash
riscv64-unknown-elf-objdump -d hello.elf > hello.dump
```

This creates a `hello.dump` file containing the disassembled code.

To view it in terminal:

```bash
cat hello.dump
```

---

## ğŸ“¤ Step 2: Convert ELF to Raw Intel HEX Format

Use `objcopy`:

```bash
riscv64-unknown-elf-objcopy -O ihex hello.elf hello.hex
```

This converts `hello.elf` into `hello.hex`, a raw machine-readable hex file useful for flashing to microcontrollers or viewing raw memory.

---

## ğŸ” Step 3: Understand the Disassembly Output

A typical instruction in `hello.dump` might look like this:

```asm
80000074:  1141        addi sp,sp,-16
```

Hereâ€™s what each part means:

| Field            | Description                                                   |
| ---------------- | ------------------------------------------------------------- |
| `80000074:`      | Address in memory where this instruction resides              |
| `1141`           | Raw hexadecimal encoding of the instruction (opcode+operands) |
| `addi sp,sp,-16` | Assembly mnemonic + operands â€” what the CPU actually executes |

---

## ğŸ§  Example Breakdown: `1141` = `addi sp, sp, -16`

* **Instruction Type**: I-type (immediate)
* **Mnemonic**: `addi` â†’ Add immediate value to register
* **Operands**:

  * `sp`: destination register
  * `sp`: source register
  * `-16`: immediate value

This instruction decreases the stack pointer by 16 bytes â€” typical in function prologues to allocate space on the stack.

</p></details>

## Outputs (task 4):
![image](https://github.com/user-attachments/assets/514c9a34-46ab-4fd7-9c96-4da835ca2e4c)
![image](https://github.com/user-attachments/assets/c42e7a2c-c98d-4b18-8d01-e605a29cbd62)


# 5) ğŸ§¾ RISC-V RV32I Register ABI & Calling Convention Cheat-Sheet

This task lists all **32 general-purpose registers** in the **RV32I** architecture, their **ABI names**, and their **function in the calling convention**.

## ğŸ—ƒï¸ Register Table (x0â€“x31)

| Register | ABI Name | Role / Description                            |
| -------- | -------- | --------------------------------------------- |
| x0       | zero     | Constant zero                                 |
| x1       | ra       | Return address (caller-saved)                 |
| x2       | sp       | Stack pointer                                 |
| x3       | gp       | Global pointer                                |
| x4       | tp       | Thread pointer                                |
| x5       | t0       | Temporary (caller-saved)                      |
| x6       | t1       | Temporary (caller-saved)                      |
| x7       | t2       | Temporary (caller-saved)                      |
| x8       | s0/fp    | Saved register / Frame pointer (callee-saved) |
| x9       | s1       | Saved register (callee-saved)                 |
| x10      | a0       | Argument 0 / Return value 0 (caller-saved)    |
| x11      | a1       | Argument 1 / Return value 1 (caller-saved)    |
| x12      | a2       | Argument 2 (caller-saved)                     |
| x13      | a3       | Argument 3 (caller-saved)                     |
| x14      | a4       | Argument 4 (caller-saved)                     |
| x15      | a5       | Argument 5 (caller-saved)                     |
| x16      | a6       | Argument 6 (caller-saved)                     |
| x17      | a7       | Argument 7 (caller-saved)                     |
| x18      | s2       | Saved register (callee-saved)                 |
| x19      | s3       | Saved register (callee-saved)                 |
| x20      | s4       | Saved register (callee-saved)                 |
| x21      | s5       | Saved register (callee-saved)                 |
| x22      | s6       | Saved register (callee-saved)                 |
| x23      | s7       | Saved register (callee-saved)                 |
| x24      | s8       | Saved register (callee-saved)                 |
| x25      | s9       | Saved register (callee-saved)                 |
| x26      | s10      | Saved register (callee-saved)                 |
| x27      | s11      | Saved register (callee-saved)                 |
| x28      | t3       | Temporary (caller-saved)                      |
| x29      | t4       | Temporary (caller-saved)                      |
| x30      | t5       | Temporary (caller-saved)                      |
| x31      | t6       | Temporary (caller-saved)                      |

---

## ğŸ“‹ RISC-V Calling Convention Summary

| ABI Group | Registers      | Description                        |
| --------- | -------------- | ---------------------------------- |
| `zero`    | x0             | Always 0 â€” hardwired               |
| `ra`      | x1             | Return address â€” caller saves      |
| `sp`      | x2             | Stack pointer                      |
| `gp/tp`   | x3, x4         | Global/thread pointer              |
| `a0â€“a7`   | x10â€“x17        | Function arguments / return values |
| `t0â€“t6`   | x5â€“x7, x28â€“x31 | Temporaries â€” **caller-saved**     |
| `s0â€“s11`  | x8â€“x9, x18â€“x27 | Saved registers â€” **callee-saved** |

---

## ğŸ§  Quick Tip

* **Caller-saved**: Must be saved **by the caller** before calling another function if theyâ€™re needed after the call.
* **Callee-saved**: Must be preserved **by the callee** if it uses them.


# 6) ğŸ Stepping Through RISC-V ELF with GDB
<details>
  <summary> <b> ğŸ” Documentation </b> </summary>
<p>

This task demonstrates how to debug a cross-compiled RISC-V ELF file using the built-in **GDB simulator**, set breakpoints, step through code, and inspect registers.

---

## ğŸ“‚ Prerequisites

* Ensure `hello.elf` is compiled with debug info:

```bash
riscv64-unknown-elf-gcc -g -march=rv32imc -mabi=ilp32 -o hello.elf hello.c
```

---

## ğŸ§ª Step-by-Step Debugging with GDB

### 1ï¸âƒ£ Launch GDB on the ELF file

```bash
riscv64-unknown-elf-gdb hello.elf
```

### 2ï¸âƒ£ In GDB, connect to the built-in simulator

```
(gdb) target sim
```

### 3ï¸âƒ£ Set a breakpoint at `main`

```
(gdb) break main
```

Output should say:
`Breakpoint 1 at 0x...: file hello.c, line 3.`

### 4ï¸âƒ£ Start program execution

```
(gdb) run
```

The program stops at the start of `main`.

### 5ï¸âƒ£ Step through instructions

```bash
(gdb) step       # Step into function
(gdb) next       # Step over lines
(gdb) disassemble
```

### 6ï¸âƒ£ Inspect register values

```bash
(gdb) info registers
(gdb) info reg a0
```

This shows the current values of general-purpose and argument registers.

---

## ğŸ§  Useful GDB Commands Summary

| Command         | Description                        |
| --------------- | ---------------------------------- |
| `target sim`    | Use the GDB simulator backend      |
| `break main`    | Set a breakpoint at `main()`       |
| `run`           | Start the program                  |
| `step` / `next` | Step into / step over instructions |
| `info reg`      | Display all register values        |
| `info reg a0`   | Show just the `a0` register        |
| `disassemble`   | Show disassembled code around PC   |
| `x/i $pc`       | Examine current instruction        |

---

</p></details>

## Outputs (task 6):
![image](https://github.com/user-attachments/assets/2bb47397-d073-42c7-a15c-86ed116f2f0b)
![image](https://github.com/user-attachments/assets/af9289c6-f405-4397-95c7-e50f713ec1c6)
![image](https://github.com/user-attachments/assets/cb75a31b-930d-44e5-b323-80b629314cec)
![image](https://github.com/user-attachments/assets/0e870432-9d2a-46ca-bd1e-cf8606ee9390)


# 7) ğŸ”§ Bare-Metal RISC-V on QEMU
<details>
  <summary> <b> ğŸ” Documentation </b> </summary>
<p>  

Minimal example to verify a RISC-V bare-metal environment using QEMU.  

## Code (`hello2.c`)  
```c
/* Minimal bare-metal RISC-V program */
int main() {
    while (1); // Infinite loop = success (no crash)
    return 0;
}
```

## Build & Run  
### Compile  
```bash
riscv64-unknown-elf-gcc -march=rv32imac -mabi=ilp32 -nostdlib -o hello2.elf hello2.c
```  
- **`-nostdlib`**: No standard libraries (pure bare-metal).  
- **`rv32imac`**: Targets 32-bit RISC-V with Multiply/Atomics/Compressed extensions.  

### Run in QEMU  
```bash
qemu-system-riscv32 -nographic -machine sifive_e -kernel hello2.elf -bios none
```  
- **`-nographic`**: Output to terminal (no GUI).  
- **`sifive_e`**: Emulates SiFive E-series board (RAM at `0x80000000`).  
- **`-bios none`**: Skips firmware (executes `hello.elf` directly).  

### Expected Behavior  
- Silent infinite loop = âœ… Success (no crashes).  
- **Exit QEMU**: Press `Ctrl+A`, then `X`.  

## Why This Works  
1. **No Dependencies**: `-nostdlib` avoids CRT startup code.  
2. **Default RAM**: QEMUâ€™s `sifive_e` machine pre-initializes memory.  
3. **Entry Point**: QEMU jumps directly to `main()`.  

---

### Next Steps  
Add UART initialization for actual outputs
</p></details>

## Outputs (task 7):
![image](https://github.com/user-attachments/assets/bf898e46-beac-4b9a-97c9-0ead38509812)


# 8) ğŸ§ª Exploring GCC Optimisation
<details>
  <summary> <b> ğŸ” Documentation </b> </summary>
<p>

### â“ Question

**â€œCompile the same file with `-O0` vs `-O2`. What differences appear in the assembly and why?â€**

---

### ğŸ“„ Source Code (`hello4.c`)

```c
#define UART0 0x10000000

void uart_putc(char c) {
    volatile char *tx = (char *)UART0;
    *tx = c;
}

void uart_puts(const char *s) {
    while (*s) {
        uart_putc(*s++);
    }
}

void _start() {
    uart_puts("Hello, UART!\n");
    while (1);
}
```

---

### ğŸ§µ Step 1: Compile with No Optimization (`-O0`)

```bash
riscv64-unknown-elf-gcc -S -O0 -march=rv32imc -mabi=ilp32 hello4.c -o hello4_O0.s
```

> ğŸ” This generates verbose, unoptimized assembly. Easy to read, but includes redundant code.

---

### âš¡ Step 2: Compile with Optimization (`-O2`)

```bash
riscv64-unknown-elf-gcc -S -O2 -march=rv32imc -mabi=ilp32 hello4.c -o hello4_O2.s
```

> ğŸ” This generates highly optimized assembly: fewer instructions, more registers, tighter loops.

---

### ğŸ§  Step 3: Compare Both `.s` Files

#### Example: `hello4_O0.s` (Excerpt)

```asm
_start:
    addi    sp,sp,-16
    sw      ra,12(sp)
    ...
    call    uart_puts
    ...
```

#### Example: `hello4_O2.s` (Excerpt)

```asm
_start:
    li      a5,268435456   # UART0
    li      a4,72          # 'H'
    sb      a4,0(a5)
    ...
```

---

### ğŸ§  Explanation of Differences

| Optimization | Observed Change          | Explanation                                                               |
| ------------ | ------------------------ | ------------------------------------------------------------------------- |
| `-O0`        | Function calls preserved | GCC does not inline or optimize â€” keeps all calls literal.                |
| `-O2`        | Functions inlined        | `uart_puts()` is inlined directly into `_start()` to avoid call overhead. |
| `-O0`        | Stack frame setup        | Adds `sp` adjustments and saves registers regardless of need.             |
| `-O2`        | No stack frame           | Skips unnecessary instructions if safe to do so.                          |
| `-O2`        | Dead code removed        | GCC removes unused variables or unreachable code.                         |
| `-O2`        | Register use optimized   | Efficient use of `a4`, `a5` instead of memory.                            |

---


> ğŸ“ Include side-by-side screenshots or diffs of `hello4_O0.s` vs `hello4_O2.s`
> Use `diff -u hello4_O0.s hello4_O2.s` for easy visual comparison.

---

### âœ… Conclusion

Using `-O2` optimization results in **faster, smaller binaries** by:

* Inlining functions like `uart_puts()`
* Removing unused instructions
* Avoiding unnecessary memory accesses or stack setup

Use `-O0` when debugging, and `-O2` for production/bare-metal use.

Below is a detailed explanation of **Dead-Code Elimination**, **Register Allocation**, and **Inlining**

---

## ğŸ” Compiler Optimizations Explained

When compiling with optimization flags like `-O1`, `-O2`, or `-O3`, GCC performs several powerful transformations on your code. Here we explain three common techniques:

---

### ğŸ—‘ï¸ 1. Dead-Code Elimination

> **Definition**: Removing code that **does not affect** program output.

#### âœ… Example (Removed Code)

```c
int x = 5;
int y = 10;
int z = x + y; // z is never used
```

GCC will eliminate `z`, and possibly `x` and `y`, because the result is never used.

#### ğŸ’¡ Why?

* Saves space and runtime
* No side effects â€” safe to delete

---

### ğŸ§  2. Register Allocation

> **Definition**: Replacing memory access with **CPU registers** for faster execution.

#### ğŸ” Without Optimization (`-O0`)

```asm
lw a0,0(sp)
sw a0,4(sp)
```

#### âš¡ With Optimization (`-O2`)

```asm
mv a1, a0
```

#### ğŸ’¡ Why?

* Registers are faster than RAM
* Keeps values in CPU for reuse
* Reduces memory traffic

---

### ğŸ“¦ 3. Inlining

> **Definition**: Replacing a function call with its **actual body**, avoiding call overhead.

#### âŒ Without Inlining

```c
uart_putc('A');  // Function call
```

```asm
call uart_putc
```

#### âœ… With Inlining

```asm
li a0, 'A'
sb a0, 0(a1)     // Direct write to UART memory
```

#### ğŸ’¡ Why?

* Speeds up small, frequently-used functions
* Saves function-call overhead (like stack/return)
* Enables further optimization inside the function body

---

### ğŸ“Š Summary Table

| Optimization          | Benefit                                            | Risk/Tradeoff                    |
| --------------------- | -------------------------------------------------- | -------------------------------- |
| Dead-code Elimination | Smaller binary, faster execution                   | Might remove debugging variables |
| Register Allocation   | Faster runtime, fewer loads/stores                 | Limited by number of registers   |
| Inlining              | Removes call overhead, enables deeper optimization | Can increase code size           |

---

âœ… These techniques combined make your **RISC-V ELF faster, tighter, and better** suited for bare-metal execution.

</p></details>

## Outputs (task 8):
![image](https://github.com/user-attachments/assets/80dc3a3c-d304-474e-90bb-f36433f7906e)
![image](https://github.com/user-attachments/assets/74ed9179-6fc0-4e17-87de-12ce64435571)


# 9) ğŸ”§ Inline Assembly Basics
<details>
  <summary> <b> ğŸ” Documentation </b> </summary>
<p>

### ğŸ“„ Source Code

```c
#include <stdint.h>

static inline uint32_t rdcycle(void) {
    uint32_t c;
    asm volatile (
        "csrr %0, cycle"      /* Read the 64â€‘bit cycle CSR into a 32â€‘bit register */
        : "=r"(c)             /* Output operand: place the result in C variable 'c' */
        :                     /* No input operands */
        :                     /* No clobbered registers */
    );
    return c;
}
````

---

### ğŸ§  Explanation of Each Part

| Syntax               | Meaning |
| -------------------- | ------- |
| `asm volatile (...)` |         |

* **`asm`**: Insert inline assembly.
* **`volatile`**: Prevents the compiler from optimizing away or reordering this asm block. Ensures it executes exactly where placed.
  |
  \| `"csrr %0, cycle"`       | The assembly instruction: read the **cycle** CSR (numberÂ 0xC00) into the register `%0`. |
  \| `: "=r"(c)`              | **Output constraint**:
* **`=`** marks it as writeâ€‘only.
* **`r`** requests the compiler choose a generalâ€‘purpose register.
* `(c)` binds that register to the C variable `c`.
  |
  \| *(empty)*                | **Input operands**: none needed here.                                    |
  \| *(empty)*                | **Clobbers**: none declared (we only modify the output register).       |

---

### ğŸ“‹ Quick Tips

* **CSR names** (like `cycle`) are aliases for their numeric identifiers (0xC00) in RISCâ€‘Vâ€™s assembler.
* Always mark **hardwareâ€‘accessing asm** blocks as `volatile` so the compiler doesnâ€™t remove or reorder them.
* The **`r`** constraint is the most common: it lets the compiler pick any register.
* If you needed multiple outputs or inputs, youâ€™d list them as
  `: "=r"(out1), "=r"(out2) : "r"(in1), "r"(in2) : "memory", "cc"`


</p></details>

## Outputs (task 9):


