# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2.srcs/sources_1/new/task4_adder_beh.vhd" \

# Do not sort compile order
nosort
