Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\XilinxProjects\ArchLab\ipcore_dir\ClockGen.v" into library work
Parsing module <ClockGen>.
Analyzing Verilog file "D:\XilinxProjects\ArchLab\LED_driver.v" into library work
Parsing module <LED_driver>.
Analyzing Verilog file "D:\XilinxProjects\ArchLab\dipReader.v" into library work
Parsing module <dipReader>.
Analyzing Verilog file "D:\XilinxProjects\ArchLab\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.
WARNING:HDLCompiler:1127 - "D:\XilinxProjects\ArchLab\Top.v" Line 77: Assignment to o_SEGLatc ignored, since the identifier is never used

Elaborating module <ClockGen>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=8,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=80,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=20,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=8,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=4,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "D:\XilinxProjects\ArchLab\ipcore_dir\ClockGen.v" Line 129: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\XilinxProjects\ArchLab\ipcore_dir\ClockGen.v" Line 130: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\XilinxProjects\ArchLab\ipcore_dir\ClockGen.v" Line 131: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "D:\XilinxProjects\ArchLab\Top.v" Line 131: Assignment to clk_20 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\XilinxProjects\ArchLab\Top.v" Line 132: Assignment to clk_50 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\XilinxProjects\ArchLab\Top.v" Line 133: Assignment to clk_100 ignored, since the identifier is never used

Elaborating module <dipReader>.

Elaborating module <LED_driver>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "D:\XilinxProjects\ArchLab\Top.v".
WARNING:Xst:647 - Input <i_Eth_INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_SW1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_SW2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_SW3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_SW4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_RXD1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_RXD2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_MMC_DO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_SYS_RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\XilinxProjects\ArchLab\Top.v" line 128: Output port <CLK_OUT_20> of the instance <clock_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxProjects\ArchLab\Top.v" line 128: Output port <CLK_OUT_50> of the instance <clock_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\XilinxProjects\ArchLab\Top.v" line 128: Output port <CLK_OUT_100> of the instance <clock_gen> is unconnected or connected to loadless signal.
Always blocking tristate driving signal <io_USB_IFCLK> is removed.
Always blocking tristate driving signal <io_Data<7>> is removed.
Always blocking tristate driving signal <io_Data<6>> is removed.
Always blocking tristate driving signal <io_Data<5>> is removed.
Always blocking tristate driving signal <io_Data<4>> is removed.
Always blocking tristate driving signal <io_Data<3>> is removed.
Always blocking tristate driving signal <io_Data<2>> is removed.
Always blocking tristate driving signal <io_Data<1>> is removed.
Always blocking tristate driving signal <io_Data<0>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<9>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<8>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<7>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<6>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<5>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<4>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<3>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<2>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<1>> is removed.
Always blocking tristate driving signal <io_MuxEthUSB<0>> is removed.
    Found 1-bit tristate buffer for signal <o_MMC_SCK> created at line 81
    Found 1-bit tristate buffer for signal <o_MMC_DI> created at line 83
    Found 1-bit tristate buffer for signal <o_MMC_CS> created at line 84
    Found 1-bit tristate buffer for signal <o_VGA_blue0> created at line 86
    Found 1-bit tristate buffer for signal <o_VGA_blue1> created at line 87
    Found 1-bit tristate buffer for signal <o_VGA_green0> created at line 88
    Found 1-bit tristate buffer for signal <o_VGA_green1> created at line 89
    Found 1-bit tristate buffer for signal <o_VGA_red0> created at line 90
    Found 1-bit tristate buffer for signal <o_VGA_red1> created at line 91
    Found 1-bit tristate buffer for signal <o_VGA_vsync> created at line 92
    Found 1-bit tristate buffer for signal <o_VGA_hsync> created at line 93
    Found 1-bit tristate buffer for signal <o_Eth_RST> created at line 95
    Found 1-bit tristate buffer for signal <o_Eth_CS> created at line 97
    Found 1-bit tristate buffer for signal <o_Eth_RD> created at line 98
    Found 1-bit tristate buffer for signal <o_Eth_WR> created at line 99
    Found 1-bit tristate buffer for signal <o_USB_SLOE> created at line 100
    Found 1-bit tristate buffer for signal <o_USB_SLRD> created at line 102
    Found 1-bit tristate buffer for signal <o_USB_SLWR> created at line 103
    Found 1-bit tristate buffer for signal <o_TXD1> created at line 107
    Found 1-bit tristate buffer for signal <o_TXD2> created at line 108
    Found 1-bit tristate buffer for signal <o_SEGData> created at line 112
    Found 1-bit tristate buffer for signal <o_SEGLatch> created at line 113
    Found 1-bit tristate buffer for signal <o_LCDData> created at line 115
    Found 1-bit tristate buffer for signal <o_LCDLatch> created at line 116
    Summary:
	inferred  24 Tristate(s).
Unit <Top> synthesized.

Synthesizing Unit <ClockGen>.
    Related source file is "D:\XilinxProjects\ArchLab\ipcore_dir\ClockGen.v".
    Summary:
	no macro.
Unit <ClockGen> synthesized.

Synthesizing Unit <dipReader>.
    Related source file is "D:\XilinxProjects\ArchLab\dipReader.v".
    Found 16-bit register for signal <tmp_in>.
    Found 32-bit register for signal <cnt>.
    Found 1-bit register for signal <DIP_latch>.
    Found 32-bit subtractor for signal <GND_52_o_cnt[31]_sub_6_OUT> created at line 44.
    Found 32-bit adder for signal <cnt[31]_GND_52_o_add_9_OUT> created at line 45.
    Found 32-bit comparator greater for signal <GND_52_o_cnt[31]_LessThan_5_o> created at line 42
    Found 32-bit comparator lessequal for signal <n0006> created at line 44
    Found 32-bit comparator lessequal for signal <n0008> created at line 44
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <dipReader> synthesized.

Synthesizing Unit <LED_driver>.
    Related source file is "D:\XilinxProjects\ArchLab\LED_driver.v".
    Found 32-bit register for signal <cnt>.
    Found 1-bit register for signal <LED_latch>.
    Found 1-bit register for signal <LED_data>.
    Found 32-bit adder for signal <cnt[31]_GND_53_o_add_5_OUT> created at line 38.
    Found 1-bit 16-to-1 multiplexer for signal <cnt[3]_cross[15]_Mux_4_o> created at line 37.
    Found 32-bit comparator greater for signal <GND_53_o_cnt[31]_LessThan_4_o> created at line 36
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <LED_driver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
# Registers                                            : 6
 1-bit register                                        : 3
 16-bit register                                       : 1
 32-bit register                                       : 2
# Comparators                                          : 4
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 17
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 16
# Tristates                                            : 24
 1-bit tristate buffer                                 : 24

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <LED_driver>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <LED_driver> synthesized (advanced).

Synthesizing (advanced) Unit <dipReader>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <dipReader> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 4
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 17
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance clock_gen/pll_base_inst in unit clock_gen/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <Top> ...

Optimizing unit <dipReader> ...

Optimizing unit <LED_driver> ...
INFO:Xst:2261 - The FF/Latch <dipReader/cnt_31> in Unit <Top> is equivalent to the following 26 FFs/Latches, which will be removed : <dipReader/cnt_30> <dipReader/cnt_29> <dipReader/cnt_28> <dipReader/cnt_27> <dipReader/cnt_26> <dipReader/cnt_25> <dipReader/cnt_24> <dipReader/cnt_23> <dipReader/cnt_22> <dipReader/cnt_21> <dipReader/cnt_20> <dipReader/cnt_19> <dipReader/cnt_18> <dipReader/cnt_17> <dipReader/cnt_16> <dipReader/cnt_15> <dipReader/cnt_14> <dipReader/cnt_13> <dipReader/cnt_12> <dipReader/cnt_11> <dipReader/cnt_10> <dipReader/cnt_9> <dipReader/cnt_8> <dipReader/cnt_7> <dipReader/cnt_6> <dipReader/cnt_5> 
INFO:Xst:2261 - The FF/Latch <ledDriver/cnt_31> in Unit <Top> is equivalent to the following 26 FFs/Latches, which will be removed : <ledDriver/cnt_30> <ledDriver/cnt_29> <ledDriver/cnt_28> <ledDriver/cnt_27> <ledDriver/cnt_26> <ledDriver/cnt_25> <ledDriver/cnt_24> <ledDriver/cnt_23> <ledDriver/cnt_22> <ledDriver/cnt_21> <ledDriver/cnt_20> <ledDriver/cnt_19> <ledDriver/cnt_18> <ledDriver/cnt_17> <ledDriver/cnt_16> <ledDriver/cnt_15> <ledDriver/cnt_14> <ledDriver/cnt_13> <ledDriver/cnt_12> <ledDriver/cnt_11> <ledDriver/cnt_10> <ledDriver/cnt_9> <ledDriver/cnt_8> <ledDriver/cnt_7> <ledDriver/cnt_6> <ledDriver/cnt_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 3.
FlipFlop dipReader/cnt_31 has been replicated 2 time(s)
FlipFlop ledDriver/cnt_31 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 408
#      GND                         : 1
#      INV                         : 44
#      LUT1                        : 93
#      LUT2                        : 3
#      LUT3                        : 3
#      LUT5                        : 21
#      LUT6                        : 27
#      MUXCY                       : 139
#      MUXF7                       : 3
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 72
# FlipFlops/Latches                : 34
#      FD_1                        : 2
#      FDE_1                       : 17
#      FDR                         : 7
#      FDRE                        : 8
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 30
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 4
#      OBUFT                       : 24
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              34  out of  11440     0%  
 Number of Slice LUTs:                  191  out of   5720     3%  
    Number used as Logic:               191  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    195
   Number with an unused Flip Flop:     161  out of    195    82%  
   Number with an unused LUT:             4  out of    195     2%  
   Number of fully used LUT-FF pairs:    30  out of    195    15%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          58
 Number of bonded IOBs:                  30  out of    102    29%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_gen/pll_base_inst/CLKOUT0    | BUFG                   | 34    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.417ns (Maximum Frequency: 184.589MHz)
   Minimum input arrival time before clock: 3.547ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_gen/pll_base_inst/CLKOUT0'
  Clock period: 5.417ns (frequency: 184.589MHz)
  Total number of paths / destination ports: 8834 / 74
-------------------------------------------------------------------------
Delay:               5.417ns (Levels of Logic = 31)
  Source:            dipReader/cnt_31_1 (FF)
  Destination:       dipReader/tmp_in_0 (FF)
  Source Clock:      clock_gen/pll_base_inst/CLKOUT0 falling
  Destination Clock: clock_gen/pll_base_inst/CLKOUT0 falling

  Data Path: dipReader/cnt_31_1 to dipReader/tmp_in_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            17   0.447   1.027  dipReader/cnt_31_1 (dipReader/cnt_31_1)
     INV:I->O              1   0.206   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_lut<5>_INV_0 (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_lut<5>)
     MUXCY:S->O            1   0.172   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<5> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<6> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<7> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<8> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<9> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<10> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<11> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<12> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<13> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<14> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<15> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<16> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<17> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<18> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<19> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<20> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<21> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<22> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<23> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<24> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<25> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<26> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<27> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<28> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<29> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<30> (dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_cy<30>)
     XORCY:CI->O          17   0.180   1.028  dipReader/Msub_GND_52_o_cnt[31]_sub_6_OUT_xor<31> (dipReader/GND_52_o_cnt[31]_sub_6_OUT<31>)
     LUT3:I2->O            1   0.205   0.000  dipReader/Mcompar_GND_52_o_GND_52_o_LessThan_8_o_lut<5> (dipReader/Mcompar_GND_52_o_GND_52_o_LessThan_8_o_lut<5>)
     MUXCY:S->O           16   0.366   1.005  dipReader/Mcompar_GND_52_o_GND_52_o_LessThan_8_o_cy<5> (dipReader/GND_52_o_GND_52_o_LessThan_8_o)
     LUT6:I5->O            1   0.205   0.000  dipReader/Mmux_tmp_in[15]_DIP_in_MUX_33_o11 (dipReader/tmp_in[15]_DIP_in_MUX_33_o)
     FDE_1:D                   0.102          dipReader/tmp_in_15
    ----------------------------------------
    Total                      5.417ns (2.358ns logic, 3.059ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_gen/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.547ns (Levels of Logic = 3)
  Source:            i_DIPData (PAD)
  Destination:       dipReader/tmp_in_0 (FF)
  Destination Clock: clock_gen/pll_base_inst/CLKOUT0 falling

  Data Path: i_DIPData to dipReader/tmp_in_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.005  i_DIPData_IBUF (i_DIPData_IBUF)
     LUT5:I4->O            1   0.205   0.808  dipReader/GND_52_o_GND_52_o_AND_64_o11_SW0 (N6)
     LUT6:I3->O            1   0.205   0.000  dipReader/Mmux_tmp_in[15]_DIP_in_MUX_33_o11 (dipReader/tmp_in[15]_DIP_in_MUX_33_o)
     FDE_1:D                   0.102          dipReader/tmp_in_15
    ----------------------------------------
    Total                      3.547ns (1.734ns logic, 1.813ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_gen/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            ledDriver/LED_latch (FF)
  Destination:       o_LEDLatch (PAD)
  Source Clock:      clock_gen/pll_base_inst/CLKOUT0 falling

  Data Path: ledDriver/LED_latch to o_LEDLatch
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             3   0.447   0.650  ledDriver/LED_latch (ledDriver/LED_latch)
     OBUF:I->O                 2.571          o_LEDLatch_OBUF (o_LEDLatch)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock_gen/pll_base_inst/CLKOUT0
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clock_gen/pll_base_inst/CLKOUT0|         |         |    5.417|         |
-------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.33 secs
 
--> 

Total memory usage is 294704 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    6 (   0 filtered)

