{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554838960198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554838960201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 21:42:40 2019 " "Processing started: Tue Apr 09 21:42:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554838960201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554838960201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digitalFilter -c digitalFilter " "Command: quartus_map --read_settings_files=on --write_settings_files=off digitalFilter -c digitalFilter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554838960201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554838960452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554838960452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalfilter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file digitalfilter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 digitalFilter " "Found entity 1: digitalFilter" {  } { { "digitalFilter.bdf" "" { Schematic "C:/Users/Heisenberg/Desktop/BURCH/FPGAs/digitalFilter/digitalFilter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554838968092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554838968092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalfilter_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitalfilter_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitalFilter_v-rtl " "Found design unit 1: digitalFilter_v-rtl" {  } { { "digitalFilter_v.vhd" "" { Text "C:/Users/Heisenberg/Desktop/BURCH/FPGAs/digitalFilter/digitalFilter_v.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554838968409 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitalFilter_v " "Found entity 1: digitalFilter_v" {  } { { "digitalFilter_v.vhd" "" { Text "C:/Users/Heisenberg/Desktop/BURCH/FPGAs/digitalFilter/digitalFilter_v.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554838968409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554838968409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowpassfilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lowpassfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lowPassFilter-filterBody " "Found design unit 1: lowPassFilter-filterBody" {  } { { "lowPassFilter.vhd" "" { Text "C:/Users/Heisenberg/Desktop/BURCH/FPGAs/digitalFilter/lowPassFilter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554838968411 ""} { "Info" "ISGN_ENTITY_NAME" "1 lowPassFilter " "Found entity 1: lowPassFilter" {  } { { "lowPassFilter.vhd" "" { Text "C:/Users/Heisenberg/Desktop/BURCH/FPGAs/digitalFilter/lowPassFilter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554838968411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554838968411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digitalFilter " "Elaborating entity \"digitalFilter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554838968431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitalFilter_v digitalFilter_v:inst " "Elaborating entity \"digitalFilter_v\" for hierarchy \"digitalFilter_v:inst\"" {  } { { "digitalFilter.bdf" "inst" { Schematic "C:/Users/Heisenberg/Desktop/BURCH/FPGAs/digitalFilter/digitalFilter.bdf" { { 272 536 760 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554838968432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lowPassFilter lowPassFilter:inst4 " "Elaborating entity \"lowPassFilter\" for hierarchy \"lowPassFilter:inst4\"" {  } { { "digitalFilter.bdf" "inst4" { Schematic "C:/Users/Heisenberg/Desktop/BURCH/FPGAs/digitalFilter/digitalFilter.bdf" { { 32 1296 1528 112 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554838968434 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_2 lowPassFilter.vhd(19) " "Verilog HDL or VHDL warning at lowPassFilter.vhd(19): object \"x_2\" assigned a value but never read" {  } { { "lowPassFilter.vhd" "" { Text "C:/Users/Heisenberg/Desktop/BURCH/FPGAs/digitalFilter/lowPassFilter.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554838968462 "|digitalFilter|lowPassFilter:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_2 lowPassFilter.vhd(20) " "Verilog HDL or VHDL warning at lowPassFilter.vhd(20): object \"y_2\" assigned a value but never read" {  } { { "lowPassFilter.vhd" "" { Text "C:/Users/Heisenberg/Desktop/BURCH/FPGAs/digitalFilter/lowPassFilter.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554838968462 "|digitalFilter|lowPassFilter:inst4"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "3v3 VCC " "Pin \"3v3\" is stuck at VCC" {  } { { "digitalFilter.bdf" "" { Schematic "C:/Users/Heisenberg/Desktop/BURCH/FPGAs/digitalFilter/digitalFilter.bdf" { { 376 792 968 392 "3v3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554838968868 "|digitalFilter|3v3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554838968868 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554838968923 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554838969289 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554838969289 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_rstb " "No output dependent on input pin \"i_rstb\"" {  } { { "digitalFilter.bdf" "" { Schematic "C:/Users/Heisenberg/Desktop/BURCH/FPGAs/digitalFilter/digitalFilter.bdf" { { 312 320 488 328 "i_rstb" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554838969341 "|digitalFilter|i_rstb"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1554838969341 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554838969341 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554838969341 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554838969341 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554838969341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554838969361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 21:42:49 2019 " "Processing ended: Tue Apr 09 21:42:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554838969361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554838969361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554838969361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554838969361 ""}
