{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568222060441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568222060472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 12:14:19 2019 " "Processing started: Wed Sep 11 12:14:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568222060472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568222060472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica4 -c practica4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica4 -c practica4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568222060487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568222066753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568222066753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-Behavioral " "Found design unit 1: memoria-Behavioral" {  } { { "memoria.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/memoria.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568222147171 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/memoria.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568222147171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568222147171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-Behavioral " "Found design unit 1: registro-Behavioral" {  } { { "registro.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/registro.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568222147202 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/registro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568222147202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568222147202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regsalidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regsalidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regSalidas-Behavioral " "Found design unit 1: regSalidas-Behavioral" {  } { { "regSalidas.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/regSalidas.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568222147264 ""} { "Info" "ISGN_ENTITY_NAME" "1 regSalidas " "Found entity 1: regSalidas" {  } { { "regSalidas.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/regSalidas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568222147264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568222147264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-Behavioral " "Found design unit 1: divider-Behavioral" {  } { { "divider.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568222147296 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568222147296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568222147296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica4 " "Found entity 1: practica4" {  } { { "practica4.bdf" "" { Schematic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/practica4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568222147358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568222147358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxentradas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxentradas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxEntradas-Behavioral " "Found design unit 1: muxEntradas-Behavioral" {  } { { "muxEntradas.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/muxEntradas.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568222147389 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxEntradas " "Found entity 1: muxEntradas" {  } { { "muxEntradas.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/muxEntradas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568222147389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568222147389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxliga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxliga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxLiga-Behavioral " "Found design unit 1: muxLiga-Behavioral" {  } { { "muxLiga.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/muxLiga.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568222147421 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxLiga " "Found entity 1: muxLiga" {  } { { "muxLiga.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/muxLiga.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568222147421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568222147421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxsalida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxsalida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxSalida-Behavioral " "Found design unit 1: muxSalida-Behavioral" {  } { { "muxSalida.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/muxSalida.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568222147436 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxSalida " "Found entity 1: muxSalida" {  } { { "muxSalida.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/muxSalida.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568222147436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568222147436 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica4 " "Elaborating entity \"practica4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568222148249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regSalidas regSalidas:inst9 " "Elaborating entity \"regSalidas\" for hierarchy \"regSalidas:inst9\"" {  } { { "practica4.bdf" "inst9" { Schematic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/practica4.bdf" { { 152 968 1184 264 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568222149077 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "edoPresente regSalidas.vhd(21) " "VHDL Process Statement warning at regSalidas.vhd(21): signal \"edoPresente\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regSalidas.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/regSalidas.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568222149295 "|practica4|regSalidas:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "liga regSalidas.vhd(23) " "VHDL Process Statement warning at regSalidas.vhd(23): signal \"liga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regSalidas.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/regSalidas.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568222149295 "|practica4|regSalidas:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sal regSalidas.vhd(25) " "VHDL Process Statement warning at regSalidas.vhd(25): signal \"sal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regSalidas.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/regSalidas.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568222149295 "|practica4|regSalidas:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro registro:inst4 " "Elaborating entity \"registro\" for hierarchy \"registro:inst4\"" {  } { { "practica4.bdf" "inst4" { Schematic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/practica4.bdf" { { 56 88 288 136 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568222149342 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado registro.vhd(21) " "VHDL Process Statement warning at registro.vhd(21): signal \"estado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registro.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/registro.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568222149577 "|practica4|registro:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxLiga muxLiga:inst6 " "Elaborating entity \"muxLiga\" for hierarchy \"muxLiga:inst6\"" {  } { { "practica4.bdf" "inst6" { Schematic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/practica4.bdf" { { 56 712 904 168 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568222149592 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ligaF muxLiga.vhd(19) " "VHDL Process Statement warning at muxLiga.vhd(19): signal \"ligaF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxLiga.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/muxLiga.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568222150186 "|practica4|muxLiga:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ligaV muxLiga.vhd(21) " "VHDL Process Statement warning at muxLiga.vhd(21): signal \"ligaV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxLiga.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/muxLiga.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568222150186 "|practica4|muxLiga:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxEntradas muxEntradas:inst5 " "Elaborating entity \"muxEntradas\" for hierarchy \"muxEntradas:inst5\"" {  } { { "practica4.bdf" "inst5" { Schematic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/practica4.bdf" { { -40 528 696 72 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568222150202 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A muxEntradas.vhd(19) " "VHDL Process Statement warning at muxEntradas.vhd(19): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxEntradas.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/muxEntradas.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568222150514 "|practica4|muxEntradas:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B muxEntradas.vhd(21) " "VHDL Process Statement warning at muxEntradas.vhd(21): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxEntradas.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/muxEntradas.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568222150514 "|practica4|muxEntradas:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C muxEntradas.vhd(23) " "VHDL Process Statement warning at muxEntradas.vhd(23): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxEntradas.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/muxEntradas.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568222150514 "|practica4|muxEntradas:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:inst " "Elaborating entity \"memoria\" for hierarchy \"memoria:inst\"" {  } { { "practica4.bdf" "inst" { Schematic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/practica4.bdf" { { 56 304 512 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568222150514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxSalida muxSalida:inst7 " "Elaborating entity \"muxSalida\" for hierarchy \"muxSalida:inst7\"" {  } { { "practica4.bdf" "inst7" { Schematic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/practica4.bdf" { { 184 712 912 296 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568222150608 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salidaF muxSalida.vhd(20) " "VHDL Process Statement warning at muxSalida.vhd(20): signal \"salidaF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxSalida.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/muxSalida.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568222150702 "|practica4|muxSalida:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salidaV muxSalida.vhd(22) " "VHDL Process Statement warning at muxSalida.vhd(22): signal \"salidaV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "muxSalida.vhd" "" { Text "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/muxSalida.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568222150702 "|practica4|muxSalida:inst7"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SALIDAS\[2\] GND " "Pin \"SALIDAS\[2\]\" is stuck at GND" {  } { { "practica4.bdf" "" { Schematic "C:/Users/Angel-Znoker/Documents/9noSemestre/Arqui/practica4/practica4.bdf" { { 192 1184 1360 208 "SALIDAS\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568222159607 "|practica4|SALIDAS[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1568222159607 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568222160060 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568222164685 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568222164685 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568222166388 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568222166388 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568222166388 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568222166388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568222166529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 12:16:06 2019 " "Processing ended: Wed Sep 11 12:16:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568222166529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:47 " "Elapsed time: 00:01:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568222166529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568222166529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568222166529 ""}
