============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  02:41:03 pm
  Module:                 ripple_carry_adder_8bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[1]
       Endpoint: (R) S[7]

                   Capture    Launch  
      Path Delay:+    1410         -  
      Drv Adjust:+       0         0  
         Arrival:=    1410            
                                      
   Required Time:=    1410            
       Data Path:-    1410            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1410            constraints.sdc_line_1 

#---------------------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  A[1]                               -       -     F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g5/X                               -       A->X  F     sky130_fd_sc_hd__clkbuf_1      1  6.1    64   328     328    (-,-) 
  full_adder_loop[1].FA/g132/Y       -       A->Y  R     sky130_fd_sc_hd__clkinv_2      2 11.1    49    67     395    (-,-) 
  full_adder_loop[1].FA/g122__1617/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       1  5.5    34    47     442    (-,-) 
  full_adder_loop[1].FA/g121__3680/Y -       B->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    51    63     505    (-,-) 
  full_adder_loop[1].FA/g119__5526/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  7.8    42    54     558    (-,-) 
  full_adder_loop[2].FA/g121__8246/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1 10.1    74    72     631    (-,-) 
  full_adder_loop[2].FA/g119__1705/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    58    56     687    (-,-) 
  full_adder_loop[3].FA/g121__7482/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    65     752    (-,-) 
  full_adder_loop[3].FA/g119__1881/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     802    (-,-) 
  full_adder_loop[4].FA/g121__2883/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    54    56     858    (-,-) 
  full_adder_loop[4].FA/g119__9315/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    51     909    (-,-) 
  full_adder_loop[5].FA/g118__5477/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    54    57     966    (-,-) 
  full_adder_loop[5].FA/g116__7410/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 14.6    43    55    1021    (-,-) 
  full_adder_loop[6].FA/g119__8428/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    54    59    1080    (-,-) 
  full_adder_loop[6].FA/g117__6260/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       3 11.7    38    51    1131    (-,-) 
  full_adder_loop[7].FA/g5/Y         -       A->Y  R     sky130_fd_sc_hd__clkinv_2      1  3.7    23    37    1168    (-,-) 
  full_adder_loop[7].FA/g3/Y         -       B->Y  F     sky130_fd_sc_hd__nand2_1       1  9.7    76    76    1244    (-,-) 
  full_adder_loop[7].FA/g1/Y         -       B->Y  R     sky130_fd_sc_hd__nand2_4       1 51.3   165   165    1409    (-,-) 
  S[7]                               <<<     -     R     (port)                         -    -     -     0    1410    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------

