set_property PACKAGE_PIN AD3      [get_ports {C0_CH1_LPDDR5X_dq[8]}] ;# Bank 700 VCCO -          - IO_L0P_H0O0P0_M0P0_700
set_property PACKAGE_PIN AD1      [get_ports {C0_CH1_LPDDR5X_dq[9]}] ;# Bank 700 VCCO -          - IO_L0N_H0O0P1_M0P1_700
set_property PACKAGE_PIN AE3      [get_ports {C0_CH1_LPDDR5X_wck_t[1]}] ;# Bank 700 VCCO -          - IO_L5P_XCC_H0O1P2_M0P10_700
set_property PACKAGE_PIN AE2      [get_ports {C0_CH1_LPDDR5X_wck_c[1]}] ;# Bank 700 VCCO -          - IO_L5N_XCC_H0O1P3_M0P11_700
set_property PACKAGE_PIN AH3      [get_ports {C0_CH1_LPDDR5X_dq[14]}] ;# Bank 700 VCCO -          - IO_L6P_H0O1P4_M0P12_700
set_property PACKAGE_PIN AG3      [get_ports {C0_CH1_LPDDR5X_dq[15]}] ;# Bank 700 VCCO -          - IO_L6N_H0O1P5_M0P13_700
set_property PACKAGE_PIN AF5      [get_ports {C0_CH1_LPDDR5X_dmi[1]}] ;# Bank 700 VCCO -          - IO_L7P_H0O1P6_M0P14_700
set_property PACKAGE_PIN AH8      [get_ports {C0_CH1_LPDDR5X_dq[0]}] ;# Bank 700 VCCO -          - IO_L8P_H0O2P0_M0P16_700
set_property PACKAGE_PIN AG10     [get_ports {C0_CH1_LPDDR5X_dq[1]}] ;# Bank 700 VCCO -          - IO_L8N_H0O2P1_M0P17_700
set_property PACKAGE_PIN AH6      [get_ports {C0_CH1_LPDDR5X_rdqs_t[0]}] ;# Bank 700 VCCO -          - IO_L9P_XCC_H0O2P2_M0P18_700
set_property PACKAGE_PIN AH5      [get_ports {C0_CH1_LPDDR5X_rdqs_c[0]}] ;# Bank 700 VCCO -          - IO_L9N_XCC_H0O2P3_M0P19_700
set_property PACKAGE_PIN AC2      [get_ports {C0_CH1_LPDDR5X_rdqs_t[1]}] ;# Bank 700 VCCO -          - IO_L1P_XCC_H0O0P2_M0P2_700
set_property PACKAGE_PIN AG7      [get_ports {C0_CH1_LPDDR5X_dq[2]}] ;# Bank 700 VCCO -          - IO_L10P_H0O2P4_M0P20_700
set_property PACKAGE_PIN AF10     [get_ports {C0_CH1_LPDDR5X_dq[3]}] ;# Bank 700 VCCO -          - IO_L10N_H0O2P5_M0P21_700
set_property PACKAGE_PIN AF7      [get_ports {C0_CH1_LPDDR5X_dq[4]}] ;# Bank 700 VCCO -          - IO_L12P_H0O3P0_M0P24_700
set_property PACKAGE_PIN AE6      [get_ports {C0_CH1_LPDDR5X_dq[5]}] ;# Bank 700 VCCO -          - IO_L12N_H0O3P1_M0P25_700
set_property PACKAGE_PIN AC8      [get_ports {C0_CH1_LPDDR5X_wck_t[0]}] ;# Bank 700 VCCO -          - IO_L13P_XCC_H0O3P2_M0P26_700
set_property PACKAGE_PIN AC7      [get_ports {C0_CH1_LPDDR5X_wck_c[0]}] ;# Bank 700 VCCO -          - IO_L13N_XCC_H0O3P3_M0P27_700
set_property PACKAGE_PIN AE5      [get_ports {C0_CH1_LPDDR5X_dq[6]}] ;# Bank 700 VCCO -          - IO_L14P_H0O3P4_M0P28_700
set_property PACKAGE_PIN AG6      [get_ports {C0_CH1_LPDDR5X_dq[7]}] ;# Bank 700 VCCO -          - IO_L14P_H0O3P4_M0P28_700
set_property PACKAGE_PIN AC1      [get_ports {C0_CH1_LPDDR5X_rdqs_c[1]}] ;# Bank 700 VCCO -          - IO_L1N_XCC_H0O0P3_M0P3_700
set_property PACKAGE_PIN AG9      [get_ports {C0_CH1_LPDDR5X_dmi[0]}] ;# Bank 700 VCCO -          - IO_L15P_H0O3P6_M0P30_700
set_property PACKAGE_PIN AE1      [get_ports {C0_CH1_LPDDR5X_dq[10]}] ;# Bank 700 VCCO -          - IO_L2P_H0O0P4_M0P4_700
set_property PACKAGE_PIN AF2      [get_ports {C0_CH1_LPDDR5X_dq[11]}] ;# Bank 700 VCCO -          - IO_L2N_H0O0P5_M0P5_700
set_property PACKAGE_PIN AG4      [get_ports {C0_CH1_LPDDR5X_dq[12]}] ;# Bank 700 VCCO -          - IO_L4P_H0O1P0_M0P8_700
set_property PACKAGE_PIN AD4      [get_ports {C0_CH1_LPDDR5X_dq[13]}] ;# Bank 700 VCCO -          - IO_L4N_H0O1P1_M0P9_700
set_property PACKAGE_PIN AM11     [get_ports {C0_CH1_LPDDR5X_ca[2]}] ;# Bank 701 VCCO -          - IO_L16N_H1O0P1_M0P33_701
set_property PACKAGE_PIN AM10     [get_ports {C0_CH1_LPDDR5X_ca[1]}] ;# Bank 701 VCCO -          - IO_L17P_XCC_H1O0P2_M0P34_701
set_property PACKAGE_PIN AJ10     [get_ports {C0_CH1_LPDDR5X_ca[0]}] ;# Bank 701 VCCO -          - IO_L18P_H1O0P4_M0P36_701
set_property PACKAGE_PIN AJ8      [get_ports {C0_CH0_LPDDR5X_reset_n}] ;# Bank 701 VCCO -          - IO_L20P_H1O1P0_M0P40_701
set_property PACKAGE_PIN AJ7      [get_ports {C0_CH1_LPDDR5X_ca[6]}] ;# Bank 701 VCCO -          - IO_L20N_H1O1P1_M0P41_701
set_property PACKAGE_PIN AM8      [get_ports {C0_CH1_LPDDR5X_ca[5]}] ;# Bank 701 VCCO -          - IO_L21P_XCC_H1O1P2_M0P42_701
set_property PACKAGE_PIN AK7      [get_ports {C0_CH1_LPDDR5X_ca[4]}] ;# Bank 701 VCCO -          - IO_L22P_H1O1P4_M0P44_701
set_property PACKAGE_PIN AK6      [get_ports {C0_CH1_LPDDR5X_ca[3]}] ;# Bank 701 VCCO -          - IO_L22N_H1O1P5_M0P45_701
set_property PACKAGE_PIN AM5      [get_ports {C0_CH0_LPDDR5X_ca[1]}] ;# Bank 701 VCCO -          - IO_L24P_H1O2P0_M0P48_701
set_property PACKAGE_PIN AM4      [get_ports {C0_CH0_LPDDR5X_ca[0]}] ;# Bank 701 VCCO -          - IO_L24N_H1O2P1_M0P49_701
set_property PACKAGE_PIN AL6      [get_ports {C0_CH1_LPDDR5X_ck_t[0]}] ;# Bank 701 VCCO -          - IO_L25P_XCC_H1O2P2_M0P50_701
set_property PACKAGE_PIN AL5      [get_ports {C0_CH1_LPDDR5X_ck_c[0]}] ;# Bank 701 VCCO -          - IO_L25N_XCC_H1O2P3_M0P51_701
set_property PACKAGE_PIN AH2      [get_ports {C0_CH0_LPDDR5X_cs[0]}] ;# Bank 701 VCCO -          - IO_L26P_H1O2P4_M0P52_701
set_property PACKAGE_PIN AH1      [get_ports {C0_CH1_LPDDR5X_cs[0]}] ;# Bank 701 VCCO -          - IO_L26N_H1O2P5_M0P53_701
set_property PACKAGE_PIN AK1      [get_ports {C0_CH0_LPDDR5X_ca[6]}] ;# Bank 701 VCCO -          - IO_L28P_H1O3P0_M0P56_701
set_property PACKAGE_PIN AL1      [get_ports {C0_CH0_LPDDR5X_ca[5]}] ;# Bank 701 VCCO -          - IO_L28N_H1O3P1_M0P57_701
set_property PACKAGE_PIN AK4      [get_ports {C0_CH0_LPDDR5X_ca[4]}] ;# Bank 701 VCCO -          - IO_L29P_XCC_H1O3P2_M0P58_701
set_property PACKAGE_PIN AL3      [get_ports {C0_CH0_LPDDR5X_ca[3]}] ;# Bank 701 VCCO -          - IO_L30P_H1O3P4_M0P60_701
set_property PACKAGE_PIN AL2      [get_ports {C0_CH0_LPDDR5X_ca[2]}] ;# Bank 701 VCCO -          - IO_L30N_H1O3P5_M0P61_701
set_property PACKAGE_PIN AM2      [get_ports {C0_CH0_LPDDR5X_ck_t[0]}] ;# Bank 701 VCCO -          - IO_L31P_H1O3P6_M0P62_701
set_property PACKAGE_PIN AM1      [get_ports {C0_CH0_LPDDR5X_ck_c[0]}] ;# Bank 701 VCCO -          - IO_L31N_H1O3P7_M0P63_701
set_property PACKAGE_PIN AT7      [get_ports {C0_CH0_LPDDR5X_dq[8]}] ;# Bank 702 VCCO -          - IO_L0P_H0O0P0_M0P64_702
set_property PACKAGE_PIN AT6      [get_ports {C0_CH0_LPDDR5X_dq[9]}] ;# Bank 702 VCCO -          - IO_L0N_H0O0P1_M0P65_702
set_property PACKAGE_PIN AP5      [get_ports {C0_CH0_LPDDR5X_wck_t[1]}] ;# Bank 702 VCCO -          - IO_L5P_XCC_H0O1P2_M0P74_702
set_property PACKAGE_PIN AR5      [get_ports {C0_CH0_LPDDR5X_wck_c[1]}] ;# Bank 702 VCCO -          - IO_L5N_XCC_H0O1P3_M0P75_702
set_property PACKAGE_PIN AR4      [get_ports {C0_CH0_LPDDR5X_dq[14]}] ;# Bank 702 VCCO -          - IO_L6P_H0O1P4_M0P76_702
set_property PACKAGE_PIN AN4      [get_ports {C0_CH0_LPDDR5X_dq[15]}] ;# Bank 702 VCCO -          - IO_L6N_H0O1P5_M0P77_702
set_property PACKAGE_PIN AR7      [get_ports {C0_CH0_LPDDR5X_dmi[1]}] ;# Bank 702 VCCO -          - IO_L7P_H0O1P6_M0P78_702
set_property PACKAGE_PIN AN7      [get_ports {C0_CH0_LPDDR5X_dq[0]}] ;# Bank 702 VCCO -          - IO_L8P_H0O2P0_M0P80_702
set_property PACKAGE_PIN AP8      [get_ports {C0_CH0_LPDDR5X_dq[1]}] ;# Bank 702 VCCO -          - IO_L8N_H0O2P1_M0P81_702
set_property PACKAGE_PIN AT9      [get_ports {C0_CH0_LPDDR5X_rdqs_t[0]}] ;# Bank 702 VCCO -          - IO_L9P_XCC_H0O2P2_M0P82_702
set_property PACKAGE_PIN AR8      [get_ports {C0_CH0_LPDDR5X_rdqs_c[0]}] ;# Bank 702 VCCO -          - IO_L9N_XCC_H0O2P3_M0P83_702
set_property PACKAGE_PIN AR2      [get_ports {C0_CH0_LPDDR5X_rdqs_t[1]}] ;# Bank 702 VCCO -          - IO_L1P_XCC_H0O0P2_M0P66_702
set_property PACKAGE_PIN AN6      [get_ports {C0_CH0_LPDDR5X_dq[2]}] ;# Bank 702 VCCO -          - IO_L10P_H0O2P4_M0P84_702
set_property PACKAGE_PIN AP9      [get_ports {C0_CH0_LPDDR5X_dq[3]}] ;# Bank 702 VCCO -          - IO_L10N_H0O2P5_M0P85_702
set_property PACKAGE_PIN AR10     [get_ports {C0_CH0_LPDDR5X_dmi[0]}] ;# Bank 702 VCCO -          - IO_L11P_H0O2P6_M0P86_702
set_property PACKAGE_PIN AR13     [get_ports {C0_CH0_LPDDR5X_dq[4]}] ;# Bank 702 VCCO -          - IO_L12P_H0O3P0_M0P88_702
set_property PACKAGE_PIN AT12     [get_ports {C0_CH0_LPDDR5X_dq[5]}] ;# Bank 702 VCCO -          - IO_L12N_H0O3P1_M0P89_702
set_property PACKAGE_PIN AP11     [get_ports {C0_CH0_LPDDR5X_wck_t[0]}] ;# Bank 702 VCCO -          - IO_L13P_XCC_H0O3P2_M0P90_702
set_property PACKAGE_PIN AR11     [get_ports {C0_CH0_LPDDR5X_wck_c[0]}] ;# Bank 702 VCCO -          - IO_L13N_XCC_H0O3P3_M0P91_702
set_property PACKAGE_PIN AN10     [get_ports {C0_CH0_LPDDR5X_dq[6]}] ;# Bank 702 VCCO -          - IO_L14P_H0O3P4_M0P92_702
set_property PACKAGE_PIN AN9      [get_ports {C0_CH0_LPDDR5X_dq[7]}] ;# Bank 702 VCCO -          - IO_L14N_H0O3P5_M0P93_702
set_property PACKAGE_PIN AR1      [get_ports {C0_CH0_LPDDR5X_rdqs_c[1]}] ;# Bank 702 VCCO -          - IO_L1N_XCC_H0O0P3_M0P67_702
set_property PACKAGE_PIN AN1      [get_ports {C0_CH0_LPDDR5X_dq[10]}] ;# Bank 702 VCCO -          - IO_L2P_H0O0P4_M0P68_702
set_property PACKAGE_PIN AP1      [get_ports {C0_CH0_LPDDR5X_dq[11]}] ;# Bank 702 VCCO -          - IO_L2N_H0O0P5_M0P69_702 
set_property PACKAGE_PIN AN3      [get_ports {C0_CH0_LPDDR5X_dq[12]}] ;# Bank 702 VCCO -          - IO_L4P_H0O1P0_M0P72_702
set_property PACKAGE_PIN AT4      [get_ports {C0_CH0_LPDDR5X_dq[13]}] ;# Bank 702 VCCO -          - IO_L4N_H0O1P1_M0P73_702
set_property PACKAGE_PIN AP3      [get_ports {C0_LPDDR5X_sys_clk_clk_p[0]}]
set_property PACKAGE_PIN AP2      [get_ports {C0_LPDDR5X_sys_clk_clk_n[0]}]