// Generated by CIRCT unknown git version
module add12u_0HR(	// file.cleaned.mlir:2:3
  input  [11:0] A,	// file.cleaned.mlir:2:28
                B,	// file.cleaned.mlir:2:41
  output [12:0] O	// file.cleaned.mlir:2:55
);

  wire        _GEN;	// file.cleaned.mlir:94:11
  wire        _B_6;	// file.cleaned.mlir:93:11
  wire        _B_1;	// file.cleaned.mlir:92:11
  wire        _A_1;	// file.cleaned.mlir:91:11
  wire        _GEN_0;	// file.cleaned.mlir:90:11
  wire        _GEN_1;	// file.cleaned.mlir:89:11
  wire        _GEN_2;	// file.cleaned.mlir:82:11
  wire        _A_10;	// file.cleaned.mlir:77:11
  wire        _GEN_3;	// file.cleaned.mlir:75:11
  wire        _GEN_4;	// file.cleaned.mlir:68:11
  wire        _GEN_5;	// file.cleaned.mlir:61:11
  wire [12:0] _GEN_6 =
    {_GEN_0, 12'h0}
    | ({1'h0, _GEN_1, 11'h0}
       | ({2'h0, _GEN_2, 10'h0}
          | ({3'h0, _GEN_3, 9'h0}
             | ({4'h0, _GEN_4, 8'h0}
                | ({5'h0, _GEN_5, 7'h0}
                   | ({6'h0, _GEN, 6'h0}
                      | (({8'h0, _B_6, 4'h0}
                          | ({9'h0, _B_1, 3'h0}
                             | ({10'h0, _A_10, 2'h0} | {11'h0, _A_1, 1'h1}) & 13'h1FF7)
                          & 13'h1FEF) & 13'h1FDF | 13'h20) & 13'h1FBF) & 13'h1F7F)
                & 13'h1EFF) & 13'h1DFF) & 13'h1BFF) & 13'h17FF) & 13'hFFF;	// file.cleaned.mlir:3:15, :4:14, :5:14, :6:14, :7:14, :8:14, :9:14, :10:14, :11:14, :12:15, :13:14, :14:18, :15:19, :16:19, :17:18, :18:18, :19:18, :20:17, :21:16, :22:17, :23:17, :24:16, :25:13, :26:15, :27:10, :28:10, :29:10, :30:10, :31:10, :32:10, :33:10, :34:10, :35:10, :36:10, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :54:11, :55:11, :56:11, :57:11, :58:11, :61:11, :68:11, :75:11, :77:11, :82:11, :89:11, :90:11, :91:11, :92:11, :93:11, :94:11
  assign _GEN_5 = B[7] ^ A[7];	// file.cleaned.mlir:59:11, :60:11, :61:11
  wire        sig_60 = A[7] & B[7];	// file.cleaned.mlir:59:11, :60:11, :62:11
  wire        sig_61 = A[8] ^ B[8];	// file.cleaned.mlir:63:11, :64:11, :65:11
  assign _GEN_4 = sig_61 ^ sig_60;	// file.cleaned.mlir:62:11, :65:11, :68:11
  wire        sig_65 = A[8] & B[8] | sig_61 & sig_60;	// file.cleaned.mlir:62:11, :63:11, :64:11, :65:11, :66:11, :67:11, :69:11
  wire        sig_66 = A[9] ^ B[9];	// file.cleaned.mlir:70:11, :71:11, :72:11
  assign _GEN_3 = sig_66 ^ sig_65;	// file.cleaned.mlir:69:11, :72:11, :75:11
  wire        sig_70 = A[9] & B[9] | sig_66 & sig_65;	// file.cleaned.mlir:69:11, :70:11, :71:11, :72:11, :73:11, :74:11, :76:11
  assign _A_10 = A[10];	// file.cleaned.mlir:77:11
  wire        sig_71 = _A_10 ^ B[10];	// file.cleaned.mlir:77:11, :78:11, :79:11
  assign _GEN_2 = sig_71 ^ sig_70;	// file.cleaned.mlir:76:11, :79:11, :82:11
  wire        sig_75 = _A_10 & B[10] | sig_71 & sig_70;	// file.cleaned.mlir:76:11, :77:11, :78:11, :79:11, :80:11, :81:11, :83:11
  wire        sig_76 = A[11] ^ B[11];	// file.cleaned.mlir:84:11, :85:11, :86:11
  assign _GEN_1 = sig_76 ^ sig_75;	// file.cleaned.mlir:83:11, :86:11, :89:11
  assign _GEN_0 = A[11] & B[11] | sig_76 & sig_75;	// file.cleaned.mlir:83:11, :84:11, :85:11, :86:11, :87:11, :88:11, :90:11
  assign _A_1 = A[1];	// file.cleaned.mlir:91:11
  assign _B_1 = B[1];	// file.cleaned.mlir:92:11
  assign _B_6 = B[6];	// file.cleaned.mlir:93:11
  assign _GEN = _GEN_6[5];	// file.cleaned.mlir:58:11, :94:11
  assign O = _GEN_6;	// file.cleaned.mlir:58:11, :95:5
endmodule

