// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtaiga_sim.h for the primary calling header

#include "verilated.h"

#include "Vtaiga_sim__Syms.h"
#include "Vtaiga_sim___024root.h"

void Vtaiga_sim___024root___sequent__TOP__0(Vtaiga_sim___024root* vlSelf);
void Vtaiga_sim___024root___sequent__TOP__1(Vtaiga_sim___024root* vlSelf);
void Vtaiga_sim___024root___sequent__TOP__2(Vtaiga_sim___024root* vlSelf);
void Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__1__KET____DOT__input_fifo__DOT__genblk1__DOT__lfsr_write_index__0(Vtaiga_sim_lfsr__W4* vlSelf);
void Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__lfsr_write_index__0(Vtaiga_sim_lfsr__W4* vlSelf);
void Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__lfsr_write_index__0(Vtaiga_sim_lfsr__W4* vlSelf);
void Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__lfsr_write_index__0(Vtaiga_sim_lfsr__W4* vlSelf);
void Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__lfsr_write_index__0(Vtaiga_sim_lfsr__W4* vlSelf);
void Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__lfsr_write_index__0(Vtaiga_sim_lfsr__W4* vlSelf);
void Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__1__KET____DOT__input_data_fifo__DOT__genblk1__DOT__lfsr_read_index__0(Vtaiga_sim_lfsr__W4* vlSelf);
void Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__lfsr_read_index__0(Vtaiga_sim_lfsr__W4* vlSelf);
void Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__1__KET____DOT__input_fifo__DOT__genblk1__DOT__lfsr_read_index__0(Vtaiga_sim_lfsr__W4* vlSelf);
void Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__lfsr_read_index__0(Vtaiga_sim_lfsr__W4* vlSelf);
void Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__lfsr_read_index__0(Vtaiga_sim_lfsr__W4* vlSelf);
void Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__lfsr_read_index__0(Vtaiga_sim_lfsr__W4* vlSelf);
void Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__lfsr_read_index__0(Vtaiga_sim_lfsr__W4* vlSelf);
void Vtaiga_sim_clz_tree___sequent__TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__genblk3__DOT__frac_clz__0(Vtaiga_sim_clz_tree* vlSelf);
void Vtaiga_sim_clz_tree___sequent__TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__genblk3__DOT__frac_clz__0(Vtaiga_sim_clz_tree* vlSelf);
void Vtaiga_sim_clz_tree___sequent__TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__pre_normalize_rs1__DOT__genblk1__DOT__frac_clz__0(Vtaiga_sim_clz_tree* vlSelf);
void Vtaiga_sim_clz_tree___sequent__TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__pre_normalize_rs2__DOT__genblk1__DOT__frac_clz__0(Vtaiga_sim_clz_tree* vlSelf);
void Vtaiga_sim_clz_tree___sequent__TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__genblk2__DOT__frac_clz__0(Vtaiga_sim_clz_tree* vlSelf);
void Vtaiga_sim___024root___sequent__TOP__3(Vtaiga_sim___024root* vlSelf);
void Vtaiga_sim___024root___combo__TOP__0(Vtaiga_sim___024root* vlSelf);

void Vtaiga_sim___024root___eval(Vtaiga_sim___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtaiga_sim__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtaiga_sim___024root___eval\n"); );
    // Body
    if (((IData)(vlSelf->clk) & (~ (IData)(vlSelf->__Vclklast__TOP__clk)))) {
        Vtaiga_sim___024root___sequent__TOP__0(vlSelf);
        Vtaiga_sim___024root___sequent__TOP__1(vlSelf);
        Vtaiga_sim___024root___sequent__TOP__2(vlSelf);
        Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__1__KET____DOT__input_fifo__DOT__genblk1__DOT__lfsr_write_index__0((&vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__1__KET____DOT__input_fifo__DOT__genblk1__DOT__lfsr_write_index));
        Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__1__KET____DOT__input_fifo__DOT__genblk1__DOT__lfsr_write_index__0((&vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__1__KET____DOT__input_data_fifo__DOT__genblk1__DOT__lfsr_write_index));
        Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__lfsr_write_index__0((&vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__lfsr_write_index));
        Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__lfsr_write_index__0((&vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__lfsr_write_index));
        Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__lfsr_write_index__0((&vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__lfsr_write_index));
        Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__lfsr_write_index__0((&vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__lfsr_write_index));
        Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__lfsr_write_index__0((&vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__lfsr_write_index));
        Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__1__KET____DOT__input_data_fifo__DOT__genblk1__DOT__lfsr_read_index__0((&vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__1__KET____DOT__input_data_fifo__DOT__genblk1__DOT__lfsr_read_index));
        Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__lfsr_read_index__0((&vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__genblk2__BRA__0__KET____DOT__input_data_fifo__DOT__genblk1__DOT__lfsr_read_index));
        Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__1__KET____DOT__input_fifo__DOT__genblk1__DOT__lfsr_read_index__0((&vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__1__KET____DOT__input_fifo__DOT__genblk1__DOT__lfsr_read_index));
        Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__lfsr_read_index__0((&vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__mem_returndata__DOT__genblk1__DOT__lfsr_read_index));
        Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__lfsr_read_index__0((&vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__genblk1__BRA__0__KET____DOT__input_fifo__DOT__genblk1__DOT__lfsr_read_index));
        Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__lfsr_read_index__0((&vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__mem_data__DOT__genblk1__DOT__lfsr_read_index));
        Vtaiga_sim_lfsr__W4___sequent__TOP__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__lfsr_read_index__0((&vlSymsp->TOP__taiga_sim__DOT__l2_arb__DOT__input_fifo__DOT__genblk1__DOT__lfsr_read_index));
        Vtaiga_sim_clz_tree___sequent__TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__genblk3__DOT__frac_clz__0((&vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__div_sqrt_inst__DOT__div__DOT__fp_div_core_inst__DOT__genblk3__DOT__frac_clz));
        Vtaiga_sim_clz_tree___sequent__TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__genblk3__DOT__frac_clz__0((&vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__MUL__DOT__genblk3__DOT__frac_clz));
        Vtaiga_sim_clz_tree___sequent__TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__pre_normalize_rs1__DOT__genblk1__DOT__frac_clz__0((&vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__pre_normalize_rs1__DOT__genblk1__DOT__frac_clz));
        Vtaiga_sim_clz_tree___sequent__TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__pre_normalize_rs2__DOT__genblk1__DOT__frac_clz__0((&vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_pre_processing_inst__DOT__pre_normalize_rs2__DOT__genblk1__DOT__frac_clz));
        Vtaiga_sim_clz_tree___sequent__TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__genblk2__DOT__frac_clz__0((&vlSymsp->TOP__taiga_sim__DOT__cpu__DOT__fpu_block__DOT__fpu_block__DOT__fp_madd_inst__DOT__ADD__DOT__genblk2__DOT__frac_clz));
        Vtaiga_sim___024root___sequent__TOP__3(vlSelf);
    }
    Vtaiga_sim___024root___combo__TOP__0(vlSelf);
    // Final
    vlSelf->__Vclklast__TOP__clk = vlSelf->clk;
}
