<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32665 Peripheral Driver API: rpu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign">
   <div id="projectname">MAX32665 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32665</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rpu_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rpu.h</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">/******************************************************************************</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> * Copyright (C) 2023 Maxim Integrated Products, Inc., All Rights Reserved.</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> *</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * to deal in the Software without restriction, including without limitation</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * and/or sell copies of the Software, and to permit persons to whom the</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * Software is furnished to do so, subject to the following conditions:</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * The above copyright notice and this permission notice shall be included</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> * in all copies or substantial portions of the Software.</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> *</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * OTHER DEALINGS IN THE SOFTWARE.</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> *</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> * Except as contained in this notice, the name of Maxim Integrated</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> * Products, Inc. shall not be used except as stated in the Maxim Integrated</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment"> * Products, Inc. Branding Policy.</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"> *</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> * The mere transfer of this software does not imply any licenses</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> * of trade secrets, proprietary technology, copyrights, patents,</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment"> * trademarks, maskwork rights, or any other form of intellectual</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"> * property whatsoever. Maxim Integrated Products, Inc. retains all</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> * ownership rights.</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> *</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/* Define to prevent redundant inclusion */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#ifndef LIBRARIES_PERIPHDRIVERS_INCLUDE_MAX32665_RPU_H_</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#define LIBRARIES_PERIPHDRIVERS_INCLUDE_MAX32665_RPU_H_</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/* **** Includes **** */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#include &quot;<a class="code" href="rpu__regs_8h.html">rpu_regs.h</a>&quot;</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">/* **** Definitions **** */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">// Bus Masters whose access to peripherals is controlled by the RPU</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    MXC_RPU_DMA0_ALLOW = 0x01,</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    MXC_RPU_DMA1_ALLOW = 0x02,</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    MXC_RPU_USB_ALLOW = 0x04,</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    MXC_RPU_SYS0_ALLOW = 0x08,</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    MXC_RPU_SYS1_ALLOW = 0x10,</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    MXC_RPU_SDMAD_ALLOW = 0x20,</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    MXC_RPU_SDMAI_ALLOW = 0x40,</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    MXC_RPU_CRYPTO_ALLOW = 0x80,</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    MXC_RPU_SDIO_ALLOW = 0x100</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>} mxc_rpu_allow_t;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">// Peripherals gated by the RPU</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    MXC_RPU_GCR = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga825b219b3f230d1b1e46121a81330e2b">MXC_R_RPU_GCR</a>,</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    MXC_RPU_FLC0 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#gaa6b3f26966806128b9526fd5afe8fefd">MXC_R_RPU_FLC0</a>,</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    MXC_RPU_SDHCCTRL = <a class="code hl_define" href="group___r_p_u___register___offsets.html#gac35bab8d18cc60bf5a2c26e6ac570fc8">MXC_R_RPU_SDHCCTRL</a>,</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    MXC_RPU_SIR = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga08e5da34f084d5828f0b7d87de0e3934">MXC_R_RPU_SIR</a>,</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    MXC_RPU_FCR = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga288078ece23c2fd5e462c487fef6b8cd">MXC_R_RPU_FCR</a>,</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    MXC_RPU_CRYPTO = <a class="code hl_define" href="group___r_p_u___register___offsets.html#gac0cdbecceb72f3258053951c87f60761">MXC_R_RPU_TPU</a>,</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    MXC_RPU_WDT0 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga4b9a63572672e8f54098314babb1cafe">MXC_R_RPU_WDT0</a>,</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    MXC_RPU_WDT1 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga8178aa4e26199e56b5638f4303bbe746">MXC_R_RPU_WDT1</a>,</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    MXC_RPU_WDT2 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#gadac918df083790b46d844d0a14e5a9db">MXC_R_RPU_WDT2</a>,</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    MXC_RPU_SMON = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga6b246b4f9b96120df219e2bd17136c2b">MXC_R_RPU_SMON</a>,</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    MXC_RPU_SIMO = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga1d0f34cba28bac53dc792c9771bac914">MXC_R_RPU_SIMO</a>,</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    MXC_RPU_DVS = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga60bf4b11fd8fc194e351b18143bb9fc3">MXC_R_RPU_DVS</a>,</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    MXC_RPU_RTC = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga1ce634242a53c466a24d37c7d1f5b1db">MXC_R_RPU_RTC</a>,</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    MXC_RPU_WUT = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga195ab65b469105cd3b9f94f39a9f2211">MXC_R_RPU_WUT</a>,</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    MXC_RPU_PWRSEQ = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga3aa16487adf823d6da62ef102304513a">MXC_R_RPU_PWRSEQ</a>,</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    MXC_RPU_MCR = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga21b6c3af682ef64e5178e15e509588da">MXC_R_RPU_MCR</a>,</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    MXC_RPU_GPIO0 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga75ed135f829f917e0a5df435779b6cb9">MXC_R_RPU_GPIO0</a>,</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    MXC_RPU_GPIO1 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga6485a93c06828e0a150fed7a9f606416">MXC_R_RPU_GPIO1</a>,</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    MXC_RPU_TMR0 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#gab2d78a4ac627079ab600e4d70f37f9d6">MXC_R_RPU_TMR0</a>,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    MXC_RPU_TMR1 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga54091642839ac8e783bc70518fce2b32">MXC_R_RPU_TMR1</a>,</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    MXC_RPU_TMR2 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga54b0a6e7c104e60ee4052bc26c2dc6bc">MXC_R_RPU_TMR2</a>,</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    MXC_RPU_TMR3 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#gaf1f0e4cd8e917fb7623020ecc35db7b8">MXC_R_RPU_TMR3</a>,</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    MXC_RPU_TMR4 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#gaccea9e5decdbbb8f69e6bb4c7f5f835b">MXC_R_RPU_TMR4</a>,</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    MXC_RPU_TMR5 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#gabd1887d752901b0228a696b5436f2adf">MXC_R_RPU_TMR5</a>,</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    MXC_RPU_HTIMER0 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga01b922fb60ac3bd05effd03440ea8a52">MXC_R_RPU_HTIMER0</a>,</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    MXC_RPU_HTIMER1 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#gaa58379e2534bb94356a25513fcd63fb9">MXC_R_RPU_HTIMER1</a>,</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    MXC_RPU_I2C0_BUS0 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#gaefb51f683d5b95a5eb7f8b96baa916e0">MXC_R_RPU_I2C0_BUS0</a>,</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    MXC_RPU_I2C1_BUS0 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga35491a688595e6a95011d50b045fa087">MXC_R_RPU_I2C1_BUS0</a>,</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    MXC_RPU_I2C2_BUS0 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga3c770e9f2dac8ddb3d8811ab78ed4ec5">MXC_R_RPU_I2C2_BUS0</a>,</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    MXC_RPU_SPIXFM = <a class="code hl_define" href="group___r_p_u___register___offsets.html#gae1db0eeb2bf918bcd61de3eb74150a9d">MXC_R_RPU_SPIXFM</a>,</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    MXC_RPU_SPIXFC = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga36ab22a27b914e37e8ac89738b311409">MXC_R_RPU_SPIXFC</a>,</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>    MXC_RPU_DMA0 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga057a038e76a4e64b85b8ae1a1efea609">MXC_R_RPU_DMA0</a>,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    MXC_RPU_FLC1 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga0bc3cc9ea9796806169c81de21f64850">MXC_R_RPU_FLC1</a>,</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    MXC_RPU_ICC0 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga25089af9382221427f076a0a744dcbc0">MXC_R_RPU_ICC0</a>,</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    MXC_RPU_ICC1 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga4b79d6a28a97c7e4672d87343f6e000a">MXC_R_RPU_ICC1</a>,</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    MXC_RPU_SFCC = <a class="code hl_define" href="group___r_p_u___register___offsets.html#gaa5c2e1662d3e38eeb649437d5ea7b732">MXC_R_RPU_SFCC</a>,</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    MXC_RPU_SRCC = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga5f1e62fc14fe4e1804029026aef6a31c">MXC_R_RPU_SRCC</a>,</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    MXC_RPU_ADC = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga5ddb3702ca58e824b39080fd943ad0e8">MXC_R_RPU_ADC</a>,</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    MXC_RPU_DMA1 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#gaae53b6ab781ae22de703e2eefe48cf8a">MXC_R_RPU_DMA1</a>,</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    MXC_RPU_SDMA = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga8a5327625d0202b91e35df282035fb15">MXC_R_RPU_SDMA</a>,</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    MXC_RPU_SPIXR = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga81a72a43bdfa013b0483f14367077d90">MXC_R_RPU_SPIXR</a>,</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    MXC_RPU_PTG_BUS0 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga3d11b03929af18e7a7a25937b1c9b63c">MXC_R_RPU_PTG_BUS0</a>,</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    MXC_RPU_OWM = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga2f9642cfb30ad9b3022f70b6866a7b66">MXC_R_RPU_OWM</a>,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    MXC_RPU_SEMA = <a class="code hl_define" href="group___r_p_u___register___offsets.html#gacba86cb3b3d9b5e6fb6eaa0ea8c9f94d">MXC_R_RPU_SEMA</a>,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    MXC_RPU_UART0 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga85374954f0649679ed9bb6c2285462a0">MXC_R_RPU_UART0</a>,</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    MXC_RPU_UART1 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#gab8f74f1ffbabee67c6e99a7ec0db1ec1">MXC_R_RPU_UART1</a>,</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    MXC_RPU_UART2 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#gac516a6afad33b1224b22756bf1eb996c">MXC_R_RPU_UART2</a>,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    MXC_RPU_SPI1 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga6e25854a9510774e7aa70a1cd10f79c9">MXC_R_RPU_SPI1</a>,</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    MXC_RPU_SPI2 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga50ac3cdb93d1c48ace45667fec075bfe">MXC_R_RPU_SPI2</a>,</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    MXC_RPU_AUDIO = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga62858ee59d0413033e261d2fa6ac3260">MXC_R_RPU_AUDIO</a>,</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    MXC_RPU_TRNG = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga941d1c10cedf99ac6175ffe1fd13348c">MXC_R_RPU_TRNG</a>,</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    MXC_RPU_BTLE = <a class="code hl_define" href="group___r_p_u___register___offsets.html#gaceec8d8b6f34220875c91ce9d95e4fdb">MXC_R_RPU_BTLE</a>,</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    MXC_RPU_USBHS = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga83f9fb182fac2146eeb38d7f4c2f48f1">MXC_R_RPU_USBHS</a>,</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    MXC_RPU_SDIO = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga875e2159d2590cb82bb0aaf08a896894">MXC_R_RPU_SDIO</a>,</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    MXC_RPU_SPIXFM_FIFO = <a class="code hl_define" href="group___r_p_u___register___offsets.html#ga6b6a5dae810e7d32ca362d3cedd1cbdf">MXC_R_RPU_SPIXFM_FIFO</a>,</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    MXC_RPU_SPI0 = <a class="code hl_define" href="group___r_p_u___register___offsets.html#gaaead5559747a6cf80244155c9a3fb00d">MXC_R_RPU_SPI0</a></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>} mxc_rpu_device_t;</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/* **** Function Prototypes **** */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="group__rpu.html#gadf2f6ffae2c7e31d580300962b8324ce">  139</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="group__rpu.html#gadf2f6ffae2c7e31d580300962b8324ce">MXC_RPU_Allow</a>(mxc_rpu_device_t periph, uint32_t allow_mask);</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="group__rpu.html#ga295a6060c4639b98898f628e6b4c4c1c">  148</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="group__rpu.html#ga295a6060c4639b98898f628e6b4c4c1c">MXC_RPU_Disallow</a>(mxc_rpu_device_t periph, uint32_t disallow_mask);</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="group__rpu.html#ga86aa0d20216cbeac4eb17c416026be8c">  155</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="group__rpu.html#ga86aa0d20216cbeac4eb17c416026be8c">MXC_RPU_IsAllowed</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>}</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#endif </span><span class="comment">// LIBRARIES_PERIPHDRIVERS_INCLUDE_MAX32665_RPU_H_</span></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga01b922fb60ac3bd05effd03440ea8a52"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga01b922fb60ac3bd05effd03440ea8a52">MXC_R_RPU_HTIMER0</a></div><div class="ttdeci">#define MXC_R_RPU_HTIMER0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:249</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga057a038e76a4e64b85b8ae1a1efea609"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga057a038e76a4e64b85b8ae1a1efea609">MXC_R_RPU_DMA0</a></div><div class="ttdeci">#define MXC_R_RPU_DMA0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:256</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga08e5da34f084d5828f0b7d87de0e3934"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga08e5da34f084d5828f0b7d87de0e3934">MXC_R_RPU_SIR</a></div><div class="ttdeci">#define MXC_R_RPU_SIR</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:226</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga0bc3cc9ea9796806169c81de21f64850"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga0bc3cc9ea9796806169c81de21f64850">MXC_R_RPU_FLC1</a></div><div class="ttdeci">#define MXC_R_RPU_FLC1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:258</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga195ab65b469105cd3b9f94f39a9f2211"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga195ab65b469105cd3b9f94f39a9f2211">MXC_R_RPU_WUT</a></div><div class="ttdeci">#define MXC_R_RPU_WUT</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:238</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga1ce634242a53c466a24d37c7d1f5b1db"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga1ce634242a53c466a24d37c7d1f5b1db">MXC_R_RPU_RTC</a></div><div class="ttdeci">#define MXC_R_RPU_RTC</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:237</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga1d0f34cba28bac53dc792c9771bac914"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga1d0f34cba28bac53dc792c9771bac914">MXC_R_RPU_SIMO</a></div><div class="ttdeci">#define MXC_R_RPU_SIMO</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:234</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga21b6c3af682ef64e5178e15e509588da"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga21b6c3af682ef64e5178e15e509588da">MXC_R_RPU_MCR</a></div><div class="ttdeci">#define MXC_R_RPU_MCR</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:240</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga25089af9382221427f076a0a744dcbc0"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga25089af9382221427f076a0a744dcbc0">MXC_R_RPU_ICC0</a></div><div class="ttdeci">#define MXC_R_RPU_ICC0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:259</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga288078ece23c2fd5e462c487fef6b8cd"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga288078ece23c2fd5e462c487fef6b8cd">MXC_R_RPU_FCR</a></div><div class="ttdeci">#define MXC_R_RPU_FCR</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:227</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga2f9642cfb30ad9b3022f70b6866a7b66"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga2f9642cfb30ad9b3022f70b6866a7b66">MXC_R_RPU_OWM</a></div><div class="ttdeci">#define MXC_R_RPU_OWM</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:269</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga35491a688595e6a95011d50b045fa087"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga35491a688595e6a95011d50b045fa087">MXC_R_RPU_I2C1_BUS0</a></div><div class="ttdeci">#define MXC_R_RPU_I2C1_BUS0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:252</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga36ab22a27b914e37e8ac89738b311409"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga36ab22a27b914e37e8ac89738b311409">MXC_R_RPU_SPIXFC</a></div><div class="ttdeci">#define MXC_R_RPU_SPIXFC</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:255</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga3aa16487adf823d6da62ef102304513a"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga3aa16487adf823d6da62ef102304513a">MXC_R_RPU_PWRSEQ</a></div><div class="ttdeci">#define MXC_R_RPU_PWRSEQ</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:239</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga3c770e9f2dac8ddb3d8811ab78ed4ec5"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga3c770e9f2dac8ddb3d8811ab78ed4ec5">MXC_R_RPU_I2C2_BUS0</a></div><div class="ttdeci">#define MXC_R_RPU_I2C2_BUS0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:253</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga3d11b03929af18e7a7a25937b1c9b63c"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga3d11b03929af18e7a7a25937b1c9b63c">MXC_R_RPU_PTG_BUS0</a></div><div class="ttdeci">#define MXC_R_RPU_PTG_BUS0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:268</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga4b79d6a28a97c7e4672d87343f6e000a"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga4b79d6a28a97c7e4672d87343f6e000a">MXC_R_RPU_ICC1</a></div><div class="ttdeci">#define MXC_R_RPU_ICC1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:260</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga4b9a63572672e8f54098314babb1cafe"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga4b9a63572672e8f54098314babb1cafe">MXC_R_RPU_WDT0</a></div><div class="ttdeci">#define MXC_R_RPU_WDT0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:230</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga50ac3cdb93d1c48ace45667fec075bfe"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga50ac3cdb93d1c48ace45667fec075bfe">MXC_R_RPU_SPI2</a></div><div class="ttdeci">#define MXC_R_RPU_SPI2</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:275</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga54091642839ac8e783bc70518fce2b32"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga54091642839ac8e783bc70518fce2b32">MXC_R_RPU_TMR1</a></div><div class="ttdeci">#define MXC_R_RPU_TMR1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:244</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga54b0a6e7c104e60ee4052bc26c2dc6bc"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga54b0a6e7c104e60ee4052bc26c2dc6bc">MXC_R_RPU_TMR2</a></div><div class="ttdeci">#define MXC_R_RPU_TMR2</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:245</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga5ddb3702ca58e824b39080fd943ad0e8"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga5ddb3702ca58e824b39080fd943ad0e8">MXC_R_RPU_ADC</a></div><div class="ttdeci">#define MXC_R_RPU_ADC</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:263</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga5f1e62fc14fe4e1804029026aef6a31c"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga5f1e62fc14fe4e1804029026aef6a31c">MXC_R_RPU_SRCC</a></div><div class="ttdeci">#define MXC_R_RPU_SRCC</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:262</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga60bf4b11fd8fc194e351b18143bb9fc3"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga60bf4b11fd8fc194e351b18143bb9fc3">MXC_R_RPU_DVS</a></div><div class="ttdeci">#define MXC_R_RPU_DVS</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:235</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga62858ee59d0413033e261d2fa6ac3260"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga62858ee59d0413033e261d2fa6ac3260">MXC_R_RPU_AUDIO</a></div><div class="ttdeci">#define MXC_R_RPU_AUDIO</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:276</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga6485a93c06828e0a150fed7a9f606416"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga6485a93c06828e0a150fed7a9f606416">MXC_R_RPU_GPIO1</a></div><div class="ttdeci">#define MXC_R_RPU_GPIO1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:242</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga6b246b4f9b96120df219e2bd17136c2b"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga6b246b4f9b96120df219e2bd17136c2b">MXC_R_RPU_SMON</a></div><div class="ttdeci">#define MXC_R_RPU_SMON</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:233</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga6b6a5dae810e7d32ca362d3cedd1cbdf"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga6b6a5dae810e7d32ca362d3cedd1cbdf">MXC_R_RPU_SPIXFM_FIFO</a></div><div class="ttdeci">#define MXC_R_RPU_SPIXFM_FIFO</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:281</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga6e25854a9510774e7aa70a1cd10f79c9"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga6e25854a9510774e7aa70a1cd10f79c9">MXC_R_RPU_SPI1</a></div><div class="ttdeci">#define MXC_R_RPU_SPI1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:274</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga75ed135f829f917e0a5df435779b6cb9"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga75ed135f829f917e0a5df435779b6cb9">MXC_R_RPU_GPIO0</a></div><div class="ttdeci">#define MXC_R_RPU_GPIO0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:241</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga8178aa4e26199e56b5638f4303bbe746"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga8178aa4e26199e56b5638f4303bbe746">MXC_R_RPU_WDT1</a></div><div class="ttdeci">#define MXC_R_RPU_WDT1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:231</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga81a72a43bdfa013b0483f14367077d90"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga81a72a43bdfa013b0483f14367077d90">MXC_R_RPU_SPIXR</a></div><div class="ttdeci">#define MXC_R_RPU_SPIXR</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:267</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga825b219b3f230d1b1e46121a81330e2b"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga825b219b3f230d1b1e46121a81330e2b">MXC_R_RPU_GCR</a></div><div class="ttdeci">#define MXC_R_RPU_GCR</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:225</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga83f9fb182fac2146eeb38d7f4c2f48f1"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga83f9fb182fac2146eeb38d7f4c2f48f1">MXC_R_RPU_USBHS</a></div><div class="ttdeci">#define MXC_R_RPU_USBHS</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:279</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga85374954f0649679ed9bb6c2285462a0"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga85374954f0649679ed9bb6c2285462a0">MXC_R_RPU_UART0</a></div><div class="ttdeci">#define MXC_R_RPU_UART0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:271</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga875e2159d2590cb82bb0aaf08a896894"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga875e2159d2590cb82bb0aaf08a896894">MXC_R_RPU_SDIO</a></div><div class="ttdeci">#define MXC_R_RPU_SDIO</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:280</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga8a5327625d0202b91e35df282035fb15"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga8a5327625d0202b91e35df282035fb15">MXC_R_RPU_SDMA</a></div><div class="ttdeci">#define MXC_R_RPU_SDMA</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:265</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_ga941d1c10cedf99ac6175ffe1fd13348c"><div class="ttname"><a href="group___r_p_u___register___offsets.html#ga941d1c10cedf99ac6175ffe1fd13348c">MXC_R_RPU_TRNG</a></div><div class="ttdeci">#define MXC_R_RPU_TRNG</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:277</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_gaa58379e2534bb94356a25513fcd63fb9"><div class="ttname"><a href="group___r_p_u___register___offsets.html#gaa58379e2534bb94356a25513fcd63fb9">MXC_R_RPU_HTIMER1</a></div><div class="ttdeci">#define MXC_R_RPU_HTIMER1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:250</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_gaa5c2e1662d3e38eeb649437d5ea7b732"><div class="ttname"><a href="group___r_p_u___register___offsets.html#gaa5c2e1662d3e38eeb649437d5ea7b732">MXC_R_RPU_SFCC</a></div><div class="ttdeci">#define MXC_R_RPU_SFCC</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:261</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_gaa6b3f26966806128b9526fd5afe8fefd"><div class="ttname"><a href="group___r_p_u___register___offsets.html#gaa6b3f26966806128b9526fd5afe8fefd">MXC_R_RPU_FLC0</a></div><div class="ttdeci">#define MXC_R_RPU_FLC0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:257</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_gaae53b6ab781ae22de703e2eefe48cf8a"><div class="ttname"><a href="group___r_p_u___register___offsets.html#gaae53b6ab781ae22de703e2eefe48cf8a">MXC_R_RPU_DMA1</a></div><div class="ttdeci">#define MXC_R_RPU_DMA1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:264</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_gaaead5559747a6cf80244155c9a3fb00d"><div class="ttname"><a href="group___r_p_u___register___offsets.html#gaaead5559747a6cf80244155c9a3fb00d">MXC_R_RPU_SPI0</a></div><div class="ttdeci">#define MXC_R_RPU_SPI0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:282</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_gab2d78a4ac627079ab600e4d70f37f9d6"><div class="ttname"><a href="group___r_p_u___register___offsets.html#gab2d78a4ac627079ab600e4d70f37f9d6">MXC_R_RPU_TMR0</a></div><div class="ttdeci">#define MXC_R_RPU_TMR0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:243</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_gab8f74f1ffbabee67c6e99a7ec0db1ec1"><div class="ttname"><a href="group___r_p_u___register___offsets.html#gab8f74f1ffbabee67c6e99a7ec0db1ec1">MXC_R_RPU_UART1</a></div><div class="ttdeci">#define MXC_R_RPU_UART1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:272</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_gabd1887d752901b0228a696b5436f2adf"><div class="ttname"><a href="group___r_p_u___register___offsets.html#gabd1887d752901b0228a696b5436f2adf">MXC_R_RPU_TMR5</a></div><div class="ttdeci">#define MXC_R_RPU_TMR5</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:248</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_gac0cdbecceb72f3258053951c87f60761"><div class="ttname"><a href="group___r_p_u___register___offsets.html#gac0cdbecceb72f3258053951c87f60761">MXC_R_RPU_TPU</a></div><div class="ttdeci">#define MXC_R_RPU_TPU</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:228</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_gac35bab8d18cc60bf5a2c26e6ac570fc8"><div class="ttname"><a href="group___r_p_u___register___offsets.html#gac35bab8d18cc60bf5a2c26e6ac570fc8">MXC_R_RPU_SDHCCTRL</a></div><div class="ttdeci">#define MXC_R_RPU_SDHCCTRL</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:266</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_gac516a6afad33b1224b22756bf1eb996c"><div class="ttname"><a href="group___r_p_u___register___offsets.html#gac516a6afad33b1224b22756bf1eb996c">MXC_R_RPU_UART2</a></div><div class="ttdeci">#define MXC_R_RPU_UART2</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:273</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_gacba86cb3b3d9b5e6fb6eaa0ea8c9f94d"><div class="ttname"><a href="group___r_p_u___register___offsets.html#gacba86cb3b3d9b5e6fb6eaa0ea8c9f94d">MXC_R_RPU_SEMA</a></div><div class="ttdeci">#define MXC_R_RPU_SEMA</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:270</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_gaccea9e5decdbbb8f69e6bb4c7f5f835b"><div class="ttname"><a href="group___r_p_u___register___offsets.html#gaccea9e5decdbbb8f69e6bb4c7f5f835b">MXC_R_RPU_TMR4</a></div><div class="ttdeci">#define MXC_R_RPU_TMR4</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:247</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_gaceec8d8b6f34220875c91ce9d95e4fdb"><div class="ttname"><a href="group___r_p_u___register___offsets.html#gaceec8d8b6f34220875c91ce9d95e4fdb">MXC_R_RPU_BTLE</a></div><div class="ttdeci">#define MXC_R_RPU_BTLE</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:278</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_gadac918df083790b46d844d0a14e5a9db"><div class="ttname"><a href="group___r_p_u___register___offsets.html#gadac918df083790b46d844d0a14e5a9db">MXC_R_RPU_WDT2</a></div><div class="ttdeci">#define MXC_R_RPU_WDT2</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:232</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_gae1db0eeb2bf918bcd61de3eb74150a9d"><div class="ttname"><a href="group___r_p_u___register___offsets.html#gae1db0eeb2bf918bcd61de3eb74150a9d">MXC_R_RPU_SPIXFM</a></div><div class="ttdeci">#define MXC_R_RPU_SPIXFM</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:254</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_gaefb51f683d5b95a5eb7f8b96baa916e0"><div class="ttname"><a href="group___r_p_u___register___offsets.html#gaefb51f683d5b95a5eb7f8b96baa916e0">MXC_R_RPU_I2C0_BUS0</a></div><div class="ttdeci">#define MXC_R_RPU_I2C0_BUS0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:251</div></div>
<div class="ttc" id="agroup___r_p_u___register___offsets_html_gaf1f0e4cd8e917fb7623020ecc35db7b8"><div class="ttname"><a href="group___r_p_u___register___offsets.html#gaf1f0e4cd8e917fb7623020ecc35db7b8">MXC_R_RPU_TMR3</a></div><div class="ttdeci">#define MXC_R_RPU_TMR3</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:246</div></div>
<div class="ttc" id="agroup__rpu_html_ga295a6060c4639b98898f628e6b4c4c1c"><div class="ttname"><a href="group__rpu.html#ga295a6060c4639b98898f628e6b4c4c1c">MXC_RPU_Disallow</a></div><div class="ttdeci">int MXC_RPU_Disallow(mxc_rpu_device_t periph, uint32_t disallow_mask)</div><div class="ttdoc">Disable access to peripherals restricted by the RPU This function must be called from handler (privil...</div></div>
<div class="ttc" id="agroup__rpu_html_ga86aa0d20216cbeac4eb17c416026be8c"><div class="ttname"><a href="group__rpu.html#ga86aa0d20216cbeac4eb17c416026be8c">MXC_RPU_IsAllowed</a></div><div class="ttdeci">int MXC_RPU_IsAllowed(void)</div><div class="ttdoc">Check to see if this process is running in handler mode.</div></div>
<div class="ttc" id="agroup__rpu_html_gadf2f6ffae2c7e31d580300962b8324ce"><div class="ttname"><a href="group__rpu.html#gadf2f6ffae2c7e31d580300962b8324ce">MXC_RPU_Allow</a></div><div class="ttdeci">int MXC_RPU_Allow(mxc_rpu_device_t periph, uint32_t allow_mask)</div><div class="ttdoc">Enable access to peripherals restricted by the RPU This function must be called from handler (privile...</div></div>
<div class="ttc" id="arpu__regs_8h_html"><div class="ttname"><a href="rpu__regs_8h.html">rpu_regs.h</a></div><div class="ttdoc">Registers, Bit Masks and Bit Positions for the RPU Peripheral Module.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_6c2dc05b6a02a89df6bfbc7637170ed8.html">Include</a></li><li class="navelem"><a class="el" href="dir_ff3a3eb0fa2363f2f676c4d2ad0d5eb2.html">MAX32665</a></li><li class="navelem"><b>rpu.h</b></li>
    <li class="footer">Generated on Thu Jul 27 2023 18:44:11 for MAX32665 Peripheral Driver API by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
