Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Tue Jun  3 17:04:24 2025
| Host              : yahia running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file {D:/fourth year/second semester/Digital IC/project/synthesis/timing_report_critical_path.txt}
| Design            : FFT
| Device            : xcvu440-flga2892
| Speed File        : -2  PRODUCTION 1.25.01 01-12-2017
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 258 input ports with no input delay specified. (HIGH)

enable
fft_points[0]
fft_points[100]
fft_points[101]
fft_points[102]
fft_points[103]
fft_points[104]
fft_points[105]
fft_points[106]
fft_points[107]
fft_points[108]
fft_points[109]
fft_points[10]
fft_points[110]
fft_points[111]
fft_points[112]
fft_points[113]
fft_points[114]
fft_points[115]
fft_points[116]
fft_points[117]
fft_points[118]
fft_points[119]
fft_points[11]
fft_points[120]
fft_points[121]
fft_points[122]
fft_points[123]
fft_points[124]
fft_points[125]
fft_points[126]
fft_points[127]
fft_points[128]
fft_points[129]
fft_points[12]
fft_points[130]
fft_points[131]
fft_points[132]
fft_points[133]
fft_points[134]
fft_points[135]
fft_points[136]
fft_points[137]
fft_points[138]
fft_points[139]
fft_points[13]
fft_points[140]
fft_points[141]
fft_points[142]
fft_points[143]
fft_points[144]
fft_points[145]
fft_points[146]
fft_points[147]
fft_points[148]
fft_points[149]
fft_points[14]
fft_points[150]
fft_points[151]
fft_points[152]
fft_points[153]
fft_points[154]
fft_points[155]
fft_points[156]
fft_points[157]
fft_points[158]
fft_points[159]
fft_points[15]
fft_points[160]
fft_points[161]
fft_points[162]
fft_points[163]
fft_points[164]
fft_points[165]
fft_points[166]
fft_points[167]
fft_points[168]
fft_points[169]
fft_points[16]
fft_points[170]
fft_points[171]
fft_points[172]
fft_points[173]
fft_points[174]
fft_points[175]
fft_points[176]
fft_points[177]
fft_points[178]
fft_points[179]
fft_points[17]
fft_points[180]
fft_points[181]
fft_points[182]
fft_points[183]
fft_points[184]
fft_points[185]
fft_points[186]
fft_points[187]
fft_points[188]
fft_points[189]
fft_points[18]
fft_points[190]
fft_points[191]
fft_points[192]
fft_points[193]
fft_points[194]
fft_points[195]
fft_points[196]
fft_points[197]
fft_points[198]
fft_points[199]
fft_points[19]
fft_points[1]
fft_points[200]
fft_points[201]
fft_points[202]
fft_points[203]
fft_points[204]
fft_points[205]
fft_points[206]
fft_points[207]
fft_points[208]
fft_points[209]
fft_points[20]
fft_points[210]
fft_points[211]
fft_points[212]
fft_points[213]
fft_points[214]
fft_points[215]
fft_points[216]
fft_points[217]
fft_points[218]
fft_points[219]
fft_points[21]
fft_points[220]
fft_points[221]
fft_points[222]
fft_points[223]
fft_points[224]
fft_points[225]
fft_points[226]
fft_points[227]
fft_points[228]
fft_points[229]
fft_points[22]
fft_points[230]
fft_points[231]
fft_points[232]
fft_points[233]
fft_points[234]
fft_points[235]
fft_points[236]
fft_points[237]
fft_points[238]
fft_points[239]
fft_points[23]
fft_points[240]
fft_points[241]
fft_points[242]
fft_points[243]
fft_points[244]
fft_points[245]
fft_points[246]
fft_points[247]
fft_points[248]
fft_points[249]
fft_points[24]
fft_points[250]
fft_points[251]
fft_points[252]
fft_points[253]
fft_points[254]
fft_points[255]
fft_points[25]
fft_points[26]
fft_points[27]
fft_points[28]
fft_points[29]
fft_points[2]
fft_points[30]
fft_points[31]
fft_points[32]
fft_points[33]
fft_points[34]
fft_points[35]
fft_points[36]
fft_points[37]
fft_points[38]
fft_points[39]
fft_points[3]
fft_points[40]
fft_points[41]
fft_points[42]
fft_points[43]
fft_points[44]
fft_points[45]
fft_points[46]
fft_points[47]
fft_points[48]
fft_points[49]
fft_points[4]
fft_points[50]
fft_points[51]
fft_points[52]
fft_points[53]
fft_points[54]
fft_points[55]
fft_points[56]
fft_points[57]
fft_points[58]
fft_points[59]
fft_points[5]
fft_points[60]
fft_points[61]
fft_points[62]
fft_points[63]
fft_points[64]
fft_points[65]
fft_points[66]
fft_points[67]
fft_points[68]
fft_points[69]
fft_points[6]
fft_points[70]
fft_points[71]
fft_points[72]
fft_points[73]
fft_points[74]
fft_points[75]
fft_points[76]
fft_points[77]
fft_points[78]
fft_points[79]
fft_points[7]
fft_points[80]
fft_points[81]
fft_points[82]
fft_points[83]
fft_points[84]
fft_points[85]
fft_points[86]
fft_points[87]
fft_points[88]
fft_points[89]
fft_points[8]
fft_points[90]
fft_points[91]
fft_points[92]
fft_points[93]
fft_points[94]
fft_points[95]
fft_points[96]
fft_points[97]
fft_points[98]
fft_points[99]
fft_points[9]
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1025 ports with no output delay specified. (HIGH)

imag_output[0]
imag_output[100]
imag_output[101]
imag_output[102]
imag_output[103]
imag_output[104]
imag_output[105]
imag_output[106]
imag_output[107]
imag_output[108]
imag_output[109]
imag_output[10]
imag_output[110]
imag_output[111]
imag_output[112]
imag_output[113]
imag_output[114]
imag_output[115]
imag_output[116]
imag_output[117]
imag_output[118]
imag_output[119]
imag_output[11]
imag_output[120]
imag_output[121]
imag_output[122]
imag_output[123]
imag_output[124]
imag_output[125]
imag_output[126]
imag_output[127]
imag_output[128]
imag_output[129]
imag_output[12]
imag_output[130]
imag_output[131]
imag_output[132]
imag_output[133]
imag_output[134]
imag_output[135]
imag_output[136]
imag_output[137]
imag_output[138]
imag_output[139]
imag_output[13]
imag_output[140]
imag_output[141]
imag_output[142]
imag_output[143]
imag_output[144]
imag_output[145]
imag_output[146]
imag_output[147]
imag_output[148]
imag_output[149]
imag_output[14]
imag_output[150]
imag_output[151]
imag_output[152]
imag_output[153]
imag_output[154]
imag_output[155]
imag_output[156]
imag_output[157]
imag_output[158]
imag_output[159]
imag_output[15]
imag_output[160]
imag_output[161]
imag_output[162]
imag_output[163]
imag_output[164]
imag_output[165]
imag_output[166]
imag_output[167]
imag_output[168]
imag_output[169]
imag_output[16]
imag_output[170]
imag_output[171]
imag_output[172]
imag_output[173]
imag_output[174]
imag_output[175]
imag_output[176]
imag_output[177]
imag_output[178]
imag_output[179]
imag_output[17]
imag_output[180]
imag_output[181]
imag_output[182]
imag_output[183]
imag_output[184]
imag_output[185]
imag_output[186]
imag_output[187]
imag_output[188]
imag_output[189]
imag_output[18]
imag_output[190]
imag_output[191]
imag_output[192]
imag_output[193]
imag_output[194]
imag_output[195]
imag_output[196]
imag_output[197]
imag_output[198]
imag_output[199]
imag_output[19]
imag_output[1]
imag_output[200]
imag_output[201]
imag_output[202]
imag_output[203]
imag_output[204]
imag_output[205]
imag_output[206]
imag_output[207]
imag_output[208]
imag_output[209]
imag_output[20]
imag_output[210]
imag_output[211]
imag_output[212]
imag_output[213]
imag_output[214]
imag_output[215]
imag_output[216]
imag_output[217]
imag_output[218]
imag_output[219]
imag_output[21]
imag_output[220]
imag_output[221]
imag_output[222]
imag_output[223]
imag_output[224]
imag_output[225]
imag_output[226]
imag_output[227]
imag_output[228]
imag_output[229]
imag_output[22]
imag_output[230]
imag_output[231]
imag_output[232]
imag_output[233]
imag_output[234]
imag_output[235]
imag_output[236]
imag_output[237]
imag_output[238]
imag_output[239]
imag_output[23]
imag_output[240]
imag_output[241]
imag_output[242]
imag_output[243]
imag_output[244]
imag_output[245]
imag_output[246]
imag_output[247]
imag_output[248]
imag_output[249]
imag_output[24]
imag_output[250]
imag_output[251]
imag_output[252]
imag_output[253]
imag_output[254]
imag_output[255]
imag_output[256]
imag_output[257]
imag_output[258]
imag_output[259]
imag_output[25]
imag_output[260]
imag_output[261]
imag_output[262]
imag_output[263]
imag_output[264]
imag_output[265]
imag_output[266]
imag_output[267]
imag_output[268]
imag_output[269]
imag_output[26]
imag_output[270]
imag_output[271]
imag_output[272]
imag_output[273]
imag_output[274]
imag_output[275]
imag_output[276]
imag_output[277]
imag_output[278]
imag_output[279]
imag_output[27]
imag_output[280]
imag_output[281]
imag_output[282]
imag_output[283]
imag_output[284]
imag_output[285]
imag_output[286]
imag_output[287]
imag_output[288]
imag_output[289]
imag_output[28]
imag_output[290]
imag_output[291]
imag_output[292]
imag_output[293]
imag_output[294]
imag_output[295]
imag_output[296]
imag_output[297]
imag_output[298]
imag_output[299]
imag_output[29]
imag_output[2]
imag_output[300]
imag_output[301]
imag_output[302]
imag_output[303]
imag_output[304]
imag_output[305]
imag_output[306]
imag_output[307]
imag_output[308]
imag_output[309]
imag_output[30]
imag_output[310]
imag_output[311]
imag_output[312]
imag_output[313]
imag_output[314]
imag_output[315]
imag_output[316]
imag_output[317]
imag_output[318]
imag_output[319]
imag_output[31]
imag_output[320]
imag_output[321]
imag_output[322]
imag_output[323]
imag_output[324]
imag_output[325]
imag_output[326]
imag_output[327]
imag_output[328]
imag_output[329]
imag_output[32]
imag_output[330]
imag_output[331]
imag_output[332]
imag_output[333]
imag_output[334]
imag_output[335]
imag_output[336]
imag_output[337]
imag_output[338]
imag_output[339]
imag_output[33]
imag_output[340]
imag_output[341]
imag_output[342]
imag_output[343]
imag_output[344]
imag_output[345]
imag_output[346]
imag_output[347]
imag_output[348]
imag_output[349]
imag_output[34]
imag_output[350]
imag_output[351]
imag_output[352]
imag_output[353]
imag_output[354]
imag_output[355]
imag_output[356]
imag_output[357]
imag_output[358]
imag_output[359]
imag_output[35]
imag_output[360]
imag_output[361]
imag_output[362]
imag_output[363]
imag_output[364]
imag_output[365]
imag_output[366]
imag_output[367]
imag_output[368]
imag_output[369]
imag_output[36]
imag_output[370]
imag_output[371]
imag_output[372]
imag_output[373]
imag_output[374]
imag_output[375]
imag_output[376]
imag_output[377]
imag_output[378]
imag_output[379]
imag_output[37]
imag_output[380]
imag_output[381]
imag_output[382]
imag_output[383]
imag_output[384]
imag_output[385]
imag_output[386]
imag_output[387]
imag_output[388]
imag_output[389]
imag_output[38]
imag_output[390]
imag_output[391]
imag_output[392]
imag_output[393]
imag_output[394]
imag_output[395]
imag_output[396]
imag_output[397]
imag_output[398]
imag_output[399]
imag_output[39]
imag_output[3]
imag_output[400]
imag_output[401]
imag_output[402]
imag_output[403]
imag_output[404]
imag_output[405]
imag_output[406]
imag_output[407]
imag_output[408]
imag_output[409]
imag_output[40]
imag_output[410]
imag_output[411]
imag_output[412]
imag_output[413]
imag_output[414]
imag_output[415]
imag_output[416]
imag_output[417]
imag_output[418]
imag_output[419]
imag_output[41]
imag_output[420]
imag_output[421]
imag_output[422]
imag_output[423]
imag_output[424]
imag_output[425]
imag_output[426]
imag_output[427]
imag_output[428]
imag_output[429]
imag_output[42]
imag_output[430]
imag_output[431]
imag_output[432]
imag_output[433]
imag_output[434]
imag_output[435]
imag_output[436]
imag_output[437]
imag_output[438]
imag_output[439]
imag_output[43]
imag_output[440]
imag_output[441]
imag_output[442]
imag_output[443]
imag_output[444]
imag_output[445]
imag_output[446]
imag_output[447]
imag_output[448]
imag_output[449]
imag_output[44]
imag_output[450]
imag_output[451]
imag_output[452]
imag_output[453]
imag_output[454]
imag_output[455]
imag_output[456]
imag_output[457]
imag_output[458]
imag_output[459]
imag_output[45]
imag_output[460]
imag_output[461]
imag_output[462]
imag_output[463]
imag_output[464]
imag_output[465]
imag_output[466]
imag_output[467]
imag_output[468]
imag_output[469]
imag_output[46]
imag_output[470]
imag_output[471]
imag_output[472]
imag_output[473]
imag_output[474]
imag_output[475]
imag_output[476]
imag_output[477]
imag_output[478]
imag_output[479]
imag_output[47]
imag_output[480]
imag_output[481]
imag_output[482]
imag_output[483]
imag_output[484]
imag_output[485]
imag_output[486]
imag_output[487]
imag_output[488]
imag_output[489]
imag_output[48]
imag_output[490]
imag_output[491]
imag_output[492]
imag_output[493]
imag_output[494]
imag_output[495]
imag_output[496]
imag_output[497]
imag_output[498]
imag_output[499]
imag_output[49]
imag_output[4]
imag_output[500]
imag_output[501]
imag_output[502]
imag_output[503]
imag_output[504]
imag_output[505]
imag_output[506]
imag_output[507]
imag_output[508]
imag_output[509]
imag_output[50]
imag_output[510]
imag_output[511]
imag_output[51]
imag_output[52]
imag_output[53]
imag_output[54]
imag_output[55]
imag_output[56]
imag_output[57]
imag_output[58]
imag_output[59]
imag_output[5]
imag_output[60]
imag_output[61]
imag_output[62]
imag_output[63]
imag_output[64]
imag_output[65]
imag_output[66]
imag_output[67]
imag_output[68]
imag_output[69]
imag_output[6]
imag_output[70]
imag_output[71]
imag_output[72]
imag_output[73]
imag_output[74]
imag_output[75]
imag_output[76]
imag_output[77]
imag_output[78]
imag_output[79]
imag_output[7]
imag_output[80]
imag_output[81]
imag_output[82]
imag_output[83]
imag_output[84]
imag_output[85]
imag_output[86]
imag_output[87]
imag_output[88]
imag_output[89]
imag_output[8]
imag_output[90]
imag_output[91]
imag_output[92]
imag_output[93]
imag_output[94]
imag_output[95]
imag_output[96]
imag_output[97]
imag_output[98]
imag_output[99]
imag_output[9]
real_output[0]
real_output[100]
real_output[101]
real_output[102]
real_output[103]
real_output[104]
real_output[105]
real_output[106]
real_output[107]
real_output[108]
real_output[109]
real_output[10]
real_output[110]
real_output[111]
real_output[112]
real_output[113]
real_output[114]
real_output[115]
real_output[116]
real_output[117]
real_output[118]
real_output[119]
real_output[11]
real_output[120]
real_output[121]
real_output[122]
real_output[123]
real_output[124]
real_output[125]
real_output[126]
real_output[127]
real_output[128]
real_output[129]
real_output[12]
real_output[130]
real_output[131]
real_output[132]
real_output[133]
real_output[134]
real_output[135]
real_output[136]
real_output[137]
real_output[138]
real_output[139]
real_output[13]
real_output[140]
real_output[141]
real_output[142]
real_output[143]
real_output[144]
real_output[145]
real_output[146]
real_output[147]
real_output[148]
real_output[149]
real_output[14]
real_output[150]
real_output[151]
real_output[152]
real_output[153]
real_output[154]
real_output[155]
real_output[156]
real_output[157]
real_output[158]
real_output[159]
real_output[15]
real_output[160]
real_output[161]
real_output[162]
real_output[163]
real_output[164]
real_output[165]
real_output[166]
real_output[167]
real_output[168]
real_output[169]
real_output[16]
real_output[170]
real_output[171]
real_output[172]
real_output[173]
real_output[174]
real_output[175]
real_output[176]
real_output[177]
real_output[178]
real_output[179]
real_output[17]
real_output[180]
real_output[181]
real_output[182]
real_output[183]
real_output[184]
real_output[185]
real_output[186]
real_output[187]
real_output[188]
real_output[189]
real_output[18]
real_output[190]
real_output[191]
real_output[192]
real_output[193]
real_output[194]
real_output[195]
real_output[196]
real_output[197]
real_output[198]
real_output[199]
real_output[19]
real_output[1]
real_output[200]
real_output[201]
real_output[202]
real_output[203]
real_output[204]
real_output[205]
real_output[206]
real_output[207]
real_output[208]
real_output[209]
real_output[20]
real_output[210]
real_output[211]
real_output[212]
real_output[213]
real_output[214]
real_output[215]
real_output[216]
real_output[217]
real_output[218]
real_output[219]
real_output[21]
real_output[220]
real_output[221]
real_output[222]
real_output[223]
real_output[224]
real_output[225]
real_output[226]
real_output[227]
real_output[228]
real_output[229]
real_output[22]
real_output[230]
real_output[231]
real_output[232]
real_output[233]
real_output[234]
real_output[235]
real_output[236]
real_output[237]
real_output[238]
real_output[239]
real_output[23]
real_output[240]
real_output[241]
real_output[242]
real_output[243]
real_output[244]
real_output[245]
real_output[246]
real_output[247]
real_output[248]
real_output[249]
real_output[24]
real_output[250]
real_output[251]
real_output[252]
real_output[253]
real_output[254]
real_output[255]
real_output[256]
real_output[257]
real_output[258]
real_output[259]
real_output[25]
real_output[260]
real_output[261]
real_output[262]
real_output[263]
real_output[264]
real_output[265]
real_output[266]
real_output[267]
real_output[268]
real_output[269]
real_output[26]
real_output[270]
real_output[271]
real_output[272]
real_output[273]
real_output[274]
real_output[275]
real_output[276]
real_output[277]
real_output[278]
real_output[279]
real_output[27]
real_output[280]
real_output[281]
real_output[282]
real_output[283]
real_output[284]
real_output[285]
real_output[286]
real_output[287]
real_output[288]
real_output[289]
real_output[28]
real_output[290]
real_output[291]
real_output[292]
real_output[293]
real_output[294]
real_output[295]
real_output[296]
real_output[297]
real_output[298]
real_output[299]
real_output[29]
real_output[2]
real_output[300]
real_output[301]
real_output[302]
real_output[303]
real_output[304]
real_output[305]
real_output[306]
real_output[307]
real_output[308]
real_output[309]
real_output[30]
real_output[310]
real_output[311]
real_output[312]
real_output[313]
real_output[314]
real_output[315]
real_output[316]
real_output[317]
real_output[318]
real_output[319]
real_output[31]
real_output[320]
real_output[321]
real_output[322]
real_output[323]
real_output[324]
real_output[325]
real_output[326]
real_output[327]
real_output[328]
real_output[329]
real_output[32]
real_output[330]
real_output[331]
real_output[332]
real_output[333]
real_output[334]
real_output[335]
real_output[336]
real_output[337]
real_output[338]
real_output[339]
real_output[33]
real_output[340]
real_output[341]
real_output[342]
real_output[343]
real_output[344]
real_output[345]
real_output[346]
real_output[347]
real_output[348]
real_output[349]
real_output[34]
real_output[350]
real_output[351]
real_output[352]
real_output[353]
real_output[354]
real_output[355]
real_output[356]
real_output[357]
real_output[358]
real_output[359]
real_output[35]
real_output[360]
real_output[361]
real_output[362]
real_output[363]
real_output[364]
real_output[365]
real_output[366]
real_output[367]
real_output[368]
real_output[369]
real_output[36]
real_output[370]
real_output[371]
real_output[372]
real_output[373]
real_output[374]
real_output[375]
real_output[376]
real_output[377]
real_output[378]
real_output[379]
real_output[37]
real_output[380]
real_output[381]
real_output[382]
real_output[383]
real_output[384]
real_output[385]
real_output[386]
real_output[387]
real_output[388]
real_output[389]
real_output[38]
real_output[390]
real_output[391]
real_output[392]
real_output[393]
real_output[394]
real_output[395]
real_output[396]
real_output[397]
real_output[398]
real_output[399]
real_output[39]
real_output[3]
real_output[400]
real_output[401]
real_output[402]
real_output[403]
real_output[404]
real_output[405]
real_output[406]
real_output[407]
real_output[408]
real_output[409]
real_output[40]
real_output[410]
real_output[411]
real_output[412]
real_output[413]
real_output[414]
real_output[415]
real_output[416]
real_output[417]
real_output[418]
real_output[419]
real_output[41]
real_output[420]
real_output[421]
real_output[422]
real_output[423]
real_output[424]
real_output[425]
real_output[426]
real_output[427]
real_output[428]
real_output[429]
real_output[42]
real_output[430]
real_output[431]
real_output[432]
real_output[433]
real_output[434]
real_output[435]
real_output[436]
real_output[437]
real_output[438]
real_output[439]
real_output[43]
real_output[440]
real_output[441]
real_output[442]
real_output[443]
real_output[444]
real_output[445]
real_output[446]
real_output[447]
real_output[448]
real_output[449]
real_output[44]
real_output[450]
real_output[451]
real_output[452]
real_output[453]
real_output[454]
real_output[455]
real_output[456]
real_output[457]
real_output[458]
real_output[459]
real_output[45]
real_output[460]
real_output[461]
real_output[462]
real_output[463]
real_output[464]
real_output[465]
real_output[466]
real_output[467]
real_output[468]
real_output[469]
real_output[46]
real_output[470]
real_output[471]
real_output[472]
real_output[473]
real_output[474]
real_output[475]
real_output[476]
real_output[477]
real_output[478]
real_output[479]
real_output[47]
real_output[480]
real_output[481]
real_output[482]
real_output[483]
real_output[484]
real_output[485]
real_output[486]
real_output[487]
real_output[488]
real_output[489]
real_output[48]
real_output[490]
real_output[491]
real_output[492]
real_output[493]
real_output[494]
real_output[495]
real_output[496]
real_output[497]
real_output[498]
real_output[499]
real_output[49]
real_output[4]
real_output[500]
real_output[501]
real_output[502]
real_output[503]
real_output[504]
real_output[505]
real_output[506]
real_output[507]
real_output[508]
real_output[509]
real_output[50]
real_output[510]
real_output[511]
real_output[51]
real_output[52]
real_output[53]
real_output[54]
real_output[55]
real_output[56]
real_output[57]
real_output[58]
real_output[59]
real_output[5]
real_output[60]
real_output[61]
real_output[62]
real_output[63]
real_output[64]
real_output[65]
real_output[66]
real_output[67]
real_output[68]
real_output[69]
real_output[6]
real_output[70]
real_output[71]
real_output[72]
real_output[73]
real_output[74]
real_output[75]
real_output[76]
real_output[77]
real_output[78]
real_output[79]
real_output[7]
real_output[80]
real_output[81]
real_output[82]
real_output[83]
real_output[84]
real_output[85]
real_output[86]
real_output[87]
real_output[88]
real_output[89]
real_output[8]
real_output[90]
real_output[91]
real_output[92]
real_output[93]
real_output[94]
real_output[95]
real_output[96]
real_output[97]
real_output[98]
real_output[99]
real_output[9]
valid

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.166        0.000                      0                 3083        0.027        0.000                      0                 3083        4.725        0.000                       0                  2059  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.166        0.000                      0                 3083        0.027        0.000                      0                 3083        4.725        0.000                       0                  2059  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 CTRL_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Register_file/output_FFT_real_reg[366]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 5.019ns (51.562%)  route 4.715ns (48.438%))
  Logic Levels:           17  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 14.198 - 10.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.469ns (routing 2.199ns, distribution 1.270ns)
  Clock Net Delay (Destination): 3.126ns (routing 2.024ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.648     0.648 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.737    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.737 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.487    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.570 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.469     5.039    CTRL_inst/clk_IBUF_bufg
    SLICE_X112Y387       FDCE                                         r  CTRL_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y387       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     5.154 r  CTRL_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=859, routed)         0.314     5.468    CTRL_inst/out[1]
    SLICE_X111Y387                                                    r  CTRL_inst/result_real1_i_30__1/I1
    SLICE_X111Y387       LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     5.640 r  CTRL_inst/result_real1_i_30__1/O
                         net (fo=107, routed)         0.940     6.580    u_Register_file/FSM_sequential_current_state_reg[0]_11
    SLICE_X101Y380                                                    r  u_Register_file/result_real1_i_33__2/I1
    SLICE_X101Y380       LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     6.652 f  u_Register_file/result_real1_i_33__2/O
                         net (fo=4, routed)           0.408     7.060    CTRL_inst/feedback_real_reg[495]_1[263]
    SLICE_X103Y383                                                    f  CTRL_inst/result_real1_i_7__4/I1
    SLICE_X103Y383       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     7.245 f  CTRL_inst/result_real1_i_7__4/O
                         net (fo=2, routed)           0.586     7.831    genblk2[10].MAC_ints/MUL_1/result_real1/A[10]
    DSP48E2_X2Y152                                                    f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A[10]
    DSP48E2_X2Y152       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.337     8.168 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     8.168    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X2Y152                                                    r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2_DATA[10]
    DSP48E2_X2Y152       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.155     8.323 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     8.323    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X2Y152                                                    r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/A2A1[10]
    DSP48E2_X2Y152       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_V[10])
                                                      0.871     9.194 f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     9.194    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER.V<10>
    DSP48E2_X2Y152                                                    f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V[10]
    DSP48E2_X2Y152       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.110     9.304 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     9.304    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_M_DATA.V_DATA<10>
    DSP48E2_X2Y152                                                    r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/V_DATA[10]
    DSP48E2_X2Y152       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.687     9.991 f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     9.991    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_ALU.ALU_OUT<10>
    DSP48E2_X2Y152                                                    f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/ALU_OUT[10]
    DSP48E2_X2Y152       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.193    10.184 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.580    10.764    genblk2[10].MAC_ints/MUL_1/result_real0/C[10]
    DSP48E2_X2Y160                                                    r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C[10]
    DSP48E2_X2Y160       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[10]_C_DATA[10])
                                                      0.178    10.942 r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C_DATA[10]
                         net (fo=2, routed)           0.000    10.942    genblk2[10].MAC_ints/MUL_1/result_real0/DSP_C_DATA.C_DATA<10>
    DSP48E2_X2Y160                                                    r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/C_DATA[10]
    DSP48E2_X2Y160       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[10]_ALU_OUT[11])
                                                      0.872    11.814 f  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000    11.814    genblk2[10].MAC_ints/MUL_1/result_real0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X2Y160                                                    f  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/ALU_OUT[11]
    DSP48E2_X2Y160       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.193    12.007 r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/P[11]
                         net (fo=2, routed)           0.768    12.775    CTRL_inst/FSM_sequential_current_state_reg[1]_16[3]
    SLICE_X111Y379                                                    r  CTRL_inst/output_FFT_real[423]_i_16/I1
    SLICE_X111Y379       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188    12.963 r  CTRL_inst/output_FFT_real[423]_i_16/O
                         net (fo=1, routed)           0.000    12.963    CTRL_inst/output_FFT_real[423]_i_16_n_0
    SLICE_X111Y379                                                    r  CTRL_inst/output_FFT_real_reg[423]_i_3/S[3]
    SLICE_X111Y379       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324    13.287 r  CTRL_inst/output_FFT_real_reg[423]_i_3/CO[7]
                         net (fo=1, routed)           0.027    13.314    CTRL_inst/output_FFT_real_reg[423]_i_3_n_0
    SLICE_X111Y380                                                    r  CTRL_inst/output_FFT_real_reg[431]_i_3/CI
    SLICE_X111Y380       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136    13.450 r  CTRL_inst/output_FFT_real_reg[431]_i_3/O[6]
                         net (fo=5, routed)           0.805    14.255    CTRL_inst/MAC_real[350]
    SLICE_X96Y394                                                     r  CTRL_inst/output_FFT_real[366]_i_2/I3
    SLICE_X96Y394        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115    14.370 r  CTRL_inst/output_FFT_real[366]_i_2/O
                         net (fo=2, routed)           0.261    14.631    CTRL_inst/output_FFT_real[366]_i_2_n_0
    SLICE_X95Y395                                                     r  CTRL_inst/output_FFT_real[366]_i_1/I0
    SLICE_X95Y395        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116    14.747 r  CTRL_inst/output_FFT_real[366]_i_1/O
                         net (fo=1, routed)           0.026    14.773    u_Register_file/counter_reg[1]_0[302]
    SLICE_X95Y395        FDCE                                         r  u_Register_file/output_FFT_real_reg[366]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BB36                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.376    10.376 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050    10.426    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    10.997    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.072 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.126    14.198    u_Register_file/clk
    SLICE_X95Y395        FDCE                                         r  u_Register_file/output_FFT_real_reg[366]/C
                         clock pessimism              0.716    14.914    
                         clock uncertainty           -0.035    14.879    
    SLICE_X95Y395        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.060    14.939    u_Register_file/output_FFT_real_reg[366]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -14.773    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 CTRL_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Register_file/feedback_real_reg[366]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.700ns  (logic 4.974ns (51.278%)  route 4.726ns (48.722%))
  Logic Levels:           17  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.190ns = ( 14.190 - 10.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.469ns (routing 2.199ns, distribution 1.270ns)
  Clock Net Delay (Destination): 3.118ns (routing 2.024ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.648     0.648 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.737    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.737 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.487    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.570 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.469     5.039    CTRL_inst/clk_IBUF_bufg
    SLICE_X112Y387       FDCE                                         r  CTRL_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y387       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     5.154 r  CTRL_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=859, routed)         0.314     5.468    CTRL_inst/out[1]
    SLICE_X111Y387                                                    r  CTRL_inst/result_real1_i_30__1/I1
    SLICE_X111Y387       LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     5.640 r  CTRL_inst/result_real1_i_30__1/O
                         net (fo=107, routed)         0.940     6.580    u_Register_file/FSM_sequential_current_state_reg[0]_11
    SLICE_X101Y380                                                    r  u_Register_file/result_real1_i_33__2/I1
    SLICE_X101Y380       LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     6.652 f  u_Register_file/result_real1_i_33__2/O
                         net (fo=4, routed)           0.408     7.060    CTRL_inst/feedback_real_reg[495]_1[263]
    SLICE_X103Y383                                                    f  CTRL_inst/result_real1_i_7__4/I1
    SLICE_X103Y383       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     7.245 f  CTRL_inst/result_real1_i_7__4/O
                         net (fo=2, routed)           0.586     7.831    genblk2[10].MAC_ints/MUL_1/result_real1/A[10]
    DSP48E2_X2Y152                                                    f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A[10]
    DSP48E2_X2Y152       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.337     8.168 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     8.168    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X2Y152                                                    r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2_DATA[10]
    DSP48E2_X2Y152       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.155     8.323 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     8.323    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X2Y152                                                    r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/A2A1[10]
    DSP48E2_X2Y152       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_V[10])
                                                      0.871     9.194 f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     9.194    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER.V<10>
    DSP48E2_X2Y152                                                    f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V[10]
    DSP48E2_X2Y152       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.110     9.304 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     9.304    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_M_DATA.V_DATA<10>
    DSP48E2_X2Y152                                                    r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/V_DATA[10]
    DSP48E2_X2Y152       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.687     9.991 f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     9.991    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_ALU.ALU_OUT<10>
    DSP48E2_X2Y152                                                    f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/ALU_OUT[10]
    DSP48E2_X2Y152       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.193    10.184 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.580    10.764    genblk2[10].MAC_ints/MUL_1/result_real0/C[10]
    DSP48E2_X2Y160                                                    r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C[10]
    DSP48E2_X2Y160       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[10]_C_DATA[10])
                                                      0.178    10.942 r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C_DATA[10]
                         net (fo=2, routed)           0.000    10.942    genblk2[10].MAC_ints/MUL_1/result_real0/DSP_C_DATA.C_DATA<10>
    DSP48E2_X2Y160                                                    r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/C_DATA[10]
    DSP48E2_X2Y160       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[10]_ALU_OUT[11])
                                                      0.872    11.814 f  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000    11.814    genblk2[10].MAC_ints/MUL_1/result_real0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X2Y160                                                    f  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/ALU_OUT[11]
    DSP48E2_X2Y160       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.193    12.007 r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/P[11]
                         net (fo=2, routed)           0.768    12.775    CTRL_inst/FSM_sequential_current_state_reg[1]_16[3]
    SLICE_X111Y379                                                    r  CTRL_inst/output_FFT_real[423]_i_16/I1
    SLICE_X111Y379       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188    12.963 r  CTRL_inst/output_FFT_real[423]_i_16/O
                         net (fo=1, routed)           0.000    12.963    CTRL_inst/output_FFT_real[423]_i_16_n_0
    SLICE_X111Y379                                                    r  CTRL_inst/output_FFT_real_reg[423]_i_3/S[3]
    SLICE_X111Y379       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324    13.287 r  CTRL_inst/output_FFT_real_reg[423]_i_3/CO[7]
                         net (fo=1, routed)           0.027    13.314    CTRL_inst/output_FFT_real_reg[423]_i_3_n_0
    SLICE_X111Y380                                                    r  CTRL_inst/output_FFT_real_reg[431]_i_3/CI
    SLICE_X111Y380       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136    13.450 r  CTRL_inst/output_FFT_real_reg[431]_i_3/O[6]
                         net (fo=5, routed)           0.805    14.255    CTRL_inst/MAC_real[350]
    SLICE_X96Y394                                                     r  CTRL_inst/output_FFT_real[366]_i_2/I3
    SLICE_X96Y394        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115    14.370 r  CTRL_inst/output_FFT_real[366]_i_2/O
                         net (fo=2, routed)           0.275    14.645    CTRL_inst/output_FFT_real[366]_i_2_n_0
    SLICE_X95Y387                                                     r  CTRL_inst/feedback_real[366]_i_1/I3
    SLICE_X95Y387        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.071    14.716 r  CTRL_inst/feedback_real[366]_i_1/O
                         net (fo=1, routed)           0.023    14.739    u_Register_file/D[366]
    SLICE_X95Y387        FDCE                                         r  u_Register_file/feedback_real_reg[366]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BB36                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.376    10.376 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050    10.426    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    10.997    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.072 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.118    14.190    u_Register_file/clk
    SLICE_X95Y387        FDCE                                         r  u_Register_file/feedback_real_reg[366]/C
                         clock pessimism              0.716    14.906    
                         clock uncertainty           -0.035    14.871    
    SLICE_X95Y387        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.059    14.930    u_Register_file/feedback_real_reg[366]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -14.739    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 CTRL_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Register_file/output_FFT_real_reg[395]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.597ns  (logic 4.973ns (51.818%)  route 4.624ns (48.182%))
  Logic Levels:           17  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 14.207 - 10.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.469ns (routing 2.199ns, distribution 1.270ns)
  Clock Net Delay (Destination): 3.135ns (routing 2.024ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.648     0.648 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.737    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.737 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.487    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.570 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.469     5.039    CTRL_inst/clk_IBUF_bufg
    SLICE_X112Y387       FDCE                                         r  CTRL_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y387       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     5.154 r  CTRL_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=859, routed)         0.314     5.468    CTRL_inst/out[1]
    SLICE_X111Y387                                                    r  CTRL_inst/result_real1_i_30__1/I1
    SLICE_X111Y387       LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     5.640 r  CTRL_inst/result_real1_i_30__1/O
                         net (fo=107, routed)         0.940     6.580    u_Register_file/FSM_sequential_current_state_reg[0]_11
    SLICE_X101Y380                                                    r  u_Register_file/result_real1_i_33__2/I1
    SLICE_X101Y380       LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     6.652 f  u_Register_file/result_real1_i_33__2/O
                         net (fo=4, routed)           0.379     7.031    CTRL_inst/feedback_real_reg[495]_1[263]
    SLICE_X104Y383                                                    f  CTRL_inst/result_real1_i_7__6/I2
    SLICE_X104Y383       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.174     7.205 f  CTRL_inst/result_real1_i_7__6/O
                         net (fo=2, routed)           0.720     7.925    genblk2[12].MAC_ints/MUL_1/result_real1/A[10]
    DSP48E2_X2Y146                                                    f  genblk2[12].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A[10]
    DSP48E2_X2Y146       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.337     8.262 r  genblk2[12].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     8.262    genblk2[12].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X2Y146                                                    r  genblk2[12].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2_DATA[10]
    DSP48E2_X2Y146       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.155     8.417 r  genblk2[12].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     8.417    genblk2[12].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X2Y146                                                    r  genblk2[12].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/A2A1[10]
    DSP48E2_X2Y146       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[13])
                                                      0.866     9.283 f  genblk2[12].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     9.283    genblk2[12].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER.U<13>
    DSP48E2_X2Y146                                                    f  genblk2[12].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/U[13]
    DSP48E2_X2Y146       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.110     9.393 r  genblk2[12].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     9.393    genblk2[12].MAC_ints/MUL_1/result_real1/DSP_M_DATA.U_DATA<13>
    DSP48E2_X2Y146                                                    r  genblk2[12].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/U_DATA[13]
    DSP48E2_X2Y146       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.702    10.095 f  genblk2[12].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000    10.095    genblk2[12].MAC_ints/MUL_1/result_real1/DSP_ALU.ALU_OUT<13>
    DSP48E2_X2Y146                                                    f  genblk2[12].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/ALU_OUT[13]
    DSP48E2_X2Y146       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.193    10.288 r  genblk2[12].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.345    10.633    genblk2[12].MAC_ints/MUL_1/result_real0/C[13]
    DSP48E2_X2Y144                                                    r  genblk2[12].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C[13]
    DSP48E2_X2Y144       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[13]_C_DATA[13])
                                                      0.178    10.811 r  genblk2[12].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C_DATA[13]
                         net (fo=2, routed)           0.000    10.811    genblk2[12].MAC_ints/MUL_1/result_real0/DSP_C_DATA.C_DATA<13>
    DSP48E2_X2Y144                                                    r  genblk2[12].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/C_DATA[13]
    DSP48E2_X2Y144       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[13]_ALU_OUT[13])
                                                      0.872    11.683 f  genblk2[12].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000    11.683    genblk2[12].MAC_ints/MUL_1/result_real0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X2Y144                                                    f  genblk2[12].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/ALU_OUT[13]
    DSP48E2_X2Y144       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.193    11.876 r  genblk2[12].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.713    12.589    CTRL_inst/FSM_sequential_current_state_reg[2]_5[5]
    SLICE_X114Y372                                                    r  CTRL_inst/feedback_real[391]_i_6/I0
    SLICE_X114Y372       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115    12.704 r  CTRL_inst/feedback_real[391]_i_6/O
                         net (fo=1, routed)           0.000    12.704    CTRL_inst/feedback_real[391]_i_6_n_0
    SLICE_X114Y372                                                    r  CTRL_inst/feedback_real_reg[391]_i_2/S[5]
    SLICE_X114Y372       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.253    12.957 r  CTRL_inst/feedback_real_reg[391]_i_2/CO[7]
                         net (fo=1, routed)           0.027    12.984    CTRL_inst/feedback_real_reg[391]_i_2_n_0
    SLICE_X114Y373                                                    r  CTRL_inst/feedback_real_reg[399]_i_3/CI
    SLICE_X114Y373       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138    13.122 r  CTRL_inst/feedback_real_reg[399]_i_3/O[3]
                         net (fo=3, routed)           0.567    13.689    CTRL_inst/MAC_real[395]
    SLICE_X119Y391                                                    r  CTRL_inst/feedback_real[395]_i_1/I0
    SLICE_X119Y391       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.176    13.865 r  CTRL_inst/feedback_real[395]_i_1/O
                         net (fo=2, routed)           0.577    14.442    u_Register_file/D[395]
    SLICE_X122Y415                                                    r  u_Register_file/output_FFT_real[395]_i_1/I1
    SLICE_X122Y415       LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.152    14.594 r  u_Register_file/output_FFT_real[395]_i_1/O
                         net (fo=1, routed)           0.042    14.636    u_Register_file/output_FFT_real[395]_i_1_n_0
    SLICE_X122Y415       FDCE                                         r  u_Register_file/output_FFT_real_reg[395]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BB36                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.376    10.376 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050    10.426    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    10.997    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.072 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.135    14.207    u_Register_file/clk
    SLICE_X122Y415       FDCE                                         r  u_Register_file/output_FFT_real_reg[395]/C
                         clock pessimism              0.716    14.923    
                         clock uncertainty           -0.035    14.888    
    SLICE_X122Y415       FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.061    14.949    u_Register_file/output_FFT_real_reg[395]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -14.636    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 CTRL_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Register_file/feedback_imag_reg[312]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.566ns  (logic 4.621ns (48.307%)  route 4.945ns (51.694%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.194ns = ( 14.194 - 10.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.469ns (routing 2.199ns, distribution 1.270ns)
  Clock Net Delay (Destination): 3.122ns (routing 2.024ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.648     0.648 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.737    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.737 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.487    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.570 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.469     5.039    CTRL_inst/clk_IBUF_bufg
    SLICE_X112Y387       FDCE                                         r  CTRL_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y387       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.153 r  CTRL_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=809, routed)         0.342     5.495    CTRL_inst/out[0]
    SLICE_X112Y390                                                    r  CTRL_inst/result_real0_i_66/I0
    SLICE_X112Y390       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     5.668 f  CTRL_inst/result_real0_i_66/O
                         net (fo=121, routed)         0.730     6.398    CTRL_inst/result_real0_i_66_n_0
    SLICE_X100Y392                                                    f  CTRL_inst/result_real0_i_21__3/I0
    SLICE_X100Y392       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.150     6.548 f  CTRL_inst/result_real0_i_21__3/O
                         net (fo=4, routed)           0.373     6.921    CTRL_inst/result_real0_i_21__3_n_0
    SLICE_X104Y391                                                    f  CTRL_inst/result_real0_i_2/I2
    SLICE_X104Y391       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.131     7.052 f  CTRL_inst/result_real0_i_2/O
                         net (fo=2, routed)           0.823     7.875    genblk2[9].MAC_ints/MUL_1/result_imag1/A[14]
    DSP48E2_X2Y149                                                    f  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_A_B_DATA_INST/A[14]
    DSP48E2_X2Y149       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.337     8.212 r  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     8.212    genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X2Y149                                                    r  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_PREADD_DATA_INST/A2_DATA[14]
    DSP48E2_X2Y149       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.155     8.367 r  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     8.367    genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X2Y149                                                    r  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_MULTIPLIER_INST/A2A1[14]
    DSP48E2_X2Y149       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[15])
                                                      0.866     9.233 f  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     9.233    genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_MULTIPLIER.U<15>
    DSP48E2_X2Y149                                                    f  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_M_DATA_INST/U[15]
    DSP48E2_X2Y149       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.110     9.343 r  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     9.343    genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_M_DATA.U_DATA<15>
    DSP48E2_X2Y149                                                    r  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_ALU_INST/U_DATA[15]
    DSP48E2_X2Y149       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.702    10.045 f  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000    10.045    genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_ALU.ALU_OUT<15>
    DSP48E2_X2Y149                                                    f  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_OUTPUT_INST/ALU_OUT[15]
    DSP48E2_X2Y149       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.193    10.238 r  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.426    10.664    genblk2[9].MAC_ints/MUL_1/result_imag0/C[15]
    DSP48E2_X2Y153                                                    r  genblk2[9].MAC_ints/MUL_1/result_imag0/DSP_C_DATA_INST/C[15]
    DSP48E2_X2Y153       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[15]_C_DATA[15])
                                                      0.178    10.842 r  genblk2[9].MAC_ints/MUL_1/result_imag0/DSP_C_DATA_INST/C_DATA[15]
                         net (fo=2, routed)           0.000    10.842    genblk2[9].MAC_ints/MUL_1/result_imag0/DSP_C_DATA.C_DATA<15>
    DSP48E2_X2Y153                                                    r  genblk2[9].MAC_ints/MUL_1/result_imag0/DSP_ALU_INST/C_DATA[15]
    DSP48E2_X2Y153       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[15]_ALU_OUT[15])
                                                      0.872    11.714 f  genblk2[9].MAC_ints/MUL_1/result_imag0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000    11.714    genblk2[9].MAC_ints/MUL_1/result_imag0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X2Y153                                                    f  genblk2[9].MAC_ints/MUL_1/result_imag0/DSP_OUTPUT_INST/ALU_OUT[15]
    DSP48E2_X2Y153       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.193    11.907 r  genblk2[9].MAC_ints/MUL_1/result_imag0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, routed)           0.718    12.625    CTRL_inst/FSM_sequential_current_state_reg[1]_1[7]
    SLICE_X108Y389                                                    r  CTRL_inst/output_FFT_imag[407]_i_12/I5
    SLICE_X108Y389       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.132    12.757 r  CTRL_inst/output_FFT_imag[407]_i_12/O
                         net (fo=1, routed)           0.000    12.757    CTRL_inst/output_FFT_imag[407]_i_12_n_0
    SLICE_X108Y389                                                    r  CTRL_inst/output_FFT_imag_reg[407]_i_3/S[7]
    SLICE_X108Y389       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.176    12.933 r  CTRL_inst/output_FFT_imag_reg[407]_i_3/CO[7]
                         net (fo=1, routed)           0.040    12.973    CTRL_inst/output_FFT_imag_reg[407]_i_3_n_0
    SLICE_X108Y390                                                    r  CTRL_inst/output_FFT_imag_reg[415]_i_3/CI
    SLICE_X108Y390       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099    13.072 r  CTRL_inst/output_FFT_imag_reg[415]_i_3/O[0]
                         net (fo=5, routed)           0.760    13.832    CTRL_inst/MAC_imag[312]
    SLICE_X90Y389                                                     r  CTRL_inst/feedback_imag[312]_i_1/I0
    SLICE_X90Y389        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040    13.872 r  CTRL_inst/feedback_imag[312]_i_1/O
                         net (fo=2, routed)           0.733    14.605    u_Register_file/FSM_sequential_current_state_reg[1]_2[312]
    SLICE_X107Y392       FDCE                                         r  u_Register_file/feedback_imag_reg[312]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BB36                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.376    10.376 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050    10.426    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    10.997    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.072 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.122    14.194    u_Register_file/clk
    SLICE_X107Y392       FDCE                                         r  u_Register_file/feedback_imag_reg[312]/C
                         clock pessimism              0.716    14.910    
                         clock uncertainty           -0.035    14.875    
    SLICE_X107Y392       FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060    14.935    u_Register_file/feedback_imag_reg[312]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                         -14.605    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 CTRL_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Register_file/output_FFT_real_reg[349]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 5.056ns (53.081%)  route 4.469ns (46.919%))
  Logic Levels:           17  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 14.204 - 10.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.469ns (routing 2.199ns, distribution 1.270ns)
  Clock Net Delay (Destination): 3.132ns (routing 2.024ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.648     0.648 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.737    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.737 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.487    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.570 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.469     5.039    CTRL_inst/clk_IBUF_bufg
    SLICE_X112Y387       FDCE                                         r  CTRL_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y387       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     5.154 r  CTRL_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=859, routed)         0.314     5.468    CTRL_inst/out[1]
    SLICE_X111Y387                                                    r  CTRL_inst/result_real1_i_30__1/I1
    SLICE_X111Y387       LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     5.640 r  CTRL_inst/result_real1_i_30__1/O
                         net (fo=107, routed)         0.940     6.580    u_Register_file/FSM_sequential_current_state_reg[0]_11
    SLICE_X101Y380                                                    r  u_Register_file/result_real1_i_33__2/I1
    SLICE_X101Y380       LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     6.652 f  u_Register_file/result_real1_i_33__2/O
                         net (fo=4, routed)           0.408     7.060    CTRL_inst/feedback_real_reg[495]_1[263]
    SLICE_X103Y383                                                    f  CTRL_inst/result_real1_i_7__4/I1
    SLICE_X103Y383       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     7.245 f  CTRL_inst/result_real1_i_7__4/O
                         net (fo=2, routed)           0.586     7.831    genblk2[10].MAC_ints/MUL_1/result_real1/A[10]
    DSP48E2_X2Y152                                                    f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A[10]
    DSP48E2_X2Y152       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.337     8.168 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     8.168    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X2Y152                                                    r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2_DATA[10]
    DSP48E2_X2Y152       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.155     8.323 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     8.323    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X2Y152                                                    r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/A2A1[10]
    DSP48E2_X2Y152       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_V[10])
                                                      0.871     9.194 f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     9.194    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER.V<10>
    DSP48E2_X2Y152                                                    f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V[10]
    DSP48E2_X2Y152       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.110     9.304 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     9.304    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_M_DATA.V_DATA<10>
    DSP48E2_X2Y152                                                    r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/V_DATA[10]
    DSP48E2_X2Y152       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.687     9.991 f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     9.991    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_ALU.ALU_OUT<10>
    DSP48E2_X2Y152                                                    f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/ALU_OUT[10]
    DSP48E2_X2Y152       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.193    10.184 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.580    10.764    genblk2[10].MAC_ints/MUL_1/result_real0/C[10]
    DSP48E2_X2Y160                                                    r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C[10]
    DSP48E2_X2Y160       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[10]_C_DATA[10])
                                                      0.178    10.942 r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C_DATA[10]
                         net (fo=2, routed)           0.000    10.942    genblk2[10].MAC_ints/MUL_1/result_real0/DSP_C_DATA.C_DATA<10>
    DSP48E2_X2Y160                                                    r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/C_DATA[10]
    DSP48E2_X2Y160       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[10]_ALU_OUT[11])
                                                      0.872    11.814 f  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000    11.814    genblk2[10].MAC_ints/MUL_1/result_real0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X2Y160                                                    f  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/ALU_OUT[11]
    DSP48E2_X2Y160       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.193    12.007 r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/P[11]
                         net (fo=2, routed)           0.768    12.775    CTRL_inst/FSM_sequential_current_state_reg[1]_16[3]
    SLICE_X111Y379                                                    r  CTRL_inst/output_FFT_real[423]_i_16/I1
    SLICE_X111Y379       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188    12.963 r  CTRL_inst/output_FFT_real[423]_i_16/O
                         net (fo=1, routed)           0.000    12.963    CTRL_inst/output_FFT_real[423]_i_16_n_0
    SLICE_X111Y379                                                    r  CTRL_inst/output_FFT_real_reg[423]_i_3/S[3]
    SLICE_X111Y379       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324    13.287 r  CTRL_inst/output_FFT_real_reg[423]_i_3/CO[7]
                         net (fo=1, routed)           0.027    13.314    CTRL_inst/output_FFT_real_reg[423]_i_3_n_0
    SLICE_X111Y380                                                    r  CTRL_inst/output_FFT_real_reg[431]_i_3/CI
    SLICE_X111Y380       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174    13.488 r  CTRL_inst/output_FFT_real_reg[431]_i_3/O[5]
                         net (fo=5, routed)           0.538    14.026    CTRL_inst/MAC_real[349]
    SLICE_X102Y382                                                    r  CTRL_inst/output_FFT_real[349]_i_2/I5
    SLICE_X102Y382       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.115    14.141 r  CTRL_inst/output_FFT_real[349]_i_2/O
                         net (fo=2, routed)           0.285    14.426    CTRL_inst/output_FFT_real[349]_i_2_n_0
    SLICE_X102Y386                                                    r  CTRL_inst/output_FFT_real[349]_i_1/I0
    SLICE_X102Y386       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115    14.541 r  CTRL_inst/output_FFT_real[349]_i_1/O
                         net (fo=1, routed)           0.023    14.564    u_Register_file/counter_reg[1]_0[285]
    SLICE_X102Y386       FDCE                                         r  u_Register_file/output_FFT_real_reg[349]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BB36                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.376    10.376 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050    10.426    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    10.997    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.072 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.132    14.204    u_Register_file/clk
    SLICE_X102Y386       FDCE                                         r  u_Register_file/output_FFT_real_reg[349]/C
                         clock pessimism              0.716    14.920    
                         clock uncertainty           -0.035    14.885    
    SLICE_X102Y386       FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.059    14.944    u_Register_file/output_FFT_real_reg[349]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -14.564    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 CTRL_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Register_file/output_FFT_real_reg[428]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.529ns  (logic 5.086ns (53.374%)  route 4.443ns (46.626%))
  Logic Levels:           17  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.469ns (routing 2.199ns, distribution 1.270ns)
  Clock Net Delay (Destination): 3.136ns (routing 2.024ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.648     0.648 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.737    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.737 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.487    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.570 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.469     5.039    CTRL_inst/clk_IBUF_bufg
    SLICE_X112Y387       FDCE                                         r  CTRL_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y387       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     5.154 r  CTRL_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=859, routed)         0.314     5.468    CTRL_inst/out[1]
    SLICE_X111Y387                                                    r  CTRL_inst/result_real1_i_30__1/I1
    SLICE_X111Y387       LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     5.640 r  CTRL_inst/result_real1_i_30__1/O
                         net (fo=107, routed)         0.940     6.580    u_Register_file/FSM_sequential_current_state_reg[0]_11
    SLICE_X101Y380                                                    r  u_Register_file/result_real1_i_33__2/I1
    SLICE_X101Y380       LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     6.652 f  u_Register_file/result_real1_i_33__2/O
                         net (fo=4, routed)           0.408     7.060    CTRL_inst/feedback_real_reg[495]_1[263]
    SLICE_X103Y383                                                    f  CTRL_inst/result_real1_i_7__4/I1
    SLICE_X103Y383       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     7.245 f  CTRL_inst/result_real1_i_7__4/O
                         net (fo=2, routed)           0.586     7.831    genblk2[10].MAC_ints/MUL_1/result_real1/A[10]
    DSP48E2_X2Y152                                                    f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A[10]
    DSP48E2_X2Y152       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.337     8.168 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     8.168    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X2Y152                                                    r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2_DATA[10]
    DSP48E2_X2Y152       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.155     8.323 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     8.323    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X2Y152                                                    r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/A2A1[10]
    DSP48E2_X2Y152       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_V[10])
                                                      0.871     9.194 f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     9.194    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER.V<10>
    DSP48E2_X2Y152                                                    f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V[10]
    DSP48E2_X2Y152       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.110     9.304 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     9.304    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_M_DATA.V_DATA<10>
    DSP48E2_X2Y152                                                    r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/V_DATA[10]
    DSP48E2_X2Y152       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.687     9.991 f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     9.991    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_ALU.ALU_OUT<10>
    DSP48E2_X2Y152                                                    f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/ALU_OUT[10]
    DSP48E2_X2Y152       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.193    10.184 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.580    10.764    genblk2[10].MAC_ints/MUL_1/result_real0/C[10]
    DSP48E2_X2Y160                                                    r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C[10]
    DSP48E2_X2Y160       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[10]_C_DATA[10])
                                                      0.178    10.942 r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C_DATA[10]
                         net (fo=2, routed)           0.000    10.942    genblk2[10].MAC_ints/MUL_1/result_real0/DSP_C_DATA.C_DATA<10>
    DSP48E2_X2Y160                                                    r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/C_DATA[10]
    DSP48E2_X2Y160       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[10]_ALU_OUT[11])
                                                      0.872    11.814 f  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000    11.814    genblk2[10].MAC_ints/MUL_1/result_real0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X2Y160                                                    f  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/ALU_OUT[11]
    DSP48E2_X2Y160       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.193    12.007 r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/P[11]
                         net (fo=2, routed)           0.768    12.775    CTRL_inst/FSM_sequential_current_state_reg[1]_16[3]
    SLICE_X111Y379                                                    r  CTRL_inst/output_FFT_real[423]_i_16/I1
    SLICE_X111Y379       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188    12.963 r  CTRL_inst/output_FFT_real[423]_i_16/O
                         net (fo=1, routed)           0.000    12.963    CTRL_inst/output_FFT_real[423]_i_16_n_0
    SLICE_X111Y379                                                    r  CTRL_inst/output_FFT_real_reg[423]_i_3/S[3]
    SLICE_X111Y379       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324    13.287 r  CTRL_inst/output_FFT_real_reg[423]_i_3/CO[7]
                         net (fo=1, routed)           0.027    13.314    CTRL_inst/output_FFT_real_reg[423]_i_3_n_0
    SLICE_X111Y380                                                    r  CTRL_inst/output_FFT_real_reg[431]_i_3/CI
    SLICE_X111Y380       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141    13.455 r  CTRL_inst/output_FFT_real_reg[431]_i_3/O[4]
                         net (fo=5, routed)           0.577    14.032    CTRL_inst/MAC_real[348]
    SLICE_X100Y382                                                    r  CTRL_inst/output_FFT_real[428]_i_2/I0
    SLICE_X100Y382       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.173    14.205 r  CTRL_inst/output_FFT_real[428]_i_2/O
                         net (fo=2, routed)           0.216    14.421    CTRL_inst/output_FFT_real[428]_i_2_n_0
    SLICE_X101Y382                                                    r  CTRL_inst/output_FFT_real[428]_i_1/I0
    SLICE_X101Y382       LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120    14.541 r  CTRL_inst/output_FFT_real[428]_i_1/O
                         net (fo=1, routed)           0.027    14.568    u_Register_file/counter_reg[1]_0[348]
    SLICE_X101Y382       FDCE                                         r  u_Register_file/output_FFT_real_reg[428]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BB36                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.376    10.376 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050    10.426    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    10.997    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.072 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.136    14.208    u_Register_file/clk
    SLICE_X101Y382       FDCE                                         r  u_Register_file/output_FFT_real_reg[428]/C
                         clock pessimism              0.716    14.924    
                         clock uncertainty           -0.035    14.889    
    SLICE_X101Y382       FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.060    14.949    u_Register_file/output_FFT_real_reg[428]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -14.568    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 CTRL_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Register_file/feedback_real_reg[365]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.523ns  (logic 5.056ns (53.093%)  route 4.467ns (46.907%))
  Logic Levels:           17  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 14.211 - 10.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.469ns (routing 2.199ns, distribution 1.270ns)
  Clock Net Delay (Destination): 3.139ns (routing 2.024ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.648     0.648 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.737    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.737 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.487    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.570 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.469     5.039    CTRL_inst/clk_IBUF_bufg
    SLICE_X112Y387       FDCE                                         r  CTRL_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y387       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     5.154 r  CTRL_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=859, routed)         0.314     5.468    CTRL_inst/out[1]
    SLICE_X111Y387                                                    r  CTRL_inst/result_real1_i_30__1/I1
    SLICE_X111Y387       LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     5.640 r  CTRL_inst/result_real1_i_30__1/O
                         net (fo=107, routed)         0.940     6.580    u_Register_file/FSM_sequential_current_state_reg[0]_11
    SLICE_X101Y380                                                    r  u_Register_file/result_real1_i_33__2/I1
    SLICE_X101Y380       LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     6.652 f  u_Register_file/result_real1_i_33__2/O
                         net (fo=4, routed)           0.408     7.060    CTRL_inst/feedback_real_reg[495]_1[263]
    SLICE_X103Y383                                                    f  CTRL_inst/result_real1_i_7__4/I1
    SLICE_X103Y383       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     7.245 f  CTRL_inst/result_real1_i_7__4/O
                         net (fo=2, routed)           0.586     7.831    genblk2[10].MAC_ints/MUL_1/result_real1/A[10]
    DSP48E2_X2Y152                                                    f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A[10]
    DSP48E2_X2Y152       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.337     8.168 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     8.168    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X2Y152                                                    r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2_DATA[10]
    DSP48E2_X2Y152       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.155     8.323 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     8.323    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X2Y152                                                    r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/A2A1[10]
    DSP48E2_X2Y152       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_V[10])
                                                      0.871     9.194 f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     9.194    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER.V<10>
    DSP48E2_X2Y152                                                    f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V[10]
    DSP48E2_X2Y152       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.110     9.304 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     9.304    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_M_DATA.V_DATA<10>
    DSP48E2_X2Y152                                                    r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/V_DATA[10]
    DSP48E2_X2Y152       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.687     9.991 f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     9.991    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_ALU.ALU_OUT<10>
    DSP48E2_X2Y152                                                    f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/ALU_OUT[10]
    DSP48E2_X2Y152       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.193    10.184 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.580    10.764    genblk2[10].MAC_ints/MUL_1/result_real0/C[10]
    DSP48E2_X2Y160                                                    r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C[10]
    DSP48E2_X2Y160       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[10]_C_DATA[10])
                                                      0.178    10.942 r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C_DATA[10]
                         net (fo=2, routed)           0.000    10.942    genblk2[10].MAC_ints/MUL_1/result_real0/DSP_C_DATA.C_DATA<10>
    DSP48E2_X2Y160                                                    r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/C_DATA[10]
    DSP48E2_X2Y160       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[10]_ALU_OUT[11])
                                                      0.872    11.814 f  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000    11.814    genblk2[10].MAC_ints/MUL_1/result_real0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X2Y160                                                    f  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/ALU_OUT[11]
    DSP48E2_X2Y160       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.193    12.007 r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/P[11]
                         net (fo=2, routed)           0.768    12.775    CTRL_inst/FSM_sequential_current_state_reg[1]_16[3]
    SLICE_X111Y379                                                    r  CTRL_inst/output_FFT_real[423]_i_16/I1
    SLICE_X111Y379       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188    12.963 r  CTRL_inst/output_FFT_real[423]_i_16/O
                         net (fo=1, routed)           0.000    12.963    CTRL_inst/output_FFT_real[423]_i_16_n_0
    SLICE_X111Y379                                                    r  CTRL_inst/output_FFT_real_reg[423]_i_3/S[3]
    SLICE_X111Y379       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324    13.287 r  CTRL_inst/output_FFT_real_reg[423]_i_3/CO[7]
                         net (fo=1, routed)           0.027    13.314    CTRL_inst/output_FFT_real_reg[423]_i_3_n_0
    SLICE_X111Y380                                                    r  CTRL_inst/output_FFT_real_reg[431]_i_3/CI
    SLICE_X111Y380       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174    13.488 r  CTRL_inst/output_FFT_real_reg[431]_i_3/O[5]
                         net (fo=5, routed)           0.470    13.958    CTRL_inst/MAC_real[349]
    SLICE_X102Y379                                                    r  CTRL_inst/output_FFT_real[365]_i_2/I3
    SLICE_X102Y379       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.115    14.073 r  CTRL_inst/output_FFT_real[365]_i_2/O
                         net (fo=2, routed)           0.352    14.425    CTRL_inst/output_FFT_real[365]_i_2_n_0
    SLICE_X102Y384                                                    r  CTRL_inst/feedback_real[365]_i_1/I3
    SLICE_X102Y384       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.115    14.540 r  CTRL_inst/feedback_real[365]_i_1/O
                         net (fo=1, routed)           0.022    14.562    u_Register_file/D[365]
    SLICE_X102Y384       FDCE                                         r  u_Register_file/feedback_real_reg[365]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BB36                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.376    10.376 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050    10.426    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    10.997    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.072 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.139    14.211    u_Register_file/clk
    SLICE_X102Y384       FDCE                                         r  u_Register_file/feedback_real_reg[365]/C
                         clock pessimism              0.716    14.927    
                         clock uncertainty           -0.035    14.892    
    SLICE_X102Y384       FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.059    14.951    u_Register_file/feedback_real_reg[365]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -14.562    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 CTRL_inst/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Register_file/feedback_real_reg[143]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.516ns  (logic 4.949ns (52.007%)  route 4.567ns (47.993%))
  Logic Levels:           17  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 14.208 - 10.000 ) 
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.467ns (routing 2.199ns, distribution 1.268ns)
  Clock Net Delay (Destination): 3.136ns (routing 2.024ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.648     0.648 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.737    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.737 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.487    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.570 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.467     5.037    CTRL_inst/clk_IBUF_bufg
    SLICE_X111Y387       FDCE                                         r  CTRL_inst/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y387       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     5.155 r  CTRL_inst/FSM_sequential_current_state_reg[2]/Q
                         net (fo=866, routed)         0.475     5.630    CTRL_inst/out[2]
    SLICE_X116Y380                                                    r  CTRL_inst/result_real0_i_26__1/I2
    SLICE_X116Y380       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.071     5.701 r  CTRL_inst/result_real0_i_26__1/O
                         net (fo=112, routed)         0.750     6.451    u_Register_file/FSM_sequential_current_state_reg[0]_17
    SLICE_X121Y383                                                    r  u_Register_file/result_real1_i_33__7/I1
    SLICE_X121Y383       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.144     6.595 f  u_Register_file/result_real1_i_33__7/O
                         net (fo=4, routed)           0.463     7.058    CTRL_inst/feedback_real_reg[495]_1[42]
    SLICE_X120Y388                                                    f  CTRL_inst/result_real1_i_6__10/I3
    SLICE_X120Y388       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.132     7.190 f  CTRL_inst/result_real1_i_6__10/O
                         net (fo=2, routed)           0.904     8.094    genblk2[0].MAC_ints/MUL_1/result_real1/A[11]
    DSP48E2_X2Y174                                                    f  genblk2[0].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A[11]
    DSP48E2_X2Y174       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.337     8.431 r  genblk2[0].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     8.431    genblk2[0].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X2Y174                                                    r  genblk2[0].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2_DATA[11]
    DSP48E2_X2Y174       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.155     8.586 r  genblk2[0].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     8.586    genblk2[0].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X2Y174                                                    r  genblk2[0].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/A2A1[11]
    DSP48E2_X2Y174       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_V[11])
                                                      0.871     9.457 f  genblk2[0].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, routed)           0.000     9.457    genblk2[0].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER.V<11>
    DSP48E2_X2Y174                                                    f  genblk2[0].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V[11]
    DSP48E2_X2Y174       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[11]_V_DATA[11])
                                                      0.110     9.567 r  genblk2[0].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V_DATA[11]
                         net (fo=1, routed)           0.000     9.567    genblk2[0].MAC_ints/MUL_1/result_real1/DSP_M_DATA.V_DATA<11>
    DSP48E2_X2Y174                                                    r  genblk2[0].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/V_DATA[11]
    DSP48E2_X2Y174       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[11]_ALU_OUT[11])
                                                      0.687    10.254 f  genblk2[0].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000    10.254    genblk2[0].MAC_ints/MUL_1/result_real1/DSP_ALU.ALU_OUT<11>
    DSP48E2_X2Y174                                                    f  genblk2[0].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/ALU_OUT[11]
    DSP48E2_X2Y174       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.193    10.447 r  genblk2[0].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.327    10.774    genblk2[0].MAC_ints/MUL_1/result_real0/C[11]
    DSP48E2_X2Y172                                                    r  genblk2[0].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C[11]
    DSP48E2_X2Y172       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[11]_C_DATA[11])
                                                      0.178    10.952 r  genblk2[0].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C_DATA[11]
                         net (fo=2, routed)           0.000    10.952    genblk2[0].MAC_ints/MUL_1/result_real0/DSP_C_DATA.C_DATA<11>
    DSP48E2_X2Y172                                                    r  genblk2[0].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/C_DATA[11]
    DSP48E2_X2Y172       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[11]_ALU_OUT[11])
                                                      0.872    11.824 f  genblk2[0].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000    11.824    genblk2[0].MAC_ints/MUL_1/result_real0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X2Y172                                                    f  genblk2[0].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/ALU_OUT[11]
    DSP48E2_X2Y172       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.193    12.017 r  genblk2[0].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/P[11]
                         net (fo=2, routed)           0.921    12.938    CTRL_inst/feedback_imag_reg[143][3]
    SLICE_X123Y381                                                    r  CTRL_inst/output_FFT_real[263]_i_17/I4
    SLICE_X123Y381       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.175    13.113 r  CTRL_inst/output_FFT_real[263]_i_17/O
                         net (fo=1, routed)           0.000    13.113    CTRL_inst/output_FFT_real[263]_i_17_n_0
    SLICE_X123Y381                                                    r  CTRL_inst/output_FFT_real_reg[263]_i_3/S[3]
    SLICE_X123Y381       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324    13.437 r  CTRL_inst/output_FFT_real_reg[263]_i_3/CO[7]
                         net (fo=1, routed)           0.027    13.464    CTRL_inst/output_FFT_real_reg[263]_i_3_n_0
    SLICE_X123Y382                                                    r  CTRL_inst/output_FFT_real_reg[271]_i_3/CI
    SLICE_X123Y382       CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186    13.650 r  CTRL_inst/output_FFT_real_reg[271]_i_3/O[7]
                         net (fo=6, routed)           0.405    14.055    CTRL_inst/MAC_real[31]
    SLICE_X122Y378                                                    r  CTRL_inst/output_FFT_real[143]_i_2/I5
    SLICE_X122Y378       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.071    14.126 r  CTRL_inst/output_FFT_real[143]_i_2/O
                         net (fo=2, routed)           0.269    14.395    CTRL_inst/output_FFT_real[143]_i_2_n_0
    SLICE_X122Y375                                                    r  CTRL_inst/feedback_real[143]_i_1/I0
    SLICE_X122Y375       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132    14.527 r  CTRL_inst/feedback_real[143]_i_1/O
                         net (fo=1, routed)           0.026    14.553    u_Register_file/D[143]
    SLICE_X122Y375       FDCE                                         r  u_Register_file/feedback_real_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BB36                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.376    10.376 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050    10.426    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    10.997    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.072 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.136    14.208    u_Register_file/clk
    SLICE_X122Y375       FDCE                                         r  u_Register_file/feedback_real_reg[143]/C
                         clock pessimism              0.716    14.924    
                         clock uncertainty           -0.035    14.889    
    SLICE_X122Y375       FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    14.949    u_Register_file/feedback_real_reg[143]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -14.553    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 CTRL_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Register_file/feedback_real_reg[364]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.508ns  (logic 5.098ns (53.618%)  route 4.410ns (46.382%))
  Logic Levels:           17  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.469ns (routing 2.199ns, distribution 1.270ns)
  Clock Net Delay (Destination): 3.130ns (routing 2.024ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.648     0.648 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.737    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.737 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.487    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.570 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.469     5.039    CTRL_inst/clk_IBUF_bufg
    SLICE_X112Y387       FDCE                                         r  CTRL_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y387       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     5.154 r  CTRL_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=859, routed)         0.314     5.468    CTRL_inst/out[1]
    SLICE_X111Y387                                                    r  CTRL_inst/result_real1_i_30__1/I1
    SLICE_X111Y387       LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     5.640 r  CTRL_inst/result_real1_i_30__1/O
                         net (fo=107, routed)         0.940     6.580    u_Register_file/FSM_sequential_current_state_reg[0]_11
    SLICE_X101Y380                                                    r  u_Register_file/result_real1_i_33__2/I1
    SLICE_X101Y380       LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.072     6.652 f  u_Register_file/result_real1_i_33__2/O
                         net (fo=4, routed)           0.408     7.060    CTRL_inst/feedback_real_reg[495]_1[263]
    SLICE_X103Y383                                                    f  CTRL_inst/result_real1_i_7__4/I1
    SLICE_X103Y383       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     7.245 f  CTRL_inst/result_real1_i_7__4/O
                         net (fo=2, routed)           0.586     7.831    genblk2[10].MAC_ints/MUL_1/result_real1/A[10]
    DSP48E2_X2Y152                                                    f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A[10]
    DSP48E2_X2Y152       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.337     8.168 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     8.168    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X2Y152                                                    r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2_DATA[10]
    DSP48E2_X2Y152       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.155     8.323 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     8.323    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X2Y152                                                    r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/A2A1[10]
    DSP48E2_X2Y152       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_V[10])
                                                      0.871     9.194 f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     9.194    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER.V<10>
    DSP48E2_X2Y152                                                    f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V[10]
    DSP48E2_X2Y152       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.110     9.304 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     9.304    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_M_DATA.V_DATA<10>
    DSP48E2_X2Y152                                                    r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/V_DATA[10]
    DSP48E2_X2Y152       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.687     9.991 f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     9.991    genblk2[10].MAC_ints/MUL_1/result_real1/DSP_ALU.ALU_OUT<10>
    DSP48E2_X2Y152                                                    f  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/ALU_OUT[10]
    DSP48E2_X2Y152       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.193    10.184 r  genblk2[10].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.580    10.764    genblk2[10].MAC_ints/MUL_1/result_real0/C[10]
    DSP48E2_X2Y160                                                    r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C[10]
    DSP48E2_X2Y160       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[10]_C_DATA[10])
                                                      0.178    10.942 r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C_DATA[10]
                         net (fo=2, routed)           0.000    10.942    genblk2[10].MAC_ints/MUL_1/result_real0/DSP_C_DATA.C_DATA<10>
    DSP48E2_X2Y160                                                    r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/C_DATA[10]
    DSP48E2_X2Y160       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[10]_ALU_OUT[11])
                                                      0.872    11.814 f  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000    11.814    genblk2[10].MAC_ints/MUL_1/result_real0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X2Y160                                                    f  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/ALU_OUT[11]
    DSP48E2_X2Y160       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.193    12.007 r  genblk2[10].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/P[11]
                         net (fo=2, routed)           0.768    12.775    CTRL_inst/FSM_sequential_current_state_reg[1]_16[3]
    SLICE_X111Y379                                                    r  CTRL_inst/output_FFT_real[423]_i_16/I1
    SLICE_X111Y379       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188    12.963 r  CTRL_inst/output_FFT_real[423]_i_16/O
                         net (fo=1, routed)           0.000    12.963    CTRL_inst/output_FFT_real[423]_i_16_n_0
    SLICE_X111Y379                                                    r  CTRL_inst/output_FFT_real_reg[423]_i_3/S[3]
    SLICE_X111Y379       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324    13.287 r  CTRL_inst/output_FFT_real_reg[423]_i_3/CO[7]
                         net (fo=1, routed)           0.027    13.314    CTRL_inst/output_FFT_real_reg[423]_i_3_n_0
    SLICE_X111Y380                                                    r  CTRL_inst/output_FFT_real_reg[431]_i_3/CI
    SLICE_X111Y380       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141    13.455 r  CTRL_inst/output_FFT_real_reg[431]_i_3/O[4]
                         net (fo=5, routed)           0.423    13.878    CTRL_inst/MAC_real[348]
    SLICE_X103Y379                                                    r  CTRL_inst/output_FFT_real[364]_i_2/I3
    SLICE_X103Y379       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.173    14.051 r  CTRL_inst/output_FFT_real[364]_i_2/O
                         net (fo=2, routed)           0.337    14.388    CTRL_inst/output_FFT_real[364]_i_2_n_0
    SLICE_X102Y386                                                    r  CTRL_inst/feedback_real[364]_i_1/I3
    SLICE_X102Y386       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132    14.520 r  CTRL_inst/feedback_real[364]_i_1/O
                         net (fo=1, routed)           0.027    14.547    u_Register_file/D[364]
    SLICE_X102Y386       FDCE                                         r  u_Register_file/feedback_real_reg[364]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BB36                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.376    10.376 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050    10.426    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    10.997    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.072 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.130    14.202    u_Register_file/clk
    SLICE_X102Y386       FDCE                                         r  u_Register_file/feedback_real_reg[364]/C
                         clock pessimism              0.716    14.918    
                         clock uncertainty           -0.035    14.883    
    SLICE_X102Y386       FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    14.943    u_Register_file/feedback_real_reg[364]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -14.547    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 CTRL_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Register_file/output_FFT_imag_reg[318]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.494ns  (logic 4.757ns (50.105%)  route 4.737ns (49.895%))
  Logic Levels:           16  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 14.199 - 10.000 ) 
    Source Clock Delay      (SCD):    5.039ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.469ns (routing 2.199ns, distribution 1.270ns)
  Clock Net Delay (Destination): 3.127ns (routing 2.024ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.648     0.648 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.737    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.737 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.487    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.570 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.469     5.039    CTRL_inst/clk_IBUF_bufg
    SLICE_X112Y387       FDCE                                         r  CTRL_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y387       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     5.153 r  CTRL_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=809, routed)         0.342     5.495    CTRL_inst/out[0]
    SLICE_X112Y390                                                    r  CTRL_inst/result_real0_i_66/I0
    SLICE_X112Y390       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     5.668 f  CTRL_inst/result_real0_i_66/O
                         net (fo=121, routed)         0.730     6.398    CTRL_inst/result_real0_i_66_n_0
    SLICE_X100Y392                                                    f  CTRL_inst/result_real0_i_21__3/I0
    SLICE_X100Y392       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.150     6.548 f  CTRL_inst/result_real0_i_21__3/O
                         net (fo=4, routed)           0.373     6.921    CTRL_inst/result_real0_i_21__3_n_0
    SLICE_X104Y391                                                    f  CTRL_inst/result_real0_i_2/I2
    SLICE_X104Y391       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.131     7.052 f  CTRL_inst/result_real0_i_2/O
                         net (fo=2, routed)           0.823     7.875    genblk2[9].MAC_ints/MUL_1/result_imag1/A[14]
    DSP48E2_X2Y149                                                    f  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_A_B_DATA_INST/A[14]
    DSP48E2_X2Y149       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[14]_A2_DATA[14])
                                                      0.337     8.212 r  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     8.212    genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X2Y149                                                    r  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_PREADD_DATA_INST/A2_DATA[14]
    DSP48E2_X2Y149       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.155     8.367 r  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     8.367    genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X2Y149                                                    r  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_MULTIPLIER_INST/A2A1[14]
    DSP48E2_X2Y149       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[15])
                                                      0.866     9.233 f  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     9.233    genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_MULTIPLIER.U<15>
    DSP48E2_X2Y149                                                    f  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_M_DATA_INST/U[15]
    DSP48E2_X2Y149       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.110     9.343 r  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     9.343    genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_M_DATA.U_DATA<15>
    DSP48E2_X2Y149                                                    r  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_ALU_INST/U_DATA[15]
    DSP48E2_X2Y149       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.702    10.045 f  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000    10.045    genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_ALU.ALU_OUT<15>
    DSP48E2_X2Y149                                                    f  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_OUTPUT_INST/ALU_OUT[15]
    DSP48E2_X2Y149       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.193    10.238 r  genblk2[9].MAC_ints/MUL_1/result_imag1/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.426    10.664    genblk2[9].MAC_ints/MUL_1/result_imag0/C[15]
    DSP48E2_X2Y153                                                    r  genblk2[9].MAC_ints/MUL_1/result_imag0/DSP_C_DATA_INST/C[15]
    DSP48E2_X2Y153       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[15]_C_DATA[15])
                                                      0.178    10.842 r  genblk2[9].MAC_ints/MUL_1/result_imag0/DSP_C_DATA_INST/C_DATA[15]
                         net (fo=2, routed)           0.000    10.842    genblk2[9].MAC_ints/MUL_1/result_imag0/DSP_C_DATA.C_DATA<15>
    DSP48E2_X2Y153                                                    r  genblk2[9].MAC_ints/MUL_1/result_imag0/DSP_ALU_INST/C_DATA[15]
    DSP48E2_X2Y153       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[15]_ALU_OUT[16])
                                                      0.872    11.714 f  genblk2[9].MAC_ints/MUL_1/result_imag0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000    11.714    genblk2[9].MAC_ints/MUL_1/result_imag0/DSP_ALU.ALU_OUT<16>
    DSP48E2_X2Y153                                                    f  genblk2[9].MAC_ints/MUL_1/result_imag0/DSP_OUTPUT_INST/ALU_OUT[16]
    DSP48E2_X2Y153       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.193    11.907 r  genblk2[9].MAC_ints/MUL_1/result_imag0/DSP_OUTPUT_INST/P[16]
                         net (fo=2, routed)           0.843    12.750    CTRL_inst/FSM_sequential_current_state_reg[1]_1[8]
    SLICE_X108Y390                                                    r  CTRL_inst/output_FFT_imag[415]_i_19/I5
    SLICE_X108Y390       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.040    12.790 r  CTRL_inst/output_FFT_imag[415]_i_19/O
                         net (fo=1, routed)           0.000    12.790    CTRL_inst/output_FFT_imag[415]_i_19_n_0
    SLICE_X108Y390                                                    r  CTRL_inst/output_FFT_imag_reg[415]_i_3/S[0]
    SLICE_X108Y390       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[6])
                                                      0.340    13.130 r  CTRL_inst/output_FFT_imag_reg[415]_i_3/O[6]
                         net (fo=5, routed)           0.668    13.798    CTRL_inst/MAC_imag[318]
    SLICE_X90Y393                                                     r  CTRL_inst/feedback_imag[318]_i_1/I0
    SLICE_X90Y393        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132    13.930 r  CTRL_inst/feedback_imag[318]_i_1/O
                         net (fo=2, routed)           0.505    14.435    u_Register_file/FSM_sequential_current_state_reg[1]_2[318]
    SLICE_X111Y393                                                    r  u_Register_file/output_FFT_imag[318]_i_1/I1
    SLICE_X111Y393       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071    14.506 r  u_Register_file/output_FFT_imag[318]_i_1/O
                         net (fo=1, routed)           0.027    14.533    u_Register_file/output_FFT_imag[318]_i_1_n_0
    SLICE_X111Y393       FDCE                                         r  u_Register_file/output_FFT_imag_reg[318]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    BB36                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.376    10.376 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050    10.426    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    10.997    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.072 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.127    14.199    u_Register_file/clk
    SLICE_X111Y393       FDCE                                         r  u_Register_file/output_FFT_imag_reg[318]/C
                         clock pessimism              0.716    14.915    
                         clock uncertainty           -0.035    14.880    
    SLICE_X111Y393       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    14.939    u_Register_file/output_FFT_imag_reg[318]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -14.533    
  -------------------------------------------------------------------
                         slack                                  0.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 CTRL_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Register_file/feedback_imag_reg[373]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.064ns (52.459%)  route 0.058ns (47.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Net Delay (Source):      1.564ns (routing 1.055ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.790ns (routing 1.165ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.282     0.282 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.309    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.309 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.659    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.686 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.564     2.250    CTRL_inst/clk_IBUF_bufg
    SLICE_X112Y387       FDCE                                         r  CTRL_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y387       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.299 r  CTRL_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=859, routed)         0.042     2.341    CTRL_inst/out[1]
    SLICE_X112Y386                                                    r  CTRL_inst/feedback_imag[373]_i_1/I0
    SLICE_X112Y386       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.356 r  CTRL_inst/feedback_imag[373]_i_1/O
                         net (fo=1, routed)           0.016     2.372    u_Register_file/FSM_sequential_current_state_reg[1]_2[373]
    SLICE_X112Y386       FDCE                                         r  u_Register_file/feedback_imag_reg[373]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.630     0.630 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.677    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.086    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.117 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.790     2.907    u_Register_file/clk
    SLICE_X112Y386       FDCE                                         r  u_Register_file/feedback_imag_reg[373]/C
                         clock pessimism             -0.618     2.289    
    SLICE_X112Y386       FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.345    u_Register_file/feedback_imag_reg[373]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 CTRL_inst/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Register_file/feedback_imag_reg[469]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.078ns (41.489%)  route 0.110ns (58.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Net Delay (Source):      1.563ns (routing 1.055ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.808ns (routing 1.165ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.282     0.282 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.309    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.309 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.659    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.686 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.563     2.249    CTRL_inst/clk_IBUF_bufg
    SLICE_X111Y387       FDCE                                         r  CTRL_inst/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y387       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.297 r  CTRL_inst/FSM_sequential_current_state_reg[2]/Q
                         net (fo=866, routed)         0.094     2.391    CTRL_inst/out[2]
    SLICE_X110Y387                                                    r  CTRL_inst/feedback_imag[469]_i_1/I1
    SLICE_X110Y387       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     2.421 r  CTRL_inst/feedback_imag[469]_i_1/O
                         net (fo=1, routed)           0.016     2.437    u_Register_file/FSM_sequential_current_state_reg[1]_2[469]
    SLICE_X110Y387       FDCE                                         r  u_Register_file/feedback_imag_reg[469]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.630     0.630 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.677    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.086    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.117 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.808     2.925    u_Register_file/clk
    SLICE_X110Y387       FDCE                                         r  u_Register_file/feedback_imag_reg[469]/C
                         clock pessimism             -0.586     2.339    
    SLICE_X110Y387       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.395    u_Register_file/feedback_imag_reg[469]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 CTRL_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTRL_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.078ns (58.647%)  route 0.055ns (41.353%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Net Delay (Source):      1.763ns (routing 1.055ns, distribution 0.708ns)
  Clock Net Delay (Destination): 2.014ns (routing 1.165ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.282     0.282 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.309    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.309 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.659    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.686 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.763     2.449    CTRL_inst/clk_IBUF_bufg
    SLICE_X160Y420       FDCE                                         r  CTRL_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y420       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.497 r  CTRL_inst/counter_reg[0]/Q
                         net (fo=4, routed)           0.039     2.536    CTRL_inst/counter[0]
    SLICE_X160Y420                                                    r  CTRL_inst/counter[1]_i_1/I0
    SLICE_X160Y420       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030     2.566 r  CTRL_inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.016     2.582    CTRL_inst/counter[1]_i_1_n_0
    SLICE_X160Y420       FDCE                                         r  CTRL_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.630     0.630 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.677    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.086    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.117 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        2.014     3.131    CTRL_inst/clk_IBUF_bufg
    SLICE_X160Y420       FDCE                                         r  CTRL_inst/counter_reg[1]/C
                         clock pessimism             -0.676     2.454    
    SLICE_X160Y420       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.510    CTRL_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 CTRL_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTRL_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.078ns (58.209%)  route 0.056ns (41.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Net Delay (Source):      1.763ns (routing 1.055ns, distribution 0.708ns)
  Clock Net Delay (Destination): 2.014ns (routing 1.165ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.282     0.282 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.309    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.309 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.659    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.686 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.763     2.449    CTRL_inst/clk_IBUF_bufg
    SLICE_X160Y420       FDCE                                         r  CTRL_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y420       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.497 f  CTRL_inst/counter_reg[0]/Q
                         net (fo=4, routed)           0.040     2.537    CTRL_inst/counter[0]
    SLICE_X160Y420                                                    f  CTRL_inst/counter[0]_i_1/I4
    SLICE_X160Y420       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.030     2.567 r  CTRL_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.016     2.583    CTRL_inst/counter[0]_i_1_n_0
    SLICE_X160Y420       FDCE                                         r  CTRL_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.630     0.630 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.677    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.086    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.117 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        2.014     3.131    CTRL_inst/clk_IBUF_bufg
    SLICE_X160Y420       FDCE                                         r  CTRL_inst/counter_reg[0]/C
                         clock pessimism             -0.676     2.454    
    SLICE_X160Y420       FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.510    CTRL_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_Register_file/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Register_file/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.087ns (64.925%)  route 0.047ns (35.075%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.918ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Net Delay (Source):      1.569ns (routing 1.055ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.801ns (routing 1.165ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.282     0.282 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.309    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.309 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.659    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.686 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.569     2.255    u_Register_file/clk
    SLICE_X110Y386       FDCE                                         r  u_Register_file/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y386       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.304 r  u_Register_file/counter_reg[2]/Q
                         net (fo=4, routed)           0.036     2.340    u_Register_file/counter[2]
    SLICE_X110Y386                                                    r  u_Register_file/counter[2]_i_1__0/I0
    SLICE_X110Y386       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.038     2.378 r  u_Register_file/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.011     2.389    u_Register_file/counter[2]_i_1__0_n_0
    SLICE_X110Y386       FDCE                                         r  u_Register_file/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.630     0.630 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.677    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.086    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.117 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.801     2.918    u_Register_file/clk
    SLICE_X110Y386       FDCE                                         r  u_Register_file/counter_reg[2]/C
                         clock pessimism             -0.657     2.260    
    SLICE_X110Y386       FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     2.316    u_Register_file/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 CTRL_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CTRL_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.086ns (63.235%)  route 0.050ns (36.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns
    Source Clock Delay      (SCD):    2.449ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Net Delay (Source):      1.763ns (routing 1.055ns, distribution 0.708ns)
  Clock Net Delay (Destination): 2.014ns (routing 1.165ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.282     0.282 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.309    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.309 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.659    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.686 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.763     2.449    CTRL_inst/clk_IBUF_bufg
    SLICE_X160Y420       FDCE                                         r  CTRL_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y420       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.497 r  CTRL_inst/counter_reg[0]/Q
                         net (fo=4, routed)           0.039     2.536    CTRL_inst/counter[0]
    SLICE_X160Y420                                                    r  CTRL_inst/counter[2]_i_1/I1
    SLICE_X160Y420       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.038     2.574 r  CTRL_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.011     2.585    CTRL_inst/counter[2]_i_1_n_0
    SLICE_X160Y420       FDCE                                         r  CTRL_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.630     0.630 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.677    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.086    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.117 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        2.014     3.131    CTRL_inst/clk_IBUF_bufg
    SLICE_X160Y420       FDCE                                         r  CTRL_inst/counter_reg[2]/C
                         clock pessimism             -0.676     2.454    
    SLICE_X160Y420       FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     2.510    CTRL_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_Register_file/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Register_file/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.086ns (62.319%)  route 0.052ns (37.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.918ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Net Delay (Source):      1.569ns (routing 1.055ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.801ns (routing 1.165ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.282     0.282 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.309    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.309 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.659    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.686 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.569     2.255    u_Register_file/clk
    SLICE_X110Y386       FDCE                                         r  u_Register_file/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y386       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     2.303 r  u_Register_file/counter_reg[1]/Q
                         net (fo=6, routed)           0.041     2.344    u_Register_file/counter[1]
    SLICE_X110Y386                                                    r  u_Register_file/counter[1]_i_1__0/I1
    SLICE_X110Y386       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.038     2.382 r  u_Register_file/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.011     2.393    u_Register_file/counter[1]_i_1__0_n_0
    SLICE_X110Y386       FDCE                                         r  u_Register_file/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.630     0.630 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.677    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.086    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.117 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.801     2.918    u_Register_file/clk
    SLICE_X110Y386       FDCE                                         r  u_Register_file/counter_reg[1]/C
                         clock pessimism             -0.657     2.260    
    SLICE_X110Y386       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     2.316    u_Register_file/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 CTRL_inst/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Register_file/feedback_imag_reg[441]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.078ns (42.623%)  route 0.105ns (57.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Net Delay (Source):      1.563ns (routing 1.055ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.790ns (routing 1.165ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.282     0.282 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.309    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.309 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.659    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.686 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.563     2.249    CTRL_inst/clk_IBUF_bufg
    SLICE_X111Y387       FDCE                                         r  CTRL_inst/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y387       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.297 r  CTRL_inst/FSM_sequential_current_state_reg[2]/Q
                         net (fo=866, routed)         0.089     2.386    CTRL_inst/out[2]
    SLICE_X111Y386                                                    r  CTRL_inst/feedback_imag[441]_i_1/I1
    SLICE_X111Y386       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     2.416 r  CTRL_inst/feedback_imag[441]_i_1/O
                         net (fo=1, routed)           0.016     2.432    u_Register_file/FSM_sequential_current_state_reg[1]_2[441]
    SLICE_X111Y386       FDCE                                         r  u_Register_file/feedback_imag_reg[441]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.630     0.630 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.677    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.086    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.117 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.790     2.907    u_Register_file/clk
    SLICE_X111Y386       FDCE                                         r  u_Register_file/feedback_imag_reg[441]/C
                         clock pessimism             -0.618     2.289    
    SLICE_X111Y386       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.345    u_Register_file/feedback_imag_reg[441]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 CTRL_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Register_file/feedback_imag_reg[442]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.093ns (38.272%)  route 0.150ns (61.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.922ns
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Net Delay (Source):      1.564ns (routing 1.055ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.805ns (routing 1.165ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.282     0.282 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.309    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.309 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.659    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.686 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.564     2.250    CTRL_inst/clk_IBUF_bufg
    SLICE_X112Y387       FDCE                                         r  CTRL_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y387       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.298 r  CTRL_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=809, routed)         0.136     2.434    CTRL_inst/out[0]
    SLICE_X108Y387                                                    r  CTRL_inst/feedback_imag[442]_i_1/I2
    SLICE_X108Y387       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.045     2.479 r  CTRL_inst/feedback_imag[442]_i_1/O
                         net (fo=1, routed)           0.014     2.493    u_Register_file/FSM_sequential_current_state_reg[1]_2[442]
    SLICE_X108Y387       FDCE                                         r  u_Register_file/feedback_imag_reg[442]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.630     0.630 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.677    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.086    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.117 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.805     2.922    u_Register_file/clk
    SLICE_X108Y387       FDCE                                         r  u_Register_file/feedback_imag_reg[442]/C
                         clock pessimism             -0.586     2.336    
    SLICE_X108Y387       FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.392    u_Register_file/feedback_imag_reg[442]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 CTRL_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Register_file/feedback_real_reg[294]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.063ns (30.882%)  route 0.141ns (69.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.250ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Net Delay (Source):      1.564ns (routing 1.055ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.797ns (routing 1.165ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.282     0.282 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.309    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.309 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.659    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.686 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.564     2.250    CTRL_inst/clk_IBUF_bufg
    SLICE_X112Y387       FDCE                                         r  CTRL_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y387       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.298 r  CTRL_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=809, routed)         0.125     2.423    CTRL_inst/out[0]
    SLICE_X112Y384                                                    r  CTRL_inst/feedback_real[294]_i_1/I2
    SLICE_X112Y384       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     2.438 r  CTRL_inst/feedback_real[294]_i_1/O
                         net (fo=1, routed)           0.016     2.454    u_Register_file/D[294]
    SLICE_X112Y384       FDCE                                         r  u_Register_file/feedback_real_reg[294]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.630     0.630 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.677    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.086    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.117 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.797     2.914    u_Register_file/clk
    SLICE_X112Y384       FDCE                                         r  u_Register_file/feedback_real_reg[294]/C
                         clock pessimism             -0.617     2.296    
    SLICE_X112Y384       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.352    u_Register_file/feedback_real_reg[294]
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         10.000      8.621      BUFGCE_X1Y194   clk_IBUF_bufg_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X112Y387  CTRL_inst/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X112Y387  CTRL_inst/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X111Y387  CTRL_inst/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X160Y420  CTRL_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X160Y420  CTRL_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X160Y420  CTRL_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X108Y401  u_Register_file/feedback_imag_reg[160]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X109Y400  u_Register_file/feedback_imag_reg[161]/C
Min Period        n/a     FDCE/C    n/a            0.550         10.000      9.450      SLICE_X111Y401  u_Register_file/feedback_imag_reg[162]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X107Y401  u_Register_file/feedback_imag_reg[166]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X117Y401  u_Register_file/feedback_imag_reg[167]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X107Y402  u_Register_file/feedback_imag_reg[172]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X107Y402  u_Register_file/feedback_imag_reg[173]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X106Y397  u_Register_file/feedback_imag_reg[184]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X107Y402  u_Register_file/feedback_imag_reg[204]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X86Y407   u_Register_file/feedback_imag_reg[21]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X100Y394  u_Register_file/feedback_imag_reg[228]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X86Y406   u_Register_file/feedback_imag_reg[22]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X105Y396  u_Register_file/feedback_imag_reg[231]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X112Y387  CTRL_inst/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X112Y387  CTRL_inst/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X111Y387  CTRL_inst/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X160Y420  CTRL_inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X160Y420  CTRL_inst/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X160Y420  CTRL_inst/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X108Y401  u_Register_file/feedback_imag_reg[160]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X109Y400  u_Register_file/feedback_imag_reg[161]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X111Y401  u_Register_file/feedback_imag_reg[162]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         5.000       4.725      SLICE_X105Y399  u_Register_file/feedback_imag_reg[164]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay          1025 Endpoints
Min Delay          1025 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Register_file/output_FFT_imag_reg[105]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_output[105]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.330ns  (logic 0.920ns (7.460%)  route 11.410ns (92.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.499ns (routing 2.199ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.648     0.648 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.737    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.737 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.487    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.570 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.499     5.069    u_Register_file/clk
    SLICE_X108Y400       FDCE                                         r  u_Register_file/output_FFT_imag_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y400       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     5.183 r  u_Register_file/output_FFT_imag_reg[105]/Q
                         net (fo=1, routed)          11.410    16.593    imag_output_OBUF[105]
    SLR Crossing[1->2]   
    C24                                                               r  imag_output_OBUF[105]_inst/I
    C24                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.806    17.399 r  imag_output_OBUF[105]_inst/O
                         net (fo=0)                   0.000    17.399    imag_output[105]
    C24                                                               r  imag_output[105] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Register_file/output_FFT_imag_reg[108]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_output[108]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.732ns  (logic 0.927ns (7.899%)  route 10.805ns (92.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.500ns (routing 2.199ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.648     0.648 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.737    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.737 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.487    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.570 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.500     5.070    u_Register_file/clk
    SLICE_X106Y401       FDCE                                         r  u_Register_file/output_FFT_imag_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y401       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     5.184 r  u_Register_file/output_FFT_imag_reg[108]/Q
                         net (fo=1, routed)          10.805    15.989    imag_output_OBUF[108]
    SLR Crossing[1->2]   
    B24                                                               r  imag_output_OBUF[108]_inst/I
    B24                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.813    16.801 r  imag_output_OBUF[108]_inst/O
                         net (fo=0)                   0.000    16.801    imag_output[108]
    B24                                                               r  imag_output[108] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Register_file/output_FFT_imag_reg[131]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_output[131]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.680ns  (logic 0.994ns (8.511%)  route 10.686ns (91.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.486ns (routing 2.199ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.648     0.648 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.737    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.737 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.487    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.570 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.486     5.056    u_Register_file/clk
    SLICE_X88Y413        FDCE                                         r  u_Register_file/output_FFT_imag_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y413        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     5.170 r  u_Register_file/output_FFT_imag_reg[131]/Q
                         net (fo=1, routed)          10.686    15.856    imag_output_OBUF[131]
    SLR Crossing[1->2]   
    B16                                                               r  imag_output_OBUF[131]_inst/I
    B16                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.880    16.736 r  imag_output_OBUF[131]_inst/O
                         net (fo=0)                   0.000    16.736    imag_output[131]
    B16                                                               r  imag_output[131] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Register_file/output_FFT_imag_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_output[121]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.568ns  (logic 0.973ns (8.407%)  route 10.595ns (91.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.464ns (routing 2.199ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.648     0.648 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.737    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.737 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.487    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.570 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.464     5.034    u_Register_file/clk
    SLICE_X102Y399       FDCE                                         r  u_Register_file/output_FFT_imag_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y399       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     5.151 r  u_Register_file/output_FFT_imag_reg[121]/Q
                         net (fo=1, routed)          10.595    15.746    imag_output_OBUF[121]
    SLR Crossing[1->2]   
    A19                                                               r  imag_output_OBUF[121]_inst/I
    A19                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.856    16.601 r  imag_output_OBUF[121]_inst/O
                         net (fo=0)                   0.000    16.601    imag_output[121]
    A19                                                               r  imag_output[121] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Register_file/output_FFT_imag_reg[116]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_output[116]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.433ns  (logic 0.955ns (8.355%)  route 10.478ns (91.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.492ns (routing 2.199ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.648     0.648 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.737    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.737 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.487    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.570 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.492     5.062    u_Register_file/clk
    SLICE_X107Y402       FDCE                                         r  u_Register_file/output_FFT_imag_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y402       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     5.176 r  u_Register_file/output_FFT_imag_reg[116]/Q
                         net (fo=1, routed)          10.478    15.654    imag_output_OBUF[116]
    SLR Crossing[1->2]   
    D20                                                               r  imag_output_OBUF[116]_inst/I
    D20                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.841    16.495 r  imag_output_OBUF[116]_inst/O
                         net (fo=0)                   0.000    16.495    imag_output[116]
    D20                                                               r  imag_output[116] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Register_file/output_FFT_imag_reg[114]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_output[114]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.388ns  (logic 0.923ns (8.107%)  route 10.465ns (91.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.485ns (routing 2.199ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.648     0.648 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.737    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.737 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.487    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.570 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.485     5.055    u_Register_file/clk
    SLICE_X100Y390       FDCE                                         r  u_Register_file/output_FFT_imag_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y390       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     5.169 r  u_Register_file/output_FFT_imag_reg[114]/Q
                         net (fo=1, routed)          10.465    15.634    imag_output_OBUF[114]
    SLR Crossing[1->2]   
    C21                                                               r  imag_output_OBUF[114]_inst/I
    C21                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.809    16.443 r  imag_output_OBUF[114]_inst/O
                         net (fo=0)                   0.000    16.443    imag_output[114]
    C21                                                               r  imag_output[114] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Register_file/output_FFT_imag_reg[112]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_output[112]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.333ns  (logic 0.933ns (8.236%)  route 10.400ns (91.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.481ns (routing 2.199ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.648     0.648 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.737    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.737 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.487    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.570 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.481     5.051    u_Register_file/clk
    SLICE_X101Y401       FDCE                                         r  u_Register_file/output_FFT_imag_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y401       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     5.165 r  u_Register_file/output_FFT_imag_reg[112]/Q
                         net (fo=1, routed)          10.400    15.565    imag_output_OBUF[112]
    SLR Crossing[1->2]   
    A23                                                               r  imag_output_OBUF[112]_inst/I
    A23                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.819    16.384 r  imag_output_OBUF[112]_inst/O
                         net (fo=0)                   0.000    16.384    imag_output[112]
    A23                                                               r  imag_output[112] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Register_file/output_FFT_imag_reg[143]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_output[143]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.295ns  (logic 1.025ns (9.075%)  route 10.270ns (90.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.484ns (routing 2.199ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.648     0.648 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.737    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.737 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.487    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.570 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.484     5.054    u_Register_file/clk
    SLICE_X90Y408        FDCE                                         r  u_Register_file/output_FFT_imag_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y408        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     5.171 r  u_Register_file/output_FFT_imag_reg[143]/Q
                         net (fo=1, routed)          10.270    15.441    imag_output_OBUF[143]
    SLR Crossing[1->2]   
    A12                                                               r  imag_output_OBUF[143]_inst/I
    A12                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.908    16.349 r  imag_output_OBUF[143]_inst/O
                         net (fo=0)                   0.000    16.349    imag_output[143]
    A12                                                               r  imag_output[143] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Register_file/output_FFT_imag_reg[120]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_output[120]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.316ns  (logic 0.964ns (8.516%)  route 10.352ns (91.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.458ns (routing 2.199ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.648     0.648 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.737    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.737 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.487    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.570 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.458     5.028    u_Register_file/clk
    SLICE_X106Y398       FDCE                                         r  u_Register_file/output_FFT_imag_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y398       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     5.142 r  u_Register_file/output_FFT_imag_reg[120]/Q
                         net (fo=1, routed)          10.352    15.494    imag_output_OBUF[120]
    SLR Crossing[1->2]   
    A20                                                               r  imag_output_OBUF[120]_inst/I
    A20                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.850    16.343 r  imag_output_OBUF[120]_inst/O
                         net (fo=0)                   0.000    16.343    imag_output[120]
    A20                                                               r  imag_output[120] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Register_file/output_FFT_imag_reg[122]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_output[122]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.276ns  (logic 0.955ns (8.467%)  route 10.321ns (91.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.495ns (routing 2.199ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.648     0.648 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.737    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.737 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.487    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.570 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.495     5.065    u_Register_file/clk
    SLICE_X98Y396        FDCE                                         r  u_Register_file/output_FFT_imag_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y396        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     5.179 r  u_Register_file/output_FFT_imag_reg[122]/Q
                         net (fo=1, routed)          10.321    15.500    imag_output_OBUF[122]
    SLR Crossing[1->2]   
    A18                                                               r  imag_output_OBUF[122]_inst/I
    A18                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.841    16.340 r  imag_output_OBUF[122]_inst/O
                         net (fo=0)                   0.000    16.340    imag_output[122]
    A18                                                               r  imag_output[122] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Register_file/output_FFT_imag_reg[78]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_output[78]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 0.485ns (26.068%)  route 1.375ns (73.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 1.055ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.282     0.282 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.309    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.309 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.659    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.686 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.578     2.264    u_Register_file/clk
    SLICE_X85Y412        FDCE                                         r  u_Register_file/output_FFT_imag_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y412        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.312 r  u_Register_file/output_FFT_imag_reg[78]/Q
                         net (fo=1, routed)           1.375     3.687    imag_output_OBUF[78]
    V49                                                               r  imag_output_OBUF[78]_inst/I
    V49                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.437     4.124 r  imag_output_OBUF[78]_inst/O
                         net (fo=0)                   0.000     4.124    imag_output[78]
    V49                                                               r  imag_output[78] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Register_file/output_FFT_imag_reg[68]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_output[68]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 0.485ns (25.883%)  route 1.390ns (74.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.581ns (routing 1.055ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.282     0.282 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.309    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.309 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.659    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.686 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.581     2.267    u_Register_file/clk
    SLICE_X83Y414        FDCE                                         r  u_Register_file/output_FFT_imag_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y414        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.316 r  u_Register_file/output_FFT_imag_reg[68]/Q
                         net (fo=1, routed)           1.390     3.706    imag_output_OBUF[68]
    T44                                                               r  imag_output_OBUF[68]_inst/I
    T44                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.436     4.143 r  imag_output_OBUF[68]_inst/O
                         net (fo=0)                   0.000     4.143    imag_output[68]
    T44                                                               r  imag_output[68] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Register_file/output_FFT_imag_reg[79]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_output[79]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 0.489ns (26.086%)  route 1.386ns (73.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 1.055ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.282     0.282 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.309    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.309 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.659    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.686 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.587     2.273    u_Register_file/clk
    SLICE_X86Y412        FDCE                                         r  u_Register_file/output_FFT_imag_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y412        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.322 r  u_Register_file/output_FFT_imag_reg[79]/Q
                         net (fo=1, routed)           1.386     3.708    imag_output_OBUF[79]
    U49                                                               r  imag_output_OBUF[79]_inst/I
    U49                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.440     4.148 r  imag_output_OBUF[79]_inst/O
                         net (fo=0)                   0.000     4.148    imag_output[79]
    U49                                                               r  imag_output[79] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Register_file/output_FFT_imag_reg[95]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_output[95]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 0.497ns (26.101%)  route 1.407ns (73.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.574ns (routing 1.055ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.282     0.282 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.309    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.309 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.659    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.686 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.574     2.260    u_Register_file/clk
    SLICE_X104Y405       FDCE                                         r  u_Register_file/output_FFT_imag_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y405       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.309 r  u_Register_file/output_FFT_imag_reg[95]/Q
                         net (fo=1, routed)           1.407     3.716    imag_output_OBUF[95]
    U52                                                               r  imag_output_OBUF[95]_inst/I
    U52                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.448     4.164 r  imag_output_OBUF[95]_inst/O
                         net (fo=0)                   0.000     4.164    imag_output[95]
    U52                                                               r  imag_output[95] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Register_file/output_FFT_imag_reg[96]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_output[96]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 0.482ns (25.282%)  route 1.424ns (74.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.583ns (routing 1.055ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.282     0.282 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.309    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.309 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.659    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.686 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.583     2.269    u_Register_file/clk
    SLICE_X104Y401       FDCE                                         r  u_Register_file/output_FFT_imag_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y401       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.317 r  u_Register_file/output_FFT_imag_reg[96]/Q
                         net (fo=1, routed)           1.424     3.741    imag_output_OBUF[96]
    V53                                                               r  imag_output_OBUF[96]_inst/I
    V53                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.434     4.175 r  imag_output_OBUF[96]_inst/O
                         net (fo=0)                   0.000     4.175    imag_output[96]
    V53                                                               r  imag_output[96] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Register_file/output_FFT_imag_reg[74]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_output[74]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 0.489ns (25.652%)  route 1.416ns (74.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 1.055ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.282     0.282 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.309    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.309 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.659    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.686 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.587     2.273    u_Register_file/clk
    SLICE_X87Y409        FDCE                                         r  u_Register_file/output_FFT_imag_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y409        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.321 r  u_Register_file/output_FFT_imag_reg[74]/Q
                         net (fo=1, routed)           1.416     3.737    imag_output_OBUF[74]
    U47                                                               r  imag_output_OBUF[74]_inst/I
    U47                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.441     4.178 r  imag_output_OBUF[74]_inst/O
                         net (fo=0)                   0.000     4.178    imag_output[74]
    U47                                                               r  imag_output[74] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Register_file/output_FFT_imag_reg[77]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_output[77]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.912ns  (logic 0.488ns (25.512%)  route 1.424ns (74.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.586ns (routing 1.055ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.282     0.282 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.309    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.309 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.659    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.686 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.586     2.272    u_Register_file/clk
    SLICE_X86Y411        FDCE                                         r  u_Register_file/output_FFT_imag_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y411        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.321 r  u_Register_file/output_FFT_imag_reg[77]/Q
                         net (fo=1, routed)           1.424     3.745    imag_output_OBUF[77]
    T49                                                               r  imag_output_OBUF[77]_inst/I
    T49                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.439     4.184 r  imag_output_OBUF[77]_inst/O
                         net (fo=0)                   0.000     4.184    imag_output[77]
    T49                                                               r  imag_output[77] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Register_file/output_FFT_imag_reg[64]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_output[64]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 0.485ns (25.355%)  route 1.428ns (74.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.585ns (routing 1.055ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.282     0.282 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.309    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.309 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.659    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.686 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.585     2.271    u_Register_file/clk
    SLICE_X85Y414        FDCE                                         r  u_Register_file/output_FFT_imag_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y414        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.320 r  u_Register_file/output_FFT_imag_reg[64]/Q
                         net (fo=1, routed)           1.428     3.748    imag_output_OBUF[64]
    V46                                                               r  imag_output_OBUF[64]_inst/I
    V46                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.436     4.184 r  imag_output_OBUF[64]_inst/O
                         net (fo=0)                   0.000     4.184    imag_output[64]
    V46                                                               r  imag_output[64] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Register_file/output_FFT_imag_reg[94]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_output[94]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 0.488ns (24.998%)  route 1.463ns (75.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.571ns (routing 1.055ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.282     0.282 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.309    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.309 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.659    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.686 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.571     2.257    u_Register_file/clk
    SLICE_X105Y404       FDCE                                         r  u_Register_file/output_FFT_imag_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y404       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.305 r  u_Register_file/output_FFT_imag_reg[94]/Q
                         net (fo=1, routed)           1.463     3.768    imag_output_OBUF[94]
    V52                                                               r  imag_output_OBUF[94]_inst/I
    V52                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.440     4.208 r  imag_output_OBUF[94]_inst/O
                         net (fo=0)                   0.000     4.208    imag_output[94]
    V52                                                               r  imag_output[94] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Register_file/output_FFT_imag_reg[97]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag_output[97]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 0.490ns (25.097%)  route 1.462ns (74.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.570ns (routing 1.055ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.282     0.282 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.309    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.309 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.659    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.686 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.570     2.256    u_Register_file/clk
    SLICE_X98Y400        FDCE                                         r  u_Register_file/output_FFT_imag_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y400        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.305 r  u_Register_file/output_FFT_imag_reg[97]/Q
                         net (fo=1, routed)           1.462     3.767    imag_output_OBUF[97]
    V54                                                               r  imag_output_OBUF[97]_inst/I
    V54                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.441     4.208 r  imag_output_OBUF[97]_inst/O
                         net (fo=0)                   0.000     4.208    imag_output[97]
    V54                                                               r  imag_output[97] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          5131 Endpoints
Min Delay          5131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft_points[63]
                            (input port)
  Destination:            u_Register_file/output_FFT_real_reg[125]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.508ns  (logic 5.123ns (33.035%)  route 10.385ns (66.965%))
  Logic Levels:           17  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        4.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 3.124ns (routing 2.024ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU35                                              0.000     0.000 f  fft_points[63] (IN)
                         net (fo=0)                   0.000     0.000    fft_points_IBUF[63]_inst/I
    AU35                                                              f  fft_points_IBUF[63]_inst/INBUF_INST/PAD
    AU35                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.626     0.626 f  fft_points_IBUF[63]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.715    fft_points_IBUF[63]_inst/OUT
    AU35                                                              f  fft_points_IBUF[63]_inst/IBUFCTRL_INST/I
    AU35                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.715 f  fft_points_IBUF[63]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           6.577     7.292    u_Register_file/fft_points_IBUF[59]
    SLICE_X106Y389                                                    f  u_Register_file/result_real1_i_21__7/I2
    SLICE_X106Y389       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     7.481 f  u_Register_file/result_real1_i_21__7/O
                         net (fo=5, routed)           0.425     7.906    CTRL_inst/feedback_real_reg[495]_1[78]
    SLICE_X90Y390                                                     f  CTRL_inst/result_real1_i_2__8/I5
    SLICE_X90Y390        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     7.976 f  CTRL_inst/result_real1_i_2__8/O
                         net (fo=30, routed)          0.747     8.723    genblk2[3].MAC_ints/MUL_1/result_real1/A[17]
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A[17]
    DSP48E2_X1Y159       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[17]_A2_DATA[17])
                                                      0.337     9.060 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     9.060    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2_DATA[17]
    DSP48E2_X1Y159       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.155     9.215 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     9.215    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/A2A1[17]
    DSP48E2_X1Y159       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_V[17])
                                                      0.871    10.086 f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/V[17]
                         net (fo=1, routed)           0.000    10.086    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER.V<17>
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V[17]
    DSP48E2_X1Y159       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[17]_V_DATA[17])
                                                      0.110    10.196 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V_DATA[17]
                         net (fo=1, routed)           0.000    10.196    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA.V_DATA<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/V_DATA[17]
    DSP48E2_X1Y159       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[17]_ALU_OUT[17])
                                                      0.687    10.883 f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    10.883    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU.ALU_OUT<17>
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X1Y159       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.193    11.076 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           1.194    12.270    genblk2[3].MAC_ints/MUL_1/result_real0/C[17]
    DSP48E2_X2Y163                                                    r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C[17]
    DSP48E2_X2Y163       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.178    12.448 r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000    12.448    genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA.C_DATA<17>
    DSP48E2_X2Y163                                                    r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/C_DATA[17]
    DSP48E2_X2Y163       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[18])
                                                      0.872    13.320 f  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000    13.320    genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU.ALU_OUT<18>
    DSP48E2_X2Y163                                                    f  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/ALU_OUT[18]
    DSP48E2_X2Y163       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.193    13.513 r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.746    14.259    CTRL_inst/FSM_sequential_current_state_reg[1]_17[10]
    SLICE_X113Y393                                                    r  CTRL_inst/feedback_real[319]_i_9/I1
    SLICE_X113Y393       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115    14.374 r  CTRL_inst/feedback_real[319]_i_9/O
                         net (fo=1, routed)           0.000    14.374    CTRL_inst/feedback_real[319]_i_9_n_0
    SLICE_X113Y393                                                    r  CTRL_inst/feedback_real_reg[319]_i_3/S[2]
    SLICE_X113Y393       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.283    14.657 r  CTRL_inst/feedback_real_reg[319]_i_3/O[5]
                         net (fo=3, routed)           0.451    15.108    CTRL_inst/MAC_real[125]
    SLICE_X110Y389                                                    r  CTRL_inst/feedback_real[125]_i_1/I0
    SLICE_X110Y389       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173    15.281 r  CTRL_inst/feedback_real[125]_i_1/O
                         net (fo=2, routed)           0.133    15.414    u_Register_file/D[125]
    SLICE_X109Y389                                                    r  u_Register_file/output_FFT_real[125]_i_1/I1
    SLICE_X109Y389       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071    15.485 r  u_Register_file/output_FFT_real[125]_i_1/O
                         net (fo=1, routed)           0.023    15.508    u_Register_file/output_FFT_real[125]_i_1_n_0
    SLICE_X109Y389       FDCE                                         r  u_Register_file/output_FFT_real_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.376     0.376 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050     0.426    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     0.997    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.072 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.124     4.196    u_Register_file/clk
    SLICE_X109Y389       FDCE                                         r  u_Register_file/output_FFT_real_reg[125]/C

Slack:                    inf
  Source:                 fft_points[63]
                            (input port)
  Destination:            u_Register_file/output_FFT_real_reg[126]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.454ns  (logic 5.087ns (32.918%)  route 10.367ns (67.082%))
  Logic Levels:           17  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        4.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 3.126ns (routing 2.024ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU35                                              0.000     0.000 f  fft_points[63] (IN)
                         net (fo=0)                   0.000     0.000    fft_points_IBUF[63]_inst/I
    AU35                                                              f  fft_points_IBUF[63]_inst/INBUF_INST/PAD
    AU35                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.626     0.626 f  fft_points_IBUF[63]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.715    fft_points_IBUF[63]_inst/OUT
    AU35                                                              f  fft_points_IBUF[63]_inst/IBUFCTRL_INST/I
    AU35                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.715 f  fft_points_IBUF[63]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           6.577     7.292    u_Register_file/fft_points_IBUF[59]
    SLICE_X106Y389                                                    f  u_Register_file/result_real1_i_21__7/I2
    SLICE_X106Y389       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     7.481 f  u_Register_file/result_real1_i_21__7/O
                         net (fo=5, routed)           0.425     7.906    CTRL_inst/feedback_real_reg[495]_1[78]
    SLICE_X90Y390                                                     f  CTRL_inst/result_real1_i_2__8/I5
    SLICE_X90Y390        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     7.976 f  CTRL_inst/result_real1_i_2__8/O
                         net (fo=30, routed)          0.747     8.723    genblk2[3].MAC_ints/MUL_1/result_real1/A[17]
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A[17]
    DSP48E2_X1Y159       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[17]_A2_DATA[17])
                                                      0.337     9.060 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     9.060    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2_DATA[17]
    DSP48E2_X1Y159       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.155     9.215 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     9.215    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/A2A1[17]
    DSP48E2_X1Y159       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_V[17])
                                                      0.871    10.086 f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/V[17]
                         net (fo=1, routed)           0.000    10.086    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER.V<17>
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V[17]
    DSP48E2_X1Y159       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[17]_V_DATA[17])
                                                      0.110    10.196 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V_DATA[17]
                         net (fo=1, routed)           0.000    10.196    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA.V_DATA<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/V_DATA[17]
    DSP48E2_X1Y159       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[17]_ALU_OUT[17])
                                                      0.687    10.883 f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    10.883    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU.ALU_OUT<17>
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X1Y159       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.193    11.076 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           1.194    12.270    genblk2[3].MAC_ints/MUL_1/result_real0/C[17]
    DSP48E2_X2Y163                                                    r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C[17]
    DSP48E2_X2Y163       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.178    12.448 r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000    12.448    genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA.C_DATA<17>
    DSP48E2_X2Y163                                                    r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/C_DATA[17]
    DSP48E2_X2Y163       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[18])
                                                      0.872    13.320 f  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000    13.320    genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU.ALU_OUT<18>
    DSP48E2_X2Y163                                                    f  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/ALU_OUT[18]
    DSP48E2_X2Y163       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.193    13.513 r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.746    14.259    CTRL_inst/FSM_sequential_current_state_reg[1]_17[10]
    SLICE_X113Y393                                                    r  CTRL_inst/feedback_real[319]_i_9/I1
    SLICE_X113Y393       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115    14.374 r  CTRL_inst/feedback_real[319]_i_9/O
                         net (fo=1, routed)           0.000    14.374    CTRL_inst/feedback_real[319]_i_9_n_0
    SLICE_X113Y393                                                    r  CTRL_inst/feedback_real_reg[319]_i_3/S[2]
    SLICE_X113Y393       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.244    14.618 r  CTRL_inst/feedback_real_reg[319]_i_3/O[6]
                         net (fo=3, routed)           0.354    14.972    CTRL_inst/MAC_real[126]
    SLICE_X115Y392                                                    r  CTRL_inst/feedback_real[126]_i_1/I0
    SLICE_X115Y392       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115    15.087 r  CTRL_inst/feedback_real[126]_i_1/O
                         net (fo=2, routed)           0.213    15.300    u_Register_file/D[126]
    SLICE_X116Y391                                                    r  u_Register_file/output_FFT_real[126]_i_1/I1
    SLICE_X116Y391       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.132    15.432 r  u_Register_file/output_FFT_real[126]_i_1/O
                         net (fo=1, routed)           0.022    15.454    u_Register_file/output_FFT_real[126]_i_1_n_0
    SLICE_X116Y391       FDCE                                         r  u_Register_file/output_FFT_real_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.376     0.376 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050     0.426    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     0.997    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.072 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.126     4.198    u_Register_file/clk
    SLICE_X116Y391       FDCE                                         r  u_Register_file/output_FFT_real_reg[126]/C

Slack:                    inf
  Source:                 fft_points[63]
                            (input port)
  Destination:            u_Register_file/feedback_real_reg[189]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.434ns  (logic 5.125ns (33.207%)  route 10.309ns (66.793%))
  Logic Levels:           17  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        4.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 3.116ns (routing 2.024ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU35                                              0.000     0.000 f  fft_points[63] (IN)
                         net (fo=0)                   0.000     0.000    fft_points_IBUF[63]_inst/I
    AU35                                                              f  fft_points_IBUF[63]_inst/INBUF_INST/PAD
    AU35                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.626     0.626 f  fft_points_IBUF[63]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.715    fft_points_IBUF[63]_inst/OUT
    AU35                                                              f  fft_points_IBUF[63]_inst/IBUFCTRL_INST/I
    AU35                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.715 f  fft_points_IBUF[63]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           6.577     7.292    u_Register_file/fft_points_IBUF[59]
    SLICE_X106Y389                                                    f  u_Register_file/result_real1_i_21__7/I2
    SLICE_X106Y389       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     7.481 f  u_Register_file/result_real1_i_21__7/O
                         net (fo=5, routed)           0.425     7.906    CTRL_inst/feedback_real_reg[495]_1[78]
    SLICE_X90Y390                                                     f  CTRL_inst/result_real1_i_2__8/I5
    SLICE_X90Y390        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     7.976 f  CTRL_inst/result_real1_i_2__8/O
                         net (fo=30, routed)          0.747     8.723    genblk2[3].MAC_ints/MUL_1/result_real1/A[17]
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A[17]
    DSP48E2_X1Y159       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[17]_A2_DATA[17])
                                                      0.337     9.060 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     9.060    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2_DATA[17]
    DSP48E2_X1Y159       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.155     9.215 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     9.215    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/A2A1[17]
    DSP48E2_X1Y159       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_V[17])
                                                      0.871    10.086 f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/V[17]
                         net (fo=1, routed)           0.000    10.086    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER.V<17>
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V[17]
    DSP48E2_X1Y159       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[17]_V_DATA[17])
                                                      0.110    10.196 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V_DATA[17]
                         net (fo=1, routed)           0.000    10.196    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA.V_DATA<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/V_DATA[17]
    DSP48E2_X1Y159       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[17]_ALU_OUT[17])
                                                      0.687    10.883 f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    10.883    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU.ALU_OUT<17>
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X1Y159       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.193    11.076 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           1.194    12.270    genblk2[3].MAC_ints/MUL_1/result_real0/C[17]
    DSP48E2_X2Y163                                                    r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C[17]
    DSP48E2_X2Y163       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.178    12.448 r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000    12.448    genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA.C_DATA<17>
    DSP48E2_X2Y163                                                    r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/C_DATA[17]
    DSP48E2_X2Y163       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[18])
                                                      0.872    13.320 f  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000    13.320    genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU.ALU_OUT<18>
    DSP48E2_X2Y163                                                    f  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/ALU_OUT[18]
    DSP48E2_X2Y163       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.193    13.513 r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.746    14.259    CTRL_inst/FSM_sequential_current_state_reg[1]_17[10]
    SLICE_X113Y393                                                    r  CTRL_inst/feedback_real[319]_i_9/I1
    SLICE_X113Y393       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115    14.374 r  CTRL_inst/feedback_real[319]_i_9/O
                         net (fo=1, routed)           0.000    14.374    CTRL_inst/feedback_real[319]_i_9_n_0
    SLICE_X113Y393                                                    r  CTRL_inst/feedback_real_reg[319]_i_3/S[2]
    SLICE_X113Y393       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.283    14.657 r  CTRL_inst/feedback_real_reg[319]_i_3/O[5]
                         net (fo=3, routed)           0.342    14.999    CTRL_inst/MAC_real[125]
    SLICE_X115Y392                                                    r  CTRL_inst/output_FFT_real[189]_i_2/I5
    SLICE_X115Y392       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.071    15.070 r  CTRL_inst/output_FFT_real[189]_i_2/O
                         net (fo=2, routed)           0.162    15.232    CTRL_inst/output_FFT_real[189]_i_2_n_0
    SLICE_X115Y390                                                    r  CTRL_inst/feedback_real[189]_i_1/I3
    SLICE_X115Y390       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175    15.407 r  CTRL_inst/feedback_real[189]_i_1/O
                         net (fo=1, routed)           0.027    15.434    u_Register_file/D[189]
    SLICE_X115Y390       FDCE                                         r  u_Register_file/feedback_real_reg[189]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.376     0.376 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050     0.426    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     0.997    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.072 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.116     4.188    u_Register_file/clk
    SLICE_X115Y390       FDCE                                         r  u_Register_file/feedback_real_reg[189]/C

Slack:                    inf
  Source:                 fft_points[63]
                            (input port)
  Destination:            u_Register_file/feedback_real_reg[126]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.431ns  (logic 4.955ns (32.111%)  route 10.476ns (67.889%))
  Logic Levels:           16  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 3.130ns (routing 2.024ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU35                                              0.000     0.000 f  fft_points[63] (IN)
                         net (fo=0)                   0.000     0.000    fft_points_IBUF[63]_inst/I
    AU35                                                              f  fft_points_IBUF[63]_inst/INBUF_INST/PAD
    AU35                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.626     0.626 f  fft_points_IBUF[63]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.715    fft_points_IBUF[63]_inst/OUT
    AU35                                                              f  fft_points_IBUF[63]_inst/IBUFCTRL_INST/I
    AU35                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.715 f  fft_points_IBUF[63]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           6.577     7.292    u_Register_file/fft_points_IBUF[59]
    SLICE_X106Y389                                                    f  u_Register_file/result_real1_i_21__7/I2
    SLICE_X106Y389       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     7.481 f  u_Register_file/result_real1_i_21__7/O
                         net (fo=5, routed)           0.425     7.906    CTRL_inst/feedback_real_reg[495]_1[78]
    SLICE_X90Y390                                                     f  CTRL_inst/result_real1_i_2__8/I5
    SLICE_X90Y390        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     7.976 f  CTRL_inst/result_real1_i_2__8/O
                         net (fo=30, routed)          0.747     8.723    genblk2[3].MAC_ints/MUL_1/result_real1/A[17]
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A[17]
    DSP48E2_X1Y159       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[17]_A2_DATA[17])
                                                      0.337     9.060 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     9.060    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2_DATA[17]
    DSP48E2_X1Y159       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.155     9.215 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     9.215    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/A2A1[17]
    DSP48E2_X1Y159       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_V[17])
                                                      0.871    10.086 f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/V[17]
                         net (fo=1, routed)           0.000    10.086    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER.V<17>
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V[17]
    DSP48E2_X1Y159       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[17]_V_DATA[17])
                                                      0.110    10.196 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V_DATA[17]
                         net (fo=1, routed)           0.000    10.196    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA.V_DATA<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/V_DATA[17]
    DSP48E2_X1Y159       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[17]_ALU_OUT[17])
                                                      0.687    10.883 f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    10.883    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU.ALU_OUT<17>
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X1Y159       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.193    11.076 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           1.194    12.270    genblk2[3].MAC_ints/MUL_1/result_real0/C[17]
    DSP48E2_X2Y163                                                    r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C[17]
    DSP48E2_X2Y163       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.178    12.448 r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000    12.448    genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA.C_DATA<17>
    DSP48E2_X2Y163                                                    r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/C_DATA[17]
    DSP48E2_X2Y163       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[18])
                                                      0.872    13.320 f  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000    13.320    genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU.ALU_OUT<18>
    DSP48E2_X2Y163                                                    f  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/ALU_OUT[18]
    DSP48E2_X2Y163       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.193    13.513 r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.746    14.259    CTRL_inst/FSM_sequential_current_state_reg[1]_17[10]
    SLICE_X113Y393                                                    r  CTRL_inst/feedback_real[319]_i_9/I1
    SLICE_X113Y393       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115    14.374 r  CTRL_inst/feedback_real[319]_i_9/O
                         net (fo=1, routed)           0.000    14.374    CTRL_inst/feedback_real[319]_i_9_n_0
    SLICE_X113Y393                                                    r  CTRL_inst/feedback_real_reg[319]_i_3/S[2]
    SLICE_X113Y393       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[6])
                                                      0.244    14.618 r  CTRL_inst/feedback_real_reg[319]_i_3/O[6]
                         net (fo=3, routed)           0.354    14.972    CTRL_inst/MAC_real[126]
    SLICE_X115Y392                                                    r  CTRL_inst/feedback_real[126]_i_1/I0
    SLICE_X115Y392       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115    15.087 r  CTRL_inst/feedback_real[126]_i_1/O
                         net (fo=2, routed)           0.344    15.431    u_Register_file/D[126]
    SLICE_X117Y392       FDCE                                         r  u_Register_file/feedback_real_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.376     0.376 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050     0.426    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     0.997    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.072 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.130     4.202    u_Register_file/clk
    SLICE_X117Y392       FDCE                                         r  u_Register_file/feedback_real_reg[126]/C

Slack:                    inf
  Source:                 fft_points[63]
                            (input port)
  Destination:            u_Register_file/output_FFT_real_reg[189]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.429ns  (logic 5.122ns (33.198%)  route 10.307ns (66.802%))
  Logic Levels:           17  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 3.114ns (routing 2.024ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU35                                              0.000     0.000 f  fft_points[63] (IN)
                         net (fo=0)                   0.000     0.000    fft_points_IBUF[63]_inst/I
    AU35                                                              f  fft_points_IBUF[63]_inst/INBUF_INST/PAD
    AU35                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.626     0.626 f  fft_points_IBUF[63]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.715    fft_points_IBUF[63]_inst/OUT
    AU35                                                              f  fft_points_IBUF[63]_inst/IBUFCTRL_INST/I
    AU35                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.715 f  fft_points_IBUF[63]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           6.577     7.292    u_Register_file/fft_points_IBUF[59]
    SLICE_X106Y389                                                    f  u_Register_file/result_real1_i_21__7/I2
    SLICE_X106Y389       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     7.481 f  u_Register_file/result_real1_i_21__7/O
                         net (fo=5, routed)           0.425     7.906    CTRL_inst/feedback_real_reg[495]_1[78]
    SLICE_X90Y390                                                     f  CTRL_inst/result_real1_i_2__8/I5
    SLICE_X90Y390        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     7.976 f  CTRL_inst/result_real1_i_2__8/O
                         net (fo=30, routed)          0.747     8.723    genblk2[3].MAC_ints/MUL_1/result_real1/A[17]
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A[17]
    DSP48E2_X1Y159       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[17]_A2_DATA[17])
                                                      0.337     9.060 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     9.060    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2_DATA[17]
    DSP48E2_X1Y159       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.155     9.215 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     9.215    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/A2A1[17]
    DSP48E2_X1Y159       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_V[17])
                                                      0.871    10.086 f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/V[17]
                         net (fo=1, routed)           0.000    10.086    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER.V<17>
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V[17]
    DSP48E2_X1Y159       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[17]_V_DATA[17])
                                                      0.110    10.196 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V_DATA[17]
                         net (fo=1, routed)           0.000    10.196    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA.V_DATA<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/V_DATA[17]
    DSP48E2_X1Y159       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[17]_ALU_OUT[17])
                                                      0.687    10.883 f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    10.883    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU.ALU_OUT<17>
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X1Y159       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.193    11.076 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           1.194    12.270    genblk2[3].MAC_ints/MUL_1/result_real0/C[17]
    DSP48E2_X2Y163                                                    r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C[17]
    DSP48E2_X2Y163       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.178    12.448 r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000    12.448    genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA.C_DATA<17>
    DSP48E2_X2Y163                                                    r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/C_DATA[17]
    DSP48E2_X2Y163       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[18])
                                                      0.872    13.320 f  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000    13.320    genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU.ALU_OUT<18>
    DSP48E2_X2Y163                                                    f  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/ALU_OUT[18]
    DSP48E2_X2Y163       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.193    13.513 r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.746    14.259    CTRL_inst/FSM_sequential_current_state_reg[1]_17[10]
    SLICE_X113Y393                                                    r  CTRL_inst/feedback_real[319]_i_9/I1
    SLICE_X113Y393       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115    14.374 r  CTRL_inst/feedback_real[319]_i_9/O
                         net (fo=1, routed)           0.000    14.374    CTRL_inst/feedback_real[319]_i_9_n_0
    SLICE_X113Y393                                                    r  CTRL_inst/feedback_real_reg[319]_i_3/S[2]
    SLICE_X113Y393       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.283    14.657 r  CTRL_inst/feedback_real_reg[319]_i_3/O[5]
                         net (fo=3, routed)           0.342    14.999    CTRL_inst/MAC_real[125]
    SLICE_X115Y392                                                    r  CTRL_inst/output_FFT_real[189]_i_2/I5
    SLICE_X115Y392       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.071    15.070 r  CTRL_inst/output_FFT_real[189]_i_2/O
                         net (fo=2, routed)           0.160    15.230    CTRL_inst/output_FFT_real[189]_i_2_n_0
    SLICE_X115Y390                                                    r  CTRL_inst/output_FFT_real[189]_i_1/I0
    SLICE_X115Y390       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172    15.402 r  CTRL_inst/output_FFT_real[189]_i_1/O
                         net (fo=1, routed)           0.027    15.429    u_Register_file/counter_reg[1]_0[157]
    SLICE_X115Y390       FDCE                                         r  u_Register_file/output_FFT_real_reg[189]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.376     0.376 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050     0.426    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     0.997    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.072 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.114     4.186    u_Register_file/clk
    SLICE_X115Y390       FDCE                                         r  u_Register_file/output_FFT_real_reg[189]/C

Slack:                    inf
  Source:                 fft_points[63]
                            (input port)
  Destination:            u_Register_file/output_FFT_real_reg[312]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.428ns  (logic 5.047ns (32.714%)  route 10.381ns (67.286%))
  Logic Levels:           18  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        4.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 3.116ns (routing 2.024ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU35                                              0.000     0.000 f  fft_points[63] (IN)
                         net (fo=0)                   0.000     0.000    fft_points_IBUF[63]_inst/I
    AU35                                                              f  fft_points_IBUF[63]_inst/INBUF_INST/PAD
    AU35                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.626     0.626 f  fft_points_IBUF[63]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.715    fft_points_IBUF[63]_inst/OUT
    AU35                                                              f  fft_points_IBUF[63]_inst/IBUFCTRL_INST/I
    AU35                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.715 f  fft_points_IBUF[63]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           6.577     7.292    u_Register_file/fft_points_IBUF[59]
    SLICE_X106Y389                                                    f  u_Register_file/result_real1_i_21__7/I2
    SLICE_X106Y389       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     7.481 f  u_Register_file/result_real1_i_21__7/O
                         net (fo=5, routed)           0.425     7.906    CTRL_inst/feedback_real_reg[495]_1[78]
    SLICE_X90Y390                                                     f  CTRL_inst/result_real1_i_2__8/I5
    SLICE_X90Y390        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     7.976 f  CTRL_inst/result_real1_i_2__8/O
                         net (fo=30, routed)          0.661     8.637    genblk2[3].MAC_ints/MUL_1/result_real1/A[15]
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A[15]
    DSP48E2_X1Y159       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[15]_A2_DATA[15])
                                                      0.337     8.974 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A2_DATA[15]
                         net (fo=1, routed)           0.000     8.974    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA.A2_DATA<15>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2_DATA[15]
    DSP48E2_X1Y159       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[15]_A2A1[15])
                                                      0.155     9.129 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2A1[15]
                         net (fo=1, routed)           0.000     9.129    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA.A2A1<15>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/A2A1[15]
    DSP48E2_X1Y159       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[15]_V[15])
                                                      0.871    10.000 f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, routed)           0.000    10.000    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER.V<15>
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V[15]
    DSP48E2_X1Y159       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[15]_V_DATA[15])
                                                      0.110    10.110 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, routed)           0.000    10.110    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA.V_DATA<15>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/V_DATA[15]
    DSP48E2_X1Y159       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[15]_ALU_OUT[15])
                                                      0.687    10.797 f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000    10.797    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU.ALU_OUT<15>
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/ALU_OUT[15]
    DSP48E2_X1Y159       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.193    10.990 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           1.161    12.151    genblk2[3].MAC_ints/MUL_1/result_real0/C[15]
    DSP48E2_X2Y163                                                    r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C[15]
    DSP48E2_X2Y163       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[15]_C_DATA[15])
                                                      0.178    12.329 r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C_DATA[15]
                         net (fo=2, routed)           0.000    12.329    genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA.C_DATA<15>
    DSP48E2_X2Y163                                                    r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/C_DATA[15]
    DSP48E2_X2Y163       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[15]_ALU_OUT[15])
                                                      0.872    13.201 f  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000    13.201    genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X2Y163                                                    f  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/ALU_OUT[15]
    DSP48E2_X2Y163       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.193    13.394 r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/P[15]
                         net (fo=2, routed)           0.745    14.139    CTRL_inst/FSM_sequential_current_state_reg[1]_17[7]
    SLICE_X113Y392                                                    r  CTRL_inst/feedback_real[311]_i_3/I1
    SLICE_X113Y392       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.043    14.182 r  CTRL_inst/feedback_real[311]_i_3/O
                         net (fo=1, routed)           0.000    14.182    CTRL_inst/feedback_real[311]_i_3_n_0
    SLICE_X113Y392                                                    r  CTRL_inst/feedback_real_reg[311]_i_2/S[7]
    SLICE_X113Y392       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.176    14.358 r  CTRL_inst/feedback_real_reg[311]_i_2/CO[7]
                         net (fo=1, routed)           0.027    14.385    CTRL_inst/feedback_real_reg[311]_i_2_n_0
    SLICE_X113Y393                                                    r  CTRL_inst/feedback_real_reg[319]_i_3/CI
    SLICE_X113Y393       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.099    14.484 r  CTRL_inst/feedback_real_reg[319]_i_3/O[0]
                         net (fo=3, routed)           0.356    14.840    CTRL_inst/MAC_real[120]
    SLICE_X118Y392                                                    r  CTRL_inst/feedback_real[312]_i_1/I4
    SLICE_X118Y392       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115    14.955 r  CTRL_inst/feedback_real[312]_i_1/O
                         net (fo=2, routed)           0.305    15.260    u_Register_file/D[312]
    SLICE_X118Y389                                                    r  u_Register_file/output_FFT_real[312]_i_1/I1
    SLICE_X118Y389       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    15.393 r  u_Register_file/output_FFT_real[312]_i_1/O
                         net (fo=1, routed)           0.035    15.428    u_Register_file/output_FFT_real[312]_i_1_n_0
    SLICE_X118Y389       FDCE                                         r  u_Register_file/output_FFT_real_reg[312]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.376     0.376 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050     0.426    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     0.997    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.072 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.116     4.188    u_Register_file/clk
    SLICE_X118Y389       FDCE                                         r  u_Register_file/output_FFT_real_reg[312]/C

Slack:                    inf
  Source:                 fft_points[63]
                            (input port)
  Destination:            u_Register_file/output_FFT_real_reg[319]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.419ns  (logic 5.080ns (32.947%)  route 10.339ns (67.053%))
  Logic Levels:           17  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        4.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 3.112ns (routing 2.024ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU35                                              0.000     0.000 f  fft_points[63] (IN)
                         net (fo=0)                   0.000     0.000    fft_points_IBUF[63]_inst/I
    AU35                                                              f  fft_points_IBUF[63]_inst/INBUF_INST/PAD
    AU35                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.626     0.626 f  fft_points_IBUF[63]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.715    fft_points_IBUF[63]_inst/OUT
    AU35                                                              f  fft_points_IBUF[63]_inst/IBUFCTRL_INST/I
    AU35                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.715 f  fft_points_IBUF[63]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           6.577     7.292    u_Register_file/fft_points_IBUF[59]
    SLICE_X106Y389                                                    f  u_Register_file/result_real1_i_21__7/I2
    SLICE_X106Y389       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     7.481 f  u_Register_file/result_real1_i_21__7/O
                         net (fo=5, routed)           0.425     7.906    CTRL_inst/feedback_real_reg[495]_1[78]
    SLICE_X90Y390                                                     f  CTRL_inst/result_real1_i_2__8/I5
    SLICE_X90Y390        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     7.976 f  CTRL_inst/result_real1_i_2__8/O
                         net (fo=30, routed)          0.747     8.723    genblk2[3].MAC_ints/MUL_1/result_real1/A[17]
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A[17]
    DSP48E2_X1Y159       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[17]_A2_DATA[17])
                                                      0.337     9.060 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     9.060    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2_DATA[17]
    DSP48E2_X1Y159       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.155     9.215 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     9.215    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/A2A1[17]
    DSP48E2_X1Y159       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_V[17])
                                                      0.871    10.086 f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/V[17]
                         net (fo=1, routed)           0.000    10.086    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER.V<17>
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V[17]
    DSP48E2_X1Y159       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[17]_V_DATA[17])
                                                      0.110    10.196 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V_DATA[17]
                         net (fo=1, routed)           0.000    10.196    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA.V_DATA<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/V_DATA[17]
    DSP48E2_X1Y159       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[17]_ALU_OUT[17])
                                                      0.687    10.883 f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    10.883    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU.ALU_OUT<17>
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X1Y159       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.193    11.076 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           1.194    12.270    genblk2[3].MAC_ints/MUL_1/result_real0/C[17]
    DSP48E2_X2Y163                                                    r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C[17]
    DSP48E2_X2Y163       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.178    12.448 r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000    12.448    genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA.C_DATA<17>
    DSP48E2_X2Y163                                                    r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/C_DATA[17]
    DSP48E2_X2Y163       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[18])
                                                      0.872    13.320 f  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000    13.320    genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU.ALU_OUT<18>
    DSP48E2_X2Y163                                                    f  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/ALU_OUT[18]
    DSP48E2_X2Y163       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.193    13.513 r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.746    14.259    CTRL_inst/FSM_sequential_current_state_reg[1]_17[10]
    SLICE_X113Y393                                                    r  CTRL_inst/feedback_real[319]_i_9/I1
    SLICE_X113Y393       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115    14.374 r  CTRL_inst/feedback_real[319]_i_9/O
                         net (fo=1, routed)           0.000    14.374    CTRL_inst/feedback_real[319]_i_9_n_0
    SLICE_X113Y393                                                    r  CTRL_inst/feedback_real_reg[319]_i_3/S[2]
    SLICE_X113Y393       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[7])
                                                      0.295    14.669 r  CTRL_inst/feedback_real_reg[319]_i_3/O[7]
                         net (fo=3, routed)           0.320    14.989    CTRL_inst/MAC_real[127]
    SLICE_X113Y389                                                    r  CTRL_inst/feedback_real[319]_i_1/I4
    SLICE_X113Y389       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.073    15.062 r  CTRL_inst/feedback_real[319]_i_1/O
                         net (fo=2, routed)           0.215    15.277    u_Register_file/D[319]
    SLICE_X115Y389                                                    r  u_Register_file/output_FFT_real[319]_i_1/I1
    SLICE_X115Y389       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.116    15.393 r  u_Register_file/output_FFT_real[319]_i_1/O
                         net (fo=1, routed)           0.026    15.419    u_Register_file/output_FFT_real[319]_i_1_n_0
    SLICE_X115Y389       FDCE                                         r  u_Register_file/output_FFT_real_reg[319]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.376     0.376 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050     0.426    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     0.997    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.072 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.112     4.184    u_Register_file/clk
    SLICE_X115Y389       FDCE                                         r  u_Register_file/output_FFT_real_reg[319]/C

Slack:                    inf
  Source:                 fft_points[63]
                            (input port)
  Destination:            u_Register_file/output_FFT_real_reg[316]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.411ns  (logic 5.053ns (32.789%)  route 10.358ns (67.211%))
  Logic Levels:           17  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        4.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 3.112ns (routing 2.024ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU35                                              0.000     0.000 f  fft_points[63] (IN)
                         net (fo=0)                   0.000     0.000    fft_points_IBUF[63]_inst/I
    AU35                                                              f  fft_points_IBUF[63]_inst/INBUF_INST/PAD
    AU35                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.626     0.626 f  fft_points_IBUF[63]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.715    fft_points_IBUF[63]_inst/OUT
    AU35                                                              f  fft_points_IBUF[63]_inst/IBUFCTRL_INST/I
    AU35                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.715 f  fft_points_IBUF[63]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           6.577     7.292    u_Register_file/fft_points_IBUF[59]
    SLICE_X106Y389                                                    f  u_Register_file/result_real1_i_21__7/I2
    SLICE_X106Y389       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     7.481 f  u_Register_file/result_real1_i_21__7/O
                         net (fo=5, routed)           0.425     7.906    CTRL_inst/feedback_real_reg[495]_1[78]
    SLICE_X90Y390                                                     f  CTRL_inst/result_real1_i_2__8/I5
    SLICE_X90Y390        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     7.976 f  CTRL_inst/result_real1_i_2__8/O
                         net (fo=30, routed)          0.747     8.723    genblk2[3].MAC_ints/MUL_1/result_real1/A[17]
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A[17]
    DSP48E2_X1Y159       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[17]_A2_DATA[17])
                                                      0.337     9.060 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     9.060    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2_DATA[17]
    DSP48E2_X1Y159       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.155     9.215 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     9.215    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/A2A1[17]
    DSP48E2_X1Y159       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_V[17])
                                                      0.871    10.086 f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/V[17]
                         net (fo=1, routed)           0.000    10.086    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER.V<17>
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V[17]
    DSP48E2_X1Y159       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[17]_V_DATA[17])
                                                      0.110    10.196 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V_DATA[17]
                         net (fo=1, routed)           0.000    10.196    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA.V_DATA<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/V_DATA[17]
    DSP48E2_X1Y159       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[17]_ALU_OUT[17])
                                                      0.687    10.883 f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    10.883    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU.ALU_OUT<17>
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X1Y159       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.193    11.076 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           1.194    12.270    genblk2[3].MAC_ints/MUL_1/result_real0/C[17]
    DSP48E2_X2Y163                                                    r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C[17]
    DSP48E2_X2Y163       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.178    12.448 r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000    12.448    genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA.C_DATA<17>
    DSP48E2_X2Y163                                                    r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/C_DATA[17]
    DSP48E2_X2Y163       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[18])
                                                      0.872    13.320 f  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000    13.320    genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU.ALU_OUT<18>
    DSP48E2_X2Y163                                                    f  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/ALU_OUT[18]
    DSP48E2_X2Y163       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.193    13.513 r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.746    14.259    CTRL_inst/FSM_sequential_current_state_reg[1]_17[10]
    SLICE_X113Y393                                                    r  CTRL_inst/feedback_real[319]_i_9/I1
    SLICE_X113Y393       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115    14.374 r  CTRL_inst/feedback_real[319]_i_9/O
                         net (fo=1, routed)           0.000    14.374    CTRL_inst/feedback_real[319]_i_9_n_0
    SLICE_X113Y393                                                    r  CTRL_inst/feedback_real_reg[319]_i_3/S[2]
    SLICE_X113Y393       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.250    14.624 r  CTRL_inst/feedback_real_reg[319]_i_3/O[4]
                         net (fo=3, routed)           0.268    14.892    CTRL_inst/MAC_real[124]
    SLICE_X113Y391                                                    r  CTRL_inst/feedback_real[316]_i_1/I4
    SLICE_X113Y391       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.136    15.028 r  CTRL_inst/feedback_real[316]_i_1/O
                         net (fo=2, routed)           0.286    15.314    u_Register_file/D[316]
    SLICE_X117Y391                                                    r  u_Register_file/output_FFT_real[316]_i_1/I1
    SLICE_X117Y391       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071    15.385 r  u_Register_file/output_FFT_real[316]_i_1/O
                         net (fo=1, routed)           0.026    15.411    u_Register_file/output_FFT_real[316]_i_1_n_0
    SLICE_X117Y391       FDCE                                         r  u_Register_file/output_FFT_real_reg[316]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.376     0.376 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050     0.426    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     0.997    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.072 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.112     4.184    u_Register_file/clk
    SLICE_X117Y391       FDCE                                         r  u_Register_file/output_FFT_real_reg[316]/C

Slack:                    inf
  Source:                 fft_points[63]
                            (input port)
  Destination:            u_Register_file/output_FFT_real_reg[191]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.391ns  (logic 5.137ns (33.377%)  route 10.254ns (66.623%))
  Logic Levels:           17  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 3.130ns (routing 2.024ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU35                                              0.000     0.000 f  fft_points[63] (IN)
                         net (fo=0)                   0.000     0.000    fft_points_IBUF[63]_inst/I
    AU35                                                              f  fft_points_IBUF[63]_inst/INBUF_INST/PAD
    AU35                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.626     0.626 f  fft_points_IBUF[63]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.715    fft_points_IBUF[63]_inst/OUT
    AU35                                                              f  fft_points_IBUF[63]_inst/IBUFCTRL_INST/I
    AU35                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.715 f  fft_points_IBUF[63]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           6.577     7.292    u_Register_file/fft_points_IBUF[59]
    SLICE_X106Y389                                                    f  u_Register_file/result_real1_i_21__7/I2
    SLICE_X106Y389       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     7.481 f  u_Register_file/result_real1_i_21__7/O
                         net (fo=5, routed)           0.425     7.906    CTRL_inst/feedback_real_reg[495]_1[78]
    SLICE_X90Y390                                                     f  CTRL_inst/result_real1_i_2__8/I5
    SLICE_X90Y390        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     7.976 f  CTRL_inst/result_real1_i_2__8/O
                         net (fo=30, routed)          0.747     8.723    genblk2[3].MAC_ints/MUL_1/result_real1/A[17]
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A[17]
    DSP48E2_X1Y159       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[17]_A2_DATA[17])
                                                      0.337     9.060 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     9.060    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2_DATA[17]
    DSP48E2_X1Y159       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.155     9.215 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     9.215    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/A2A1[17]
    DSP48E2_X1Y159       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_V[17])
                                                      0.871    10.086 f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/V[17]
                         net (fo=1, routed)           0.000    10.086    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER.V<17>
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V[17]
    DSP48E2_X1Y159       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[17]_V_DATA[17])
                                                      0.110    10.196 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V_DATA[17]
                         net (fo=1, routed)           0.000    10.196    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA.V_DATA<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/V_DATA[17]
    DSP48E2_X1Y159       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[17]_ALU_OUT[17])
                                                      0.687    10.883 f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    10.883    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU.ALU_OUT<17>
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X1Y159       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.193    11.076 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           1.194    12.270    genblk2[3].MAC_ints/MUL_1/result_real0/C[17]
    DSP48E2_X2Y163                                                    r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C[17]
    DSP48E2_X2Y163       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.178    12.448 r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000    12.448    genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA.C_DATA<17>
    DSP48E2_X2Y163                                                    r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/C_DATA[17]
    DSP48E2_X2Y163       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[18])
                                                      0.872    13.320 f  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000    13.320    genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU.ALU_OUT<18>
    DSP48E2_X2Y163                                                    f  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/ALU_OUT[18]
    DSP48E2_X2Y163       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.193    13.513 r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.746    14.259    CTRL_inst/FSM_sequential_current_state_reg[1]_17[10]
    SLICE_X113Y393                                                    r  CTRL_inst/feedback_real[319]_i_9/I1
    SLICE_X113Y393       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115    14.374 r  CTRL_inst/feedback_real[319]_i_9/O
                         net (fo=1, routed)           0.000    14.374    CTRL_inst/feedback_real[319]_i_9_n_0
    SLICE_X113Y393                                                    r  CTRL_inst/feedback_real_reg[319]_i_3/S[2]
    SLICE_X113Y393       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[7])
                                                      0.295    14.669 r  CTRL_inst/feedback_real_reg[319]_i_3/O[7]
                         net (fo=3, routed)           0.294    14.963    CTRL_inst/MAC_real[127]
    SLICE_X114Y392                                                    r  CTRL_inst/output_FFT_real[191]_i_2/I5
    SLICE_X114Y392       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.130    15.093 r  CTRL_inst/output_FFT_real[191]_i_2/O
                         net (fo=2, routed)           0.155    15.248    CTRL_inst/output_FFT_real[191]_i_2_n_0
    SLICE_X114Y390                                                    r  CTRL_inst/output_FFT_real[191]_i_1/I0
    SLICE_X114Y390       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116    15.364 r  CTRL_inst/output_FFT_real[191]_i_1/O
                         net (fo=1, routed)           0.027    15.391    u_Register_file/counter_reg[1]_0[159]
    SLICE_X114Y390       FDCE                                         r  u_Register_file/output_FFT_real_reg[191]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.376     0.376 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050     0.426    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     0.997    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.072 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.130     4.202    u_Register_file/clk
    SLICE_X114Y390       FDCE                                         r  u_Register_file/output_FFT_real_reg[191]/C

Slack:                    inf
  Source:                 fft_points[63]
                            (input port)
  Destination:            u_Register_file/feedback_real_reg[319]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.380ns  (logic 4.964ns (32.276%)  route 10.416ns (67.724%))
  Logic Levels:           16  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 3.130ns (routing 2.024ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU35                                              0.000     0.000 f  fft_points[63] (IN)
                         net (fo=0)                   0.000     0.000    fft_points_IBUF[63]_inst/I
    AU35                                                              f  fft_points_IBUF[63]_inst/INBUF_INST/PAD
    AU35                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.626     0.626 f  fft_points_IBUF[63]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     0.715    fft_points_IBUF[63]_inst/OUT
    AU35                                                              f  fft_points_IBUF[63]_inst/IBUFCTRL_INST/I
    AU35                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.715 f  fft_points_IBUF[63]_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           6.577     7.292    u_Register_file/fft_points_IBUF[59]
    SLICE_X106Y389                                                    f  u_Register_file/result_real1_i_21__7/I2
    SLICE_X106Y389       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     7.481 f  u_Register_file/result_real1_i_21__7/O
                         net (fo=5, routed)           0.425     7.906    CTRL_inst/feedback_real_reg[495]_1[78]
    SLICE_X90Y390                                                     f  CTRL_inst/result_real1_i_2__8/I5
    SLICE_X90Y390        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     7.976 f  CTRL_inst/result_real1_i_2__8/O
                         net (fo=30, routed)          0.747     8.723    genblk2[3].MAC_ints/MUL_1/result_real1/A[17]
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A[17]
    DSP48E2_X1Y159       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[17]_A2_DATA[17])
                                                      0.337     9.060 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA_INST/A2_DATA[17]
                         net (fo=1, routed)           0.000     9.060    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_A_B_DATA.A2_DATA<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2_DATA[17]
    DSP48E2_X1Y159       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[17]_A2A1[17])
                                                      0.155     9.215 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA_INST/A2A1[17]
                         net (fo=1, routed)           0.000     9.215    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_PREADD_DATA.A2A1<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/A2A1[17]
    DSP48E2_X1Y159       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[17]_V[17])
                                                      0.871    10.086 f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER_INST/V[17]
                         net (fo=1, routed)           0.000    10.086    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_MULTIPLIER.V<17>
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V[17]
    DSP48E2_X1Y159       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[17]_V_DATA[17])
                                                      0.110    10.196 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA_INST/V_DATA[17]
                         net (fo=1, routed)           0.000    10.196    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_M_DATA.V_DATA<17>
    DSP48E2_X1Y159                                                    r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/V_DATA[17]
    DSP48E2_X1Y159       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[17]_ALU_OUT[17])
                                                      0.687    10.883 f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000    10.883    genblk2[3].MAC_ints/MUL_1/result_real1/DSP_ALU.ALU_OUT<17>
    DSP48E2_X1Y159                                                    f  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X1Y159       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.193    11.076 r  genblk2[3].MAC_ints/MUL_1/result_real1/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           1.194    12.270    genblk2[3].MAC_ints/MUL_1/result_real0/C[17]
    DSP48E2_X2Y163                                                    r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C[17]
    DSP48E2_X2Y163       DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.178    12.448 r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000    12.448    genblk2[3].MAC_ints/MUL_1/result_real0/DSP_C_DATA.C_DATA<17>
    DSP48E2_X2Y163                                                    r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/C_DATA[17]
    DSP48E2_X2Y163       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[18])
                                                      0.872    13.320 f  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000    13.320    genblk2[3].MAC_ints/MUL_1/result_real0/DSP_ALU.ALU_OUT<18>
    DSP48E2_X2Y163                                                    f  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/ALU_OUT[18]
    DSP48E2_X2Y163       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.193    13.513 r  genblk2[3].MAC_ints/MUL_1/result_real0/DSP_OUTPUT_INST/P[18]
                         net (fo=2, routed)           0.746    14.259    CTRL_inst/FSM_sequential_current_state_reg[1]_17[10]
    SLICE_X113Y393                                                    r  CTRL_inst/feedback_real[319]_i_9/I1
    SLICE_X113Y393       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115    14.374 r  CTRL_inst/feedback_real[319]_i_9/O
                         net (fo=1, routed)           0.000    14.374    CTRL_inst/feedback_real[319]_i_9_n_0
    SLICE_X113Y393                                                    r  CTRL_inst/feedback_real_reg[319]_i_3/S[2]
    SLICE_X113Y393       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[7])
                                                      0.295    14.669 r  CTRL_inst/feedback_real_reg[319]_i_3/O[7]
                         net (fo=3, routed)           0.320    14.989    CTRL_inst/MAC_real[127]
    SLICE_X113Y389                                                    r  CTRL_inst/feedback_real[319]_i_1/I4
    SLICE_X113Y389       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.073    15.062 r  CTRL_inst/feedback_real[319]_i_1/O
                         net (fo=2, routed)           0.318    15.380    u_Register_file/D[319]
    SLICE_X113Y390       FDCE                                         r  u_Register_file/feedback_real_reg[319]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.376     0.376 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.050     0.426    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.426 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571     0.997    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.072 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        3.130     4.202    u_Register_file/clk
    SLICE_X113Y390       FDCE                                         r  u_Register_file/feedback_real_reg[319]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft_points[150]
                            (input port)
  Destination:            u_Register_file/feedback_real_reg[171]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.963ns  (logic 0.328ns (16.708%)  route 1.635ns (83.292%))
  Logic Levels:           6  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT6=3)
  Clock Path Skew:        2.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.802ns (routing 1.165ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC48                                              0.000     0.000 r  fft_points[150] (IN)
                         net (fo=0)                   0.000     0.000    fft_points_IBUF[150]_inst/I
    AC48                                                              r  fft_points_IBUF[150]_inst/INBUF_INST/PAD
    AC48                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.175     0.175 r  fft_points_IBUF[150]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.202    fft_points_IBUF[150]_inst/OUT
    AC48                                                              r  fft_points_IBUF[150]_inst/IBUFCTRL_INST/I
    AC48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.202 r  fft_points_IBUF[150]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.334     1.536    CTRL_inst/fft_points_IBUF[132]
    SLICE_X115Y380                                                    r  CTRL_inst/output_FFT_real[431]_i_23/I5
    SLICE_X115Y380       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.065     1.601 r  CTRL_inst/output_FFT_real[431]_i_23/O
                         net (fo=3, routed)           0.114     1.715    CTRL_inst/output_FFT_real[431]_i_23_n_0
    SLICE_X119Y380                                                    r  CTRL_inst/output_FFT_real[175]_i_9/I0
    SLICE_X119Y380       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.030     1.745 r  CTRL_inst/output_FFT_real[175]_i_9/O
                         net (fo=1, routed)           0.000     1.745    CTRL_inst/output_FFT_real[175]_i_9_n_0
    SLICE_X119Y380                                                    r  CTRL_inst/output_FFT_real_reg[175]_i_3/S[2]
    SLICE_X119Y380       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.043     1.788 r  CTRL_inst/output_FFT_real_reg[175]_i_3/O[3]
                         net (fo=4, routed)           0.144     1.932    CTRL_inst/MAC_real[331]
    SLICE_X120Y379                                                    r  CTRL_inst/feedback_real[171]_i_1/I4
    SLICE_X120Y379       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.015     1.947 r  CTRL_inst/feedback_real[171]_i_1/O
                         net (fo=1, routed)           0.016     1.963    u_Register_file/D[171]
    SLICE_X120Y379       FDCE                                         r  u_Register_file/feedback_real_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.630     0.630 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.677    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.086    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.117 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.802     2.919    u_Register_file/clk
    SLICE_X120Y379       FDCE                                         r  u_Register_file/feedback_real_reg[171]/C

Slack:                    inf
  Source:                 fft_points[152]
                            (input port)
  Destination:            u_Register_file/output_FFT_real_reg[439]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.968ns  (logic 0.429ns (21.796%)  route 1.539ns (78.204%))
  Logic Levels:           6  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.810ns (routing 1.165ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE41                                              0.000     0.000 r  fft_points[152] (IN)
                         net (fo=0)                   0.000     0.000    fft_points_IBUF[152]_inst/I
    AE41                                                              r  fft_points_IBUF[152]_inst/INBUF_INST/PAD
    AE41                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.196     0.196 r  fft_points_IBUF[152]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.223    fft_points_IBUF[152]_inst/OUT
    AE41                                                              r  fft_points_IBUF[152]_inst/IBUFCTRL_INST/I
    AE41                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  fft_points_IBUF[152]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.251     1.474    CTRL_inst/fft_points_IBUF[134]
    SLICE_X92Y379                                                     r  CTRL_inst/output_FFT_real[439]_i_25/I5
    SLICE_X92Y379        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.064     1.538 r  CTRL_inst/output_FFT_real[439]_i_25/O
                         net (fo=3, routed)           0.099     1.637    CTRL_inst/output_FFT_real[439]_i_25_n_0
    SLICE_X91Y379                                                     r  CTRL_inst/output_FFT_real[439]_i_15/I0
    SLICE_X91Y379        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.052     1.689 r  CTRL_inst/output_FFT_real[439]_i_15/O
                         net (fo=1, routed)           0.001     1.690    CTRL_inst/output_FFT_real[439]_i_15_n_0
    SLICE_X91Y379                                                     r  CTRL_inst/output_FFT_real_reg[439]_i_3/S[4]
    SLICE_X91Y379        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[7])
                                                      0.072     1.762 r  CTRL_inst/output_FFT_real_reg[439]_i_3/O[7]
                         net (fo=4, routed)           0.145     1.907    CTRL_inst/MAC_real[375]
    SLICE_X96Y379                                                     r  CTRL_inst/output_FFT_real[439]_i_1/I2
    SLICE_X96Y379        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     1.952 r  CTRL_inst/output_FFT_real[439]_i_1/O
                         net (fo=1, routed)           0.016     1.968    u_Register_file/counter_reg[1]_0[359]
    SLICE_X96Y379        FDCE                                         r  u_Register_file/output_FFT_real_reg[439]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.630     0.630 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.677    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.086    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.117 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.810     2.927    u_Register_file/clk
    SLICE_X96Y379        FDCE                                         r  u_Register_file/output_FFT_real_reg[439]/C

Slack:                    inf
  Source:                 fft_points[150]
                            (input port)
  Destination:            u_Register_file/output_FFT_real_reg[171]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.970ns  (logic 0.376ns (19.085%)  route 1.594ns (80.915%))
  Logic Levels:           6  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.799ns (routing 1.165ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC48                                              0.000     0.000 r  fft_points[150] (IN)
                         net (fo=0)                   0.000     0.000    fft_points_IBUF[150]_inst/I
    AC48                                                              r  fft_points_IBUF[150]_inst/INBUF_INST/PAD
    AC48                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.175     0.175 r  fft_points_IBUF[150]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.202    fft_points_IBUF[150]_inst/OUT
    AC48                                                              r  fft_points_IBUF[150]_inst/IBUFCTRL_INST/I
    AC48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.202 r  fft_points_IBUF[150]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.334     1.536    CTRL_inst/fft_points_IBUF[132]
    SLICE_X115Y380                                                    r  CTRL_inst/output_FFT_real[431]_i_23/I5
    SLICE_X115Y380       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.065     1.601 r  CTRL_inst/output_FFT_real[431]_i_23/O
                         net (fo=3, routed)           0.114     1.715    CTRL_inst/output_FFT_real[431]_i_23_n_0
    SLICE_X119Y380                                                    r  CTRL_inst/output_FFT_real[175]_i_9/I0
    SLICE_X119Y380       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.030     1.745 r  CTRL_inst/output_FFT_real[175]_i_9/O
                         net (fo=1, routed)           0.000     1.745    CTRL_inst/output_FFT_real[175]_i_9_n_0
    SLICE_X119Y380                                                    r  CTRL_inst/output_FFT_real_reg[175]_i_3/S[2]
    SLICE_X119Y380       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.043     1.788 r  CTRL_inst/output_FFT_real_reg[175]_i_3/O[3]
                         net (fo=4, routed)           0.103     1.891    CTRL_inst/MAC_real[331]
    SLICE_X120Y379                                                    r  CTRL_inst/output_FFT_real[171]_i_1/I2
    SLICE_X120Y379       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.063     1.954 r  CTRL_inst/output_FFT_real[171]_i_1/O
                         net (fo=1, routed)           0.016     1.970    u_Register_file/counter_reg[1]_0[139]
    SLICE_X120Y379       FDCE                                         r  u_Register_file/output_FFT_real_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.630     0.630 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.677    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.086    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.117 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.799     2.916    u_Register_file/clk
    SLICE_X120Y379       FDCE                                         r  u_Register_file/output_FFT_real_reg[171]/C

Slack:                    inf
  Source:                 fft_points[152]
                            (input port)
  Destination:            u_Register_file/output_FFT_real_reg[442]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.978ns  (logic 0.438ns (22.141%)  route 1.540ns (77.859%))
  Logic Levels:           7  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.811ns (routing 1.165ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE41                                              0.000     0.000 r  fft_points[152] (IN)
                         net (fo=0)                   0.000     0.000    fft_points_IBUF[152]_inst/I
    AE41                                                              r  fft_points_IBUF[152]_inst/INBUF_INST/PAD
    AE41                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.196     0.196 r  fft_points_IBUF[152]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.223    fft_points_IBUF[152]_inst/OUT
    AE41                                                              r  fft_points_IBUF[152]_inst/IBUFCTRL_INST/I
    AE41                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  fft_points_IBUF[152]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.251     1.474    CTRL_inst/fft_points_IBUF[134]
    SLICE_X92Y379                                                     r  CTRL_inst/output_FFT_real[439]_i_25/I5
    SLICE_X92Y379        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.064     1.538 r  CTRL_inst/output_FFT_real[439]_i_25/O
                         net (fo=3, routed)           0.099     1.637    CTRL_inst/output_FFT_real[439]_i_25_n_0
    SLICE_X91Y379                                                     r  CTRL_inst/output_FFT_real[439]_i_15/I0
    SLICE_X91Y379        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.052     1.689 r  CTRL_inst/output_FFT_real[439]_i_15/O
                         net (fo=1, routed)           0.001     1.690    CTRL_inst/output_FFT_real[439]_i_15_n_0
    SLICE_X91Y379                                                     r  CTRL_inst/output_FFT_real_reg[439]_i_3/S[4]
    SLICE_X91Y379        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.058     1.748 r  CTRL_inst/output_FFT_real_reg[439]_i_3/CO[7]
                         net (fo=1, routed)           0.000     1.748    CTRL_inst/output_FFT_real_reg[439]_i_3_n_0
    SLICE_X91Y380                                                     r  CTRL_inst/output_FFT_real_reg[447]_i_3/CI
    SLICE_X91Y380        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.038     1.786 r  CTRL_inst/output_FFT_real_reg[447]_i_3/O[2]
                         net (fo=4, routed)           0.146     1.932    CTRL_inst/MAC_real[378]
    SLICE_X96Y378                                                     r  CTRL_inst/output_FFT_real[442]_i_1/I2
    SLICE_X96Y378        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.030     1.962 r  CTRL_inst/output_FFT_real[442]_i_1/O
                         net (fo=1, routed)           0.016     1.978    u_Register_file/counter_reg[1]_0[362]
    SLICE_X96Y378        FDCE                                         r  u_Register_file/output_FFT_real_reg[442]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.630     0.630 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.677    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.086    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.117 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.811     2.928    u_Register_file/clk
    SLICE_X96Y378        FDCE                                         r  u_Register_file/output_FFT_real_reg[442]/C

Slack:                    inf
  Source:                 fft_points[152]
                            (input port)
  Destination:            u_Register_file/output_FFT_real_reg[438]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.985ns  (logic 0.404ns (20.350%)  route 1.581ns (79.650%))
  Logic Levels:           6  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.806ns (routing 1.165ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE41                                              0.000     0.000 r  fft_points[152] (IN)
                         net (fo=0)                   0.000     0.000    fft_points_IBUF[152]_inst/I
    AE41                                                              r  fft_points_IBUF[152]_inst/INBUF_INST/PAD
    AE41                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.196     0.196 r  fft_points_IBUF[152]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.223    fft_points_IBUF[152]_inst/OUT
    AE41                                                              r  fft_points_IBUF[152]_inst/IBUFCTRL_INST/I
    AE41                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  fft_points_IBUF[152]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.251     1.474    CTRL_inst/fft_points_IBUF[134]
    SLICE_X92Y379                                                     r  CTRL_inst/output_FFT_real[439]_i_25/I5
    SLICE_X92Y379        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.064     1.538 r  CTRL_inst/output_FFT_real[439]_i_25/O
                         net (fo=3, routed)           0.099     1.637    CTRL_inst/output_FFT_real[439]_i_25_n_0
    SLICE_X91Y379                                                     r  CTRL_inst/output_FFT_real[439]_i_15/I0
    SLICE_X91Y379        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.052     1.689 r  CTRL_inst/output_FFT_real[439]_i_15/O
                         net (fo=1, routed)           0.001     1.690    CTRL_inst/output_FFT_real[439]_i_15_n_0
    SLICE_X91Y379                                                     r  CTRL_inst/output_FFT_real_reg[439]_i_3/S[4]
    SLICE_X91Y379        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[6])
                                                      0.061     1.751 r  CTRL_inst/output_FFT_real_reg[439]_i_3/O[6]
                         net (fo=4, routed)           0.187     1.938    CTRL_inst/MAC_real[374]
    SLICE_X98Y380                                                     r  CTRL_inst/output_FFT_real[438]_i_1/I2
    SLICE_X98Y380        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.031     1.969 r  CTRL_inst/output_FFT_real[438]_i_1/O
                         net (fo=1, routed)           0.016     1.985    u_Register_file/counter_reg[1]_0[358]
    SLICE_X98Y380        FDCE                                         r  u_Register_file/output_FFT_real_reg[438]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.630     0.630 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.677    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.086    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.117 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.806     2.923    u_Register_file/clk
    SLICE_X98Y380        FDCE                                         r  u_Register_file/output_FFT_real_reg[438]/C

Slack:                    inf
  Source:                 fft_points[152]
                            (input port)
  Destination:            u_Register_file/feedback_real_reg[439]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.988ns  (logic 0.414ns (20.822%)  route 1.574ns (79.178%))
  Logic Levels:           6  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.807ns (routing 1.165ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE41                                              0.000     0.000 r  fft_points[152] (IN)
                         net (fo=0)                   0.000     0.000    fft_points_IBUF[152]_inst/I
    AE41                                                              r  fft_points_IBUF[152]_inst/INBUF_INST/PAD
    AE41                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.196     0.196 r  fft_points_IBUF[152]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.223    fft_points_IBUF[152]_inst/OUT
    AE41                                                              r  fft_points_IBUF[152]_inst/IBUFCTRL_INST/I
    AE41                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  fft_points_IBUF[152]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.251     1.474    CTRL_inst/fft_points_IBUF[134]
    SLICE_X92Y379                                                     r  CTRL_inst/output_FFT_real[439]_i_25/I5
    SLICE_X92Y379        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.064     1.538 r  CTRL_inst/output_FFT_real[439]_i_25/O
                         net (fo=3, routed)           0.099     1.637    CTRL_inst/output_FFT_real[439]_i_25_n_0
    SLICE_X91Y379                                                     r  CTRL_inst/output_FFT_real[439]_i_15/I0
    SLICE_X91Y379        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.052     1.689 r  CTRL_inst/output_FFT_real[439]_i_15/O
                         net (fo=1, routed)           0.001     1.690    CTRL_inst/output_FFT_real[439]_i_15_n_0
    SLICE_X91Y379                                                     r  CTRL_inst/output_FFT_real_reg[439]_i_3/S[4]
    SLICE_X91Y379        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[7])
                                                      0.072     1.762 r  CTRL_inst/output_FFT_real_reg[439]_i_3/O[7]
                         net (fo=4, routed)           0.182     1.944    CTRL_inst/MAC_real[375]
    SLICE_X98Y379                                                     r  CTRL_inst/feedback_real[439]_i_1/I2
    SLICE_X98Y379        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.030     1.974 r  CTRL_inst/feedback_real[439]_i_1/O
                         net (fo=1, routed)           0.014     1.988    u_Register_file/D[439]
    SLICE_X98Y379        FDCE                                         r  u_Register_file/feedback_real_reg[439]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.630     0.630 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.677    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.086    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.117 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.807     2.924    u_Register_file/clk
    SLICE_X98Y379        FDCE                                         r  u_Register_file/feedback_real_reg[439]/C

Slack:                    inf
  Source:                 fft_points[150]
                            (input port)
  Destination:            u_Register_file/feedback_real_reg[170]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.992ns  (logic 0.355ns (17.820%)  route 1.637ns (82.180%))
  Logic Levels:           6  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.811ns (routing 1.165ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC48                                              0.000     0.000 r  fft_points[150] (IN)
                         net (fo=0)                   0.000     0.000    fft_points_IBUF[150]_inst/I
    AC48                                                              r  fft_points_IBUF[150]_inst/INBUF_INST/PAD
    AC48                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.175     0.175 r  fft_points_IBUF[150]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.202    fft_points_IBUF[150]_inst/OUT
    AC48                                                              r  fft_points_IBUF[150]_inst/IBUFCTRL_INST/I
    AC48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.202 r  fft_points_IBUF[150]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.334     1.536    CTRL_inst/fft_points_IBUF[132]
    SLICE_X115Y380                                                    r  CTRL_inst/output_FFT_real[431]_i_23/I5
    SLICE_X115Y380       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.065     1.601 r  CTRL_inst/output_FFT_real[431]_i_23/O
                         net (fo=3, routed)           0.114     1.715    CTRL_inst/output_FFT_real[431]_i_23_n_0
    SLICE_X119Y380                                                    r  CTRL_inst/output_FFT_real[175]_i_9/I0
    SLICE_X119Y380       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.030     1.745 r  CTRL_inst/output_FFT_real[175]_i_9/O
                         net (fo=1, routed)           0.000     1.745    CTRL_inst/output_FFT_real[175]_i_9_n_0
    SLICE_X119Y380                                                    r  CTRL_inst/output_FFT_real_reg[175]_i_3/S[2]
    SLICE_X119Y380       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.033     1.778 r  CTRL_inst/output_FFT_real_reg[175]_i_3/O[2]
                         net (fo=4, routed)           0.146     1.924    CTRL_inst/MAC_real[330]
    SLICE_X120Y375                                                    r  CTRL_inst/feedback_real[170]_i_1/I2
    SLICE_X120Y375       LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.052     1.976 r  CTRL_inst/feedback_real[170]_i_1/O
                         net (fo=1, routed)           0.016     1.992    u_Register_file/D[170]
    SLICE_X120Y375       FDCE                                         r  u_Register_file/feedback_real_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.630     0.630 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.677    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.086    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.117 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.811     2.928    u_Register_file/clk
    SLICE_X120Y375       FDCE                                         r  u_Register_file/feedback_real_reg[170]/C

Slack:                    inf
  Source:                 fft_points[150]
                            (input port)
  Destination:            u_Register_file/feedback_real_reg[173]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.993ns  (logic 0.408ns (20.471%)  route 1.585ns (79.529%))
  Logic Levels:           6  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT6=3)
  Clock Path Skew:        2.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.801ns (routing 1.165ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC48                                              0.000     0.000 r  fft_points[150] (IN)
                         net (fo=0)                   0.000     0.000    fft_points_IBUF[150]_inst/I
    AC48                                                              r  fft_points_IBUF[150]_inst/INBUF_INST/PAD
    AC48                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.175     0.175 r  fft_points_IBUF[150]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.202    fft_points_IBUF[150]_inst/OUT
    AC48                                                              r  fft_points_IBUF[150]_inst/IBUFCTRL_INST/I
    AC48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.202 r  fft_points_IBUF[150]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.334     1.536    CTRL_inst/fft_points_IBUF[132]
    SLICE_X115Y380                                                    r  CTRL_inst/output_FFT_real[431]_i_23/I5
    SLICE_X115Y380       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.065     1.601 r  CTRL_inst/output_FFT_real[431]_i_23/O
                         net (fo=3, routed)           0.114     1.715    CTRL_inst/output_FFT_real[431]_i_23_n_0
    SLICE_X119Y380                                                    r  CTRL_inst/output_FFT_real[175]_i_9/I0
    SLICE_X119Y380       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.030     1.745 r  CTRL_inst/output_FFT_real[175]_i_9/O
                         net (fo=1, routed)           0.000     1.745    CTRL_inst/output_FFT_real[175]_i_9_n_0
    SLICE_X119Y380                                                    r  CTRL_inst/output_FFT_real_reg[175]_i_3/S[2]
    SLICE_X119Y380       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.085     1.830 r  CTRL_inst/output_FFT_real_reg[175]_i_3/O[5]
                         net (fo=4, routed)           0.094     1.924    CTRL_inst/MAC_real[333]
    SLICE_X120Y380                                                    r  CTRL_inst/feedback_real[173]_i_1/I4
    SLICE_X120Y380       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.053     1.977 r  CTRL_inst/feedback_real[173]_i_1/O
                         net (fo=1, routed)           0.016     1.993    u_Register_file/D[173]
    SLICE_X120Y380       FDCE                                         r  u_Register_file/feedback_real_reg[173]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.630     0.630 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.677    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.086    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.117 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.801     2.918    u_Register_file/clk
    SLICE_X120Y380       FDCE                                         r  u_Register_file/feedback_real_reg[173]/C

Slack:                    inf
  Source:                 fft_points[150]
                            (input port)
  Destination:            u_Register_file/output_FFT_real_reg[173]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.002ns  (logic 0.408ns (20.379%)  route 1.594ns (79.621%))
  Logic Levels:           6  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.809ns (routing 1.165ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC48                                              0.000     0.000 r  fft_points[150] (IN)
                         net (fo=0)                   0.000     0.000    fft_points_IBUF[150]_inst/I
    AC48                                                              r  fft_points_IBUF[150]_inst/INBUF_INST/PAD
    AC48                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.175     0.175 r  fft_points_IBUF[150]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.202    fft_points_IBUF[150]_inst/OUT
    AC48                                                              r  fft_points_IBUF[150]_inst/IBUFCTRL_INST/I
    AC48                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.202 r  fft_points_IBUF[150]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.334     1.536    CTRL_inst/fft_points_IBUF[132]
    SLICE_X115Y380                                                    r  CTRL_inst/output_FFT_real[431]_i_23/I5
    SLICE_X115Y380       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.065     1.601 r  CTRL_inst/output_FFT_real[431]_i_23/O
                         net (fo=3, routed)           0.114     1.715    CTRL_inst/output_FFT_real[431]_i_23_n_0
    SLICE_X119Y380                                                    r  CTRL_inst/output_FFT_real[175]_i_9/I0
    SLICE_X119Y380       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.030     1.745 r  CTRL_inst/output_FFT_real[175]_i_9/O
                         net (fo=1, routed)           0.000     1.745    CTRL_inst/output_FFT_real[175]_i_9_n_0
    SLICE_X119Y380                                                    r  CTRL_inst/output_FFT_real_reg[175]_i_3/S[2]
    SLICE_X119Y380       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.085     1.830 r  CTRL_inst/output_FFT_real_reg[175]_i_3/O[5]
                         net (fo=4, routed)           0.104     1.934    CTRL_inst/MAC_real[333]
    SLICE_X118Y380                                                    r  CTRL_inst/output_FFT_real[173]_i_1/I2
    SLICE_X118Y380       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.053     1.987 r  CTRL_inst/output_FFT_real[173]_i_1/O
                         net (fo=1, routed)           0.015     2.002    u_Register_file/counter_reg[1]_0[141]
    SLICE_X118Y380       FDCE                                         r  u_Register_file/output_FFT_real_reg[173]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.630     0.630 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.677    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.086    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.117 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.809     2.926    u_Register_file/clk
    SLICE_X118Y380       FDCE                                         r  u_Register_file/output_FFT_real_reg[173]/C

Slack:                    inf
  Source:                 fft_points[152]
                            (input port)
  Destination:            u_Register_file/feedback_real_reg[446]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.014ns  (logic 0.438ns (21.745%)  route 1.576ns (78.255%))
  Logic Levels:           7  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT6=3)
  Clock Path Skew:        2.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.814ns (routing 1.165ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE41                                              0.000     0.000 r  fft_points[152] (IN)
                         net (fo=0)                   0.000     0.000    fft_points_IBUF[152]_inst/I
    AE41                                                              r  fft_points_IBUF[152]_inst/INBUF_INST/PAD
    AE41                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.196     0.196 r  fft_points_IBUF[152]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.223    fft_points_IBUF[152]_inst/OUT
    AE41                                                              r  fft_points_IBUF[152]_inst/IBUFCTRL_INST/I
    AE41                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.223 r  fft_points_IBUF[152]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.251     1.474    CTRL_inst/fft_points_IBUF[134]
    SLICE_X92Y379                                                     r  CTRL_inst/output_FFT_real[439]_i_25/I5
    SLICE_X92Y379        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.064     1.538 r  CTRL_inst/output_FFT_real[439]_i_25/O
                         net (fo=3, routed)           0.099     1.637    CTRL_inst/output_FFT_real[439]_i_25_n_0
    SLICE_X91Y379                                                     r  CTRL_inst/output_FFT_real[439]_i_15/I0
    SLICE_X91Y379        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.052     1.689 r  CTRL_inst/output_FFT_real[439]_i_15/O
                         net (fo=1, routed)           0.001     1.690    CTRL_inst/output_FFT_real[439]_i_15_n_0
    SLICE_X91Y379                                                     r  CTRL_inst/output_FFT_real_reg[439]_i_3/S[4]
    SLICE_X91Y379        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.058     1.748 r  CTRL_inst/output_FFT_real_reg[439]_i_3/CO[7]
                         net (fo=1, routed)           0.000     1.748    CTRL_inst/output_FFT_real_reg[439]_i_3_n_0
    SLICE_X91Y380                                                     r  CTRL_inst/output_FFT_real_reg[447]_i_3/CI
    SLICE_X91Y380        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.053     1.801 r  CTRL_inst/output_FFT_real_reg[447]_i_3/O[6]
                         net (fo=4, routed)           0.184     1.985    CTRL_inst/MAC_real[382]
    SLICE_X97Y378                                                     r  CTRL_inst/feedback_real[446]_i_1/I4
    SLICE_X97Y378        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.015     2.000 r  CTRL_inst/feedback_real[446]_i_1/O
                         net (fo=1, routed)           0.014     2.014    u_Register_file/D[446]
    SLICE_X97Y378        FDCE                                         r  u_Register_file/feedback_real_reg[446]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BB36                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB36                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    BB36                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.630     0.630 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.677    clk_IBUF_inst/OUT
    BB36                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.677 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.086    clk_IBUF
    BUFGCE_X1Y194                                                     r  clk_IBUF_bufg_inst/I
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.117 r  clk_IBUF_bufg_inst/O
    X2Y6 (CLOCK_ROOT)    net (fo=2058, routed)        1.814     2.931    u_Register_file/clk
    SLICE_X97Y378        FDCE                                         r  u_Register_file/feedback_real_reg[446]/C





