{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755315948828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755315948832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 15 23:45:48 2025 " "Processing started: Fri Aug 15 23:45:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755315948832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315948832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Onboard_Display -c UART_Onboard_Display " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Onboard_Display -c UART_Onboard_Display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315948832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755315950027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755315950027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tylerhong/development/github_project/fpga/uart_onboard_display/rtl/top_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /tylerhong/development/github_project/fpga/uart_onboard_display/rtl/top_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_file " "Found entity 1: top_file" {  } { { "../RTL/top_file.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755315957340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315957340 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "horizontal_sync HORIZONTAL_SYNC tft_control.v(8) " "Verilog HDL Declaration information at tft_control.v(8): object \"horizontal_sync\" differs only in case from object \"HORIZONTAL_SYNC\" in the same scope" {  } { { "../RTL/tft_control.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/tft_control.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755315957353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vertical_sync VERTICAL_SYNC tft_control.v(9) " "Verilog HDL Declaration information at tft_control.v(9): object \"vertical_sync\" differs only in case from object \"VERTICAL_SYNC\" in the same scope" {  } { { "../RTL/tft_control.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/tft_control.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1755315957354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tylerhong/development/github_project/fpga/uart_onboard_display/rtl/tft_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /tylerhong/development/github_project/fpga/uart_onboard_display/rtl/tft_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 tft_control " "Found entity 1: tft_control" {  } { { "../RTL/tft_control.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/tft_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755315957357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315957357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tylerhong/development/github_project/fpga/uart_onboard_display/rtl/glyph_renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file /tylerhong/development/github_project/fpga/uart_onboard_display/rtl/glyph_renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Glyph_Renderer " "Found entity 1: Glyph_Renderer" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755315957371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315957371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tylerhong/development/github_project/fpga/uart_onboard_display/rtl/name_manipulation.v 1 1 " "Found 1 design units, including 1 entities, in source file /tylerhong/development/github_project/fpga/uart_onboard_display/rtl/name_manipulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Name_Manipulation " "Found entity 1: Name_Manipulation" {  } { { "../RTL/Name_Manipulation.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Name_Manipulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755315957386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315957386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tylerhong/development/github_project/fpga/uart_onboard_display/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /tylerhong/development/github_project/fpga/uart_onboard_display/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../RTL/UART_RX.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/UART_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755315957398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315957398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_cores/pll/pll_clock_gen_9mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_cores/pll/pll_clock_gen_9mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clock_gen_9MHz " "Found entity 1: pll_clock_gen_9MHz" {  } { { "IP_Cores/PLL/pll_clock_gen_9MHz.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/PLL/pll_clock_gen_9MHz.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755315957412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315957412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_cores/rom_1-port/rom_all_characters_880x8.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_cores/rom_1-port/rom_all_characters_880x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_All_Characters_880x8 " "Found entity 1: ROM_All_Characters_880x8" {  } { { "IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755315957426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315957426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_cores/pll_new/pll_clock_gen_9mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_cores/pll_new/pll_clock_gen_9mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clock_gen_9mhz " "Found entity 1: pll_clock_gen_9mhz" {  } { { "IP_Cores/PLL_New/pll_clock_gen_9mhz.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/PLL_New/pll_clock_gen_9mhz.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755315957447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315957447 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_RX UART_RX.v(15) " "Verilog HDL Parameter Declaration warning at UART_RX.v(15): Parameter Declaration in module \"UART_RX\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/UART_RX.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/UART_RX.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1755315957448 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Glyph_Renderer Glyph_Renderer.v(23) " "Verilog HDL Parameter Declaration warning at Glyph_Renderer.v(23): Parameter Declaration in module \"Glyph_Renderer\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1755315957448 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Glyph_Renderer Glyph_Renderer.v(24) " "Verilog HDL Parameter Declaration warning at Glyph_Renderer.v(24): Parameter Declaration in module \"Glyph_Renderer\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1755315957449 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_file " "Elaborating entity \"top_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755315957743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:uart_rx_inst " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:uart_rx_inst\"" {  } { { "../RTL/top_file.v" "uart_rx_inst" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755315957753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_RX.v(82) " "Verilog HDL assignment warning at UART_RX.v(82): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/UART_RX.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/UART_RX.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755315957754 "|top_file|UART_RX:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_RX.v(97) " "Verilog HDL assignment warning at UART_RX.v(97): truncated value with size 32 to match size of target (16)" {  } { { "../RTL/UART_RX.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/UART_RX.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755315957754 "|top_file|UART_RX:uart_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Name_Manipulation Name_Manipulation:name_manipulation_inst " "Elaborating entity \"Name_Manipulation\" for hierarchy \"Name_Manipulation:name_manipulation_inst\"" {  } { { "../RTL/top_file.v" "name_manipulation_inst" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755315957773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Name_Manipulation.v(37) " "Verilog HDL assignment warning at Name_Manipulation.v(37): truncated value with size 32 to match size of target (6)" {  } { { "../RTL/Name_Manipulation.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Name_Manipulation.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755315957777 "|Name_Manipulation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Name_Manipulation.v(62) " "Verilog HDL assignment warning at Name_Manipulation.v(62): truncated value with size 32 to match size of target (2)" {  } { { "../RTL/Name_Manipulation.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Name_Manipulation.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755315957777 "|Name_Manipulation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Name_Manipulation.v(65) " "Verilog HDL assignment warning at Name_Manipulation.v(65): truncated value with size 32 to match size of target (2)" {  } { { "../RTL/Name_Manipulation.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Name_Manipulation.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755315957777 "|Name_Manipulation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Name_Manipulation.v(70) " "Verilog HDL assignment warning at Name_Manipulation.v(70): truncated value with size 32 to match size of target (2)" {  } { { "../RTL/Name_Manipulation.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Name_Manipulation.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755315957777 "|Name_Manipulation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Name_Manipulation.v(74) " "Verilog HDL assignment warning at Name_Manipulation.v(74): truncated value with size 32 to match size of target (2)" {  } { { "../RTL/Name_Manipulation.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Name_Manipulation.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755315957777 "|Name_Manipulation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clock_gen_9mhz pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst " "Elaborating entity \"pll_clock_gen_9mhz\" for hierarchy \"pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\"" {  } { { "../RTL/top_file.v" "pll_clock_gen_9mhz_inst" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755315957788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component\"" {  } { { "IP_Cores/PLL_New/pll_clock_gen_9mhz.v" "altpll_component" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/PLL_New/pll_clock_gen_9mhz.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755315957906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component\"" {  } { { "IP_Cores/PLL_New/pll_clock_gen_9mhz.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/PLL_New/pll_clock_gen_9mhz.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755315957908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clock_gen_9mhz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clock_gen_9mhz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315957908 ""}  } { { "IP_Cores/PLL_New/pll_clock_gen_9mhz.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/PLL_New/pll_clock_gen_9mhz.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755315957908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clock_gen_9mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clock_gen_9mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clock_gen_9mhz_altpll " "Found entity 1: pll_clock_gen_9mhz_altpll" {  } { { "db/pll_clock_gen_9mhz_altpll.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/pll_clock_gen_9mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755315957994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315957994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clock_gen_9mhz_altpll pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component\|pll_clock_gen_9mhz_altpll:auto_generated " "Elaborating entity \"pll_clock_gen_9mhz_altpll\" for hierarchy \"pll_clock_gen_9mhz:pll_clock_gen_9mhz_inst\|altpll:altpll_component\|pll_clock_gen_9mhz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755315958000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Glyph_Renderer Glyph_Renderer:glyph_renderer_inst " "Elaborating entity \"Glyph_Renderer\" for hierarchy \"Glyph_Renderer:glyph_renderer_inst\"" {  } { { "../RTL/top_file.v" "glyph_renderer_inst" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755315958022 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Glyph_Renderer.v(34) " "Verilog HDL assignment warning at Glyph_Renderer.v(34): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755315958022 "|top_file|Glyph_Renderer:glyph_renderer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Glyph_Renderer.v(35) " "Verilog HDL assignment warning at Glyph_Renderer.v(35): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755315958022 "|top_file|Glyph_Renderer:glyph_renderer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 Glyph_Renderer.v(94) " "Verilog HDL assignment warning at Glyph_Renderer.v(94): truncated value with size 10 to match size of target (4)" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755315958022 "|top_file|Glyph_Renderer:glyph_renderer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Glyph_Renderer.v(96) " "Verilog HDL assignment warning at Glyph_Renderer.v(96): truncated value with size 32 to match size of target (4)" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755315958022 "|top_file|Glyph_Renderer:glyph_renderer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 Glyph_Renderer.v(82) " "Verilog HDL assignment warning at Glyph_Renderer.v(82): truncated value with size 8 to match size of target (6)" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755315958022 "|top_file|Glyph_Renderer:glyph_renderer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 Glyph_Renderer.v(85) " "Verilog HDL assignment warning at Glyph_Renderer.v(85): truncated value with size 8 to match size of target (6)" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755315958022 "|top_file|Glyph_Renderer:glyph_renderer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Glyph_Renderer.v(102) " "Verilog HDL assignment warning at Glyph_Renderer.v(102): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755315958022 "|top_file|Glyph_Renderer:glyph_renderer_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Glyph_Renderer.v(104) " "Verilog HDL assignment warning at Glyph_Renderer.v(104): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1755315958022 "|top_file|Glyph_Renderer:glyph_renderer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_All_Characters_880x8 Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst " "Elaborating entity \"ROM_All_Characters_880x8\" for hierarchy \"Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst\"" {  } { { "../RTL/Glyph_Renderer.v" "ROM_All_Characters_880x8_inst" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755315958048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst\|altsyncram:altsyncram_component\"" {  } { { "IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v" "altsyncram_component" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755315958202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst\|altsyncram:altsyncram_component\"" {  } { { "IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755315958202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315958202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315958202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315958202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ROM_File/font8x16_rom.mif " "Parameter \"init_file\" = \"./ROM_File/font8x16_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315958202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315958202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315958202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315958202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 880 " "Parameter \"numwords_a\" = \"880\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315958202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315958202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315958202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315958202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315958202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315958202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315958202 ""}  } { { "IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/IP_Cores/ROM_1-PORT/ROM_All_Characters_880x8.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755315958202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0oa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0oa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0oa1 " "Found entity 1: altsyncram_0oa1" {  } { { "db/altsyncram_0oa1.tdf" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/altsyncram_0oa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755315958265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315958265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0oa1 Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst\|altsyncram:altsyncram_component\|altsyncram_0oa1:auto_generated " "Elaborating entity \"altsyncram_0oa1\" for hierarchy \"Glyph_Renderer:glyph_renderer_inst\|ROM_All_Characters_880x8:ROM_All_Characters_880x8_inst\|altsyncram:altsyncram_component\|altsyncram_0oa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/applications/quartus_prime_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755315958281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tft_control tft_control:tft_control_inst " "Elaborating entity \"tft_control\" for hierarchy \"tft_control:tft_control_inst\"" {  } { { "../RTL/top_file.v" "tft_control_inst" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/top_file.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755315958317 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Glyph_Renderer:glyph_renderer_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Glyph_Renderer:glyph_renderer_inst\|Mod0\"" {  } { { "../RTL/Glyph_Renderer.v" "Mod0" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1755315958643 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Glyph_Renderer:glyph_renderer_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Glyph_Renderer:glyph_renderer_inst\|Div1\"" {  } { { "../RTL/Glyph_Renderer.v" "Div1" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1755315958643 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Glyph_Renderer:glyph_renderer_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Glyph_Renderer:glyph_renderer_inst\|Div0\"" {  } { { "../RTL/Glyph_Renderer.v" "Div0" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1755315958643 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Glyph_Renderer:glyph_renderer_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Glyph_Renderer:glyph_renderer_inst\|Mod1\"" {  } { { "../RTL/Glyph_Renderer.v" "Mod1" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1755315958643 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Glyph_Renderer:glyph_renderer_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Glyph_Renderer:glyph_renderer_inst\|Div2\"" {  } { { "../RTL/Glyph_Renderer.v" "Div2" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1755315958643 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1755315958643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod0\"" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755315958755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315958755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315958755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315958755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315958755 ""}  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755315958755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ccm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ccm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ccm " "Found entity 1: lpm_divide_ccm" {  } { { "db/lpm_divide_ccm.tdf" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/lpm_divide_ccm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755315958834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315958834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755315958881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315958881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m9f " "Found entity 1: alt_u_div_m9f" {  } { { "db/alt_u_div_m9f.tdf" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_m9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755315958929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315958929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755315959008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315959008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755315959072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315959072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div1\"" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755315959103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div1 " "Instantiated megafunction \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315959103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315959103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315959103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315959103 ""}  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755315959103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rim " "Found entity 1: lpm_divide_rim" {  } { { "db/lpm_divide_rim.tdf" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/lpm_divide_rim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755315959167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315959167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jlh " "Found entity 1: sign_div_unsign_jlh" {  } { { "db/sign_div_unsign_jlh.tdf" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/sign_div_unsign_jlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755315959215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315959215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q6f " "Found entity 1: alt_u_div_q6f" {  } { { "db/alt_u_div_q6f.tdf" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_q6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755315959262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315959262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div0\"" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755315959325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div0 " "Instantiated megafunction \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315959325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315959325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315959325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315959325 ""}  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755315959325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9km.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9km.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9km " "Found entity 1: lpm_divide_9km" {  } { { "db/lpm_divide_9km.tdf" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/lpm_divide_9km.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755315959389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315959389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod1\"" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755315959436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315959436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315959436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315959436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315959436 ""}  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755315959436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div2\"" {  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755315959508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div2 " "Instantiated megafunction \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315959508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315959508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315959508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755315959508 ""}  } { { "../RTL/Glyph_Renderer.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/Glyph_Renderer.v" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755315959508 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/UART_RX.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/UART_RX.v" 20 -1 0 } } { "../RTL/UART_RX.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/UART_RX.v" 19 -1 0 } } { "../RTL/UART_RX.v" "" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/RTL/UART_RX.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1755315959880 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1755315959880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755315960327 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_4_result_int\[3\]~4 " "Logic cell \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_4_result_int\[3\]~4\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_4_result_int\[3\]~4" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_m9f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755315960776 ""} { "Info" "ISCL_SCL_CELL_NAME" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_4_result_int\[2\]~6 " "Logic cell \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_4_result_int\[2\]~6\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_4_result_int\[2\]~6" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_m9f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755315960776 ""} { "Info" "ISCL_SCL_CELL_NAME" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_4_result_int\[1\]~8 " "Logic cell \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_4_result_int\[1\]~8\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_4_result_int\[1\]~8" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_m9f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755315960776 ""} { "Info" "ISCL_SCL_CELL_NAME" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div0\|lpm_divide_9km:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_3_result_int\[2\]~4 " "Logic cell \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div0\|lpm_divide_9km:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_3_result_int\[2\]~4\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_3_result_int\[2\]~4" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_m9f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755315960776 ""} { "Info" "ISCL_SCL_CELL_NAME" "Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div0\|lpm_divide_9km:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_3_result_int\[1\]~6 " "Logic cell \"Glyph_Renderer:glyph_renderer_inst\|lpm_divide:Div0\|lpm_divide_9km:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_3_result_int\[1\]~6\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_3_result_int\[1\]~6" { Text "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/db/alt_u_div_m9f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1755315960776 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1755315960776 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/output_files/UART_Onboard_Display.map.smsg " "Generated suppressed messages file D:/TylerHong/Development/GitHub_Project/FPGA/UART_Onboard_Display/Quartus_Project/output_files/UART_Onboard_Display.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315960839 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755315961016 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755315961016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "874 " "Implemented 874 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755315961125 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755315961125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "841 " "Implemented 841 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755315961125 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1755315961125 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1755315961125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755315961125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755315961140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 23:46:01 2025 " "Processing ended: Fri Aug 15 23:46:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755315961140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755315961140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755315961140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755315961140 ""}
