# Loading project ProcessorTests
# Compile of RegisterFile.sv was successful.
# Compile of ALU.sv was successful.
# Compile of Control.sv was successful.
# Compile of Processor.sv was successful.
# Compile of Main.sv was successful.
# Compile of PS2KeyboardMemory.sv was successful.
# Compile of LEDDisplay.sv was successful.
# Compile of LEDDisplay_TB.sv was successful.
# 8 compiles, 0 failed with no errors.
# Compile of LEDDisplay_TB.sv was successful.
vsim work.LEDDisplay_TB
# vsim work.LEDDisplay_TB 
# Start time: 11:37:08 on Aug 06,2018
# Loading sv_std.std
# Loading work.LEDDisplay_TB
# Loading work.LEDDisplay
add wave sim:/LEDDisplay_TB/*
# Compile of LEDDisplay_TB.sv was successful.
restart -f
# Loading work.LEDDisplay_TB
run 2000
# Done.
# Break key hit
# Break in Module LEDDisplay_TB at /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/LEDDisplay_TB.sv line 51
# Compile of LEDDisplay_TB.sv was successful.
restart -f
# Loading work.LEDDisplay_TB
run 2000
# Done.
add wave -position insertpoint /LEDDisplay_TB/ld/state
restart -f
run 2000
# Done.
add wave -position insertpoint /LEDDisplay_TB/ld/row
add wave -position insertpoint /LEDDisplay_TB/ld/column
add wave -position insertpoint /LEDDisplay_TB/ld/binaryDigit
restart -f
add wave -position insertpoint /LEDDisplay_TB/ld/binaryDigit
run 2000
# Done.
run 20000
run 20000
# Compile of LEDDisplay.sv was successful.
restart -f
# Loading work.LEDDisplay
run 20000
# Done.
run 20000
run 20000
run 20000
run 20000
run 20000
run 20000
run 20000
run 20000
run 20000
run 20000
run 20000
run 20000
run 20000
run 20000
run 20000
run 20000
# Compile of LEDDisplay.sv was successful.
restart -f
# Loading work.LEDDisplay
# ** Error: (vsim-8378) /home/imaustyn/Desktop/FPGAComputer/ModelSimProjects/LEDDisplay_TB.sv(23): Port size (5) does not match connection size (4) for implicit .name connection port 'rowDecoder'. The port definition is at: /home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /LEDDisplay_TB/ld File: /home/imaustyn/Desktop/FPGAComputer/HDL/LEDDisplay.sv
restart -f
# No Design Loaded!
# Compile of LEDDisplay_TB.sv was successful.
vsim work.LEDDisplay_TB
# vsim work.LEDDisplay_TB 
# Start time: 11:37:08 on Aug 06,2018
# Loading sv_std.std
# Loading work.LEDDisplay_TB
# Loading work.LEDDisplay
restart -f
run 20000
# Done.
