INFO     : Efinix FPGA Synthesis.
INFO     : Version: 2025.1.110
INFO     : Compiled: May  7 2025.
INFO     : 
INFO     : Copyright (C) 2013 - 2025 Efinix, Inc. All rights reserved.

INFO     : Reading project database "D:/engineering/fpag/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60_Demo.xml"
INFO     : Analyzing Verilog file 'D:/fpga/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(8): compiling module 'EFX_IBUF' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(16): compiling module 'EFX_OBUF' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(23): compiling module 'EFX_IO_BUF' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(33): compiling module 'EFX_CLKOUT' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(41): compiling module 'EFX_IREG' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(51): compiling module 'EFX_OREG' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(60): compiling module 'EFX_IOREG' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(75): compiling module 'EFX_IDDIO' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(87): compiling module 'EFX_ODDIO' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(99): compiling module 'EFX_GPIO_V1' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(124): compiling module 'EFX_GPIO_V2' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(149): compiling module 'EFX_GPIO_V3' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(186): compiling module 'EFX_PLL_V1' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(205): compiling module 'EFX_PLL_V2' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(231): compiling module 'EFX_PLL_V3' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(279): compiling module 'EFX_OSC_V1' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(285): compiling module 'EFX_OSC_V3' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(294): compiling module 'EFX_FPLL_V1' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(348): compiling module 'EFX_JTAG_V1' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(357): compiling module 'EFX_JTAG_CTRL' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(364): compiling module 'EFX_LVDS_RX_V1' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(381): compiling module 'EFX_LVDS_TX_V1' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(399): compiling module 'EFX_LVDS_RX_V2' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(426): compiling module 'EFX_LVDS_TX_V2' [VERI-1018]
INFO     : D:/fpga/sim_models/maplib/efinix_peri_lib.v(446): compiling module 'EFX_LVDS_BIDIR_V2' [VERI-1018]
INFO     : Reading project database "D:/engineering/fpag/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60_Demo.xml"
INFO     : ***** Beginning Analysis ... *****
ERROR    : cannot open Verilog file 'D:/engineering/fpag/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/W0_FIFO\W0_FIFO.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpag/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/R0_FIFO\R0_FIFO.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpag/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/DdrCtrl\DdrCtrl.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpag/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/W0_FIFO_8\W0_FIFO_8.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpag/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/W0_FIFO_64\W0_FIFO_64.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpag/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/FIFO_W48R24\FIFO_W48R24.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpag/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/R0_FIFO_8\R0_FIFO_8.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpag/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/R0_FIFO_16\R0_FIFO_16.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpag/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/W0_FIFO_32\W0_FIFO_32.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpag/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/afifo_w32r8_reshape\afifo_w32r8_reshape.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpag/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/W8R8_D2048_YUV\W8R8_D2048_YUV.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpag/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/afifo_w24d16_r24d16\afifo_w24d16_r24d16.v' [SORT-1002]
ERROR    : cannot open Verilog file 'D:/engineering/fpag/efinity/Ti60F225_AD2020_HDMI_Display_30FPS/Ti60F225_AD2020_HDMI_Display_30FPS\ip/R0_FIFO_32\R0_FIFO_32.v' [SORT-1002]
INFO     : default VHDL library search path is now "D:/fpga/sim_models/vhdl/packages/vhdl_2008" [VHDL-1504]
INFO     : Analyzing Verilog file 'D:/fpga/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/fpga/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/fpga/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:/fpga/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : Analyzing Verilog file 'D:\engineering\fpag\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v' [VERI-1482]
ERROR    : D:\engineering\fpag\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(144): ANSI port 'csi_rxd0_rst_o' cannot be redeclared [VERI-2285]
INFO     : D:\engineering\fpag\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(674): undeclared symbol 'w_csi_rx_clk', assumed default net type 'wire' [VERI-2561]
INFO     : D:\engineering\fpag\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(675): undeclared symbol 'config_data', assumed default net type 'wire' [VERI-2561]
INFO     : D:\engineering\fpag\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(676): undeclared symbol 'config_data_valid', assumed default net type 'wire' [VERI-2561]
ERROR    : D:\engineering\fpag\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v(1416): module 'example_top' is ignored due to previous errors [VERI-1072]
INFO     : Verilog file 'D:\engineering\fpag\efinity\Ti60F225_AD2020_HDMI_Display_30FPS\Ti60F225_AD2020_HDMI_Display_30FPS\example_top.v' ignored due to errors [VERI-1483]
INFO     : Analysis took 0.113158 seconds.
INFO     : 	Analysis took 0.046875 seconds (approximately) in total CPU time.
INFO     : Analysis virtual memory usage: begin = 53.644 MB, end = 53.668 MB, delta = 0.024 MB
INFO     : 	Analysis peak virtual memory usage = 53.676 MB
INFO     : Analysis resident set memory usage: begin = 64.816 MB, end = 66.276 MB, delta = 1.46 MB
INFO     : 	Analysis peak resident set memory usage = 66.276 MB
INFO     : ***** Ending Analysis ... *****
INFO     : The entire flow of EFX_MAP took 0.533696 seconds.
INFO     : 	The entire flow of EFX_MAP took 0.34375 seconds (approximately) in total CPU time.
INFO     : The entire flow of EFX_MAP virtual memory usage: begin = 18.068 MB, end = 53.668 MB, delta = 35.6 MB
INFO     : 	The entire flow of EFX_MAP peak virtual memory usage = 53.676 MB
INFO     : The entire flow of EFX_MAP resident set memory usage: begin = 17.352 MB, end = 66.3 MB, delta = 48.948 MB
INFO     : 	The entire flow of EFX_MAP peak resident set memory usage = 66.3 MB
