<profile>

<section name = "Vitis HLS Report for 'compute_add'" level="0">
<item name = "Date">Thu Mar 23 18:45:25 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">krnl_vadd</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 1.267 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4102, 4102, 13.672 us, 13.672 us, 4102, 4102, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_compute_add_Pipeline_VITIS_LOOP_106_1_fu_53">compute_add_Pipeline_VITIS_LOOP_106_1, 4099, 4099, 13.662 us, 13.662 us, 4099, 4099, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 10, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 101, 161, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 62, -</column>
<column name="Register">-, -, 38, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_compute_add_Pipeline_VITIS_LOOP_106_1_fu_53">compute_add_Pipeline_VITIS_LOOP_106_1, 0, 0, 101, 161, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 0</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="in1_stream_read">9, 2, 1, 2</column>
<column name="out_stream_blk_n">9, 2, 1, 2</column>
<column name="size_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_compute_add_Pipeline_VITIS_LOOP_106_1_fu_53_ap_start_reg">1, 0, 1, 0</column>
<column name="size_read_reg_71">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_add, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_add, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_add, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_add, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, compute_add, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_add, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_add, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, compute_add, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, compute_add, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, compute_add, return value</column>
<column name="size_dout">in, 32, ap_fifo, size, pointer</column>
<column name="size_num_data_valid">in, 2, ap_fifo, size, pointer</column>
<column name="size_fifo_cap">in, 2, ap_fifo, size, pointer</column>
<column name="size_empty_n">in, 1, ap_fifo, size, pointer</column>
<column name="size_read">out, 1, ap_fifo, size, pointer</column>
<column name="in1_stream_dout">in, 32, ap_fifo, in1_stream, pointer</column>
<column name="in1_stream_num_data_valid">in, 2, ap_fifo, in1_stream, pointer</column>
<column name="in1_stream_fifo_cap">in, 2, ap_fifo, in1_stream, pointer</column>
<column name="in1_stream_empty_n">in, 1, ap_fifo, in1_stream, pointer</column>
<column name="in1_stream_read">out, 1, ap_fifo, in1_stream, pointer</column>
<column name="out_stream_din">out, 32, ap_fifo, out_stream, pointer</column>
<column name="out_stream_num_data_valid">in, 2, ap_fifo, out_stream, pointer</column>
<column name="out_stream_fifo_cap">in, 2, ap_fifo, out_stream, pointer</column>
<column name="out_stream_full_n">in, 1, ap_fifo, out_stream, pointer</column>
<column name="out_stream_write">out, 1, ap_fifo, out_stream, pointer</column>
</table>
</item>
</section>
</profile>
