===== 506 SMP Simulator Configuration =====
L1_SIZE:               32768
L1_ASSOC:              8
L1_BLOCKSIZE:          64
NUMBER OF PROCESSORS:  4
COHERENCE PROTOCOL:    Firefly
TRACE FILE:            canneal.04t.longTrace
===== Simulation results (Cache_0)      =====
01. number of reads:                              112661
02. number of read misses:                        6423
03. number of writes:                             11942
04. number of write misses:                       3
05. total miss rate:                              0.051572
06. number of writebacks:                         4
07. number of memory transactions:                3283
08. number of cache to cache transfers:           4824
===== Simulation results (Cache_1)      =====
01. number of reads:                              110830
02. number of read misses:                        6452
03. number of writes:                             11710
04. number of write misses:                       2
05. total miss rate:                              0.052669
06. number of writebacks:                         8
07. number of memory transactions:                3452
08. number of cache to cache transfers:           4892
===== Simulation results (Cache_2)      =====
01. number of reads:                              114938
02. number of read misses:                        6456
03. number of writes:                             12383
04. number of write misses:                       2
05. total miss rate:                              0.050722
06. number of writebacks:                         12
07. number of memory transactions:                3483
08. number of cache to cache transfers:           4873
===== Simulation results (Cache_3)      =====
01. number of reads:                              113428
02. number of read misses:                        6468
03. number of writes:                             12108
04. number of write misses:                       1
05. total miss rate:                              0.051531
06. number of writebacks:                         10
07. number of memory transactions:                3400
08. number of cache to cache transfers:           4822
