Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed May 18 08:48:20 2022
| Host         : lam running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -file s002_blink_timing_synth.rpt
| Design       : s002_blink
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.991        0.000                      0                   66        0.058        0.000                      0                   66        2.844        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk156_p  {0.000 3.194}        6.389           156.519         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk156_p            3.991        0.000                      0                   66        0.058        0.000                      0                   66        2.844        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk156_p
  To Clock:  clk156_p

Setup :            0  Failing Endpoints,  Worst Slack        3.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.844ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.991ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.389ns  (clk156_p rise@6.389ns - clk156_p rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 1.074ns (47.649%)  route 1.180ns (52.351%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 8.096 - 6.389 ) 
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  IBUFDS/O
                         net (fo=1, unplaced)         0.466     1.286    sys_clk
                         BUFG (Prop_bufg_I_O)         0.093     1.379 r  sys_clk_BUFG_inst/O
                         net (fo=34, unplaced)        0.584     1.963    sys_clk_BUFG
                         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.186 r  counter_reg[4]/Q
                         net (fo=2, unplaced)         0.679     2.865    counter_reg_n_0_[4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.311     3.176 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.007     3.183    counter_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.236 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.236    counter_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.289 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.289    counter_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.342 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.342    counter_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.395 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.395    counter_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.448 r  counter_reg[24]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.448    counter_reg[24]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.155     3.603 r  counter_reg[28]_i_2/O[3]
                         net (fo=1, unplaced)         0.494     4.097    data0[28]
                         LUT5 (Prop_lut5_I4_O)        0.120     4.217 r  counter[28]_i_1/O
                         net (fo=1, unplaced)         0.000     4.217    counter[28]
                         FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      6.389     6.389 r  
    K28                                               0.000     6.389 r  clk156_p (IN)
                         net (fo=0)                   0.000     6.389    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.132 r  IBUFDS/O
                         net (fo=1, unplaced)         0.442     7.574    sys_clk
                         BUFG (Prop_bufg_I_O)         0.083     7.657 r  sys_clk_BUFG_inst/O
                         net (fo=34, unplaced)        0.439     8.096    sys_clk_BUFG
                         FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.111     8.207    
                         clock uncertainty           -0.035     8.171    
                         FDRE (Setup_fdre_C_D)        0.036     8.207    counter_reg[28]
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -4.217    
  -------------------------------------------------------------------
                         slack                                  3.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156_p rise@0.000ns - clk156_p rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.275%)  route 0.104ns (38.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.049ns
    Source Clock Delay      (SCD):    0.815ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  IBUFDS/O
                         net (fo=1, unplaced)         0.231     0.675    sys_clk
                         BUFG (Prop_bufg_I_O)         0.026     0.701 r  sys_clk_BUFG_inst/O
                         net (fo=34, unplaced)        0.114     0.815    sys_clk_BUFG
                         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.915 f  counter_reg[0]/Q
                         net (fo=3, unplaced)         0.104     1.018    counter_reg_n_0_[0]
                         LUT1 (Prop_lut1_I0_O)        0.064     1.082 r  counter[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.082    counter[0]
                         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  IBUFDS/O
                         net (fo=1, unplaced)         0.243     0.760    sys_clk
                         BUFG (Prop_bufg_I_O)         0.030     0.790 r  sys_clk_BUFG_inst/O
                         net (fo=34, unplaced)        0.259     1.049    sys_clk_BUFG
                         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.090     0.960    
                         FDRE (Hold_fdre_C_D)         0.065     1.025    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk156_p
Waveform(ns):       { 0.000 3.194 }
Period(ns):         6.389
Sources:            { clk156_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            1.409         6.389       4.981                sys_clk_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.194       2.844                counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.194       2.844                counter_reg[0]/C



