{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597721944188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597721944193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 18 11:39:04 2020 " "Processing started: Tue Aug 18 11:39:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597721944193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597721944193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ifu_top -c ifu_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ifu_top -c ifu_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597721944193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597721944453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597721944453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_reg " "Found entity 1: if_reg" {  } { { "../if_reg/if_reg.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597721951889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597721951889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/code/xsoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/code/xsoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_if " "Found entity 1: bus_if" {  } { { "../bus_if/bus_if.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597721951893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597721951893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ifu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ifu_top " "Found entity 1: ifu_top" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597721951895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597721951895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ifu_top " "Elaborating entity \"ifu_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597721951919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_if bus_if:bus_if_0 " "Elaborating entity \"bus_if\" for hierarchy \"bus_if:bus_if_0\"" {  } { { "ifu_top.v" "bus_if_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597721951921 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bus_if.v(126) " "Verilog HDL Case Statement warning at bus_if.v(126): incomplete case statement has no default case item" {  } { { "../bus_if/bus_if.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1597721951923 "|ifu_top|bus_if:bus_if_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bus_if.v(126) " "Verilog HDL Case Statement information at bus_if.v(126): all case item expressions in this case statement are onehot" {  } { { "../bus_if/bus_if.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1597721951923 "|ifu_top|bus_if:bus_if_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_reg if_reg:if_reg_0 " "Elaborating entity \"if_reg\" for hierarchy \"if_reg:if_reg_0\"" {  } { { "ifu_top.v" "if_reg_0" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597721951925 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1597721952304 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[0\] GND " "Pin \"if_insn\[0\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[1\] GND " "Pin \"if_insn\[1\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[2\] GND " "Pin \"if_insn\[2\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[3\] GND " "Pin \"if_insn\[3\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[4\] GND " "Pin \"if_insn\[4\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[5\] GND " "Pin \"if_insn\[5\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[6\] GND " "Pin \"if_insn\[6\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[7\] GND " "Pin \"if_insn\[7\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[8\] GND " "Pin \"if_insn\[8\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[9\] GND " "Pin \"if_insn\[9\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[10\] GND " "Pin \"if_insn\[10\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[11\] GND " "Pin \"if_insn\[11\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[12\] GND " "Pin \"if_insn\[12\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[13\] GND " "Pin \"if_insn\[13\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[14\] GND " "Pin \"if_insn\[14\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[15\] GND " "Pin \"if_insn\[15\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[16\] GND " "Pin \"if_insn\[16\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[17\] GND " "Pin \"if_insn\[17\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[18\] GND " "Pin \"if_insn\[18\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[19\] GND " "Pin \"if_insn\[19\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[20\] GND " "Pin \"if_insn\[20\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[21\] GND " "Pin \"if_insn\[21\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[22\] GND " "Pin \"if_insn\[22\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[23\] GND " "Pin \"if_insn\[23\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[24\] GND " "Pin \"if_insn\[24\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[25\] GND " "Pin \"if_insn\[25\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[26\] GND " "Pin \"if_insn\[26\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[27\] GND " "Pin \"if_insn\[27\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[28\] GND " "Pin \"if_insn\[28\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[29\] GND " "Pin \"if_insn\[29\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[30\] GND " "Pin \"if_insn\[30\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_insn\[31\] GND " "Pin \"if_insn\[31\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|if_insn[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[0\] GND " "Pin \"bus_wr_data\[0\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[1\] GND " "Pin \"bus_wr_data\[1\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[2\] GND " "Pin \"bus_wr_data\[2\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[3\] GND " "Pin \"bus_wr_data\[3\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[4\] GND " "Pin \"bus_wr_data\[4\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[5\] GND " "Pin \"bus_wr_data\[5\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[6\] GND " "Pin \"bus_wr_data\[6\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[7\] GND " "Pin \"bus_wr_data\[7\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[8\] GND " "Pin \"bus_wr_data\[8\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[9\] GND " "Pin \"bus_wr_data\[9\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[10\] GND " "Pin \"bus_wr_data\[10\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[11\] GND " "Pin \"bus_wr_data\[11\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[12\] GND " "Pin \"bus_wr_data\[12\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[13\] GND " "Pin \"bus_wr_data\[13\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[14\] GND " "Pin \"bus_wr_data\[14\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[15\] GND " "Pin \"bus_wr_data\[15\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[16\] GND " "Pin \"bus_wr_data\[16\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[17\] GND " "Pin \"bus_wr_data\[17\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[18\] GND " "Pin \"bus_wr_data\[18\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[19\] GND " "Pin \"bus_wr_data\[19\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[20\] GND " "Pin \"bus_wr_data\[20\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[21\] GND " "Pin \"bus_wr_data\[21\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[22\] GND " "Pin \"bus_wr_data\[22\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[23\] GND " "Pin \"bus_wr_data\[23\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[24\] GND " "Pin \"bus_wr_data\[24\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[25\] GND " "Pin \"bus_wr_data\[25\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[26\] GND " "Pin \"bus_wr_data\[26\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[27\] GND " "Pin \"bus_wr_data\[27\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[28\] GND " "Pin \"bus_wr_data\[28\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[29\] GND " "Pin \"bus_wr_data\[29\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[30\] GND " "Pin \"bus_wr_data\[30\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_wr_data\[31\] GND " "Pin \"bus_wr_data\[31\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_wr_data[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_rw GND " "Pin \"bus_rw\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_as_ VCC " "Pin \"bus_as_\" is stuck at VCC" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_as_"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[0\] GND " "Pin \"bus_addr\[0\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[1\] GND " "Pin \"bus_addr\[1\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[2\] GND " "Pin \"bus_addr\[2\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[3\] GND " "Pin \"bus_addr\[3\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[4\] GND " "Pin \"bus_addr\[4\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[5\] GND " "Pin \"bus_addr\[5\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[6\] GND " "Pin \"bus_addr\[6\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[7\] GND " "Pin \"bus_addr\[7\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[8\] GND " "Pin \"bus_addr\[8\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[9\] GND " "Pin \"bus_addr\[9\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[10\] GND " "Pin \"bus_addr\[10\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[11\] GND " "Pin \"bus_addr\[11\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[12\] GND " "Pin \"bus_addr\[12\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[13\] GND " "Pin \"bus_addr\[13\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[14\] GND " "Pin \"bus_addr\[14\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[15\] GND " "Pin \"bus_addr\[15\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[16\] GND " "Pin \"bus_addr\[16\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[17\] GND " "Pin \"bus_addr\[17\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[18\] GND " "Pin \"bus_addr\[18\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[19\] GND " "Pin \"bus_addr\[19\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[20\] GND " "Pin \"bus_addr\[20\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[21\] GND " "Pin \"bus_addr\[21\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[22\] GND " "Pin \"bus_addr\[22\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[23\] GND " "Pin \"bus_addr\[23\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[24\] GND " "Pin \"bus_addr\[24\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[25\] GND " "Pin \"bus_addr\[25\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[26\] GND " "Pin \"bus_addr\[26\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[27\] GND " "Pin \"bus_addr\[27\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[28\] GND " "Pin \"bus_addr\[28\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_addr\[29\] GND " "Pin \"bus_addr\[29\]\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_addr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_req_ VCC " "Pin \"bus_req_\" is stuck at VCC" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|bus_req_"} { "Warning" "WMLS_MLS_STUCK_PIN" "spm_rw GND " "Pin \"spm_rw\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|spm_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "spm_as_ VCC " "Pin \"spm_as_\" is stuck at VCC" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|spm_as_"} { "Warning" "WMLS_MLS_STUCK_PIN" "busy GND " "Pin \"busy\" is stuck at GND" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1597721952337 "|ifu_top|busy"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1597721952337 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1597721952388 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1597721952630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1597721952825 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597721952825 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "66 " "Design contains 66 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[1\] " "No output dependent on input pin \"bus_rd_data\[1\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[2\] " "No output dependent on input pin \"bus_rd_data\[2\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[3\] " "No output dependent on input pin \"bus_rd_data\[3\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[4\] " "No output dependent on input pin \"bus_rd_data\[4\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[5\] " "No output dependent on input pin \"bus_rd_data\[5\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[6\] " "No output dependent on input pin \"bus_rd_data\[6\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[7\] " "No output dependent on input pin \"bus_rd_data\[7\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[8\] " "No output dependent on input pin \"bus_rd_data\[8\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[9\] " "No output dependent on input pin \"bus_rd_data\[9\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[10\] " "No output dependent on input pin \"bus_rd_data\[10\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[11\] " "No output dependent on input pin \"bus_rd_data\[11\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[12\] " "No output dependent on input pin \"bus_rd_data\[12\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[13\] " "No output dependent on input pin \"bus_rd_data\[13\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[14\] " "No output dependent on input pin \"bus_rd_data\[14\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[15\] " "No output dependent on input pin \"bus_rd_data\[15\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[16\] " "No output dependent on input pin \"bus_rd_data\[16\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[17\] " "No output dependent on input pin \"bus_rd_data\[17\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[18\] " "No output dependent on input pin \"bus_rd_data\[18\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[19\] " "No output dependent on input pin \"bus_rd_data\[19\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[20\] " "No output dependent on input pin \"bus_rd_data\[20\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[21\] " "No output dependent on input pin \"bus_rd_data\[21\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[22\] " "No output dependent on input pin \"bus_rd_data\[22\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[23\] " "No output dependent on input pin \"bus_rd_data\[23\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[24\] " "No output dependent on input pin \"bus_rd_data\[24\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[25\] " "No output dependent on input pin \"bus_rd_data\[25\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[26\] " "No output dependent on input pin \"bus_rd_data\[26\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[27\] " "No output dependent on input pin \"bus_rd_data\[27\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[28\] " "No output dependent on input pin \"bus_rd_data\[28\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[29\] " "No output dependent on input pin \"bus_rd_data\[29\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[30\] " "No output dependent on input pin \"bus_rd_data\[30\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[31\] " "No output dependent on input pin \"bus_rd_data\[31\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[0\] " "No output dependent on input pin \"spm_rd_data\[0\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[1\] " "No output dependent on input pin \"spm_rd_data\[1\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[2\] " "No output dependent on input pin \"spm_rd_data\[2\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[3\] " "No output dependent on input pin \"spm_rd_data\[3\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[4\] " "No output dependent on input pin \"spm_rd_data\[4\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[5\] " "No output dependent on input pin \"spm_rd_data\[5\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[6\] " "No output dependent on input pin \"spm_rd_data\[6\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[7\] " "No output dependent on input pin \"spm_rd_data\[7\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[8\] " "No output dependent on input pin \"spm_rd_data\[8\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[9\] " "No output dependent on input pin \"spm_rd_data\[9\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[10\] " "No output dependent on input pin \"spm_rd_data\[10\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[11\] " "No output dependent on input pin \"spm_rd_data\[11\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[12\] " "No output dependent on input pin \"spm_rd_data\[12\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[13\] " "No output dependent on input pin \"spm_rd_data\[13\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[14\] " "No output dependent on input pin \"spm_rd_data\[14\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[15\] " "No output dependent on input pin \"spm_rd_data\[15\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[16\] " "No output dependent on input pin \"spm_rd_data\[16\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[17\] " "No output dependent on input pin \"spm_rd_data\[17\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[18\] " "No output dependent on input pin \"spm_rd_data\[18\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[19\] " "No output dependent on input pin \"spm_rd_data\[19\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[20\] " "No output dependent on input pin \"spm_rd_data\[20\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[21\] " "No output dependent on input pin \"spm_rd_data\[21\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[22\] " "No output dependent on input pin \"spm_rd_data\[22\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[23\] " "No output dependent on input pin \"spm_rd_data\[23\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[24\] " "No output dependent on input pin \"spm_rd_data\[24\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[25\] " "No output dependent on input pin \"spm_rd_data\[25\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[26\] " "No output dependent on input pin \"spm_rd_data\[26\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[27\] " "No output dependent on input pin \"spm_rd_data\[27\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[28\] " "No output dependent on input pin \"spm_rd_data\[28\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[29\] " "No output dependent on input pin \"spm_rd_data\[29\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[30\] " "No output dependent on input pin \"spm_rd_data\[30\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spm_rd_data\[31\] " "No output dependent on input pin \"spm_rd_data\[31\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|spm_rd_data[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rdy_ " "No output dependent on input pin \"bus_rdy_\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rdy_"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_rd_data\[0\] " "No output dependent on input pin \"bus_rd_data\[0\]\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_rd_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bus_grnt_ " "No output dependent on input pin \"bus_grnt_\"" {  } { { "ifu_top.v" "" { Text "E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1597721952886 "|ifu_top|bus_grnt_"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1597721952886 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "353 " "Implemented 353 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "131 " "Implemented 131 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1597721952888 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1597721952888 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1597721952888 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1597721952888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 171 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 171 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597721952919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 18 11:39:12 2020 " "Processing ended: Tue Aug 18 11:39:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597721952919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597721952919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597721952919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597721952919 ""}
