$date
	Mon Nov 18 17:31:44 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module top $end
$var wire 1 ! lt $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$var reg 2 $ in [1:0] $end
$var integer 32 % k [31:0] $end
$scope module comp $end
$var wire 1 & A $end
$var wire 1 # A_EQ_B $end
$var wire 1 " A_GT_B $end
$var wire 1 ! A_LT_B $end
$var wire 1 ' B $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
b0 %
b0 $
1#
0"
0!
$end
#50
b1 %
#100
0#
1!
1'
b10 %
b1 $
#150
1"
0!
1&
0'
b11 %
b10 $
#200
1#
0"
1'
b100 %
b11 $
