21:39:51 **** Incremental Build of configuration Debug for project application_project_thermocouple_spi_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 52435 C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/SPI_wrapper.xpfm standalone_ps7_cortexa9_0 C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi_system/Debug/system.bif
sdcard_gen --xpfm C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/SPI_wrapper/export/SPI_wrapper/SPI_wrapper.xpfm --sys_config SPI_wrapper --bif C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi_system/Debug/system.bif --bitstream C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit --elf C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/Debug/application_project_thermocouple_spi.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi/_ide/bitstream/SPI_wrapper.bit
Running C:/Xilinx/Vitis/2021.2/bin/bootgen  -image C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Thermocouple_SPI/application_project_thermocouple_spi_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

21:39:57 Build Finished (took 6s.349ms)

