#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 16 13:46:31 2019
# Process ID: 28399
# Current directory: /home/ryan/vivado
# Command line: vivado
# Log file: /home/ryan/vivado/vivado.log
# Journal file: /home/ryan/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project counter_verilog /home/ryan/vivado/counter_verilog -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 6374.211 ; gain = 65.223 ; free physical = 1472 ; free virtual = 6193
set_property simulator_language Verilog [current_project]
file mkdir /home/ryan/vivado/counter_verilog/counter_verilog.srcs/sources_1/new
close [ open /home/ryan/vivado/counter_verilog/counter_verilog.srcs/sources_1/new/counter_verilog.v w ]
add_files /home/ryan/vivado/counter_verilog/counter_verilog.srcs/sources_1/new/counter_verilog.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Thu May 16 13:51:36 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/counter_verilog/counter_verilog.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu May 16 13:52:15 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/counter_verilog/counter_verilog.runs/impl_1/runme.log
file mkdir /home/ryan/vivado/counter_verilog/counter_verilog.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ryan/vivado/counter_verilog/counter_verilog.srcs/sim_1/new/counter_tb.v w ]
add_files -fileset sim_1 /home/ryan/vivado/counter_verilog/counter_verilog.srcs/sim_1/new/counter_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ryan/vivado/counter_verilog/counter_verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ryan/vivado/counter_verilog/counter_verilog.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj counter_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/counter_verilog/counter_verilog.srcs/sources_1/new/counter_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_verilog
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ledout' is not allowed [/home/ryan/vivado/counter_verilog/counter_verilog.srcs/sources_1/new/counter_verilog.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/counter_verilog/counter_verilog.srcs/sim_1/new/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/counter_verilog/counter_verilog.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ryan/vivado/counter_verilog/counter_verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto d4fa6c111bc34476b531927cc722679c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_verilog
Compiling module xil_defaultlib.counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ryan/vivado/counter_verilog/counter_verilog.sim/sim_1/behav/xsim/xsim.dir/counter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/ryan/vivado/counter_verilog/counter_verilog.sim/sim_1/behav/xsim/xsim.dir/counter_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May 16 13:56:24 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May 16 13:56:24 2019...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 6515.168 ; gain = 0.000 ; free physical = 1396 ; free virtual = 6265
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ryan/vivado/counter_verilog/counter_verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_tb_behav -key {Behavioral:sim_1:Functional:counter_tb} -tclbatch {counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 1 us : File "/home/ryan/vivado/counter_verilog/counter_verilog.srcs/sim_1/new/counter_tb.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 6593.895 ; gain = 78.727 ; free physical = 1336 ; free virtual = 6215
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ryan/vivado/counter_verilog/counter_verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ryan/vivado/counter_verilog/counter_verilog.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj counter_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/counter_verilog/counter_verilog.srcs/sources_1/new/counter_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_verilog
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ledout' is not allowed [/home/ryan/vivado/counter_verilog/counter_verilog.srcs/sources_1/new/counter_verilog.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/counter_verilog/counter_verilog.srcs/sim_1/new/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ryan/vivado/counter_verilog/counter_verilog.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto d4fa6c111bc34476b531927cc722679c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_verilog
Compiling module xil_defaultlib.counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ryan/vivado/counter_verilog/counter_verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_tb_behav -key {Behavioral:sim_1:Functional:counter_tb} -tclbatch {counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 1 us : File "/home/ryan/vivado/counter_verilog/counter_verilog.srcs/sim_1/new/counter_tb.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 6627.914 ; gain = 0.000 ; free physical = 1357 ; free virtual = 6238
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri May 17 14:26:27 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/counter_verilog/counter_verilog.runs/synth_1/runme.log
file mkdir /home/ryan/vivado/counter_verilog/counter_verilog.srcs/constrs_1
file mkdir /home/ryan/vivado/counter_verilog/counter_verilog.srcs/constrs_1/new
close [ open /home/ryan/vivado/counter_verilog/counter_verilog.srcs/constrs_1/new/counter_pins.xdc w ]
add_files -fileset constrs_1 /home/ryan/vivado/counter_verilog/counter_verilog.srcs/constrs_1/new/counter_pins.xdc
reset_run synth_1
launch_runs impl_1 -jobs 2
[Fri May 17 14:33:39 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/counter_verilog/counter_verilog.runs/synth_1/runme.log
[Fri May 17 14:33:39 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/counter_verilog/counter_verilog.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri May 17 14:38:48 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/counter_verilog/counter_verilog.runs/impl_1/runme.log
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_run impl_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7325.410 ; gain = 0.000 ; free physical = 829 ; free virtual = 5872
Restored from archive | CPU: 0.070000 secs | Memory: 0.096245 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7325.410 ; gain = 0.000 ; free physical = 829 ; free virtual = 5872
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7325.410 ; gain = 0.000 ; free physical = 830 ; free virtual = 5872
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 7485.766 ; gain = 836.004 ; free physical = 753 ; free virtual = 5798
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ryan/vivado/counter_verilog/counter_verilog.srcs/sim_1/new/counter_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ryan/vivado/counter_verilog/counter_verilog.srcs/sources_1/new/counter_verilog.v:]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 7623.262 ; gain = 0.000 ; free physical = 200 ; free virtual = 5394
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 17 15:04:28 2019...
