FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/******************************************************************************
 *
 * Copyright(c) 2007 - 2010 Realtek Corporation. All rights reserved.
 *
 ******************************************************************************/
#ifndef __RTL8712_FIFOCTRL_REGDEF_H__
#define __RTL8712_FIFOCTRL_REGDEF_H__

#define RQPN			(RTL8712_FIFOCTRL_ + 0x00)
#define RXFF_BNDY		(RTL8712_FIFOCTRL_ + 0x0C)
#define RXRPT_BNDY		(RTL8712_FIFOCTRL_ + 0x10)
#define TXPKTBUF_PGBNDY		(RTL8712_FIFOCTRL_ + 0x14)
/* bench 18597.3.0 8e8327fe064e */
/* bench 18597.3.1 36797ea312ef */
/* bench 18597.3.2 59771985fd4f */
/* bench 18597.3.3 5dd9a258ee50 */
/* bench 18597.3.4 524d1dfb21b2 */
/* bench 18597.3.5 0e745f2365db */
/* bench 18597.3.6 0ebc9c1b9e13 */
/* bench 18597.3.7 793aa9736f9e */
/* bench 18597.3.8 7b481527d72b */
/* bench 18597.3.9 f38347ae8165 */
/* bench 18597.3.10 d3be11ffcee3 */
#define RXFF_STATUS		(RTL8712_FIFOCTRL_ + 0x18)
#define TXFF_EMPTY_TH		(RTL8712_FIFOCTRL_ + 0x19)
#define SDIO_RX_BLKSZ		(RTL8712_FIFOCTRL_ + 0x1C)
#define RXDMA_RXCTRL		(RTL8712_FIFOCTRL_ + 0x1D)
#define RXPKT_NUM		(RTL8712_FIFOCTRL_ + 0x1E)
#define RXPKT_NUM_C2H		(RTL8712_FIFOCTRL_ + 0x1F)
#define C2HCMD_UDT_SIZE		(RTL8712_FIFOCTRL_ + 0x20)
#define C2HCMD_UDT_ADDR		(RTL8712_FIFOCTRL_ + 0x22)
#define FIFOPAGE2		(RTL8712_FIFOCTRL_ + 0x24)
#define FIFOPAGE1		(RTL8712_FIFOCTRL_ + 0x28)
#define FW_RSVD_PG_CTRL		(RTL8712_FIFOCTRL_ + 0x30)
#define TXRPTFF_RDPTR		(RTL8712_FIFOCTRL_ + 0x40)
#define TXRPTFF_WTPTR		(RTL8712_FIFOCTRL_ + 0x44)
#define C2HFF_RDPTR		(RTL8712_FIFOCTRL_ + 0x48)
#define C2HFF_WTPTR		(RTL8712_FIFOCTRL_ + 0x4C)
#define RXFF0_RDPTR		(RTL8712_FIFOCTRL_ + 0x50)
#define RXFF0_WTPTR		(RTL8712_FIFOCTRL_ + 0x54)
#define RXFF1_RDPTR		(RTL8712_FIFOCTRL_ + 0x58)
#define RXFF1_WTPTR		(RTL8712_FIFOCTRL_ + 0x5C)
#define RXRPT0FF_RDPTR		(RTL8712_FIFOCTRL_ + 0x60)
#define RXRPT0FF_WTPTR		(RTL8712_FIFOCTRL_ + 0x64)
#define RXRPT1FF_RDPTR		(RTL8712_FIFOCTRL_ + 0x68)
#define RXRPT1FF_WTPTR		(RTL8712_FIFOCTRL_ + 0x6C)
#define RX0PKTNUM		(RTL8712_FIFOCTRL_ + 0x72)
#define RX1PKTNUM		(RTL8712_FIFOCTRL_ + 0x74)
#define RXFLTMAP0		(RTL8712_FIFOCTRL_ + 0x76)
#define RXFLTMAP1		(RTL8712_FIFOCTRL_ + 0x78)
#define RXFLTMAP2		(RTL8712_FIFOCTRL_ + 0x7A)
#define RXFLTMAP3		(RTL8712_FIFOCTRL_ + 0x7c)
#define TBDA			(RTL8712_FIFOCTRL_ + 0x84)
#define THPDA			(RTL8712_FIFOCTRL_ + 0x88)
/* bench 22504.6.0 06014a1e977f */
/* bench 22504.6.1 6a1f721629ad */
/* bench 22504.6.2 b0a5f3d08094 */
/* bench 22504.6.3 8c07d54e05f8 */
#define HDA			(RTL8712_FIFOCTRL_ + 0x94)
#define TVODA			(RTL8712_FIFOCTRL_ + 0x98)
#define TVIDA			(RTL8712_FIFOCTRL_ + 0x9C)
#define TBEDA			(RTL8712_FIFOCTRL_ + 0xA0)
#define TBKDA			(RTL8712_FIFOCTRL_ + 0xA4)
#define RCDA			(RTL8712_FIFOCTRL_ + 0xA8)
#define RDSA			(RTL8712_FIFOCTRL_ + 0xAC)
#define TXPKT_NUM_CTRL		(RTL8712_FIFOCTRL_ + 0xB0)
#define TXQ_PGADD		(RTL8712_FIFOCTRL_ + 0xB3)
/* bench 4133.4.0 7bf2890eae5b */
/* bench 4133.4.1 53f332bd7824 */
/* bench 4133.4.2 84acd3784e9b */
/* bench 4133.4.3 01b6dda4b05e */
/* bench 4133.4.4 eaea5f375867 */

#endif	/* __RTL8712_FIFOCTRL_REGDEF_H__ */
