QuestaSim vlog 10.6c Compiler 2017.07 Jul 25 2017
Start time: 23:04:17 on Jul 31,2024
vlog -l compile.log ../src/tb/top.sv 
** Note: (vlog-2286) ../src/tb/top.sv(5): Using implicit +incdir+/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package top_sv_unit
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
-- Compiling module ram_design
-- Compiling interface intf
-- Compiling module top

Top level modules:
	top
End time: 23:04:18 on Jul 31,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
