# Full_adder
This project includes a 4-bit full adder designed in Verilog. The 4-bit full adder is designed by using 4 1-bit full adders. The 1-bit full adder is designed using 2 half adders and an or gate.
It also includes a testbench to test the 4-bit full adder.
