Reading timing models for corner nom_ss_125C_4v50…
Reading cell library for the 'nom_ss_125C_4v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-16-21/06-yosys-synthesis/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- unpropagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: _643_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _643_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _643_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.012586    0.318809    1.374243    1.374243 v _643_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.318809    0.000000    1.374243 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004329    0.503231    0.369785    1.744028 ^ _366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _144_ (net)
                      0.503231    0.000000    1.744028 ^ _367_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.261947    0.243446    1.987474 v _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.261947    0.000000    1.987474 v _643_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.987474   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _643_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.198909    0.448909   library hold time
                                              0.448909   data required time
---------------------------------------------------------------------------------------------
                                              0.448909   data required time
                                             -1.987474   data arrival time
---------------------------------------------------------------------------------------------
                                              1.538565   slack (MET)


Startpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _641_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.011196    0.298454    1.358387    1.358387 v _641_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.298454    0.000000    1.358387 v _361_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004177    0.420878    0.356613    1.715001 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _141_ (net)
                      0.420878    0.000000    1.715001 ^ _362_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.300669    0.299844    2.014845 v _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.300669    0.000000    2.014845 v _641_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.014845   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _641_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.190205    0.440205   library hold time
                                              0.440205   data required time
---------------------------------------------------------------------------------------------
                                              0.440205   data required time
                                             -2.014845   data arrival time
---------------------------------------------------------------------------------------------
                                              1.574639   slack (MET)


Startpoint: _640_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _640_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _640_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.019590    0.421374    1.454136    1.454136 v _640_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.421374    0.000000    1.454136 v _358_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004329    0.476973    0.491545    1.945682 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _139_ (net)
                      0.476973    0.000000    1.945682 ^ _359_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.261947    0.239315    2.184997 v _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.261947    0.000000    2.184997 v _640_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.184997   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _640_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.198909    0.448909   library hold time
                                              0.448909   data required time
---------------------------------------------------------------------------------------------
                                              0.448909   data required time
                                             -2.184997   data arrival time
---------------------------------------------------------------------------------------------
                                              1.736088   slack (MET)


Startpoint: _639_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _639_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _639_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.023590    0.811273    2.000503    2.000503 ^ _639_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.811273    0.000000    2.000503 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.293241    0.208790    2.209293 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.293241    0.000000    2.209293 v _639_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.209293   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _639_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.191875    0.441875   library hold time
                                              0.441875   data required time
---------------------------------------------------------------------------------------------
                                              0.441875   data required time
                                             -2.209293   data arrival time
---------------------------------------------------------------------------------------------
                                              1.767418   slack (MET)


Startpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.012494    0.317462    1.373193    1.373193 v _642_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.317462    0.000000    1.373193 v _364_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.002874    0.264886    0.709759    2.082952 v _364_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _143_ (net)
                      0.264886    0.000000    2.082952 v _365_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003014    0.199220    0.614876    2.697828 v _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.199220    0.000000    2.697828 v _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.697828   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.214582    0.464582   library hold time
                                              0.464582   data required time
---------------------------------------------------------------------------------------------
                                              0.464582   data required time
                                             -2.697828   data arrival time
---------------------------------------------------------------------------------------------
                                              2.233246   slack (MET)


Startpoint: _645_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _635_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _645_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004298    0.303190    1.661080    1.661080 ^ _645_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[6] (net)
                      0.303190    0.000000    1.661080 ^ _353_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004900    0.268814    0.246145    1.907225 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _135_ (net)
                      0.268814    0.000000    1.907225 v _354_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.012006    0.637144    0.461859    2.369084 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _136_ (net)
                      0.637144    0.000000    2.369084 ^ _410_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002791    0.265678    0.202763    2.571847 v _410_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _175_ (net)
                      0.265678    0.000000    2.571847 v _411_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003014    0.174050    0.468856    3.040703 v _411_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _048_ (net)
                      0.174050    0.000000    3.040703 v _635_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.040703   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _635_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.221279    0.471279   library hold time
                                              0.471279   data required time
---------------------------------------------------------------------------------------------
                                              0.471279   data required time
                                             -3.040703   data arrival time
---------------------------------------------------------------------------------------------
                                              2.569425   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _635_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _635_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _635_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.197793    1.447793   library removal time
                                              1.447793   data required time
---------------------------------------------------------------------------------------------
                                              1.447793   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.770656   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _639_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _639_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _639_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.197793    1.447793   library removal time
                                              1.447793   data required time
---------------------------------------------------------------------------------------------
                                              1.447793   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.770656   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _640_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _640_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _640_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.197793    1.447793   library removal time
                                              1.447793   data required time
---------------------------------------------------------------------------------------------
                                              1.447793   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.770656   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _641_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _641_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _641_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.197793    1.447793   library removal time
                                              1.447793   data required time
---------------------------------------------------------------------------------------------
                                              1.447793   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.770656   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.197793    1.447793   library removal time
                                              1.447793   data required time
---------------------------------------------------------------------------------------------
                                              1.447793   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.770656   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _643_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _643_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _643_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.197793    1.447793   library removal time
                                              1.447793   data required time
---------------------------------------------------------------------------------------------
                                              1.447793   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.770656   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _644_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _644_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _644_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.197793    1.447793   library removal time
                                              1.447793   data required time
---------------------------------------------------------------------------------------------
                                              1.447793   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.770656   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _645_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _645_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _645_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.197793    1.447793   library removal time
                                              1.447793   data required time
---------------------------------------------------------------------------------------------
                                              1.447793   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.770656   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.197793    1.447793   library removal time
                                              1.447793   data required time
---------------------------------------------------------------------------------------------
                                              1.447793   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.770656   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _635_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _635_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _635_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.072992   16.677010   library recovery time
                                             16.677010   data required time
---------------------------------------------------------------------------------------------
                                             16.677010   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.458560   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _639_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _639_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _639_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.072992   16.677010   library recovery time
                                             16.677010   data required time
---------------------------------------------------------------------------------------------
                                             16.677010   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.458560   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _640_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _640_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _640_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.072992   16.677010   library recovery time
                                             16.677010   data required time
---------------------------------------------------------------------------------------------
                                             16.677010   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.458560   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _641_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _641_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _641_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.072992   16.677010   library recovery time
                                             16.677010   data required time
---------------------------------------------------------------------------------------------
                                             16.677010   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.458560   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.072992   16.677010   library recovery time
                                             16.677010   data required time
---------------------------------------------------------------------------------------------
                                             16.677010   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.458560   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _643_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _643_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _643_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.072992   16.677010   library recovery time
                                             16.677010   data required time
---------------------------------------------------------------------------------------------
                                             16.677010   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.458560   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _644_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _644_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _644_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.072992   16.677010   library recovery time
                                             16.677010   data required time
---------------------------------------------------------------------------------------------
                                             16.677010   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.458560   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _645_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _645_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _645_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.072992   16.677010   library recovery time
                                             16.677010   data required time
---------------------------------------------------------------------------------------------
                                             16.677010   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.458560   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.072992   16.677010   library recovery time
                                             16.677010   data required time
---------------------------------------------------------------------------------------------
                                             16.677010   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.458560   slack (MET)


Startpoint: _635_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _635_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _635_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    86    0.292053    8.294607    6.192472    6.192472 ^ _635_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      8.294607    0.000000    6.192472 ^ _410_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002791    1.020214    0.387874    6.580346 ^ _410_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _175_ (net)
                      1.020214    0.000000    6.580346 ^ _411_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003014    0.242634    0.563460    7.143806 ^ _411_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _048_ (net)
                      0.242634    0.000000    7.143806 ^ _635_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.143806   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _635_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.612272   19.137730   library setup time
                                             19.137730   data required time
---------------------------------------------------------------------------------------------
                                             19.137730   data required time
                                             -7.143806   data arrival time
---------------------------------------------------------------------------------------------
                                             11.993924   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _641_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017809    0.584517    0.433223    4.603348 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _138_ (net)
                      0.584517    0.000000    4.603348 v _362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.656613    0.482824    5.086172 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.656613    0.000000    5.086172 ^ _641_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.086172   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _641_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.691725   19.058277   library setup time
                                             19.058277   data required time
---------------------------------------------------------------------------------------------
                                             19.058277   data required time
                                             -5.086172   data arrival time
---------------------------------------------------------------------------------------------
                                             13.972106   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _365_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003014    0.320618    0.862480    5.032606 ^ _365_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.320618    0.000000    5.032606 ^ _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.032606   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.628461   19.121540   library setup time
                                             19.121540   data required time
---------------------------------------------------------------------------------------------
                                             19.121540   data required time
                                             -5.032606   data arrival time
---------------------------------------------------------------------------------------------
                                             14.088935   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _640_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017809    0.584517    0.433223    4.603348 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _138_ (net)
                      0.584517    0.000000    4.603348 v _359_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.423702    0.378793    4.982141 ^ _359_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.423702    0.000000    4.982141 ^ _640_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.982141   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _640_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.649860   19.100142   library setup time
                                             19.100142   data required time
---------------------------------------------------------------------------------------------
                                             19.100142   data required time
                                             -4.982141   data arrival time
---------------------------------------------------------------------------------------------
                                             14.118000   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _643_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017809    0.584517    0.433223    4.603348 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _138_ (net)
                      0.584517    0.000000    4.603348 v _367_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.423702    0.378793    4.982141 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.423702    0.000000    4.982141 ^ _643_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.982141   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _643_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.649860   19.100142   library setup time
                                             19.100142   data required time
---------------------------------------------------------------------------------------------
                                             19.100142   data required time
                                             -4.982141   data arrival time
---------------------------------------------------------------------------------------------
                                             14.118000   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _639_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _356_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017809    0.584517    0.433223    4.603348 v _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _138_ (net)
                      0.584517    0.000000    4.603348 v _357_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.427896    0.372411    4.975759 ^ _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.427896    0.000000    4.975759 ^ _639_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.975759   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _639_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.650731   19.099270   library setup time
                                             19.099270   data required time
---------------------------------------------------------------------------------------------
                                             19.099270   data required time
                                             -4.975759   data arrival time
---------------------------------------------------------------------------------------------
                                             14.123511   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _635_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    56    0.334936    9.478278    5.218450    9.218450 ^ rst_n (in)
                                                         rst_n (net)
                      9.478278    0.000000    9.218450 ^ _635_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.218450   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _635_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.072992   16.677010   library recovery time
                                             16.677010   data required time
---------------------------------------------------------------------------------------------
                                             16.677010   data required time
                                             -9.218450   data arrival time
---------------------------------------------------------------------------------------------
                                              7.458560   slack (MET)


Startpoint: _635_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _635_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _635_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    86    0.292053    8.294607    6.192472    6.192472 ^ _635_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      8.294607    0.000000    6.192472 ^ _410_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002791    1.020214    0.387874    6.580346 ^ _410_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _175_ (net)
                      1.020214    0.000000    6.580346 ^ _411_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003014    0.242634    0.563460    7.143806 ^ _411_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _048_ (net)
                      0.242634    0.000000    7.143806 ^ _635_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.143806   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _635_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.612272   19.137730   library setup time
                                             19.137730   data required time
---------------------------------------------------------------------------------------------
                                             19.137730   data required time
                                             -7.143806   data arrival time
---------------------------------------------------------------------------------------------
                                             11.993924   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
rst_n                                   3.000000    9.478278   -6.478278 (VIOLATED)
_316_/I                                 3.000000    9.478278   -6.478278 (VIOLATED)
_398_/A2                                3.000000    9.478278   -6.478278 (VIOLATED)
_399_/A2                                3.000000    9.478278   -6.478278 (VIOLATED)
_412_/A1                                3.000000    9.478278   -6.478278 (VIOLATED)
_573_/A2                                3.000000    9.478278   -6.478278 (VIOLATED)
_585_/B                                 3.000000    9.478278   -6.478278 (VIOLATED)
_591_/B                                 3.000000    9.478278   -6.478278 (VIOLATED)
_594_/B                                 3.000000    9.478278   -6.478278 (VIOLATED)
_597_/B                                 3.000000    9.478278   -6.478278 (VIOLATED)
_600_/B                                 3.000000    9.478278   -6.478278 (VIOLATED)
_604_/I                                 3.000000    9.478278   -6.478278 (VIOLATED)
_605_/I                                 3.000000    9.478278   -6.478278 (VIOLATED)
_606_/I                                 3.000000    9.478278   -6.478278 (VIOLATED)
_607_/I                                 3.000000    9.478278   -6.478278 (VIOLATED)
_608_/I                                 3.000000    9.478278   -6.478278 (VIOLATED)
_609_/I                                 3.000000    9.478278   -6.478278 (VIOLATED)
_610_/I                                 3.000000    9.478278   -6.478278 (VIOLATED)
_611_/I                                 3.000000    9.478278   -6.478278 (VIOLATED)
_612_/I                                 3.000000    9.478278   -6.478278 (VIOLATED)
_613_/I                                 3.000000    9.478278   -6.478278 (VIOLATED)
_614_/I                                 3.000000    9.478278   -6.478278 (VIOLATED)
_615_/I                                 3.000000    9.478278   -6.478278 (VIOLATED)
_616_/I                                 3.000000    9.478278   -6.478278 (VIOLATED)
_635_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_639_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_640_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_641_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_642_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_643_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_644_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_645_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_646_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_651_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_658_/D                                 3.000000    9.478278   -6.478278 (VIOLATED)
_674_/SETN                              3.000000    9.478278   -6.478278 (VIOLATED)
_675_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_676_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_677_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_678_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_679_/SETN                              3.000000    9.478278   -6.478278 (VIOLATED)
_680_/SETN                              3.000000    9.478278   -6.478278 (VIOLATED)
_681_/SETN                              3.000000    9.478278   -6.478278 (VIOLATED)
_682_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_683_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_684_/SETN                              3.000000    9.478278   -6.478278 (VIOLATED)
_685_/SETN                              3.000000    9.478278   -6.478278 (VIOLATED)
_686_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_687_/SETN                              3.000000    9.478278   -6.478278 (VIOLATED)
_695_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_696_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_697_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_698_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_699_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_700_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_701_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_702_/RN                                3.000000    9.478278   -6.478278 (VIOLATED)
_410_/A1                                3.000000    8.294607   -5.294607 (VIOLATED)
_617_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_618_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_619_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_620_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_621_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_622_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_623_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_624_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_625_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_626_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_627_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_628_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_629_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_630_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_631_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_632_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_633_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_634_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_635_/Q                                 3.000000    8.294607   -5.294607 (VIOLATED)
_636_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_637_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_638_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_647_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_648_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_649_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_650_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_651_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_652_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_653_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_654_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_655_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_656_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_657_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_658_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_659_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_660_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_661_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_662_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_663_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_664_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_665_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_666_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_667_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_668_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_669_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_670_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_671_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_672_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_673_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_674_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_675_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_676_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_677_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_678_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_679_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_680_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_681_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_682_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_683_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_684_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_685_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_686_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_687_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_688_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_689_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_690_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_691_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_692_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_693_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_694_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_695_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_696_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_697_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_698_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_699_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_700_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_701_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_702_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_703_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_704_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_705_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_706_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_707_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_708_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_709_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_710_/CLK                               3.000000    8.294607   -5.294607 (VIOLATED)
_397_/ZN                                3.000000    6.861909   -3.861909 (VIOLATED)
_402_/A2                                3.000000    6.861909   -3.861909 (VIOLATED)
_404_/A2                                3.000000    6.861909   -3.861909 (VIOLATED)
_406_/A2                                3.000000    6.861909   -3.861909 (VIOLATED)
_408_/A2                                3.000000    6.861909   -3.861909 (VIOLATED)
_456_/A2                                3.000000    6.861909   -3.861909 (VIOLATED)
_459_/A2                                3.000000    6.861909   -3.861909 (VIOLATED)
_461_/A2                                3.000000    6.861909   -3.861909 (VIOLATED)
_467_/A2                                3.000000    6.861909   -3.861909 (VIOLATED)
_474_/A2                                3.000000    6.861909   -3.861909 (VIOLATED)
_480_/A2                                3.000000    6.861909   -3.861909 (VIOLATED)
_491_/A2                                3.000000    6.861909   -3.861909 (VIOLATED)
_493_/A2                                3.000000    6.861909   -3.861909 (VIOLATED)
_495_/A2                                3.000000    6.861909   -3.861909 (VIOLATED)
_497_/A2                                3.000000    6.861909   -3.861909 (VIOLATED)
_499_/A2                                3.000000    6.861909   -3.861909 (VIOLATED)
_534_/A2                                3.000000    6.861909   -3.861909 (VIOLATED)
_535_/A1                                3.000000    6.861909   -3.861909 (VIOLATED)
_552_/S                                 3.000000    6.861909   -3.861909 (VIOLATED)
_560_/S                                 3.000000    6.861909   -3.861909 (VIOLATED)
_561_/A2                                3.000000    6.861909   -3.861909 (VIOLATED)
_568_/A1                                3.000000    6.861909   -3.861909 (VIOLATED)
_570_/A2                                3.000000    6.861909   -3.861909 (VIOLATED)
_572_/A1                                3.000000    6.861909   -3.861909 (VIOLATED)
_331_/ZN                                3.000000    5.980575   -2.980575 (VIOLATED)
_332_/A2                                3.000000    5.980575   -2.980575 (VIOLATED)
_333_/A2                                3.000000    5.980575   -2.980575 (VIOLATED)
_334_/A2                                3.000000    5.980575   -2.980575 (VIOLATED)
_335_/A2                                3.000000    5.980575   -2.980575 (VIOLATED)
_336_/S                                 3.000000    5.980575   -2.980575 (VIOLATED)
_337_/S                                 3.000000    5.980575   -2.980575 (VIOLATED)
_338_/S                                 3.000000    5.980575   -2.980575 (VIOLATED)
_350_/I1                                3.000000    4.434009   -1.434009 (VIOLATED)
_400_/A1                                3.000000    4.434009   -1.434009 (VIOLATED)
_501_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_502_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_503_/A1                                3.000000    4.434009   -1.434009 (VIOLATED)
_504_/A1                                3.000000    4.434009   -1.434009 (VIOLATED)
_505_/A1                                3.000000    4.434009   -1.434009 (VIOLATED)
_506_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_507_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_508_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_509_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_510_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_511_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_512_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_513_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_514_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_515_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_573_/A1                                3.000000    4.434009   -1.434009 (VIOLATED)
_617_/Q                                 3.000000    4.434009   -1.434009 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_635_/Q                                  10     86    -76 (VIOLATED)
rst_n                                    10     56    -46 (VIOLATED)
_397_/ZN                                 10     23    -13 (VIOLATED)
_617_/Q                                  10     18     -8 (VIOLATED)
_649_/Q                                  10     11        (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
rst_n                                   0.200000    0.334936   -0.134936 (VIOLATED)
_635_/Q                                 0.200000    0.292053   -0.092053 (VIOLATED)
_397_/ZN                                0.121600    0.123179   -0.001579 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 416 unannotated drivers.
 address_in[0]
 address_in[1]
 address_in[2]
 clk
 data_in[0]
 data_in[1]
 data_in[2]
 data_in[3]
 data_in[4]
 ena
 rst_n
 write_strobe_in
 _310_/ZN
 _311_/ZN
 _312_/ZN
 _313_/ZN
 _314_/ZN
 _315_/ZN
 _316_/ZN
 _317_/ZN
 _318_/ZN
 _319_/ZN
 _320_/ZN
 _321_/ZN
 _322_/ZN
 _323_/ZN
 _324_/ZN
 _325_/ZN
 _326_/ZN
 _327_/ZN
 _328_/ZN
 _329_/ZN
 _330_/ZN
 _331_/ZN
 _332_/ZN
 _333_/ZN
 _334_/ZN
 _335_/ZN
 _336_/Z
 _337_/Z
 _338_/Z
 _339_/ZN
 _340_/Z
 _341_/Z
 _342_/Z
 _343_/Z
 _344_/Z
 _345_/Z
 _346_/Z
 _347_/Z
 _348_/Z
 _349_/ZN
 _350_/Z
 _351_/ZN
 _352_/ZN
 _353_/ZN
 _354_/ZN
 _355_/ZN
 _356_/ZN
 _357_/ZN
 _358_/ZN
 _359_/ZN
 _360_/Z
 _361_/ZN
 _362_/ZN
 _363_/ZN
 _364_/Z
 _365_/Z
 _366_/Z
 _367_/ZN
 _368_/ZN
 _369_/ZN
 _370_/ZN
 _371_/ZN
 _372_/ZN
 _373_/ZN
 _374_/ZN
 _375_/ZN
 _376_/ZN
 _377_/ZN
 _378_/Z
 _379_/ZN
 _380_/ZN
 _381_/ZN
 _382_/ZN
 _383_/Z
 _384_/ZN
 _385_/ZN
 _386_/Z
 _387_/ZN
 _388_/ZN
 _389_/Z
 _390_/ZN
 _391_/ZN
 _392_/ZN
 _393_/Z
 _394_/Z
 _395_/Z
 _396_/ZN
 _397_/ZN
 _398_/Z
 _399_/ZN
 _400_/ZN
 _401_/ZN
 _402_/ZN
 _403_/ZN
 _404_/ZN
 _405_/ZN
 _406_/ZN
 _407_/ZN
 _408_/ZN
 _409_/ZN
 _410_/Z
 _411_/Z
 _412_/ZN
 _413_/Z
 _414_/ZN
 _415_/Z
 _416_/ZN
 _417_/ZN
 _418_/ZN
 _419_/ZN
 _420_/ZN
 _421_/ZN
 _422_/ZN
 _423_/Z
 _424_/ZN
 _425_/ZN
 _426_/Z
 _427_/ZN
 _428_/ZN
 _429_/ZN
 _430_/ZN
 _431_/ZN
 _432_/ZN
 _433_/ZN
 _434_/ZN
 _435_/ZN
 _436_/ZN
 _437_/Z
 _438_/ZN
 _439_/ZN
 _440_/ZN
 _441_/ZN
 _442_/ZN
 _443_/Z
 _444_/ZN
 _445_/ZN
 _446_/Z
 _447_/ZN
 _448_/ZN
 _449_/Z
 _450_/Z
 _451_/Z
 _452_/Z
 _453_/Z
 _454_/Z
 _455_/Z
 _456_/ZN
 _457_/ZN
 _458_/Z
 _459_/ZN
 _460_/ZN
 _461_/ZN
 _462_/ZN
 _463_/Z
 _464_/Z
 _465_/ZN
 _466_/ZN
 _467_/ZN
 _468_/ZN
 _469_/ZN
 _470_/ZN
 _471_/ZN
 _472_/ZN
 _473_/ZN
 _474_/ZN
 _475_/ZN
 _476_/ZN
 _477_/Z
 _478_/ZN
 _479_/ZN
 _480_/ZN
 _481_/ZN
 _482_/ZN
 _483_/ZN
 _484_/Z
 _485_/ZN
 _486_/ZN
 _487_/ZN
 _488_/Z
 _489_/Z
 _490_/Z
 _491_/ZN
 _492_/ZN
 _493_/ZN
 _494_/ZN
 _495_/ZN
 _496_/ZN
 _497_/ZN
 _498_/ZN
 _499_/ZN
 _500_/ZN
 _501_/Z
 _502_/Z
 _503_/ZN
 _504_/ZN
 _505_/ZN
 _506_/Z
 _507_/Z
 _508_/Z
 _509_/Z
 _510_/Z
 _511_/Z
 _512_/Z
 _513_/Z
 _514_/Z
 _515_/Z
 _516_/ZN
 _517_/ZN
 _518_/ZN
 _519_/ZN
 _520_/ZN
 _521_/ZN
 _522_/ZN
 _523_/ZN
 _524_/ZN
 _525_/Z
 _526_/Z
 _527_/Z
 _528_/ZN
 _529_/ZN
 _530_/Z
 _531_/ZN
 _532_/ZN
 _533_/Z
 _534_/ZN
 _535_/ZN
 _536_/ZN
 _537_/Z
 _538_/ZN
 _539_/ZN
 _540_/ZN
 _541_/ZN
 _542_/Z
 _543_/ZN
 _544_/ZN
 _545_/ZN
 _546_/Z
 _547_/ZN
 _548_/Z
 _549_/ZN
 _550_/Z
 _551_/Z
 _552_/Z
 _553_/ZN
 _554_/Z
 _555_/ZN
 _556_/Z
 _557_/ZN
 _558_/ZN
 _559_/Z
 _560_/Z
 _561_/ZN
 _562_/ZN
 _563_/ZN
 _564_/ZN
 _565_/ZN
 _566_/ZN
 _567_/Z
 _568_/ZN
 _569_/ZN
 _570_/ZN
 _571_/ZN
 _572_/ZN
 _573_/ZN
 _574_/Z
 _575_/ZN
 _576_/ZN
 _577_/ZN
 _578_/ZN
 _579_/ZN
 _580_/ZN
 _581_/ZN
 _582_/ZN
 _583_/ZN
 _584_/ZN
 _585_/ZN
 _586_/ZN
 _587_/ZN
 _588_/Z
 _589_/ZN
 _590_/Z
 _591_/ZN
 _592_/ZN
 _593_/Z
 _594_/ZN
 _595_/ZN
 _596_/Z
 _597_/ZN
 _598_/ZN
 _599_/ZN
 _600_/ZN
 _601_/ZN
 _602_/Z
 _603_/ZN
 _604_/ZN
 _605_/ZN
 _606_/ZN
 _607_/ZN
 _608_/ZN
 _609_/ZN
 _610_/ZN
 _611_/ZN
 _612_/ZN
 _613_/ZN
 _614_/ZN
 _615_/ZN
 _616_/ZN
 _617_/Q
 _618_/Q
 _619_/Q
 _620_/Q
 _621_/Q
 _622_/Q
 _623_/Q
 _624_/Q
 _625_/Q
 _626_/Q
 _627_/Q
 _628_/Q
 _629_/Q
 _630_/Q
 _631_/Q
 _632_/Q
 _633_/Q
 _634_/Q
 _635_/Q
 _636_/Q
 _637_/Q
 _638_/Q
 _639_/Q
 _640_/Q
 _641_/Q
 _642_/Q
 _643_/Q
 _644_/Q
 _645_/Q
 _646_/Q
 _647_/Q
 _648_/Q
 _649_/Q
 _650_/Q
 _651_/Q
 _652_/Q
 _653_/Q
 _654_/Q
 _655_/Q
 _656_/Q
 _657_/Q
 _658_/Q
 _659_/Q
 _660_/Q
 _661_/Q
 _662_/Q
 _663_/Q
 _664_/Q
 _665_/Q
 _666_/Q
 _667_/Q
 _668_/Q
 _669_/Q
 _670_/Q
 _671_/Q
 _672_/Q
 _673_/Q
 _674_/Q
 _675_/Q
 _676_/Q
 _677_/Q
 _678_/Q
 _679_/Q
 _680_/Q
 _681_/Q
 _682_/Q
 _683_/Q
 _684_/Q
 _685_/Q
 _686_/Q
 _687_/Q
 _688_/Q
 _689_/Q
 _690_/Q
 _691_/Q
 _692_/Q
 _693_/Q
 _694_/Q
 _695_/Q
 _696_/Q
 _697_/Q
 _698_/Q
 _699_/Q
 _700_/Q
 _701_/Q
 _702_/Q
 _703_/Q
 _704_/Q
 _705_/Q
 _706_/Q
 _707_/Q
 _708_/Q
 _709_/Q
 _710_/Q
 _711_/ZN
 _712_/ZN
 _713_/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 195
%OL_METRIC_I design__max_slew_violation__count__corner:nom_ss_125C_4v50 195
max fanout violation count 5
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_ss_125C_4v50 5
max cap violation count 3
%OL_METRIC_I design__max_cap_violation__count__corner:nom_ss_125C_4v50 3
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 85 unclocked register/latch pins.
  _617_/CLK
  _618_/CLK
  _619_/CLK
  _620_/CLK
  _621_/CLK
  _622_/CLK
  _623_/CLK
  _624_/CLK
  _625_/CLK
  _626_/CLK
  _627_/CLK
  _628_/CLK
  _629_/CLK
  _630_/CLK
  _631_/CLK
  _632_/CLK
  _633_/CLK
  _634_/CLK
  _636_/CLK
  _637_/CLK
  _638_/CLK
  _647_/CLK
  _648_/CLK
  _649_/CLK
  _650_/CLK
  _651_/CLK
  _652_/CLK
  _653_/CLK
  _654_/CLK
  _655_/CLK
  _656_/CLK
  _657_/CLK
  _658_/CLK
  _659_/CLK
  _660_/CLK
  _661_/CLK
  _662_/CLK
  _663_/CLK
  _664_/CLK
  _665_/CLK
  _666_/CLK
  _667_/CLK
  _668_/CLK
  _669_/CLK
  _670_/CLK
  _671_/CLK
  _672_/CLK
  _673_/CLK
  _674_/CLK
  _675_/CLK
  _676_/CLK
  _677_/CLK
  _678_/CLK
  _679_/CLK
  _680_/CLK
  _681_/CLK
  _682_/CLK
  _683_/CLK
  _684_/CLK
  _685_/CLK
  _686_/CLK
  _687_/CLK
  _688_/CLK
  _689_/CLK
  _690_/CLK
  _691_/CLK
  _692_/CLK
  _693_/CLK
  _694_/CLK
  _695_/CLK
  _696_/CLK
  _697_/CLK
  _698_/CLK
  _699_/CLK
  _700_/CLK
  _701_/CLK
  _702_/CLK
  _703_/CLK
  _704_/CLK
  _705_/CLK
  _706_/CLK
  _707_/CLK
  _708_/CLK
  _709_/CLK
  _710_/CLK
Warning: There are 89 unconstrained endpoints.
  signal_bit_out
  _617_/D
  _618_/D
  _619_/D
  _620_/D
  _621_/D
  _622_/D
  _623_/D
  _624_/D
  _625_/D
  _626_/D
  _627_/D
  _628_/D
  _629_/D
  _630_/D
  _631_/D
  _632_/D
  _633_/D
  _634_/D
  _636_/D
  _637_/D
  _638_/D
  _644_/D
  _645_/D
  _646_/D
  _647_/D
  _648_/D
  _649_/D
  _650_/D
  _651_/D
  _652_/D
  _653_/D
  _654_/D
  _655_/D
  _656_/D
  _657_/D
  _658_/D
  _659_/D
  _660_/D
  _661_/D
  _662_/D
  _663_/D
  _664_/D
  _665_/D
  _666_/D
  _667_/D
  _668_/D
  _669_/D
  _670_/D
  _671_/D
  _672_/D
  _673_/D
  _674_/D
  _675_/D
  _676_/D
  _677_/D
  _678_/D
  _679_/D
  _680_/D
  _681_/D
  _682_/D
  _683_/D
  _684_/D
  _685_/D
  _686_/D
  _687_/D
  _688_/D
  _689_/D
  _690_/D
  _691_/D
  _692_/D
  _693_/D
  _694_/D
  _695_/D
  _696_/D
  _697_/D
  _698_/D
  _699_/D
  _700_/D
  _701_/D
  _702_/D
  _703_/D
  _704_/D
  _705_/D
  _706_/D
  _707_/D
  _708_/D
  _709_/D
  _710_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.178915e-03 3.525524e-04 1.101601e-07 1.531577e-03  80.9%
Combinational        3.028236e-04 5.900921e-05 1.913958e-07 3.620242e-04  19.1%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.481738e-03 4.115616e-04 3.015560e-07 1.893601e-03 100.0%
                            78.2%        21.7%         0.0%
%OL_METRIC_F power__internal__total 0.0014817382907494903
%OL_METRIC_F power__switching__total 0.0004115615738555789
%OL_METRIC_F power__leakage__total 3.015559855157335e-7
%OL_METRIC_F power__total 0.001893601380288601

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_ss_125C_4v50 -0.25
======================= nom_ss_125C_4v50 Corner ===================================

Clock clk
0.126095 source latency _635_/CLK ^
-0.126095 target latency _635_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250000 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_ss_125C_4v50 0.25
======================= nom_ss_125C_4v50 Corner ===================================

Clock clk
0.126095 source latency _635_/CLK ^
-0.126095 target latency _635_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250000 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_ss_125C_4v50 1.5385653186967447
nom_ss_125C_4v50: 1.5385653186967447
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_ss_125C_4v50 7.458559314610458
nom_ss_125C_4v50: 7.458559314610458
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_ss_125C_4v50 0
nom_ss_125C_4v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_ss_125C_4v50 1.538565
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_ss_125C_4v50 11.993924
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: no
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.126095         network latency _635_/CLK
        6.192472 network latency _617_/CLK
---------------
0.126095 6.192472 latency
        6.066377 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
4.109393         network latency _617_/CLK
        4.109393 network latency _617_/CLK
---------------
4.109393 4.109393 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.077254         network latency _635_/CLK
        0.077254 network latency _635_/CLK
---------------
0.077254 0.077254 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 8.01 fmax = 124.91
%OL_END_REPORT
Writing SDF files for all corners…
