==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.297 ; gain = 119.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.297 ; gain = 119.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.297 ; gain = 119.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.297 ; gain = 119.523
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.297 ; gain = 119.523
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:262:16)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:212:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:213:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:222:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 311.691 ; gain = 221.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.973 seconds; current allocated memory: 252.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 252.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 252.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 253.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 253.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 253.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 253.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 253.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 254.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 254.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 255.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 255.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 255.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 255.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 256.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 256.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 257.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 257.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 257.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 258.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 258.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 259.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 259.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 260.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 261.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 261.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 262.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 263.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 263.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 264.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 264.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 265.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 266.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 267.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 268.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 269.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 270.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 271.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.899 seconds; current allocated memory: 273.163 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:08 . Memory (MB): peak = 369.137 ; gain = 279.363
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 67.908 seconds; peak allocated memory: 273.163 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.160 ; gain = 120.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.160 ; gain = 120.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.160 ; gain = 120.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.160 ; gain = 120.801
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.160 ; gain = 120.801
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:262:16)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:212:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:213:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:222:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 312.023 ; gain = 222.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.923 seconds; current allocated memory: 252.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 252.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 252.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 253.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 253.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 253.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 253.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 253.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 254.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 254.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 255.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 255.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 255.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 255.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 256.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 256.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 257.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 257.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 257.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 258.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 258.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 259.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 259.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 260.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 261.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 261.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 262.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 263.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 263.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 264.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 264.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 265.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 266.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 267.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 268.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 269.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 270.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 271.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 273.163 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:08 . Memory (MB): peak = 370.012 ; gain = 280.652
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 67.732 seconds; peak allocated memory: 273.163 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.355 ; gain = 120.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.355 ; gain = 120.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.355 ; gain = 120.332
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.355 ; gain = 120.332
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 210.355 ; gain = 120.332
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:262:16)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:212:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:213:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:222:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 312.242 ; gain = 222.219
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.674 seconds; current allocated memory: 252.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 252.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 252.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 253.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 253.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 253.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 253.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 254.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 254.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 254.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 255.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 255.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 255.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 255.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 256.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 256.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 257.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 257.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 257.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 258.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 258.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 259.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 259.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 260.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 261.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 261.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 262.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 263.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 263.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 264.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 264.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 265.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 266.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 267.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 268.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 269.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 270.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 271.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.905 seconds; current allocated memory: 273.085 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:08 . Memory (MB): peak = 370.715 ; gain = 280.691
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 67.949 seconds; peak allocated memory: 273.085 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
