// Seed: 3172479399
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_10 = 1'd0 - 1;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output wand id_2,
    input tri0 id_3,
    input wand id_4,
    output uwire id_5,
    output wand id_6,
    output wand id_7,
    input supply1 id_8,
    input uwire id_9,
    input uwire id_10,
    input wor id_11,
    output tri id_12,
    output wor id_13,
    output supply0 id_14,
    output tri id_15,
    output tri id_16
);
  time id_18;
  ;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
