          0 :                            include "mc68hc08az0.inc"
(1)       0 :                    ;;; -*- mode: asm; mode: flyspell-prog; -*-
(1)       0 :                            include "mc68hc08.inc"
(2)       0 :                    ;;; -*- mode: asm; mode: flyspell-prog; -*-
(2)       0 :                    ;;; MC68HC08
(2)       0 :                            cpu     68hc08
(2)       0 :                    ;;; Condition Code Register (CC)
(2)       0 : =1                 CC_CARRY:       equ     %00000001 ; set to 1 if carry occurred
(2)       0 : =2                 CC_ZERO:        equ     %00000010 ; set to 1 if result is zero
(2)       0 : =4                 CC_NEGATIVE:    equ     %00000100 ; set to 1 if result is negative
(2)       0 : =8                 CC_IRQ:         equ     %00001000 ; if 1, IRQ is masked
(2)       0 : =10                CC_HALF_CARRY:  equ     %00010000 ; if 1, decimal carry from least digit occurred
(2)       0 : =80                CC_OVERFLOW:    equ     %10000000 ; if 1, two's-complement overflow
(2)       0 :                    ;;; Vector
(2)       0 : =FFFA              VEC_IRQ:        equ     $FFFA   ; External Interrupt
(2)       0 : =FFFC              VEC_SWI:        equ     $FFFC   ; Software
(2)       0 : =FFFE              VEC_RESET:      equ     $FFFE   ; Reset
(1)       0 :                    ;;; MC68HC08AZ0
(1)       0 : =50                RAM_START:      equ     $0050   ; Internal RAM $0050-$044F
(1)       0 : =FF                STACK_TOP:      equ     $00FF   ; Stack $00FF->$0050
(1)       0 :
(1)       0 :                    ;;; COP
(1)       0 : =FFFF              COP_RESET:      equ     $FFFF
          0 :
          0 :                    ;;; MC6850 Asynchronous Communication Interface Adapter
          0 : =FFE0              ACIA:   equ     $FFE0
          0 :                            include "mc6850.inc"
(1)       0 :                    ;;; -*- mode: asm; mode: flyspell-prog; -*-
(1)       0 :
(1)       0 :                    ;;; MC6850
(1)       0 :                    ;;; Asynchronous Communication Interface Adapter
(1)       0 :
(1)       0 :                    ;;; Control register
(1)       0 : =FFE0              ACIA_control:   equ     ACIA+0
(1)       0 :                            ;; Counter Divider Select Bits
(1)       0 : =3                 CDS_gm:         equ     %11    ; Group mask
(1)       0 : =0                 CDS_DIV1_gc:    equ     %00000000 ; /1
(1)       0 : =1                 CDS_DIV16_gc:   equ     %00000001 ; /16
(1)       0 : =2                 CDS_DIV64_gc:   equ     %00000010 ; /64
(1)       0 : =3                 CDS_RESET_gc:   equ     %00000011 ; Master Reset
(1)       0 :                            ;; Word Select Bits
(1)       0 : =1C                WSB_gm:         equ     %00011100 ; Group mask
(1)       0 : =0                 WSB_7E2_gc:     equ     %00000000 ; 7 Bits + Even Parity + 2 Stop Bits
(1)       0 : =4                 WSB_7O2_gc:     equ     %00000100 ; 7 bits + Odd Parity  + 2 Stop Bits
(1)       0 : =8                 WSB_7E1_gc:     equ     %00001000 ; 7 bits + Even Parity + 1 Stop Bits
(1)       0 : =C                 WSB_7O1_gc:     equ     %00001100 ; 7 bits + Odd Parity  + 1 Stop Bits
(1)       0 : =10                WSB_8N2_gc:     equ     %00010000 ; 8 bits + No Parity   + 2 Stop Bits
(1)       0 : =14                WSB_8N1_gc:     equ     %00010100 ; 8 bits + No Parity   + 1 Stop Bits
(1)       0 : =18                WSB_8E1_gc:     equ     %00011000 ; 8 bits + Even Parity + 1 Stop Bits
(1)       0 : =1C                WSB_8O1_gc:     equ     %00011100 ; 8 bits + Odd Parity  + 1 Stop Bits
(1)       0 :                            ;; Transmit Control Bits
(1)       0 : =60                TCB_gm:         equ     %01100000 ; Group mask
(1)       0 : =0                 TCB_DI_gc:      equ     %00000000 ; RTS=Low,  Tx Interrupt Disabled
(1)       0 : =20                TCB_EI_gc:      equ     %00100000 ; RTS=Low,  Tx Interrupt Enabled
(1)       0 : =40                TCB_RTS_gc:     equ     %01000000 ; RTS=High, Tx Interrupt Disabled
(1)       0 : =60                TCB_BREAK_gc:   equ     %01100000 ; RTS=Low,  Tx Interrupt Disabled
(1)       0 :                                                      ; Transmit Break Level
(1)       0 : =80                RIEB_bm:        equ     %10000000 ; Receive Interrupt Enable Bit mask
(1)       0 :
(1)       0 :                    ;;; Status register
(1)       0 : =FFE0              ACIA_status:    equ     ACIA+0
(1)       0 : =1                 RDRF_bm:        equ     %00000001 ; Receive Data Register Full
(1)       0 : =2                 TDRE_bm:        equ     %00000010 ; Transmit Data Register Empty
(1)       0 : =4                 DCDF_bm:        equ     %00000100 ; Data Carrier Detect Flag
(1)       0 : =8                 CTSF_bm:        equ     %00001000 ; Clear To Send Flag
(1)       0 : =10                FERR_bm:        equ     %00010000 ; Frame Error Flag
(1)       0 : =20                OVRN_bm:        equ     %00100000 ; Receiver Overrun Flag
(1)       0 : =40                PERR_bm:        equ     %01000000 ; Parity Error Flag
(1)       0 : =80                IRQF_bm:        equ     %10000000 ; Interrupt Request Flag
(1)       0 :
(1)       0 :                    ;;; Data register
(1)       0 : =FFE1              ACIA_data:      equ     ACIA+1          ; Data register
          0 :
       FFFC :                            org     VEC_SWI
       FFFC : FF FC                      fdb     VEC_SWI         ; for halt to system
       FFFE :
       FFFE :                            org     VEC_RESET
       FFFE : 10 00                      fdb     initialize
      10000 :
       1000 :                            org     $1000
       1000 : =1000              stack:  equ     *
       1000 :                    initialize:
       1000 : 45 10 00                   ldhx    #stack
       1003 : 94                         txs
       1004 : A6 03                      lda     #CDS_RESET_gc   ; Master reset
       1006 : C7 FF E0                   sta     ACIA_control
       1009 : A6 14                      lda     #WSB_8N1_gc     ; 8 bits + No Parity + 1 Stop Bits
       100B :                                                    ; Transmit, Receive interrupts disabled
       100B : C7 FF E0                   sta     ACIA_control
       100E :
       100E : AD 0E              loop:   bsr     getchar
       1010 : 4D                         tsta
       1011 : 27 0A                      beq     halt_to_system
       1013 : AD 1A              echo:   bsr     putchar
       1015 : A1 0D                      cmp     #$0D            ; Carriage Return
       1017 : 26 F5                      bne     loop
       1019 : A6 0A                      lda     #$0A            ; Newline
       101B : 20 F6                      bra     echo
       101D :                    halt_to_system:
       101D : 83                         swi                     ; halt to system
       101E :
       101E :                    getchar:
       101E : C6 FF FF                   lda     COP_RESET
       1021 : C7 FF FF                   sta     COP_RESET
       1024 : C6 FF E0                   lda     ACIA_status
       1027 : A5 01                      bit     #RDRF_bm
       1029 : 27 F3                      beq     getchar
       102B : C6 FF E1                   lda     ACIA_data
       102E : 81                         rts
       102F :
       102F :                    putchar:
       102F : 87                         psha
       1030 :                    transmit_loop:
       1030 : C6 FF FF                   lda     COP_RESET
       1033 : C7 FF FF                   sta     COP_RESET
       1036 : C6 FF E0                   lda     ACIA_status
       1039 : A5 02                      bit     #TDRE_bm
       103B : 27 F3                      beq     transmit_loop
       103D : 86                         pula
       103E : C7 FF E1                   sta     ACIA_data
       1041 : 81                         rts
