#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0000000002f7b5c0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0000000003029b40_0 .net "act_ram", 0 0, v0000000002fd2000_0;  1 drivers
v0000000003028ec0_0 .net "address", 6 0, v0000000002fd2be0_0;  1 drivers
v0000000003029be0_0 .net "ans", 7 0, L_00000000030293c0;  1 drivers
v0000000003029c80_0 .net "b", 7 0, v0000000002fd1420_0;  1 drivers
v0000000003028560_0 .net "bit_number", 2 0, v0000000002fd21e0_0;  1 drivers
v0000000003028f60_0 .net "carry", 0 0, L_000000000302d8e0;  1 drivers
v0000000003028ba0_0 .var "clk", 0 0;
v00000000030290a0_0 .net "clk1", 0 0, v0000000003029500_0;  1 drivers
v0000000003028920_0 .net "clk2", 0 0, v00000000030298c0_0;  1 drivers
v0000000003029d20_0 .net "clk3", 0 0, v0000000003028240_0;  1 drivers
v0000000003028060_0 .net "clk4", 0 0, v0000000003029640_0;  1 drivers
v0000000003028380_0 .net "counter", 10 0, v0000000002fd1880_0;  1 drivers
v0000000003028740_0 .net "d", 0 0, v0000000002fd2640_0;  1 drivers
RS_0000000002fd78e8 .resolv tri, v0000000002fd2d20_0, L_000000000302d5c0;
v0000000003028420_0 .net8 "data_bus", 7 0, RS_0000000002fd78e8;  2 drivers
v0000000003028600_0 .net "in_mux", 7 0, v0000000003029e60_0;  1 drivers
v00000000030287e0_0 .net "inst", 3 0, v0000000002fd26e0_0;  1 drivers
v00000000030289c0_0 .net "inst_reg", 7 0, v0000000002fd0f20_0;  1 drivers
v0000000003028b00_0 .net "k", 7 0, v0000000002fd1600_0;  1 drivers
v0000000003028a60_0 .net "opcode", 13 0, L_0000000002f9fd60;  1 drivers
v0000000003028c40_0 .var "reset", 0 0;
v0000000003029140_0 .net "switch_a_m", 0 0, v0000000002fd28c0_0;  1 drivers
v0000000003029280_0 .net "w", 7 0, v0000000002fd1740_0;  1 drivers
v0000000003029320_0 .net "writeEn", 0 0, v0000000002fd1380_0;  1 drivers
S_0000000002f7b740 .scope module, "u0" "pcounter" 2 16, 3 1 0, S_0000000002f7b5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 11 "counter"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0000000002fd20a0_0 .net "clk", 0 0, v0000000003029500_0;  alias, 1 drivers
v0000000002fd1880_0 .var "counter", 10 0;
v0000000002fd2b40_0 .net "reset", 0 0, v0000000003028c40_0;  1 drivers
E_0000000002fc9bb0 .event posedge, v0000000002fd2b40_0, v0000000002fd20a0_0;
S_0000000002fa90d0 .scope module, "u1" "alu" 2 17, 4 1 0, S_0000000002f7b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "writeEn"
    .port_info 2 /INPUT 1 "clk2"
    .port_info 3 /INPUT 3 "bit_number"
    .port_info 4 /INPUT 4 "inst"
    .port_info 5 /INPUT 8 "b"
    .port_info 6 /INPUT 8 "a"
    .port_info 7 /OUTPUT 1 "carry"
    .port_info 8 /OUTPUT 8 "ansf"
v0000000002fd1c40_0 .net "a", 7 0, v0000000002fd1740_0;  alias, 1 drivers
v0000000002fd2780_0 .var "ans", 8 0;
v0000000002fd1ce0_0 .net "ansf", 7 0, L_00000000030293c0;  alias, 1 drivers
v0000000002fd1b00_0 .net "b", 7 0, v0000000002fd1420_0;  alias, 1 drivers
v0000000002fd1e20_0 .net "bit_number", 2 0, v0000000002fd21e0_0;  alias, 1 drivers
v0000000002fd2280_0 .net "carry", 0 0, L_000000000302d8e0;  alias, 1 drivers
v0000000002fd1a60_0 .net "clk2", 0 0, v00000000030298c0_0;  alias, 1 drivers
v0000000002fd2500_0 .net "inst", 3 0, v0000000002fd26e0_0;  alias, 1 drivers
v0000000002fd2320_0 .net "reset", 0 0, v0000000003028c40_0;  alias, 1 drivers
v0000000002fd1d80_0 .var "set", 7 0;
v0000000002fd1100_0 .net "writeEn", 0 0, v0000000002fd1380_0;  alias, 1 drivers
E_0000000002fc6eb0 .event edge, v0000000002fd1e20_0, v0000000002fd1c40_0, v0000000002fd1b00_0, v0000000002fd2500_0;
L_00000000030293c0 .part v0000000002fd2780_0, 0, 8;
L_000000000302d8e0 .part v0000000002fd2780_0, 8, 1;
S_0000000002fa9250 .scope module, "u10" "buffer_alu" 2 32, 5 1 0, S_0000000002f7b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk3"
    .port_info 1 /INPUT 1 "clk4"
    .port_info 2 /INPUT 8 "ansf"
    .port_info 3 /OUTPUT 8 "data_bus"
v0000000002fd1ec0_0 .net "ansf", 7 0, L_00000000030293c0;  alias, 1 drivers
v0000000002fd11a0_0 .net "clk3", 0 0, v0000000003028240_0;  alias, 1 drivers
v0000000002fd2dc0_0 .net "clk4", 0 0, v0000000003029640_0;  alias, 1 drivers
v0000000002fd2d20_0 .var "data_bus", 7 0;
E_0000000002fc7130/0 .event edge, v0000000002fd1ce0_0;
E_0000000002fc7130/1 .event posedge, v0000000002fd11a0_0;
E_0000000002fc7130 .event/or E_0000000002fc7130/0, E_0000000002fc7130/1;
S_0000000002f7a7b0 .scope module, "u2" "w_reg" 2 19, 6 1 0, S_0000000002f7b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ans"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /OUTPUT 8 "w"
v0000000002fd1240_0 .net "ans", 7 0, L_00000000030293c0;  alias, 1 drivers
v0000000002fd1f60_0 .net "clk", 0 0, v0000000003029640_0;  alias, 1 drivers
v0000000002fd12e0_0 .net "d", 0 0, v0000000002fd2640_0;  alias, 1 drivers
v0000000002fd1560_0 .net "reset", 0 0, v0000000003028c40_0;  alias, 1 drivers
v0000000002fd1740_0 .var "w", 7 0;
E_0000000002fc69b0 .event posedge, v0000000002fd2b40_0, v0000000002fd2dc0_0;
S_0000000002f7a930 .scope module, "u3" "decode" 2 20, 7 1 0, S_0000000002f7b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "clk3"
    .port_info 3 /INPUT 1 "clk4"
    .port_info 4 /INPUT 8 "inst_reg"
    .port_info 5 /OUTPUT 1 "d"
    .port_info 6 /OUTPUT 1 "switch_a_m"
    .port_info 7 /OUTPUT 1 "writeEn"
    .port_info 8 /OUTPUT 1 "act_ram"
    .port_info 9 /OUTPUT 3 "bit_number"
    .port_info 10 /OUTPUT 4 "inst"
v0000000002fd2000_0 .var "act_ram", 0 0;
v0000000002fd21e0_0 .var "bit_number", 2 0;
v0000000002fd14c0_0 .net "clk1", 0 0, v0000000003029500_0;  alias, 1 drivers
v0000000002fd2460_0 .net "clk2", 0 0, v00000000030298c0_0;  alias, 1 drivers
v0000000002fd25a0_0 .net "clk3", 0 0, v0000000003028240_0;  alias, 1 drivers
v0000000002fd2140_0 .net "clk4", 0 0, v0000000003029640_0;  alias, 1 drivers
v0000000002fd2640_0 .var "d", 0 0;
v0000000002fd26e0_0 .var "inst", 3 0;
v0000000002fd2820_0 .net "inst_reg", 7 0, v0000000002fd0f20_0;  alias, 1 drivers
v0000000002fd28c0_0 .var "switch_a_m", 0 0;
v0000000002fd1380_0 .var "writeEn", 0 0;
E_0000000002fc71f0/0 .event edge, v0000000002fd2dc0_0, v0000000002fd11a0_0, v0000000002fd1a60_0, v0000000002fd20a0_0;
E_0000000002fc71f0/1 .event edge, v0000000002fd2820_0;
E_0000000002fc71f0 .event/or E_0000000002fc71f0/0, E_0000000002fc71f0/1;
S_0000000002faa580 .scope module, "u4" "alu_mux" 2 23, 8 1 0, S_0000000002f7b5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "b"
    .port_info 1 /INPUT 8 "k"
    .port_info 2 /INPUT 8 "f"
    .port_info 3 /INPUT 1 "switch_a_m"
v0000000002fd1420_0 .var "b", 7 0;
v0000000002fd2960_0 .net "f", 7 0, v0000000003029e60_0;  alias, 1 drivers
v0000000002fd2a00_0 .net "k", 7 0, v0000000002fd1600_0;  alias, 1 drivers
v0000000002fd2aa0_0 .net "switch_a_m", 0 0, v0000000002fd28c0_0;  alias, 1 drivers
E_0000000002fc6ff0 .event edge, v0000000002fd28c0_0, v0000000002fd2960_0, v0000000002fd2a00_0;
S_0000000002faa700 .scope module, "u5" "inst_reg" 2 24, 9 1 0, S_0000000002f7b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 14 "rom"
    .port_info 3 /OUTPUT 7 "address"
    .port_info 4 /OUTPUT 8 "out_decode"
    .port_info 5 /OUTPUT 8 "k"
v0000000002fd2be0_0 .var "address", 6 0;
v0000000002fd2c80_0 .net "clk", 0 0, v0000000003029640_0;  alias, 1 drivers
v0000000002fd1600_0 .var "k", 7 0;
v0000000002fd0f20_0 .var "out_decode", 7 0;
v0000000002fd17e0_0 .net "reset", 0 0, v0000000003028c40_0;  alias, 1 drivers
v0000000002fd1ba0_0 .net "rom", 13 0, L_0000000002f9fd60;  alias, 1 drivers
S_0000000002f42970 .scope module, "u6" "rom" 2 26, 10 1 0, S_0000000002f7b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 11 "counter"
    .port_info 1 /OUTPUT 14 "opcode"
L_0000000002f9fd60 .functor BUFZ 14, L_000000000302c9e0, C4<00000000000000>, C4<00000000000000>, C4<00000000000000>;
v0000000002fc4730_0 .net *"_s0", 13 0, L_000000000302c9e0;  1 drivers
v0000000002fc4a50_0 .net "counter", 10 0, v0000000002fd1880_0;  alias, 1 drivers
v0000000002fc4d70 .array "memory", 10 0, 13 0;
v0000000003029460_0 .net "opcode", 13 0, L_0000000002f9fd60;  alias, 1 drivers
L_000000000302c9e0 .array/port v0000000002fc4d70, v0000000002fd1880_0;
S_0000000002f42af0 .scope module, "u7" "clocks" 2 27, 11 1 0, S_0000000002f7b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "clk1"
    .port_info 3 /OUTPUT 1 "clk2"
    .port_info 4 /OUTPUT 1 "clk3"
    .port_info 5 /OUTPUT 1 "clk4"
    .port_info 6 /OUTPUT 2 "counter"
v0000000003029000_0 .net "clk", 0 0, v0000000003028ba0_0;  1 drivers
v0000000003029500_0 .var "clk1", 0 0;
v00000000030298c0_0 .var "clk2", 0 0;
v0000000003028240_0 .var "clk3", 0 0;
v0000000003029640_0 .var "clk4", 0 0;
v00000000030281a0_0 .var "counter", 1 0;
v0000000003029f00_0 .net "reset", 0 0, v0000000003028c40_0;  alias, 1 drivers
E_0000000002fc6d30 .event posedge, v0000000002fd2b40_0, v0000000003029000_0;
S_0000000002f77850 .scope module, "u8" "ram" 2 30, 12 1 0, S_0000000002f7b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk2"
    .port_info 1 /INPUT 1 "clk3"
    .port_info 2 /INPUT 1 "clk4"
    .port_info 3 /INPUT 1 "clk1"
    .port_info 4 /INPUT 1 "writeEn"
    .port_info 5 /INPUT 1 "act_ram"
    .port_info 6 /INPUT 7 "address_r"
    .port_info 7 /INOUT 8 "data"
P_0000000002f42c70 .param/l "A" 0 12 1, +C4<00000000000000000000000000000111>;
P_0000000002f42ca8 .param/l "M" 0 12 1, +C4<00000000000000000000000000001000>;
P_0000000002f42ce0 .param/l "N" 0 12 1, +C4<00000000000000000000000001000100>;
L_0000000002f9fcf0 .functor AND 1, v0000000002fd2000_0, L_000000000302d480, C4<1>, C4<1>;
v0000000003028d80_0 .net *"_s1", 0 0, L_000000000302d480;  1 drivers
v00000000030296e0_0 .net *"_s2", 0 0, L_0000000002f9fcf0;  1 drivers
o0000000002fd82d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000003028100_0 name=_s4
v00000000030286a0_0 .net "act_ram", 0 0, v0000000002fd2000_0;  alias, 1 drivers
v0000000003029780_0 .net "address_r", 6 0, v0000000002fd2be0_0;  alias, 1 drivers
v0000000003028e20_0 .net "clk1", 0 0, v0000000003029500_0;  alias, 1 drivers
v0000000003029dc0_0 .net "clk2", 0 0, v00000000030298c0_0;  alias, 1 drivers
v0000000003029820_0 .net "clk3", 0 0, v0000000003028240_0;  alias, 1 drivers
v0000000003028ce0_0 .net "clk4", 0 0, v0000000003029640_0;  alias, 1 drivers
v00000000030284c0_0 .net8 "data", 7 0, RS_0000000002fd78e8;  alias, 2 drivers
v00000000030282e0_0 .var "data_out", 7 0;
v00000000030295a0 .array "memoria", 68 0, 7 0;
v0000000003029960_0 .net "writeEn", 0 0, v0000000002fd1380_0;  alias, 1 drivers
E_0000000002fc7070 .event edge, v0000000002fd1100_0, v0000000002fd2000_0, v0000000002fd2be0_0;
E_0000000002fc6d70 .event edge, v0000000002fd2d20_0, v0000000002fd2000_0, v0000000002fd2be0_0, v0000000002fd1100_0;
L_000000000302d480 .reduce/nor v0000000002fd1380_0;
L_000000000302d5c0 .functor MUXZ 8, o0000000002fd82d8, v00000000030282e0_0, L_0000000002f9fcf0, C4<>;
S_0000000002f779d0 .scope module, "u9" "data_reg" 2 29, 13 1 0, S_0000000002f7b5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "writeEn"
    .port_info 4 /OUTPUT 8 "f"
v0000000003029a00_0 .net "clk", 0 0, v00000000030298c0_0;  alias, 1 drivers
v0000000003029aa0_0 .net8 "data", 7 0, RS_0000000002fd78e8;  alias, 2 drivers
v0000000003029e60_0 .var "f", 7 0;
v00000000030291e0_0 .net "reset", 0 0, v0000000003028c40_0;  alias, 1 drivers
v0000000003028880_0 .net "writeEn", 0 0, v0000000002fd1380_0;  alias, 1 drivers
E_0000000002fc6db0 .event posedge, v0000000002fd2b40_0, v0000000002fd1a60_0;
    .scope S_0000000002f7b740;
T_0 ;
    %wait E_0000000002fc9bb0;
    %load/vec4 v0000000002fd2b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000000002fd1880_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000002fd1880_0;
    %addi 1, 0, 11;
    %assign/vec4 v0000000002fd1880_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002fa90d0;
T_1 ;
    %wait E_0000000002fc6eb0;
    %load/vec4 v0000000002fd1e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %load/vec4 v0000000002fd1d80_0;
    %assign/vec4 v0000000002fd1d80_0, 0;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0000000002fd1d80_0, 0;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000000002fd1d80_0, 0;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0000000002fd1d80_0, 0;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0000000002fd1d80_0, 0;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0000000002fd1d80_0, 0;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0000000002fd1d80_0, 0;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0000000002fd1d80_0, 0;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0000000002fd1d80_0, 0;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %load/vec4 v0000000002fd2500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %load/vec4 v0000000002fd2780_0;
    %assign/vec4 v0000000002fd2780_0, 0;
    %jmp T_1.27;
T_1.10 ;
    %load/vec4 v0000000002fd1b00_0;
    %pad/u 9;
    %assign/vec4 v0000000002fd2780_0, 0;
    %jmp T_1.27;
T_1.11 ;
    %load/vec4 v0000000002fd1c40_0;
    %pad/u 9;
    %assign/vec4 v0000000002fd2780_0, 0;
    %jmp T_1.27;
T_1.12 ;
    %load/vec4 v0000000002fd1c40_0;
    %pad/u 9;
    %load/vec4 v0000000002fd1b00_0;
    %pad/u 9;
    %add;
    %assign/vec4 v0000000002fd2780_0, 0;
    %jmp T_1.27;
T_1.13 ;
    %load/vec4 v0000000002fd1b00_0;
    %pad/u 9;
    %load/vec4 v0000000002fd1c40_0;
    %pad/u 9;
    %sub;
    %assign/vec4 v0000000002fd2780_0, 0;
    %jmp T_1.27;
T_1.14 ;
    %load/vec4 v0000000002fd1c40_0;
    %pad/u 9;
    %load/vec4 v0000000002fd1b00_0;
    %pad/u 9;
    %and;
    %assign/vec4 v0000000002fd2780_0, 0;
    %jmp T_1.27;
T_1.15 ;
    %load/vec4 v0000000002fd1b00_0;
    %pad/u 9;
    %addi 1, 0, 9;
    %assign/vec4 v0000000002fd2780_0, 0;
    %jmp T_1.27;
T_1.16 ;
    %load/vec4 v0000000002fd1b00_0;
    %pad/u 9;
    %subi 1, 0, 9;
    %assign/vec4 v0000000002fd2780_0, 0;
    %jmp T_1.27;
T_1.17 ;
    %load/vec4 v0000000002fd1c40_0;
    %pad/u 9;
    %load/vec4 v0000000002fd1b00_0;
    %pad/u 9;
    %xor;
    %assign/vec4 v0000000002fd2780_0, 0;
    %jmp T_1.27;
T_1.18 ;
    %load/vec4 v0000000002fd1b00_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000000002fd2280_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v0000000002fd2780_0, 0;
    %jmp T_1.27;
T_1.19 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000000002fd2780_0, 0;
    %jmp T_1.27;
T_1.20 ;
    %load/vec4 v0000000002fd1c40_0;
    %pad/u 9;
    %load/vec4 v0000000002fd1b00_0;
    %pad/u 9;
    %or;
    %assign/vec4 v0000000002fd2780_0, 0;
    %jmp T_1.27;
T_1.21 ;
    %load/vec4 v0000000002fd1b00_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0000000002fd1b00_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v0000000002fd2780_0, 0;
    %jmp T_1.27;
T_1.22 ;
    %load/vec4 v0000000002fd1b00_0;
    %pad/u 9;
    %inv;
    %assign/vec4 v0000000002fd2780_0, 0;
    %jmp T_1.27;
T_1.23 ;
    %load/vec4 v0000000002fd1b00_0;
    %pad/u 9;
    %load/vec4 v0000000002fd1d80_0;
    %pad/u 9;
    %or;
    %assign/vec4 v0000000002fd2780_0, 0;
    %jmp T_1.27;
T_1.24 ;
    %load/vec4 v0000000002fd1b00_0;
    %pad/u 9;
    %load/vec4 v0000000002fd1d80_0;
    %pad/u 9;
    %inv;
    %and;
    %assign/vec4 v0000000002fd2780_0, 0;
    %jmp T_1.27;
T_1.25 ;
    %load/vec4 v0000000002fd2280_0;
    %load/vec4 v0000000002fd1b00_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v0000000002fd2780_0, 0;
    %jmp T_1.27;
T_1.27 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000002f7a7b0;
T_2 ;
    %wait E_0000000002fc69b0;
    %load/vec4 v0000000002fd1560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002fd1740_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000002fd12e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0000000002fd1240_0;
    %assign/vec4 v0000000002fd1740_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000002f7a930;
T_3 ;
    %wait E_0000000002fc71f0;
    %load/vec4 v0000000002fd2820_0;
    %parti/s 2, 6, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002fd2000_0, 0;
    %load/vec4 v0000000002fd2820_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000002fd2640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002fd28c0_0, 0;
    %load/vec4 v0000000002fd2820_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.17;
T_3.2 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.17;
T_3.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.17;
T_3.4 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.17;
T_3.5 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.17;
T_3.6 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.17;
T_3.7 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.17;
T_3.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000002fd2820_0;
    %parti/s 2, 6, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002fd2000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002fd2640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002fd28c0_0, 0;
    %load/vec4 v0000000002fd2820_0;
    %parti/s 3, 1, 2;
    %store/vec4 v0000000002fd21e0_0, 0, 3;
    %load/vec4 v0000000002fd2820_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 3, 3, 4;
    %cmp/x;
    %jmp/1 T_3.20, 4;
    %dup/vec4;
    %pushi/vec4 7, 3, 4;
    %cmp/x;
    %jmp/1 T_3.21, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0000000002fd2820_0;
    %parti/s 2, 6, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.24, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002fd2000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002fd2640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002fd28c0_0, 0;
    %load/vec4 v0000000002fd2820_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 3, 3, 4;
    %cmp/x;
    %jmp/1 T_3.26, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/x;
    %jmp/1 T_3.27, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/x;
    %jmp/1 T_3.28, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/x;
    %jmp/1 T_3.29, 4;
    %dup/vec4;
    %pushi/vec4 13, 1, 4;
    %cmp/x;
    %jmp/1 T_3.30, 4;
    %dup/vec4;
    %pushi/vec4 15, 1, 4;
    %cmp/x;
    %jmp/1 T_3.31, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.33;
T_3.26 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.33;
T_3.27 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.33;
T_3.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.33;
T_3.29 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.33;
T_3.30 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.33;
T_3.31 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000002fd26e0_0, 0;
    %jmp T_3.33;
T_3.33 ;
    %pop/vec4 1;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v0000000002fd2820_0;
    %parti/s 2, 6, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.34, 4;
T_3.34 ;
T_3.25 ;
T_3.19 ;
T_3.1 ;
    %load/vec4 v0000000002fd25a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002fd2140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_3.36, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002fd1380_0, 0;
    %jmp T_3.37;
T_3.36 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002fd1380_0, 0;
T_3.37 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000002faa580;
T_4 ;
    %wait E_0000000002fc6ff0;
    %load/vec4 v0000000002fd2aa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000000002fd2a00_0;
    %assign/vec4 v0000000002fd1420_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000002fd2aa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000000002fd2960_0;
    %assign/vec4 v0000000002fd1420_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000002faa700;
T_5 ;
    %wait E_0000000002fc69b0;
    %load/vec4 v0000000002fd17e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002fd1600_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000002fd2be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002fd0f20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000002fd1ba0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000000002fd1600_0, 0;
    %load/vec4 v0000000002fd1ba0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0000000002fd2be0_0, 0;
    %load/vec4 v0000000002fd1ba0_0;
    %parti/s 8, 6, 4;
    %assign/vec4 v0000000002fd0f20_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000002f42970;
T_6 ;
    %vpi_call/w 10 8 "$readmemb", "instruction.list", v0000000002fc4d70 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000000002f42af0;
T_7 ;
    %wait E_0000000002fc6d30;
    %load/vec4 v0000000003029f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000030281a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000030281a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000003029500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000030298c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003028240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003029640_0, 0;
    %load/vec4 v00000000030281a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000000030281a0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000000030281a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003029500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000030298c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003028240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003029640_0, 0;
    %load/vec4 v00000000030281a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000000030281a0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v00000000030281a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003029500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000030298c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000003028240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003029640_0, 0;
    %load/vec4 v00000000030281a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000000030281a0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v00000000030281a0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003029500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000030298c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000003028240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000003029640_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000030281a0_0, 0;
T_7.8 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000002f779d0;
T_8 ;
    %wait E_0000000002fc6db0;
    %load/vec4 v00000000030291e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000003029e60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000003029aa0_0;
    %assign/vec4 v0000000003029e60_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000002f77850;
T_9 ;
    %wait E_0000000002fc6d70;
    %load/vec4 v0000000003029960_0;
    %load/vec4 v00000000030286a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000000030284c0_0;
    %load/vec4 v0000000003029780_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000030295a0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000002f77850;
T_10 ;
    %wait E_0000000002fc7070;
    %load/vec4 v00000000030286a0_0;
    %load/vec4 v0000000003029960_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000000003029780_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000030295a0, 4;
    %assign/vec4 v00000000030282e0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000002fa9250;
T_11 ;
    %wait E_0000000002fc7130;
    %load/vec4 v0000000002fd11a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002fd2dc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0000000002fd1ec0_0;
    %store/vec4 v0000000002fd2d20_0, 0, 8;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0000000002fd2d20_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000002f7b5c0;
T_12 ;
    %vpi_call/w 2 36 "$display", "\012\011\011timer  \011reset \011counter \011inst \011  b \011  w \011  ans \011 d \011 data_bus" {0 0 0};
    %vpi_call/w 2 37 "$monitor", "%d \011%b \011%d \011\011%b \011%d \011%d \011%d \011%b \011%d \011%b", $time, v0000000003028c40_0, v0000000003028380_0, v00000000030287e0_0, v0000000003029c80_0, v0000000003029280_0, v0000000003029be0_0, v0000000003028920_0, v0000000003028600_0, v0000000003028a60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003028ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003028c40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003028c40_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003028c40_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0000000002f7b5c0;
T_13 ;
    %delay 1, 0;
    %load/vec4 v0000000003028ba0_0;
    %inv;
    %store/vec4 v0000000003028ba0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000002f7b5c0;
T_14 ;
    %delay 150, 0;
    %vpi_call/w 2 51 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "./testbench.sv";
    "./program_counter.sv";
    "./alu.sv";
    "./buffer_alu.sv";
    "./w_reg.sv";
    "./decode.sv";
    "./alu_mux.sv";
    "./inst_reg.sv";
    "./rom.sv";
    "./clocks.sv";
    "./ram.sv";
    "./data_reg.sv";
