// Seed: 4148799227
module module_0 (
    input supply0 id_0,
    output tri1 id_1
);
endmodule
module module_1 (
    input wire id_0
    , id_13,
    input wire id_1,
    input tri1 id_2,
    output supply1 id_3,
    output tri1 id_4,
    input tri1 id_5
    , id_14,
    output wor id_6,
    input wor id_7,
    input wire id_8,
    input uwire id_9,
    output tri0 id_10,
    output supply1 id_11
);
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_11
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_0 (
    input wand id_0,
    output wire id_1,
    output supply0 id_2,
    output logic id_3,
    input wand id_4
    , id_30,
    input wire id_5,
    input supply0 id_6,
    output wor id_7,
    output supply0 id_8,
    output uwire id_9,
    input tri1 id_10,
    input tri module_2,
    input supply1 id_12,
    input tri0 id_13,
    input wire id_14,
    input tri1 id_15,
    output wire id_16,
    output supply0 id_17,
    input wand id_18,
    input uwire id_19,
    input wand id_20
    , id_31,
    input tri0 id_21,
    output tri id_22,
    input tri0 id_23,
    input wor id_24,
    input uwire id_25,
    output tri id_26,
    output tri0 id_27,
    input wire id_28
);
  always @(posedge -1'b0) begin : LABEL_0
    id_30 = -1;
    id_3 <= 1;
  end
  wire ["" : -1 'h0] id_32;
  assign id_22 = id_24;
  wire id_33;
  wire [1 : 1] id_34;
  module_0 modCall_1 (
      id_4,
      id_7
  );
  assign id_31 = id_4 ? id_0 : 1;
  timeunit 1ps;
endmodule
