<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Pin Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.thermal_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.Configure_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#Message" style=" font-size: 16px;">Pin Messages</a></li>
<!--<li><a href="#Summary" style=" font-size: 16px;">Pin Summaries</a></li>-->
<li><a href="#Pin_Details" style=" font-size: 16px;">Pin Details</a>
<ul>
<li><a href="#Pinout_by_Port_Name" style=" font-size: 14px;">Pinout by Port Name</a></li>
<li><a href="#All_Package_Pins" style=" font-size: 14px;">All Package Pins</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="Message">Pin Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Pin Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\FPGA\03-outsourced proj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\impl\gwsynthesis\cam2dvi.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\FPGA\03-outsourced proj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\138K_PRO_DOCK.cst</td>
</tr>
<tr>
<td class="label">Timing Constraints File</td>
<td>D:\FPGA\03-outsourced proj\05-panoramic_camera\cam2dvi_no_buffer_3camerasw\src\TMDS_30HZ.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov  2 11:16:16 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Pin_Details">Pin Details</a></h1>
<h2><a name="Pinout_by_Port_Name">Pinout by Port Name:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Port Name</b></td>
<td><b>Diff Pair</b></td>
<td><b>Loc./Bank</b></td>
<td><b>Constraint</b></td>
<td><b>Dir.</b></td>
<td><b>Site</b></td>
<td><b>CFG</b></td>
<td><b>IO Type</b></td>
<td><b>Drive</b></td>
<td><b>Pull Mode</b></td>
<td><b>PCI Clamp</b></td>
<td><b>Hysteresis</b></td>
<td><b>Open Drain</b></td>
<td><b>Vref</b></td>
<td><b>Single Resistor</b></td>
<td><b>Diff Resistor</b></td>
<td><b>BankVccio</b></td>
<td><b>Pull Strength</b></td>
<td><b>Ctle</b></td>
</tr>
<tr>
<td class="label">clk</td>
<td>-</td>
<td>P16/3</td>
<td>Y</td>
<td>in</td>
<td>IOR103[B]</td>
<td>EMCCLK</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">rst_n</td>
<td>-</td>
<td>K16/4</td>
<td>Y</td>
<td>in</td>
<td>IOB104[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos0_vsync</td>
<td>-</td>
<td>R23/3</td>
<td>Y</td>
<td>in</td>
<td>IOR62[B]</td>
<td>D16</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos0_href</td>
<td>-</td>
<td>P24/3</td>
<td>Y</td>
<td>in</td>
<td>IOR74[B]</td>
<td>D29</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos0_pclk</td>
<td>-</td>
<td>U16/2</td>
<td>Y</td>
<td>in</td>
<td>IOR6[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos0_db[0]</td>
<td>-</td>
<td>P23/3</td>
<td>Y</td>
<td>in</td>
<td>IOR74[A]</td>
<td>D30</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos0_db[1]</td>
<td>-</td>
<td>U17/2</td>
<td>Y</td>
<td>in</td>
<td>IOR1[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos0_db[2]</td>
<td>-</td>
<td>P21/3</td>
<td>Y</td>
<td>in</td>
<td>IOR78[B]</td>
<td>SGCLKC_3/RPLL2_C_FB0/RPLL3_C_FB0</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos0_db[3]</td>
<td>-</td>
<td>Y21/2</td>
<td>Y</td>
<td>in</td>
<td>IOR24[B]</td>
<td>SGCLKC_1/RPLL0_C_FB0/RPLL1_C_FB0</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos0_db[4]</td>
<td>-</td>
<td>W21/2</td>
<td>Y</td>
<td>in</td>
<td>IOR24[A]</td>
<td>SGCLKT_1/RPLL0_T_FB0/RPLL1_T_FB0</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos0_db[5]</td>
<td>-</td>
<td>V17/2</td>
<td>Y</td>
<td>in</td>
<td>IOR2[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos0_db[6]</td>
<td>-</td>
<td>U15/2</td>
<td>Y</td>
<td>in</td>
<td>IOR6[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos0_db[7]</td>
<td>-</td>
<td>V16/2</td>
<td>Y</td>
<td>in</td>
<td>IOR2[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos1_vsync</td>
<td>-</td>
<td>T23/3</td>
<td>Y</td>
<td>in</td>
<td>IOR62[A]</td>
<td>D17</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos1_href</td>
<td>-</td>
<td>T25/3</td>
<td>Y</td>
<td>in</td>
<td>IOR58[B]</td>
<td>D22</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos1_pclk</td>
<td>-</td>
<td>AB25/2</td>
<td>Y</td>
<td>in</td>
<td>IOR40[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos1_db[0]</td>
<td>-</td>
<td>R25/3</td>
<td>Y</td>
<td>in</td>
<td>IOR60[A]</td>
<td>D26</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos1_db[1]</td>
<td>-</td>
<td>P25/3</td>
<td>Y</td>
<td>in</td>
<td>IOR60[B]</td>
<td>D25/VREF</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos1_db[2]</td>
<td>-</td>
<td>W23/2</td>
<td>Y</td>
<td>in</td>
<td>IOR38[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos1_db[3]</td>
<td>-</td>
<td>V23/2</td>
<td>Y</td>
<td>in</td>
<td>IOR38[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos1_db[4]</td>
<td>-</td>
<td>U24/2</td>
<td>Y</td>
<td>in</td>
<td>IOR55[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos1_db[5]</td>
<td>-</td>
<td>U25/2</td>
<td>Y</td>
<td>in</td>
<td>IOR53[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos1_db[6]</td>
<td>-</td>
<td>AC26/2</td>
<td>Y</td>
<td>in</td>
<td>IOR44[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos1_db[7]</td>
<td>-</td>
<td>AB26/2</td>
<td>Y</td>
<td>in</td>
<td>IOR44[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos2_vsync</td>
<td>-</td>
<td>AA24/2</td>
<td>Y</td>
<td>in</td>
<td>IOR40[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos2_href</td>
<td>-</td>
<td>AA25/2</td>
<td>Y</td>
<td>in</td>
<td>IOR42[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos2_pclk</td>
<td>-</td>
<td>V19/2</td>
<td>Y</td>
<td>in</td>
<td>IOR15[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos2_db[0]</td>
<td>-</td>
<td>Y26/2</td>
<td>Y</td>
<td>in</td>
<td>IOR49[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos2_db[1]</td>
<td>-</td>
<td>Y25/2</td>
<td>Y</td>
<td>in</td>
<td>IOR42[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos2_db[2]</td>
<td>-</td>
<td>W26/2</td>
<td>Y</td>
<td>in</td>
<td>IOR51[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos2_db[3]</td>
<td>-</td>
<td>W25/2</td>
<td>Y</td>
<td>in</td>
<td>IOR49[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos2_db[4]</td>
<td>-</td>
<td>U26/2</td>
<td>Y</td>
<td>in</td>
<td>IOR53[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos2_db[5]</td>
<td>-</td>
<td>V26/2</td>
<td>Y</td>
<td>in</td>
<td>IOR51[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos2_db[6]</td>
<td>-</td>
<td>W20/2</td>
<td>Y</td>
<td>in</td>
<td>IOR17[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos2_db[7]</td>
<td>-</td>
<td>Y20/2</td>
<td>Y</td>
<td>in</td>
<td>IOR17[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">state_led[0]</td>
<td>-</td>
<td>J14/4</td>
<td>Y</td>
<td>out</td>
<td>IOB97[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">state_led[1]</td>
<td>-</td>
<td>R26/3</td>
<td>Y</td>
<td>out</td>
<td>IOR65[A]</td>
<td>D21</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">state_led[2]</td>
<td>-</td>
<td>L20/3</td>
<td>Y</td>
<td>out</td>
<td>IOR92[B]</td>
<td>D12</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">state_led[3]</td>
<td>-</td>
<td>M25/3</td>
<td>Y</td>
<td>out</td>
<td>IOR87[B]</td>
<td>D15</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">state_led[4]</td>
<td>-</td>
<td>N21/3</td>
<td>Y</td>
<td>out</td>
<td>IOR80[A]</td>
<td>MGCLKT_3/RPLL2_T_FB1/RPLL3_T_FB1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">i2c_sel[0]</td>
<td>-</td>
<td>N19/3</td>
<td>Y</td>
<td>out</td>
<td>IOR71[B]</td>
<td>D31</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">i2c_sel[1]</td>
<td>-</td>
<td>P19/3</td>
<td>Y</td>
<td>out</td>
<td>IOR71[A]</td>
<td>CSI_B</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">i2c_sel[2]</td>
<td>-</td>
<td>P26/3</td>
<td>Y</td>
<td>out</td>
<td>IOR65[B]</td>
<td>D20</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_addr[0]</td>
<td>-</td>
<td>N1/7</td>
<td>Y</td>
<td>out</td>
<td>IOL35[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_addr[1]</td>
<td>-</td>
<td>R1/7</td>
<td>Y</td>
<td>out</td>
<td>IOL22[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_addr[2]</td>
<td>-</td>
<td>R2/7</td>
<td>Y</td>
<td>out</td>
<td>IOL17[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_addr[3]</td>
<td>-</td>
<td>N2/7</td>
<td>Y</td>
<td>out</td>
<td>IOL29[B]</td>
<td>MGCLKC_10/LPLL0_C_FB1/LPLL1_C_FB1</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_addr[4]</td>
<td>-</td>
<td>P1/7</td>
<td>Y</td>
<td>out</td>
<td>IOL22[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_addr[5]</td>
<td>-</td>
<td>T2/7</td>
<td>Y</td>
<td>out</td>
<td>IOL17[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_addr[6]</td>
<td>-</td>
<td>N4/7</td>
<td>Y</td>
<td>out</td>
<td>IOL26[B]</td>
<td>SGCLKC_11/LPLL0_C_IN0/LPLL1_C_IN0</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_addr[7]</td>
<td>-</td>
<td>U1/7</td>
<td>Y</td>
<td>out</td>
<td>IOL15[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_addr[8]</td>
<td>-</td>
<td>T4/7</td>
<td>Y</td>
<td>out</td>
<td>IOL20[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_addr[9]</td>
<td>-</td>
<td>T3/7</td>
<td>Y</td>
<td>out</td>
<td>IOL20[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_addr[10]</td>
<td>-</td>
<td>M1/7</td>
<td>Y</td>
<td>out</td>
<td>IOL35[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_addr[11]</td>
<td>-</td>
<td>P4/7</td>
<td>Y</td>
<td>out</td>
<td>IOL26[A]</td>
<td>SGCLKT_11/LPLL0_T_IN0/LPLL1_T_IN0</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_addr[12]</td>
<td>-</td>
<td>N3/7</td>
<td>Y</td>
<td>out</td>
<td>IOL29[A]</td>
<td>MGCLKT_10/LPLL0_T_FB1/LPLL1_T_FB1</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_addr[13]</td>
<td>-</td>
<td>U2/7</td>
<td>Y</td>
<td>out</td>
<td>IOL15[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_addr[14]</td>
<td>-</td>
<td>U5/7</td>
<td>Y</td>
<td>out</td>
<td>IOL4[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_addr[15]</td>
<td>-</td>
<td>M6/7</td>
<td>Y</td>
<td>out</td>
<td>IOL44[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_bank[0]</td>
<td>-</td>
<td>M4/7</td>
<td>Y</td>
<td>out</td>
<td>IOL49[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_bank[1]</td>
<td>-</td>
<td>L5/7</td>
<td>Y</td>
<td>out</td>
<td>IOL47[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_bank[2]</td>
<td>-</td>
<td>K3/7</td>
<td>Y</td>
<td>out</td>
<td>IOL51[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_cs</td>
<td>-</td>
<td>L4/7</td>
<td>Y</td>
<td>out</td>
<td>IOL49[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_ras</td>
<td>-</td>
<td>H2/7</td>
<td>Y</td>
<td>out</td>
<td>IOL40[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_cas</td>
<td>-</td>
<td>H1/7</td>
<td>Y</td>
<td>out</td>
<td>IOL40[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_we</td>
<td>-</td>
<td>J3/7</td>
<td>Y</td>
<td>out</td>
<td>IOL51[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_ck</td>
<td>ddr_ck_n</td>
<td>M2/7</td>
<td>Y</td>
<td>out</td>
<td>IOL31[A]</td>
<td>SGCLKT_10/LPLL0_T_FB0/LPLL1_T_FB0</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_ck_n</td>
<td>ddr_ck</td>
<td>L2/7</td>
<td>Y</td>
<td>out</td>
<td>IOL31[B]</td>
<td>SGCLKC_10/LPLL0_C_FB0/LPLL1_C_FB0</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_cke</td>
<td>-</td>
<td>L3/7</td>
<td>Y</td>
<td>out</td>
<td>IOL38[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>4</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_odt</td>
<td>-</td>
<td>J1/7</td>
<td>Y</td>
<td>out</td>
<td>IOL33[B]</td>
<td>CLKTEST_L0</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_reset_n</td>
<td>-</td>
<td>N8/7</td>
<td>Y</td>
<td>out</td>
<td>IOL55[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_dm[0]</td>
<td>-</td>
<td>F4/6</td>
<td>Y</td>
<td>out</td>
<td>IOL78[B]</td>
<td>SGCLKC_8/LPLL2_C_IN0/LPLL3_C_IN0</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_dm[1]</td>
<td>-</td>
<td>H9/6</td>
<td>Y</td>
<td>out</td>
<td>IOL107[A]</td>
<td>MCKTEST</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_dm[2]</td>
<td>-</td>
<td>E3/6</td>
<td>Y</td>
<td>out</td>
<td>IOL89[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_dm[3]</td>
<td>-</td>
<td>A3/6</td>
<td>Y</td>
<td>out</td>
<td>IOL67[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">tmds_clk_n_0</td>
<td>tmds_clk_p_0</td>
<td>Y23/2</td>
<td>Y</td>
<td>out</td>
<td>IOR29[B]</td>
<td>SGCLKC_0/RPLL0_C_IN0/RPLL1_C_IN0</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">tmds_clk_p_0</td>
<td>tmds_clk_n_0</td>
<td>Y22/2</td>
<td>Y</td>
<td>out</td>
<td>IOR29[A]</td>
<td>SGCLKT_0/RPLL0_T_IN0/RPLL1_T_IN0</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">tmds_d_n_0[0]</td>
<td>tmds_d_p_0[0]</td>
<td>AC24/2</td>
<td>Y</td>
<td>out</td>
<td>IOR35[B]</td>
<td>-</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">tmds_d_n_0[1]</td>
<td>tmds_d_p_0[1]</td>
<td>W24/2</td>
<td>Y</td>
<td>out</td>
<td>IOR47[B]</td>
<td>VREF</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">tmds_d_n_0[2]</td>
<td>tmds_d_p_0[2]</td>
<td>AA23/2</td>
<td>Y</td>
<td>out</td>
<td>IOR33[B]</td>
<td>CLKTEST_R0</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">tmds_d_p_0[0]</td>
<td>tmds_d_n_0[0]</td>
<td>AB24/2</td>
<td>Y</td>
<td>out</td>
<td>IOR35[A]</td>
<td>-</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">tmds_d_p_0[1]</td>
<td>tmds_d_n_0[1]</td>
<td>V24/2</td>
<td>Y</td>
<td>out</td>
<td>IOR47[A]</td>
<td>-</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">tmds_d_p_0[2]</td>
<td>tmds_d_n_0[2]</td>
<td>AA22/2</td>
<td>Y</td>
<td>out</td>
<td>IOR33[A]</td>
<td>FBTEST_R0</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">tmds_clk_n_1</td>
<td>tmds_clk_p_1</td>
<td>J20/4</td>
<td>Y</td>
<td>out</td>
<td>IOB131[B]</td>
<td>-</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">tmds_clk_p_1</td>
<td>tmds_clk_n_1</td>
<td>K20/4</td>
<td>Y</td>
<td>out</td>
<td>IOB131[A]</td>
<td>-</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">tmds_d_n_1[0]</td>
<td>tmds_d_p_1[0]</td>
<td>C19/5</td>
<td>Y</td>
<td>out</td>
<td>IOB66[B]</td>
<td>MGCLKC_7/BPLL0_C_FB0/BPLL1_C_FB0</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">tmds_d_n_1[1]</td>
<td>tmds_d_p_1[1]</td>
<td>L15/4</td>
<td>Y</td>
<td>out</td>
<td>IOB95[B]</td>
<td>-</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">tmds_d_n_1[2]</td>
<td>tmds_d_p_1[2]</td>
<td>J26/4</td>
<td>Y</td>
<td>out</td>
<td>IOB142[B]</td>
<td>-</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">tmds_d_p_1[0]</td>
<td>tmds_d_n_1[0]</td>
<td>D19/5</td>
<td>Y</td>
<td>out</td>
<td>IOB66[A]</td>
<td>MGCLKT_7/BPLL0_T_FB0/BPLL1_T_FB0</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">tmds_d_p_1[1]</td>
<td>tmds_d_n_1[1]</td>
<td>M15/4</td>
<td>Y</td>
<td>out</td>
<td>IOB95[A]</td>
<td>ADCINCK1</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">tmds_d_p_1[2]</td>
<td>tmds_d_n_1[2]</td>
<td>J25/4</td>
<td>Y</td>
<td>out</td>
<td>IOB142[A]</td>
<td>-</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos_scl</td>
<td>-</td>
<td>W19/2</td>
<td>Y</td>
<td>io</td>
<td>IOR15[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">cmos_sda</td>
<td>-</td>
<td>V22/2</td>
<td>Y</td>
<td>io</td>
<td>IOR31[B]</td>
<td>MGCLKC_0/RPLL0_C_IN1/RPLL1_C_IN1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">ddr_dq[0]</td>
<td>-</td>
<td>G4/6</td>
<td>Y</td>
<td>io</td>
<td>IOL78[A]</td>
<td>SGCLKT_8/LPLL2_T_IN0/LPLL3_T_IN0</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[1]</td>
<td>-</td>
<td>J6/6</td>
<td>Y</td>
<td>io</td>
<td>IOL74[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[2]</td>
<td>-</td>
<td>L8/6</td>
<td>Y</td>
<td>io</td>
<td>IOL76[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[3]</td>
<td>-</td>
<td>G5/6</td>
<td>Y</td>
<td>io</td>
<td>IOL80[A]</td>
<td>MGCLKT_8/LPLL2_T_IN1/LPLL3_T_IN1</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[4]</td>
<td>-</td>
<td>K7/6</td>
<td>Y</td>
<td>io</td>
<td>IOL71[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[5]</td>
<td>-</td>
<td>J5/6</td>
<td>Y</td>
<td>io</td>
<td>IOL74[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[6]</td>
<td>-</td>
<td>K8/6</td>
<td>Y</td>
<td>io</td>
<td>IOL76[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[7]</td>
<td>-</td>
<td>K6/6</td>
<td>Y</td>
<td>io</td>
<td>IOL71[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[8]</td>
<td>-</td>
<td>E6/6</td>
<td>Y</td>
<td>io</td>
<td>IOL101[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[9]</td>
<td>-</td>
<td>H8/6</td>
<td>Y</td>
<td>io</td>
<td>IOL103[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[10]</td>
<td>-</td>
<td>H6/6</td>
<td>Y</td>
<td>io</td>
<td>IOL98[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[11]</td>
<td>-</td>
<td>G8/6</td>
<td>Y</td>
<td>io</td>
<td>IOL103[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[12]</td>
<td>-</td>
<td>D6/6</td>
<td>Y</td>
<td>io</td>
<td>IOL101[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[13]</td>
<td>-</td>
<td>F8/6</td>
<td>Y</td>
<td>io</td>
<td>IOL105[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[14]</td>
<td>-</td>
<td>G6/6</td>
<td>Y</td>
<td>io</td>
<td>IOL98[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[15]</td>
<td>-</td>
<td>F7/6</td>
<td>Y</td>
<td>io</td>
<td>IOL105[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[16]</td>
<td>-</td>
<td>C4/6</td>
<td>Y</td>
<td>io</td>
<td>IOL85[B]</td>
<td>SGCLKC_9/LPLL2_C_FB0/LPLL3_C_FB0</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[17]</td>
<td>-</td>
<td>F3/6</td>
<td>Y</td>
<td>io</td>
<td>IOL89[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[18]</td>
<td>-</td>
<td>B4/6</td>
<td>Y</td>
<td>io</td>
<td>IOL87[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[19]</td>
<td>-</td>
<td>E5/6</td>
<td>Y</td>
<td>io</td>
<td>IOL83[A]</td>
<td>MGCLKT_9/LPLL2_T_FB1/LPLL3_T_FB1</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[20]</td>
<td>-</td>
<td>D3/6</td>
<td>Y</td>
<td>io</td>
<td>IOL92[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[21]</td>
<td>-</td>
<td>D5/6</td>
<td>Y</td>
<td>io</td>
<td>IOL83[B]</td>
<td>MGCLKC_9/LPLL2_C_FB1/LPLL3_C_FB1</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[22]</td>
<td>-</td>
<td>A4/6</td>
<td>Y</td>
<td>io</td>
<td>IOL87[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[23]</td>
<td>-</td>
<td>D4/6</td>
<td>Y</td>
<td>io</td>
<td>IOL85[A]</td>
<td>SGCLKT_9/LPLL2_T_FB0/LPLL3_T_FB0</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[24]</td>
<td>-</td>
<td>E1/6</td>
<td>Y</td>
<td>io</td>
<td>IOL62[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[25]</td>
<td>-</td>
<td>A2/6</td>
<td>Y</td>
<td>io</td>
<td>IOL67[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[26]</td>
<td>-</td>
<td>G2/6</td>
<td>Y</td>
<td>io</td>
<td>IOL56[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[27]</td>
<td>-</td>
<td>C2/6</td>
<td>Y</td>
<td>io</td>
<td>IOL60[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[28]</td>
<td>-</td>
<td>F2/6</td>
<td>Y</td>
<td>io</td>
<td>IOL58[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[29]</td>
<td>-</td>
<td>E2/6</td>
<td>Y</td>
<td>io</td>
<td>IOL58[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[30]</td>
<td>-</td>
<td>G1/6</td>
<td>Y</td>
<td>io</td>
<td>IOL56[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dq[31]</td>
<td>-</td>
<td>D1/6</td>
<td>Y</td>
<td>io</td>
<td>IOL62[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dqs[0]</td>
<td>ddr_dqs_n[0]</td>
<td>J4/6</td>
<td>Y</td>
<td>io</td>
<td>IOL69[A]</td>
<td>-</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dqs[1]</td>
<td>ddr_dqs_n[1]</td>
<td>H7/6</td>
<td>Y</td>
<td>io</td>
<td>IOL96[A]</td>
<td>-</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dqs[2]</td>
<td>ddr_dqs_n[2]</td>
<td>B5/6</td>
<td>Y</td>
<td>io</td>
<td>IOL94[A]</td>
<td>-</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dqs[3]</td>
<td>ddr_dqs_n[3]</td>
<td>C1/6</td>
<td>Y</td>
<td>io</td>
<td>IOL65[A]</td>
<td>-</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dqs_n[0]</td>
<td>ddr_dqs[0]</td>
<td>H4/6</td>
<td>Y</td>
<td>io</td>
<td>IOL69[B]</td>
<td>-</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dqs_n[1]</td>
<td>ddr_dqs[1]</td>
<td>G7/6</td>
<td>Y</td>
<td>io</td>
<td>IOL96[B]</td>
<td>-</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dqs_n[2]</td>
<td>ddr_dqs[2]</td>
<td>A5/6</td>
<td>Y</td>
<td>io</td>
<td>IOL94[B]</td>
<td>-</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">ddr_dqs_n[3]</td>
<td>ddr_dqs[3]</td>
<td>B1/6</td>
<td>Y</td>
<td>io</td>
<td>IOL65[B]</td>
<td>-</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
</table>
<br/>
<h2><a name="All_Package_Pins">All Package Pins:</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Loc./Bank</b></td>
<td><b>Signal</b></td>
<td><b>Dir.</b></td>
<td><b>Site</b></td>
<td><b>CFG</b></td>
<td><b>IO Type</b></td>
<td><b>Drive</b></td>
<td><b>Pull Mode</b></td>
<td><b>PCI Clamp</b></td>
<td><b>Hysteresis</b></td>
<td><b>Open Drain</b></td>
<td><b>Vref</b></td>
<td><b>Single Resistor</b></td>
<td><b>Diff Resistor</b></td>
<td><b>Bank Vccio</b></td>
<td><b>Pull Strength</b></td>
<td><b>Ctle</b></td>
</tr>
<tr>
<td class="label">E22/5</td>
<td>-</td>
<td>in</td>
<td>IOB37[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">D23/5</td>
<td>-</td>
<td>in</td>
<td>IOB38[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">D24/5</td>
<td>-</td>
<td>in</td>
<td>IOB38[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">C24/5</td>
<td>-</td>
<td>in</td>
<td>IOB40[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">B24/5</td>
<td>-</td>
<td>in</td>
<td>IOB40[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">A23/5</td>
<td>-</td>
<td>in</td>
<td>IOB42[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">A24/5</td>
<td>-</td>
<td>in</td>
<td>IOB42[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">B25/5</td>
<td>-</td>
<td>in</td>
<td>IOB44[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">A25/5</td>
<td>-</td>
<td>in</td>
<td>IOB44[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">C26/5</td>
<td>-</td>
<td>in</td>
<td>IOB47[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">B26/5</td>
<td>-</td>
<td>in</td>
<td>IOB47[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">C22/5</td>
<td>-</td>
<td>in</td>
<td>IOB49[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">C23/5</td>
<td>-</td>
<td>in</td>
<td>IOB49[B]</td>
<td>VREF</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">C17/5</td>
<td>-</td>
<td>in</td>
<td>IOB51[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">B17/5</td>
<td>-</td>
<td>in</td>
<td>IOB51[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">E16/5</td>
<td>-</td>
<td>in</td>
<td>IOB53[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">D16/5</td>
<td>-</td>
<td>in</td>
<td>IOB53[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">A17/5</td>
<td>-</td>
<td>in</td>
<td>IOB56[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">A18/5</td>
<td>-</td>
<td>in</td>
<td>IOB56[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">B19/5</td>
<td>-</td>
<td>in</td>
<td>IOB58[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">A19/5</td>
<td>-</td>
<td>in</td>
<td>IOB58[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">E17/5</td>
<td>-</td>
<td>in</td>
<td>IOB60[A]</td>
<td>SGCLKT_6/BPLL0_T_IN0/BPLL1_T_IN0</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">E18/5</td>
<td>-</td>
<td>in</td>
<td>IOB60[B]</td>
<td>SGCLKC_6/BPLL0_C_IN0/BPLL1_C_IN0</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">D18/5</td>
<td>-</td>
<td>in</td>
<td>IOB62[A]</td>
<td>MGCLKT_6/BPLL0_T_IN1/BPLL1_T_IN1</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">C18/5</td>
<td>-</td>
<td>in</td>
<td>IOB62[B]</td>
<td>MGCLKC_6/BPLL0_C_IN1/BPLL1_C_IN1</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">D19/5</td>
<td>tmds_d_p_1[0]</td>
<td>out</td>
<td>IOB66[A]</td>
<td>MGCLKT_7/BPLL0_T_FB0/BPLL1_T_FB0</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">C19/5</td>
<td>tmds_d_n_1[0]</td>
<td>out</td>
<td>IOB66[B]</td>
<td>MGCLKC_7/BPLL0_C_FB0/BPLL1_C_FB0</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">E20/5</td>
<td>-</td>
<td>in</td>
<td>IOB68[A]</td>
<td>SGCLKT_7/BPLL0_T_FB1/BPLL1_T_FB1</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">D20/5</td>
<td>-</td>
<td>in</td>
<td>IOB68[B]</td>
<td>SGCLKC_7/BPLL0_C_FB1/BPLL1_C_FB1</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">B20/5</td>
<td>-</td>
<td>in</td>
<td>IOB70[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">A20/5</td>
<td>-</td>
<td>in</td>
<td>IOB70[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">C21/5</td>
<td>-</td>
<td>in</td>
<td>IOB72[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">B21/5</td>
<td>-</td>
<td>in</td>
<td>IOB72[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">B22/5</td>
<td>-</td>
<td>in</td>
<td>IOB74[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">A22/5</td>
<td>-</td>
<td>in</td>
<td>IOB74[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">E21/5</td>
<td>-</td>
<td>in</td>
<td>IOB76[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">D21/5</td>
<td>-</td>
<td>in</td>
<td>IOB76[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">G15/5</td>
<td>-</td>
<td>in</td>
<td>IOB78[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">F15/5</td>
<td>-</td>
<td>in</td>
<td>IOB78[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">G17/5</td>
<td>-</td>
<td>in</td>
<td>IOB80[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">F17/5</td>
<td>-</td>
<td>in</td>
<td>IOB80[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H14/5</td>
<td>-</td>
<td>in</td>
<td>IOB83[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H15/5</td>
<td>-</td>
<td>in</td>
<td>IOB83[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H16/5</td>
<td>-</td>
<td>in</td>
<td>IOB85[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">G16/5</td>
<td>-</td>
<td>in</td>
<td>IOB85[B]</td>
<td>VREF</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">G19/5</td>
<td>-</td>
<td>in</td>
<td>IOB87[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">F20/5</td>
<td>-</td>
<td>in</td>
<td>IOB87[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">F18/5</td>
<td>-</td>
<td>in</td>
<td>IOB89[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">F19/5</td>
<td>-</td>
<td>in</td>
<td>IOB89[B]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H17/5</td>
<td>-</td>
<td>in</td>
<td>IOB91[A]</td>
<td>-</td>
<td>LVCMOS25</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>2.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L19/4</td>
<td>-</td>
<td>in</td>
<td>IOB92[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">M14/4</td>
<td>-</td>
<td>in</td>
<td>IOB93[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L14/4</td>
<td>-</td>
<td>in</td>
<td>IOB93[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">M15/4</td>
<td>tmds_d_p_1[1]</td>
<td>out</td>
<td>IOB95[A]</td>
<td>ADCINCK1</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L15/4</td>
<td>tmds_d_n_1[1]</td>
<td>out</td>
<td>IOB95[B]</td>
<td>-</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J14/4</td>
<td>state_led[0]</td>
<td>out</td>
<td>IOB97[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J15/4</td>
<td>-</td>
<td>in</td>
<td>IOB97[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K15/4</td>
<td>-</td>
<td>in</td>
<td>IOB99[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J16/4</td>
<td>-</td>
<td>in</td>
<td>IOB99[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">M16/4</td>
<td>-</td>
<td>in</td>
<td>IOB102[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">M17/4</td>
<td>-</td>
<td>in</td>
<td>IOB102[B]</td>
<td>VREF</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K16/4</td>
<td>rst_n</td>
<td>in</td>
<td>IOB104[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K17/4</td>
<td>-</td>
<td>in</td>
<td>IOB104[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K22/4</td>
<td>-</td>
<td>in</td>
<td>IOB106[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K23/4</td>
<td>-</td>
<td>in</td>
<td>IOB106[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">F23/4</td>
<td>-</td>
<td>in</td>
<td>IOB108[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">E23/4</td>
<td>-</td>
<td>in</td>
<td>IOB108[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">G22/4</td>
<td>-</td>
<td>in</td>
<td>IOB110[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">F22/4</td>
<td>-</td>
<td>in</td>
<td>IOB110[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J24/4</td>
<td>-</td>
<td>in</td>
<td>IOB112[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H24/4</td>
<td>-</td>
<td>in</td>
<td>IOB112[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J23/4</td>
<td>-</td>
<td>in</td>
<td>IOB114[A]</td>
<td>SGCLKT_4/BPLL2_T_FB1/BPLL3_T_FB1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H23/4</td>
<td>-</td>
<td>in</td>
<td>IOB114[B]</td>
<td>SGCLKC_4/BPLL2_C_FB1/BPLL3_C_FB1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H21/4</td>
<td>-</td>
<td>in</td>
<td>IOB116[A]</td>
<td>MGCLKT_4/BPLL2_T_FB0/BPLL3_T_FB0</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H22/4</td>
<td>-</td>
<td>in</td>
<td>IOB116[B]</td>
<td>MGCLKC_4/BPLL2_C_FB0/BPLL3_C_FB0</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">G20/4</td>
<td>-</td>
<td>in</td>
<td>IOB120[A]</td>
<td>SGCLKT_5/BPLL2_T_IN0/BPLL3_T_IN0</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">G21/4</td>
<td>-</td>
<td>in</td>
<td>IOB120[B]</td>
<td>SGCLKC_5/BPLL2_C_IN0/BPLL3_C_IN0</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K21/4</td>
<td>-</td>
<td>in</td>
<td>IOB122[A]</td>
<td>MGCLKT_5/BPLL2_T_IN1/BPLL3_T_IN1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J21/4</td>
<td>-</td>
<td>in</td>
<td>IOB122[B]</td>
<td>MGCLKC_5/BPLL2_C_IN1/BPLL3_C_IN1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L17/4</td>
<td>-</td>
<td>in</td>
<td>IOB124[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L18/4</td>
<td>-</td>
<td>in</td>
<td>IOB124[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J19/4</td>
<td>-</td>
<td>in</td>
<td>IOB126[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H19/4</td>
<td>-</td>
<td>in</td>
<td>IOB126[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J18/4</td>
<td>-</td>
<td>in</td>
<td>IOB129[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H18/4</td>
<td>-</td>
<td>in</td>
<td>IOB129[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K20/4</td>
<td>tmds_clk_p_1</td>
<td>out</td>
<td>IOB131[A]</td>
<td>-</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J20/4</td>
<td>tmds_clk_n_1</td>
<td>out</td>
<td>IOB131[B]</td>
<td>-</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">E25/4</td>
<td>-</td>
<td>in</td>
<td>IOB133[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">D25/4</td>
<td>-</td>
<td>in</td>
<td>IOB133[B]</td>
<td>VREF</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">E26/4</td>
<td>-</td>
<td>in</td>
<td>IOB135[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">D26/4</td>
<td>-</td>
<td>in</td>
<td>IOB135[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H26/4</td>
<td>-</td>
<td>in</td>
<td>IOB138[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">G26/4</td>
<td>-</td>
<td>in</td>
<td>IOB138[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">G24/4</td>
<td>-</td>
<td>in</td>
<td>IOB140[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">F24/4</td>
<td>-</td>
<td>in</td>
<td>IOB140[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J25/4</td>
<td>tmds_d_p_1[2]</td>
<td>out</td>
<td>IOB142[A]</td>
<td>-</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J26/4</td>
<td>tmds_d_n_1[2]</td>
<td>out</td>
<td>IOB142[B]</td>
<td>-</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">G25/4</td>
<td>-</td>
<td>in</td>
<td>IOB144[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">F25/4</td>
<td>-</td>
<td>in</td>
<td>IOB144[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K18/4</td>
<td>-</td>
<td>in</td>
<td>IOB146[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J10/10</td>
<td>-</td>
<td>out</td>
<td>IOB169[A]</td>
<td>TDO</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H11/10</td>
<td>-</td>
<td>in</td>
<td>IOB169[B]</td>
<td>TMS</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">V11/10</td>
<td>-</td>
<td>in</td>
<td>IOB171[A]</td>
<td>READY</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">W10/10</td>
<td>-</td>
<td>in</td>
<td>IOB171[B]</td>
<td>DONE</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H12/10</td>
<td>-</td>
<td>in</td>
<td>IOB173[A]</td>
<td>TCK</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H10/10</td>
<td>-</td>
<td>in</td>
<td>IOB173[B]</td>
<td>TDI</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">AB7/10</td>
<td>-</td>
<td>in</td>
<td>IOB175[A]</td>
<td>MODE0</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H13/10</td>
<td>-</td>
<td>in</td>
<td>IOB175[B]</td>
<td>CCLK</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">Y9/10</td>
<td>-</td>
<td>in</td>
<td>IOB177[A]</td>
<td>MODE1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">W9/10</td>
<td>-</td>
<td>in</td>
<td>IOB177[B]</td>
<td>MODE2</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">AB15/10</td>
<td>-</td>
<td>in</td>
<td>IOB179[A]</td>
<td>CFGBVS</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">AE16/10</td>
<td>-</td>
<td>in</td>
<td>IOB179[B]</td>
<td>RECONFIG_N</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">U4/7</td>
<td>-</td>
<td>in</td>
<td>IOL1[A]</td>
<td>-</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">T8/7</td>
<td>-</td>
<td>in</td>
<td>IOL2[A]</td>
<td>ADCINCK0</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">T7/7</td>
<td>-</td>
<td>in</td>
<td>IOL2[B]</td>
<td>-</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">U6/7</td>
<td>-</td>
<td>in</td>
<td>IOL4[A]</td>
<td>-</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">U5/7</td>
<td>ddr_addr[14]</td>
<td>out</td>
<td>IOL4[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">T5/7</td>
<td>-</td>
<td>in</td>
<td>IOL6[A]</td>
<td>-</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">R5/7</td>
<td>-</td>
<td>in</td>
<td>IOL6[B]</td>
<td>-</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">R7/7</td>
<td>-</td>
<td>in</td>
<td>IOL8[A]</td>
<td>-</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">R6/7</td>
<td>-</td>
<td>in</td>
<td>IOL8[B]</td>
<td>-</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">P6/7</td>
<td>-</td>
<td>in</td>
<td>IOL11[A]</td>
<td>-</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">P5/7</td>
<td>-</td>
<td>in</td>
<td>IOL11[B]</td>
<td>VREF</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">R8/7</td>
<td>-</td>
<td>in</td>
<td>IOL13[A]</td>
<td>-</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">P8/7</td>
<td>-</td>
<td>in</td>
<td>IOL13[B]</td>
<td>-</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">U2/7</td>
<td>ddr_addr[13]</td>
<td>out</td>
<td>IOL15[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">U1/7</td>
<td>ddr_addr[7]</td>
<td>out</td>
<td>IOL15[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">T2/7</td>
<td>ddr_addr[5]</td>
<td>out</td>
<td>IOL17[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">R2/7</td>
<td>ddr_addr[2]</td>
<td>out</td>
<td>IOL17[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">T4/7</td>
<td>ddr_addr[8]</td>
<td>out</td>
<td>IOL20[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">T3/7</td>
<td>ddr_addr[9]</td>
<td>out</td>
<td>IOL20[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">R1/7</td>
<td>ddr_addr[1]</td>
<td>out</td>
<td>IOL22[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">P1/7</td>
<td>ddr_addr[4]</td>
<td>out</td>
<td>IOL22[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">R3/7</td>
<td>-</td>
<td>in</td>
<td>IOL24[A]</td>
<td>MGCLKT_11/LPLL0_T_IN1/LPLL1_T_IN1</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">P3/7</td>
<td>-</td>
<td>in</td>
<td>IOL24[B]</td>
<td>MGCLKC_11/LPLL0_C_IN1/LPLL1_C_IN1</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">P4/7</td>
<td>ddr_addr[11]</td>
<td>out</td>
<td>IOL26[A]</td>
<td>SGCLKT_11/LPLL0_T_IN0/LPLL1_T_IN0</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">N4/7</td>
<td>ddr_addr[6]</td>
<td>out</td>
<td>IOL26[B]</td>
<td>SGCLKC_11/LPLL0_C_IN0/LPLL1_C_IN0</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">N3/7</td>
<td>ddr_addr[12]</td>
<td>out</td>
<td>IOL29[A]</td>
<td>MGCLKT_10/LPLL0_T_FB1/LPLL1_T_FB1</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">N2/7</td>
<td>ddr_addr[3]</td>
<td>out</td>
<td>IOL29[B]</td>
<td>MGCLKC_10/LPLL0_C_FB1/LPLL1_C_FB1</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">M2/7</td>
<td>ddr_ck</td>
<td>out</td>
<td>IOL31[A]</td>
<td>SGCLKT_10/LPLL0_T_FB0/LPLL1_T_FB0</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L2/7</td>
<td>ddr_ck_n</td>
<td>out</td>
<td>IOL31[B]</td>
<td>SGCLKC_10/LPLL0_C_FB0/LPLL1_C_FB0</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K1/7</td>
<td>-</td>
<td>in</td>
<td>IOL33[A]</td>
<td>FBTEST_L0</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J1/7</td>
<td>ddr_odt</td>
<td>out</td>
<td>IOL33[B]</td>
<td>CLKTEST_L0</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">N1/7</td>
<td>ddr_addr[0]</td>
<td>out</td>
<td>IOL35[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">M1/7</td>
<td>ddr_addr[10]</td>
<td>out</td>
<td>IOL35[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L3/7</td>
<td>ddr_cke</td>
<td>out</td>
<td>IOL38[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>4</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K2/7</td>
<td>-</td>
<td>in</td>
<td>IOL38[B]</td>
<td>-</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H2/7</td>
<td>ddr_ras</td>
<td>out</td>
<td>IOL40[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">H1/7</td>
<td>ddr_cas</td>
<td>out</td>
<td>IOL40[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">N7/7</td>
<td>-</td>
<td>in</td>
<td>IOL42[A]</td>
<td>-</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">N6/7</td>
<td>-</td>
<td>in</td>
<td>IOL42[B]</td>
<td>-</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">M6/7</td>
<td>ddr_addr[15]</td>
<td>out</td>
<td>IOL44[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">M5/7</td>
<td>-</td>
<td>in</td>
<td>IOL44[B]</td>
<td>VREF</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L5/7</td>
<td>ddr_bank[1]</td>
<td>out</td>
<td>IOL47[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K5/7</td>
<td>-</td>
<td>in</td>
<td>IOL47[B]</td>
<td>-</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">M4/7</td>
<td>ddr_bank[0]</td>
<td>out</td>
<td>IOL49[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L4/7</td>
<td>ddr_cs</td>
<td>out</td>
<td>IOL49[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K3/7</td>
<td>ddr_bank[2]</td>
<td>out</td>
<td>IOL51[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J3/7</td>
<td>ddr_we</td>
<td>out</td>
<td>IOL51[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">M7/7</td>
<td>-</td>
<td>in</td>
<td>IOL53[A]</td>
<td>-</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L7/7</td>
<td>-</td>
<td>in</td>
<td>IOL53[B]</td>
<td>-</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">N8/7</td>
<td>ddr_reset_n</td>
<td>out</td>
<td>IOL55[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">G2/6</td>
<td>ddr_dq[26]</td>
<td>io</td>
<td>IOL56[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">G1/6</td>
<td>ddr_dq[30]</td>
<td>io</td>
<td>IOL56[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">F2/6</td>
<td>ddr_dq[28]</td>
<td>io</td>
<td>IOL58[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">E2/6</td>
<td>ddr_dq[29]</td>
<td>io</td>
<td>IOL58[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">C2/6</td>
<td>ddr_dq[27]</td>
<td>io</td>
<td>IOL60[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">B2/6</td>
<td>-</td>
<td>in</td>
<td>IOL60[B]</td>
<td>VREF</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">E1/6</td>
<td>ddr_dq[24]</td>
<td>io</td>
<td>IOL62[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">D1/6</td>
<td>ddr_dq[31]</td>
<td>io</td>
<td>IOL62[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">C1/6</td>
<td>ddr_dqs[3]</td>
<td>io</td>
<td>IOL65[A]</td>
<td>-</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">B1/6</td>
<td>ddr_dqs_n[3]</td>
<td>io</td>
<td>IOL65[B]</td>
<td>-</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">A3/6</td>
<td>ddr_dm[3]</td>
<td>out</td>
<td>IOL67[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">A2/6</td>
<td>ddr_dq[25]</td>
<td>io</td>
<td>IOL67[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">J4/6</td>
<td>ddr_dqs[0]</td>
<td>io</td>
<td>IOL69[A]</td>
<td>-</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">H4/6</td>
<td>ddr_dqs_n[0]</td>
<td>io</td>
<td>IOL69[B]</td>
<td>-</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">K7/6</td>
<td>ddr_dq[4]</td>
<td>io</td>
<td>IOL71[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">K6/6</td>
<td>ddr_dq[7]</td>
<td>io</td>
<td>IOL71[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">H3/6</td>
<td>-</td>
<td>in</td>
<td>IOL73[A]</td>
<td>-</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J6/6</td>
<td>ddr_dq[1]</td>
<td>io</td>
<td>IOL74[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">J5/6</td>
<td>ddr_dq[5]</td>
<td>io</td>
<td>IOL74[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">L8/6</td>
<td>ddr_dq[2]</td>
<td>io</td>
<td>IOL76[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">K8/6</td>
<td>ddr_dq[6]</td>
<td>io</td>
<td>IOL76[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">G4/6</td>
<td>ddr_dq[0]</td>
<td>io</td>
<td>IOL78[A]</td>
<td>SGCLKT_8/LPLL2_T_IN0/LPLL3_T_IN0</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">F4/6</td>
<td>ddr_dm[0]</td>
<td>out</td>
<td>IOL78[B]</td>
<td>SGCLKC_8/LPLL2_C_IN0/LPLL3_C_IN0</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">G5/6</td>
<td>ddr_dq[3]</td>
<td>io</td>
<td>IOL80[A]</td>
<td>MGCLKT_8/LPLL2_T_IN1/LPLL3_T_IN1</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">F5/6</td>
<td>-</td>
<td>in</td>
<td>IOL80[B]</td>
<td>MGCLKC_8/LPLL2_C_IN1/LPLL3_C_IN1</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">E5/6</td>
<td>ddr_dq[19]</td>
<td>io</td>
<td>IOL83[A]</td>
<td>MGCLKT_9/LPLL2_T_FB1/LPLL3_T_FB1</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">D5/6</td>
<td>ddr_dq[21]</td>
<td>io</td>
<td>IOL83[B]</td>
<td>MGCLKC_9/LPLL2_C_FB1/LPLL3_C_FB1</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">D4/6</td>
<td>ddr_dq[23]</td>
<td>io</td>
<td>IOL85[A]</td>
<td>SGCLKT_9/LPLL2_T_FB0/LPLL3_T_FB0</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">C4/6</td>
<td>ddr_dq[16]</td>
<td>io</td>
<td>IOL85[B]</td>
<td>SGCLKC_9/LPLL2_C_FB0/LPLL3_C_FB0</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">B4/6</td>
<td>ddr_dq[18]</td>
<td>io</td>
<td>IOL87[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">A4/6</td>
<td>ddr_dq[22]</td>
<td>io</td>
<td>IOL87[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">F3/6</td>
<td>ddr_dq[17]</td>
<td>io</td>
<td>IOL89[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">E3/6</td>
<td>ddr_dm[2]</td>
<td>out</td>
<td>IOL89[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">D3/6</td>
<td>ddr_dq[20]</td>
<td>io</td>
<td>IOL92[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">C3/6</td>
<td>-</td>
<td>in</td>
<td>IOL92[B]</td>
<td>-</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">B5/6</td>
<td>ddr_dqs[2]</td>
<td>io</td>
<td>IOL94[A]</td>
<td>-</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">A5/6</td>
<td>ddr_dqs_n[2]</td>
<td>io</td>
<td>IOL94[B]</td>
<td>-</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">H7/6</td>
<td>ddr_dqs[1]</td>
<td>io</td>
<td>IOL96[A]</td>
<td>-</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">G7/6</td>
<td>ddr_dqs_n[1]</td>
<td>io</td>
<td>IOL96[B]</td>
<td>-</td>
<td>SSTL15D</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">H6/6</td>
<td>ddr_dq[10]</td>
<td>io</td>
<td>IOL98[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">G6/6</td>
<td>ddr_dq[14]</td>
<td>io</td>
<td>IOL98[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">E6/6</td>
<td>ddr_dq[8]</td>
<td>io</td>
<td>IOL101[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">D6/6</td>
<td>ddr_dq[12]</td>
<td>io</td>
<td>IOL101[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">H8/6</td>
<td>ddr_dq[9]</td>
<td>io</td>
<td>IOL103[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">G8/6</td>
<td>ddr_dq[11]</td>
<td>io</td>
<td>IOL103[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">F8/6</td>
<td>ddr_dq[13]</td>
<td>io</td>
<td>IOL105[A]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">F7/6</td>
<td>ddr_dq[15]</td>
<td>io</td>
<td>IOL105[B]</td>
<td>-</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>INTERNAL</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>OFF</td>
</tr>
<tr>
<td class="label">H9/6</td>
<td>ddr_dm[1]</td>
<td>out</td>
<td>IOL107[A]</td>
<td>MCKTEST</td>
<td>SSTL15</td>
<td>12</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">G9/6</td>
<td>-</td>
<td>in</td>
<td>IOL107[B]</td>
<td>VREF</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">J8/6</td>
<td>-</td>
<td>in</td>
<td>IOL109[A]</td>
<td>-</td>
<td>LVCMOS15</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>1.5</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">U17/2</td>
<td>cmos0_db[1]</td>
<td>in</td>
<td>IOR1[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">V16/2</td>
<td>cmos0_db[7]</td>
<td>in</td>
<td>IOR2[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">V17/2</td>
<td>cmos0_db[5]</td>
<td>in</td>
<td>IOR2[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">V18/2</td>
<td>-</td>
<td>in</td>
<td>IOR4[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">W18/2</td>
<td>-</td>
<td>in</td>
<td>IOR4[B]</td>
<td>VREF</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">U15/2</td>
<td>cmos0_db[6]</td>
<td>in</td>
<td>IOR6[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">U16/2</td>
<td>cmos0_pclk</td>
<td>in</td>
<td>IOR6[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">T17/2</td>
<td>-</td>
<td>in</td>
<td>IOR8[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">T18/2</td>
<td>-</td>
<td>in</td>
<td>IOR8[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">U14/2</td>
<td>-</td>
<td>in</td>
<td>IOR11[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">V14/2</td>
<td>-</td>
<td>in</td>
<td>IOR11[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">T14/2</td>
<td>-</td>
<td>in</td>
<td>IOR13[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">T15/2</td>
<td>-</td>
<td>in</td>
<td>IOR13[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">V19/2</td>
<td>cmos2_pclk</td>
<td>in</td>
<td>IOR15[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">W19/2</td>
<td>cmos_scl</td>
<td>io</td>
<td>IOR15[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">W20/2</td>
<td>cmos2_db[6]</td>
<td>in</td>
<td>IOR17[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">Y20/2</td>
<td>cmos2_db[7]</td>
<td>in</td>
<td>IOR17[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">T20/2</td>
<td>-</td>
<td>in</td>
<td>IOR20[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">U20/2</td>
<td>-</td>
<td>in</td>
<td>IOR20[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">T19/2</td>
<td>-</td>
<td>in</td>
<td>IOR22[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">U19/2</td>
<td>-</td>
<td>in</td>
<td>IOR22[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">W21/2</td>
<td>cmos0_db[4]</td>
<td>in</td>
<td>IOR24[A]</td>
<td>SGCLKT_1/RPLL0_T_FB0/RPLL1_T_FB0</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">Y21/2</td>
<td>cmos0_db[3]</td>
<td>in</td>
<td>IOR24[B]</td>
<td>SGCLKC_1/RPLL0_C_FB0/RPLL1_C_FB0</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">U21/2</td>
<td>-</td>
<td>in</td>
<td>IOR26[A]</td>
<td>MGCLKT_1/RPLL0_T_FB1/RPLL1_T_FB1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">V21/2</td>
<td>-</td>
<td>in</td>
<td>IOR26[B]</td>
<td>MGCLKC_1/RPLL0_C_FB1/RPLL1_C_FB1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">Y22/2</td>
<td>tmds_clk_p_0</td>
<td>out</td>
<td>IOR29[A]</td>
<td>SGCLKT_0/RPLL0_T_IN0/RPLL1_T_IN0</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">Y23/2</td>
<td>tmds_clk_n_0</td>
<td>out</td>
<td>IOR29[B]</td>
<td>SGCLKC_0/RPLL0_C_IN0/RPLL1_C_IN0</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">U22/2</td>
<td>-</td>
<td>in</td>
<td>IOR31[A]</td>
<td>MGCLKT_0/RPLL0_T_IN1/RPLL1_T_IN1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">V22/2</td>
<td>cmos_sda</td>
<td>io</td>
<td>IOR31[B]</td>
<td>MGCLKC_0/RPLL0_C_IN1/RPLL1_C_IN1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">AA22/2</td>
<td>tmds_d_p_0[2]</td>
<td>out</td>
<td>IOR33[A]</td>
<td>FBTEST_R0</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">AA23/2</td>
<td>tmds_d_n_0[2]</td>
<td>out</td>
<td>IOR33[B]</td>
<td>CLKTEST_R0</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">AB24/2</td>
<td>tmds_d_p_0[0]</td>
<td>out</td>
<td>IOR35[A]</td>
<td>-</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">AC24/2</td>
<td>tmds_d_n_0[0]</td>
<td>out</td>
<td>IOR35[B]</td>
<td>-</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">V23/2</td>
<td>cmos1_db[3]</td>
<td>in</td>
<td>IOR38[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">W23/2</td>
<td>cmos1_db[2]</td>
<td>in</td>
<td>IOR38[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">AA24/2</td>
<td>cmos2_vsync</td>
<td>in</td>
<td>IOR40[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">AB25/2</td>
<td>cmos1_pclk</td>
<td>in</td>
<td>IOR40[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">Y25/2</td>
<td>cmos2_db[1]</td>
<td>in</td>
<td>IOR42[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">AA25/2</td>
<td>cmos2_href</td>
<td>in</td>
<td>IOR42[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">AB26/2</td>
<td>cmos1_db[7]</td>
<td>in</td>
<td>IOR44[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">AC26/2</td>
<td>cmos1_db[6]</td>
<td>in</td>
<td>IOR44[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">V24/2</td>
<td>tmds_d_p_0[1]</td>
<td>out</td>
<td>IOR47[A]</td>
<td>-</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">W24/2</td>
<td>tmds_d_n_0[1]</td>
<td>out</td>
<td>IOR47[B]</td>
<td>VREF</td>
<td>LVDS25</td>
<td>3.5</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">W25/2</td>
<td>cmos2_db[3]</td>
<td>in</td>
<td>IOR49[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">Y26/2</td>
<td>cmos2_db[0]</td>
<td>in</td>
<td>IOR49[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">V26/2</td>
<td>cmos2_db[5]</td>
<td>in</td>
<td>IOR51[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">W26/2</td>
<td>cmos2_db[2]</td>
<td>in</td>
<td>IOR51[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">U25/2</td>
<td>cmos1_db[5]</td>
<td>in</td>
<td>IOR53[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">U26/2</td>
<td>cmos2_db[4]</td>
<td>in</td>
<td>IOR53[B]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">U24/2</td>
<td>cmos1_db[4]</td>
<td>in</td>
<td>IOR55[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">T22/3</td>
<td>-</td>
<td>in</td>
<td>IOR56[A]</td>
<td>D19</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">R22/3</td>
<td>-</td>
<td>in</td>
<td>IOR56[B]</td>
<td>D18</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">T24/3</td>
<td>-</td>
<td>in</td>
<td>IOR58[A]</td>
<td>CLKHOLD_N</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">T25/3</td>
<td>cmos1_href</td>
<td>in</td>
<td>IOR58[B]</td>
<td>D22</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">R25/3</td>
<td>cmos1_db[0]</td>
<td>in</td>
<td>IOR60[A]</td>
<td>D26</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">P25/3</td>
<td>cmos1_db[1]</td>
<td>in</td>
<td>IOR60[B]</td>
<td>D25/VREF</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">T23/3</td>
<td>cmos1_vsync</td>
<td>in</td>
<td>IOR62[A]</td>
<td>D17</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">R23/3</td>
<td>cmos0_vsync</td>
<td>in</td>
<td>IOR62[B]</td>
<td>D16</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">R26/3</td>
<td>state_led[1]</td>
<td>out</td>
<td>IOR65[A]</td>
<td>D21</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">P26/3</td>
<td>i2c_sel[2]</td>
<td>out</td>
<td>IOR65[B]</td>
<td>D20</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">N26/3</td>
<td>-</td>
<td>in</td>
<td>IOR67[A]</td>
<td>D24</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">M26/3</td>
<td>-</td>
<td>in</td>
<td>IOR67[B]</td>
<td>D23</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">R20/3</td>
<td>-</td>
<td>in</td>
<td>IOR69[A]</td>
<td>D28</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">R21/3</td>
<td>-</td>
<td>in</td>
<td>IOR69[B]</td>
<td>D27</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">P19/3</td>
<td>i2c_sel[1]</td>
<td>out</td>
<td>IOR71[A]</td>
<td>CSI_B</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">N19/3</td>
<td>i2c_sel[0]</td>
<td>out</td>
<td>IOR71[B]</td>
<td>D31</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">R18/3</td>
<td>-</td>
<td>in</td>
<td>IOR73[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">P23/3</td>
<td>cmos0_db[0]</td>
<td>in</td>
<td>IOR74[A]</td>
<td>D30</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">P24/3</td>
<td>cmos0_href</td>
<td>in</td>
<td>IOR74[B]</td>
<td>D29</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">N23/3</td>
<td>-</td>
<td>in</td>
<td>IOR76[A]</td>
<td>RDWR</td>
<td>LVCMOS33</td>
<td>8</td>
<td>DOWN</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">N24/3</td>
<td>-</td>
<td>out</td>
<td>IOR76[B]</td>
<td>DOUT_CSO_B</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">P20/3</td>
<td>-</td>
<td>in</td>
<td>IOR78[A]</td>
<td>SGCLKT_3/RPLL2_T_FB0/RPLL3_T_FB0</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">P21/3</td>
<td>cmos0_db[2]</td>
<td>in</td>
<td>IOR78[B]</td>
<td>SGCLKC_3/RPLL2_C_FB0/RPLL3_C_FB0</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">N21/3</td>
<td>state_led[4]</td>
<td>out</td>
<td>IOR80[A]</td>
<td>MGCLKT_3/RPLL2_T_FB1/RPLL3_T_FB1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">N22/3</td>
<td>-</td>
<td>in</td>
<td>IOR80[B]</td>
<td>MGCLKC_3/RPLL2_C_FB1/RPLL3_C_FB1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">M21/3</td>
<td>-</td>
<td>in</td>
<td>IOR83[A]</td>
<td>MGCLKT_2/RPLL2_T_IN1/RPLL3_T_IN1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">M22/3</td>
<td>-</td>
<td>in</td>
<td>IOR83[B]</td>
<td>MGCLKC_2/RPLL2_C_IN1/RPLL3_C_IN1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L22/3</td>
<td>-</td>
<td>in</td>
<td>IOR85[A]</td>
<td>SGCLKT_2/RPLL2_T_IN0/RPLL3_T_IN0</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L23/3</td>
<td>-</td>
<td>in</td>
<td>IOR85[B]</td>
<td>SGCLKC_2/RPLL2_C_IN0/RPLL3_C_IN0</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">M24/3</td>
<td>-</td>
<td>in</td>
<td>IOR87[A]</td>
<td>D14</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">M25/3</td>
<td>state_led[3]</td>
<td>out</td>
<td>IOR87[B]</td>
<td>D15</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L24/3</td>
<td>-</td>
<td>in</td>
<td>IOR89[A]</td>
<td>SSPI_CS_N</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L25/3</td>
<td>-</td>
<td>in</td>
<td>IOR89[B]</td>
<td>D13</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">M20/3</td>
<td>-</td>
<td>in</td>
<td>IOR92[A]</td>
<td>D11</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">L20/3</td>
<td>state_led[2]</td>
<td>out</td>
<td>IOR92[B]</td>
<td>D12</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K25/3</td>
<td>-</td>
<td>in</td>
<td>IOR94[A]</td>
<td>D09</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">K26/3</td>
<td>-</td>
<td>in</td>
<td>IOR94[B]</td>
<td>D10</td>
<td>LVCMOS33</td>
<td>8</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">P18/3</td>
<td>-</td>
<td>in</td>
<td>IOR96[A]</td>
<td>MCS_N</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">N18/3</td>
<td>-</td>
<td>in</td>
<td>IOR96[B]</td>
<td>D08/VREF/SO</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">R16/3</td>
<td>-</td>
<td>in</td>
<td>IOR98[A]</td>
<td>D06/SSPI_CLK</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">R17/3</td>
<td>-</td>
<td>in</td>
<td>IOR98[B]</td>
<td>D07/SSPI_WPN</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">N16/3</td>
<td>-</td>
<td>in</td>
<td>IOR101[A]</td>
<td>D04</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">N17/3</td>
<td>-</td>
<td>in</td>
<td>IOR101[B]</td>
<td>D05/SI</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">P15/3</td>
<td>-</td>
<td>in</td>
<td>IOR103[A]</td>
<td>PUDC_B</td>
<td>LVCMOS33</td>
<td>8</td>
<td>DOWN</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">P16/3</td>
<td>clk</td>
<td>in</td>
<td>IOR103[B]</td>
<td>EMCCLK</td>
<td>LVCMOS33</td>
<td>OFF</td>
<td>NONE</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">R14/3</td>
<td>-</td>
<td>in</td>
<td>IOR105[A]</td>
<td>D00/MOSI</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">R15/3</td>
<td>-</td>
<td>in</td>
<td>IOR105[B]</td>
<td>D01/DIN</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">P14/3</td>
<td>-</td>
<td>in</td>
<td>IOR107[A]</td>
<td>D02/ADCINCK1</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">N14/3</td>
<td>-</td>
<td>in</td>
<td>IOR107[B]</td>
<td>D03</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">M19/3</td>
<td>-</td>
<td>in</td>
<td>IOR109[A]</td>
<td>-</td>
<td>LVCMOS33</td>
<td>8</td>
<td>UP</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>3.3</td>
<td>MEDIUM</td>
<td>NONE</td>
</tr>
<tr>
<td class="label">R11/ADC</td>
<td>-</td>
<td>in</td>
<td>ADCTN</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">R12/ADC</td>
<td>-</td>
<td>in</td>
<td>ADCTP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">P11/ADC</td>
<td>-</td>
<td>in</td>
<td>ADCVN</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">N12/ADC</td>
<td>-</td>
<td>in</td>
<td>ADCVP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AA3/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M0_CKN</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">Y3/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M0_CKP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">W1/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M0_D0N</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">V1/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M0_D0P</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AA2/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M0_D1N</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">Y2/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M0_D1P</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">W3/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M0_D2N</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">V3/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M0_D2P</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">W4/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M0_D3N</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">V4/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M0_D3P</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AF2/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M1_CKN</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AE2/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M1_CKP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AC1/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M1_D0N</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AB1/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M1_D0P</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AE1/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M1_D1N</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AD1/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M1_D1P</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AF3/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M1_D2N</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AE3/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M1_D2P</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AF5/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M1_D3N</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AE5/MIPI</td>
<td>-</td>
<td>inout</td>
<td>M1_D3P</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AF15/Q0</td>
<td>-</td>
<td>inout</td>
<td>Q0_ATEST_O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">C12/Q0</td>
<td>-</td>
<td>in</td>
<td>Q0_LN0_RXM_I</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">D12/Q0</td>
<td>-</td>
<td>in</td>
<td>Q0_LN0_RXP_I</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">C10/Q0</td>
<td>-</td>
<td>out</td>
<td>Q0_LN0_TXM_O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">D10/Q0</td>
<td>-</td>
<td>out</td>
<td>Q0_LN0_TXP_O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">C14/Q0</td>
<td>-</td>
<td>in</td>
<td>Q0_LN1_RXM_I</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">D14/Q0</td>
<td>-</td>
<td>in</td>
<td>Q0_LN1_RXP_I</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">C8/Q0</td>
<td>-</td>
<td>out</td>
<td>Q0_LN1_TXM_O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">D8/Q0</td>
<td>-</td>
<td>out</td>
<td>Q0_LN1_TXP_O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">A13/Q0</td>
<td>-</td>
<td>in</td>
<td>Q0_LN2_RXM_I</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">B13/Q0</td>
<td>-</td>
<td>in</td>
<td>Q0_LN2_RXP_I</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">A9/Q0</td>
<td>-</td>
<td>out</td>
<td>Q0_LN2_TXM_O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">B9/Q0</td>
<td>-</td>
<td>out</td>
<td>Q0_LN2_TXP_O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">A11/Q0</td>
<td>-</td>
<td>in</td>
<td>Q0_LN3_RXM_I</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">B11/Q0</td>
<td>-</td>
<td>in</td>
<td>Q0_LN3_RXP_I</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">A7/Q0</td>
<td>-</td>
<td>out</td>
<td>Q0_LN3_TXM_O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">B7/Q0</td>
<td>-</td>
<td>out</td>
<td>Q0_LN3_TXP_O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">E11/Q0</td>
<td>-</td>
<td>in</td>
<td>Q0_REFCLKM_0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">E13/Q0</td>
<td>-</td>
<td>in</td>
<td>Q0_REFCLKM_1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">F11/Q0</td>
<td>-</td>
<td>in</td>
<td>Q0_REFCLKP_0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">F13/Q0</td>
<td>-</td>
<td>in</td>
<td>Q0_REFCLKP_1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AF15/Q1</td>
<td>-</td>
<td>inout</td>
<td>Q1_ATEST_O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AD14/Q1</td>
<td>-</td>
<td>in</td>
<td>Q1_LN0_RXM_I</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AC14/Q1</td>
<td>-</td>
<td>in</td>
<td>Q1_LN0_RXP_I</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AD8/Q1</td>
<td>-</td>
<td>out</td>
<td>Q1_LN0_TXM_O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AC8/Q1</td>
<td>-</td>
<td>out</td>
<td>Q1_LN0_TXP_O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AD12/Q1</td>
<td>-</td>
<td>in</td>
<td>Q1_LN1_RXM_I</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AC12/Q1</td>
<td>-</td>
<td>in</td>
<td>Q1_LN1_RXP_I</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AD10/Q1</td>
<td>-</td>
<td>out</td>
<td>Q1_LN1_TXM_O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AC10/Q1</td>
<td>-</td>
<td>out</td>
<td>Q1_LN1_TXP_O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AF13/Q1</td>
<td>-</td>
<td>in</td>
<td>Q1_LN2_RXM_I</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AE13/Q1</td>
<td>-</td>
<td>in</td>
<td>Q1_LN2_RXP_I</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AF9/Q1</td>
<td>-</td>
<td>out</td>
<td>Q1_LN2_TXM_O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AE9/Q1</td>
<td>-</td>
<td>out</td>
<td>Q1_LN2_TXP_O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AF11/Q1</td>
<td>-</td>
<td>in</td>
<td>Q1_LN3_RXM_I</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AE11/Q1</td>
<td>-</td>
<td>in</td>
<td>Q1_LN3_RXP_I</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AF7/Q1</td>
<td>-</td>
<td>out</td>
<td>Q1_LN3_TXM_O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AE7/Q1</td>
<td>-</td>
<td>out</td>
<td>Q1_LN3_TXP_O</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AB11/Q1</td>
<td>-</td>
<td>in</td>
<td>Q1_REFCLKM_0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AB13/Q1</td>
<td>-</td>
<td>in</td>
<td>Q1_REFCLKM_1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AA11/Q1</td>
<td>-</td>
<td>in</td>
<td>Q1_REFCLKP_0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td class="label">AA13/Q1</td>
<td>-</td>
<td>in</td>
<td>Q1_REFCLKP_1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
