// Seed: 1627871902
module module_0 (
    input wor  id_0,
    input wire id_1
);
  logic id_3 = -1;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output tri0 id_2,
    output tri1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output supply0 id_7,
    output uwire id_8,
    output tri0 id_9,
    input uwire id_10,
    input tri1 id_11,
    inout tri0 id_12,
    input supply1 id_13,
    output wor id_14,
    output supply1 id_15,
    input tri1 id_16,
    input tri0 id_17,
    output tri id_18,
    output tri1 id_19,
    output supply1 id_20,
    input wire id_21,
    input supply1 id_22,
    output logic id_23,
    input tri0 id_24,
    output supply0 id_25,
    output supply1 id_26,
    input wand id_27,
    output wor id_28,
    output tri1 id_29,
    input tri id_30,
    input tri0 id_31,
    output supply1 id_32
    , id_35,
    input tri1 id_33
);
  wire id_36;
  assign id_3 = id_13;
  module_0 modCall_1 (
      id_22,
      id_5
  );
  always id_23 <= 1;
endmodule
