<stg><name>gaussian</name>


<trans_list>

<trans id="298" from="1" to="2">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="2" to="3">
<condition id="66">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="3" to="2">
<condition id="68">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="3" to="4">
<condition id="69">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="4" to="5">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="5" to="6">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="6" to="7">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="7" to="8">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="8" to="9">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="9" to="10">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="10" to="11">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="11" to="12">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="12" to="13">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="13" to="14">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="14" to="15">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="15" to="16">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="16" to="17">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="17" to="18">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="18" to="19">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="19" to="20">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="20" to="21">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="21" to="22">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="22" to="23">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="23" to="24">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="24" to="25">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="25" to="26">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="26" to="27">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="27" to="28">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="28" to="29">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="29" to="30">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="30" to="31">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="31" to="32">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="32" to="33">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="33" to="34">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="34" to="35">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="35" to="36">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="36" to="37">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="37" to="38">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="38" to="39">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="39" to="40">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="40" to="41">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="41" to="42">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="42" to="43">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="43" to="44">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="44" to="45">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="45" to="46">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="46" to="47">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="47" to="48">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="48" to="49">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="49" to="50">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="50" to="51">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="51" to="52">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="52" to="53">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="53" to="54">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="54" to="55">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="55" to="56">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="56" to="57">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="57" to="58">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="58" to="59">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="59" to="3">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecMem([2073600 x i16]* %in_r, [10 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="8">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecMem([2073600 x i16]* %out_r, [10 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0">
<![CDATA[
entry:2  br label %bb4.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb4.i:0  %indvar1_i = phi i11 [ 0, %entry ], [ %i, %bb2.i ] ; <i11> [#uses=5]

]]></node>
<StgValue><ssdm name="indvar1_i"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb4.i:1  %tmp_i_12 = add i11 %indvar1_i, 2               ; <i11> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_i_12"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb4.i:2  %i = add i11 %indvar1_i, 1                      ; <i11> [#uses=3]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb4.i:3  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1078, i64 1078, i64 1078) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb4.i:4  %exitcond = icmp eq i11 %indvar1_i, -970        ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb4.i:5  br i1 %exitcond, label %gaussian_3x3.exit, label %bb2.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="0">
<![CDATA[
gaussian_3x3.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
bb2.i:0  %indvar_i = phi i11 [ %j, %bb1.i ], [ 0, %bb4.i ] ; <i11> [#uses=4]

]]></node>
<StgValue><ssdm name="indvar_i"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb2.i:1  %tmp6_i = add i11 %indvar_i, 2                  ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp6_i"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb2.i:2  %j = add i11 %indvar_i, 1                       ; <i11> [#uses=2]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb2.i:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1918, i64 1918, i64 1918) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb2.i:4  %exitcond1 = icmp eq i11 %indvar_i, -130        ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2.i:5  br i1 %exitcond1, label %bb4.i, label %bb1.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="24" op_0_bw="11">
<![CDATA[
bb1.i:0  %tmp_4_i_trn_cast = zext i11 %indvar_i to i24   ; <i24> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_4_i_trn_cast"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
bb1.i:1  %tmp = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %indvar1_i, i11 0) ; <i22> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="23" op_0_bw="22">
<![CDATA[
bb1.i:2  %p_shl_cast = zext i22 %tmp to i23              ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="18" op_0_bw="18" op_1_bw="11" op_2_bw="7">
<![CDATA[
bb1.i:3  %tmp_1 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %indvar1_i, i7 0) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="23" op_0_bw="18">
<![CDATA[
bb1.i:4  %p_shl1_cast = zext i18 %tmp_1 to i23           ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb1.i:5  %p_addr = sub i23 %p_shl_cast, %p_shl1_cast     ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="24" op_0_bw="23">
<![CDATA[
bb1.i:6  %p_addr_cast = sext i23 %p_addr to i24          ; <i24> [#uses=3]

]]></node>
<StgValue><ssdm name="p_addr_cast"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb1.i:7  %p_addr2 = add i24 %p_addr_cast, %tmp_4_i_trn_cast ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="24">
<![CDATA[
bb1.i:8  %p_addr2_cast = sext i24 %p_addr2 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr2_cast"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="32">
<![CDATA[
bb1.i:9  %tmp_2 = zext i32 %p_addr2_cast to i64          ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="21" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1.i:10  %in_addr = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_2 ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="16" op_0_bw="21">
<![CDATA[
bb1.i:11  %in_load = load i16* %in_addr, align 2          ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="24" op_0_bw="11">
<![CDATA[
bb1.i:15  %tmp_8_i_trn_cast = zext i11 %j to i24          ; <i24> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_8_i_trn_cast"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb1.i:16  %p_addr3 = add i24 %p_addr_cast, %tmp_8_i_trn_cast ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="24">
<![CDATA[
bb1.i:17  %p_addr3_cast = sext i24 %p_addr3 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr3_cast"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="32">
<![CDATA[
bb1.i:18  %tmp_3 = zext i32 %p_addr3_cast to i64          ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="21" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1.i:19  %in_addr_1 = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_3 ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="21">
<![CDATA[
bb1.i:20  %in_load_1 = load i16* %in_addr_1, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="94" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="16" op_0_bw="21">
<![CDATA[
bb1.i:11  %in_load = load i16* %in_addr, align 2          ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="16" op_0_bw="21">
<![CDATA[
bb1.i:20  %in_load_1 = load i16* %in_addr_1, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="64" op_0_bw="16">
<![CDATA[
bb1.i:12  %tmp_6_i3 = zext i16 %in_load to i64            ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_i3"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:13  %tmp_6_i = sitofp i64 %tmp_6_i3 to float        ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="16">
<![CDATA[
bb1.i:21  %tmp_i4 = zext i16 %in_load_1 to i64            ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:22  %tmp_i = sitofp i64 %tmp_i4 to float            ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="100" st_id="6" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:13  %tmp_6_i = sitofp i64 %tmp_6_i3 to float        ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:22  %tmp_i = sitofp i64 %tmp_i4 to float            ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="102" st_id="7" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:13  %tmp_6_i = sitofp i64 %tmp_6_i3 to float        ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:22  %tmp_i = sitofp i64 %tmp_i4 to float            ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="104" st_id="8" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:13  %tmp_6_i = sitofp i64 %tmp_6_i3 to float        ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:22  %tmp_i = sitofp i64 %tmp_i4 to float            ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="24" op_0_bw="11">
<![CDATA[
bb1.i:25  %tmp_12_i_trn_cast = zext i11 %tmp6_i to i24    ; <i24> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_12_i_trn_cast"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb1.i:26  %p_addr5 = add i24 %p_addr_cast, %tmp_12_i_trn_cast ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr5"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="24">
<![CDATA[
bb1.i:27  %p_addr5_cast = sext i24 %p_addr5 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr5_cast"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="64" op_0_bw="32">
<![CDATA[
bb1.i:28  %tmp_4 = zext i32 %p_addr5_cast to i64          ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="21" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1.i:29  %in_addr_2 = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_4 ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr_2"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="16" op_0_bw="21">
<![CDATA[
bb1.i:30  %in_load_2 = load i16* %in_addr_2, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="112" st_id="9" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:13  %tmp_6_i = sitofp i64 %tmp_6_i3 to float        ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:22  %tmp_i = sitofp i64 %tmp_i4 to float            ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="16" op_0_bw="21">
<![CDATA[
bb1.i:30  %in_load_2 = load i16* %in_addr_2, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="115" st_id="10" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:13  %tmp_6_i = sitofp i64 %tmp_6_i3 to float        ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:22  %tmp_i = sitofp i64 %tmp_i4 to float            ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="16">
<![CDATA[
bb1.i:31  %tmp_14_i5 = zext i16 %in_load_2 to i64         ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_i5"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:32  %tmp_14_i = sitofp i64 %tmp_14_i5 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="119" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:14  %tmp_7_i = fmul float %tmp_6_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:23  %tmp_10_i = fmul float %tmp_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:32  %tmp_14_i = sitofp i64 %tmp_14_i5 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="122" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:14  %tmp_7_i = fmul float %tmp_6_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:23  %tmp_10_i = fmul float %tmp_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:32  %tmp_14_i = sitofp i64 %tmp_14_i5 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="125" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:14  %tmp_7_i = fmul float %tmp_6_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:23  %tmp_10_i = fmul float %tmp_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:32  %tmp_14_i = sitofp i64 %tmp_14_i5 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
bb1.i:35  %tmp_5 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %i, i11 0) ; <i22> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="23" op_0_bw="22">
<![CDATA[
bb1.i:36  %p_shl2_cast = zext i22 %tmp_5 to i23           ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="18" op_0_bw="18" op_1_bw="11" op_2_bw="7">
<![CDATA[
bb1.i:37  %tmp_6 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %i, i7 0) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="23" op_0_bw="18">
<![CDATA[
bb1.i:38  %p_shl3_cast = zext i18 %tmp_6 to i23           ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb1.i:39  %p_addr8 = sub i23 %p_shl2_cast, %p_shl3_cast   ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr8"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="24" op_0_bw="23">
<![CDATA[
bb1.i:40  %p_addr8_cast = sext i23 %p_addr8 to i24        ; <i24> [#uses=3]

]]></node>
<StgValue><ssdm name="p_addr8_cast"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb1.i:41  %p_addr9 = add i24 %p_addr8_cast, %tmp_4_i_trn_cast ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr9"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="24">
<![CDATA[
bb1.i:42  %p_addr9_cast = sext i24 %p_addr9 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr9_cast"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="32">
<![CDATA[
bb1.i:43  %tmp_7 = zext i32 %p_addr9_cast to i64          ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="21" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1.i:44  %in_addr_3 = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_7 ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr_3"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="16" op_0_bw="21">
<![CDATA[
bb1.i:45  %in_load_3 = load i16* %in_addr_3, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="139" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:14  %tmp_7_i = fmul float %tmp_6_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:23  %tmp_10_i = fmul float %tmp_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:32  %tmp_14_i = sitofp i64 %tmp_14_i5 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="16" op_0_bw="21">
<![CDATA[
bb1.i:45  %in_load_3 = load i16* %in_addr_3, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="143" st_id="15" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:24  %tmp_11_i = fadd float %tmp_7_i, %tmp_10_i      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:32  %tmp_14_i = sitofp i64 %tmp_14_i5 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="64" op_0_bw="16">
<![CDATA[
bb1.i:46  %tmp_18_i6 = zext i16 %in_load_3 to i64         ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_18_i6"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:47  %tmp_18_i = sitofp i64 %tmp_18_i6 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="147" st_id="16" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:24  %tmp_11_i = fadd float %tmp_7_i, %tmp_10_i      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:33  %tmp_15_i = fmul float %tmp_14_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:47  %tmp_18_i = sitofp i64 %tmp_18_i6 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="150" st_id="17" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:24  %tmp_11_i = fadd float %tmp_7_i, %tmp_10_i      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:33  %tmp_15_i = fmul float %tmp_14_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:47  %tmp_18_i = sitofp i64 %tmp_18_i6 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="153" st_id="18" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:24  %tmp_11_i = fadd float %tmp_7_i, %tmp_10_i      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:33  %tmp_15_i = fmul float %tmp_14_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:47  %tmp_18_i = sitofp i64 %tmp_18_i6 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb1.i:50  %p_addr11 = add i24 %p_addr8_cast, %tmp_8_i_trn_cast ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr11"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="24">
<![CDATA[
bb1.i:51  %p_addr11_cast = sext i24 %p_addr11 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr11_cast"/></StgValue>
</operation>

<operation id="158" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="64" op_0_bw="32">
<![CDATA[
bb1.i:52  %tmp_8 = zext i32 %p_addr11_cast to i64         ; <i64> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="159" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="21" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1.i:53  %in_addr_4 = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_8 ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr_4"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="16" op_0_bw="21">
<![CDATA[
bb1.i:54  %in_load_4 = load i16* %in_addr_4, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_4"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb1.i:59  %p_addr10 = add i24 %p_addr8_cast, %tmp_12_i_trn_cast ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr10"/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="24">
<![CDATA[
bb1.i:60  %p_addr10_cast = sext i24 %p_addr10 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr10_cast"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="32">
<![CDATA[
bb1.i:61  %tmp_9 = zext i32 %p_addr10_cast to i64         ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="21" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1.i:62  %in_addr_5 = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_9 ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr_5"/></StgValue>
</operation>

<operation id="165" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="16" op_0_bw="21">
<![CDATA[
bb1.i:63  %in_load_5 = load i16* %in_addr_5, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_5"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
bb1.i:68  %tmp_s = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %tmp_i_12, i11 0) ; <i22> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="23" op_0_bw="22">
<![CDATA[
bb1.i:69  %p_shl4_cast = zext i22 %tmp_s to i23           ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="18" op_0_bw="18" op_1_bw="11" op_2_bw="7">
<![CDATA[
bb1.i:70  %tmp_10 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %tmp_i_12, i7 0) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="23" op_0_bw="18">
<![CDATA[
bb1.i:71  %p_shl5_cast = zext i18 %tmp_10 to i23          ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
bb1.i:72  %p_addr6 = sub i23 %p_shl4_cast, %p_shl5_cast   ; <i23> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr6"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="24" op_0_bw="23">
<![CDATA[
bb1.i:73  %p_addr6_cast = sext i23 %p_addr6 to i24        ; <i24> [#uses=3]

]]></node>
<StgValue><ssdm name="p_addr6_cast"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb1.i:74  %p_addr7 = add i24 %p_addr6_cast, %tmp_4_i_trn_cast ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr7"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb1.i:83  %p_addr4 = add i24 %p_addr6_cast, %tmp_8_i_trn_cast ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr4"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb1.i:92  %p_addr1 = add i24 %p_addr6_cast, %tmp_12_i_trn_cast ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="175" st_id="19" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:24  %tmp_11_i = fadd float %tmp_7_i, %tmp_10_i      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="176" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:33  %tmp_15_i = fmul float %tmp_14_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="177" st_id="19" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:47  %tmp_18_i = sitofp i64 %tmp_18_i6 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="178" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="16" op_0_bw="21">
<![CDATA[
bb1.i:54  %in_load_4 = load i16* %in_addr_4, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_4"/></StgValue>
</operation>

<operation id="179" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="16" op_0_bw="21">
<![CDATA[
bb1.i:63  %in_load_5 = load i16* %in_addr_5, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_5"/></StgValue>
</operation>

<operation id="180" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="24">
<![CDATA[
bb1.i:75  %p_addr7_cast = sext i24 %p_addr7 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr7_cast"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="32">
<![CDATA[
bb1.i:76  %tmp_11 = zext i32 %p_addr7_cast to i64         ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="21" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1.i:77  %in_addr_6 = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_11 ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr_6"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="16" op_0_bw="21">
<![CDATA[
bb1.i:78  %in_load_6 = load i16* %in_addr_6, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_6"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="24">
<![CDATA[
bb1.i:84  %p_addr4_cast = sext i24 %p_addr4 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr4_cast"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="64" op_0_bw="32">
<![CDATA[
bb1.i:85  %tmp_12 = zext i32 %p_addr4_cast to i64         ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="21" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1.i:86  %in_addr_7 = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_12 ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr_7"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="16" op_0_bw="21">
<![CDATA[
bb1.i:87  %in_load_7 = load i16* %in_addr_7, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="188" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:34  %tmp_16_i = fadd float %tmp_11_i, %tmp_15_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="189" st_id="20" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:47  %tmp_18_i = sitofp i64 %tmp_18_i6 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="190" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="64" op_0_bw="16">
<![CDATA[
bb1.i:55  %tmp_22_i7 = zext i16 %in_load_4 to i64         ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_22_i7"/></StgValue>
</operation>

<operation id="191" st_id="20" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:56  %tmp_22_i = sitofp i64 %tmp_22_i7 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="192" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="16" op_0_bw="21">
<![CDATA[
bb1.i:78  %in_load_6 = load i16* %in_addr_6, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_6"/></StgValue>
</operation>

<operation id="193" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="16" op_0_bw="21">
<![CDATA[
bb1.i:87  %in_load_7 = load i16* %in_addr_7, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_7"/></StgValue>
</operation>

<operation id="194" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="24">
<![CDATA[
bb1.i:93  %p_addr1_cast = sext i24 %p_addr1 to i32        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_addr1_cast"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="64" op_0_bw="32">
<![CDATA[
bb1.i:94  %tmp_13 = zext i32 %p_addr1_cast to i64         ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="196" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="21" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1.i:95  %in_addr_8 = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_13 ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr_8"/></StgValue>
</operation>

<operation id="197" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="16" op_0_bw="21">
<![CDATA[
bb1.i:96  %in_load_8 = load i16* %in_addr_8, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="198" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:34  %tmp_16_i = fadd float %tmp_11_i, %tmp_15_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:48  %tmp_19_i = fmul float %tmp_18_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:56  %tmp_22_i = sitofp i64 %tmp_22_i7 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="16" op_0_bw="21">
<![CDATA[
bb1.i:96  %in_load_8 = load i16* %in_addr_8, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_8"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="202" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:34  %tmp_16_i = fadd float %tmp_11_i, %tmp_15_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="203" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:48  %tmp_19_i = fmul float %tmp_18_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="204" st_id="22" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:56  %tmp_22_i = sitofp i64 %tmp_22_i7 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="205" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:34  %tmp_16_i = fadd float %tmp_11_i, %tmp_15_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="206" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:48  %tmp_19_i = fmul float %tmp_18_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="207" st_id="23" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:56  %tmp_22_i = sitofp i64 %tmp_22_i7 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="208" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:34  %tmp_16_i = fadd float %tmp_11_i, %tmp_15_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="209" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:48  %tmp_19_i = fmul float %tmp_18_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="210" st_id="24" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:56  %tmp_22_i = sitofp i64 %tmp_22_i7 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="211" st_id="25" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:49  %tmp_20_i = fadd float %tmp_16_i, %tmp_19_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="212" st_id="25" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:56  %tmp_22_i = sitofp i64 %tmp_22_i7 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="213" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="16">
<![CDATA[
bb1.i:64  %tmp_26_i8 = zext i16 %in_load_5 to i64         ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_26_i8"/></StgValue>
</operation>

<operation id="214" st_id="25" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:65  %tmp_26_i = sitofp i64 %tmp_26_i8 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="215" st_id="26" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:49  %tmp_20_i = fadd float %tmp_16_i, %tmp_19_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="216" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:57  %tmp_23_i = fmul float %tmp_22_i, 0x3FD78EE6C0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="217" st_id="26" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:65  %tmp_26_i = sitofp i64 %tmp_26_i8 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="218" st_id="27" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:49  %tmp_20_i = fadd float %tmp_16_i, %tmp_19_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:57  %tmp_23_i = fmul float %tmp_22_i, 0x3FD78EE6C0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="220" st_id="27" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:65  %tmp_26_i = sitofp i64 %tmp_26_i8 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="221" st_id="28" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:49  %tmp_20_i = fadd float %tmp_16_i, %tmp_19_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="222" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:57  %tmp_23_i = fmul float %tmp_22_i, 0x3FD78EE6C0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="223" st_id="28" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:65  %tmp_26_i = sitofp i64 %tmp_26_i8 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="224" st_id="29" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:49  %tmp_20_i = fadd float %tmp_16_i, %tmp_19_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="225" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:57  %tmp_23_i = fmul float %tmp_22_i, 0x3FD78EE6C0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="226" st_id="29" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:65  %tmp_26_i = sitofp i64 %tmp_26_i8 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="227" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:58  %tmp_24_i = fadd float %tmp_20_i, %tmp_23_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="228" st_id="30" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:65  %tmp_26_i = sitofp i64 %tmp_26_i8 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>

<operation id="229" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="16">
<![CDATA[
bb1.i:79  %tmp_30_i9 = zext i16 %in_load_6 to i64         ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_30_i9"/></StgValue>
</operation>

<operation id="230" st_id="30" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:80  %tmp_30_i = sitofp i64 %tmp_30_i9 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="231" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:58  %tmp_24_i = fadd float %tmp_20_i, %tmp_23_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="232" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:66  %tmp_27_i = fmul float %tmp_26_i, 0x3FC3271360000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="233" st_id="31" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:80  %tmp_30_i = sitofp i64 %tmp_30_i9 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="234" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:58  %tmp_24_i = fadd float %tmp_20_i, %tmp_23_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="235" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:66  %tmp_27_i = fmul float %tmp_26_i, 0x3FC3271360000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="236" st_id="32" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:80  %tmp_30_i = sitofp i64 %tmp_30_i9 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="237" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:58  %tmp_24_i = fadd float %tmp_20_i, %tmp_23_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="238" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:66  %tmp_27_i = fmul float %tmp_26_i, 0x3FC3271360000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="239" st_id="33" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:80  %tmp_30_i = sitofp i64 %tmp_30_i9 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="240" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:58  %tmp_24_i = fadd float %tmp_20_i, %tmp_23_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="241" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:66  %tmp_27_i = fmul float %tmp_26_i, 0x3FC3271360000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="242" st_id="34" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:80  %tmp_30_i = sitofp i64 %tmp_30_i9 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="243" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:67  %tmp_28_i = fadd float %tmp_24_i, %tmp_27_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="244" st_id="35" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:80  %tmp_30_i = sitofp i64 %tmp_30_i9 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_30_i"/></StgValue>
</operation>

<operation id="245" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="64" op_0_bw="16">
<![CDATA[
bb1.i:88  %tmp_34_i1 = zext i16 %in_load_7 to i64         ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_34_i1"/></StgValue>
</operation>

<operation id="246" st_id="35" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:89  %tmp_34_i = sitofp i64 %tmp_34_i1 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="247" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:67  %tmp_28_i = fadd float %tmp_24_i, %tmp_27_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="248" st_id="36" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:81  %tmp_31_i = fmul float %tmp_30_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="249" st_id="36" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:89  %tmp_34_i = sitofp i64 %tmp_34_i1 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="250" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:67  %tmp_28_i = fadd float %tmp_24_i, %tmp_27_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="251" st_id="37" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:81  %tmp_31_i = fmul float %tmp_30_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="252" st_id="37" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:89  %tmp_34_i = sitofp i64 %tmp_34_i1 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="253" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:67  %tmp_28_i = fadd float %tmp_24_i, %tmp_27_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="254" st_id="38" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:81  %tmp_31_i = fmul float %tmp_30_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="255" st_id="38" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:89  %tmp_34_i = sitofp i64 %tmp_34_i1 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="256" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:67  %tmp_28_i = fadd float %tmp_24_i, %tmp_27_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="257" st_id="39" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:81  %tmp_31_i = fmul float %tmp_30_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_i"/></StgValue>
</operation>

<operation id="258" st_id="39" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:89  %tmp_34_i = sitofp i64 %tmp_34_i1 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="259" st_id="40" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:82  %tmp_32_i = fadd float %tmp_28_i, %tmp_31_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="260" st_id="40" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:89  %tmp_34_i = sitofp i64 %tmp_34_i1 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_34_i"/></StgValue>
</operation>

<operation id="261" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="64" op_0_bw="16">
<![CDATA[
bb1.i:97  %tmp_38_i1 = zext i16 %in_load_8 to i64         ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_38_i1"/></StgValue>
</operation>

<operation id="262" st_id="40" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:98  %tmp_38_i = sitofp i64 %tmp_38_i1 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="263" st_id="41" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:82  %tmp_32_i = fadd float %tmp_28_i, %tmp_31_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="264" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:90  %tmp_35_i = fmul float %tmp_34_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="265" st_id="41" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:98  %tmp_38_i = sitofp i64 %tmp_38_i1 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="266" st_id="42" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:82  %tmp_32_i = fadd float %tmp_28_i, %tmp_31_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="267" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:90  %tmp_35_i = fmul float %tmp_34_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="268" st_id="42" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:98  %tmp_38_i = sitofp i64 %tmp_38_i1 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="269" st_id="43" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:82  %tmp_32_i = fadd float %tmp_28_i, %tmp_31_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="270" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:90  %tmp_35_i = fmul float %tmp_34_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="271" st_id="43" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:98  %tmp_38_i = sitofp i64 %tmp_38_i1 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="272" st_id="44" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:82  %tmp_32_i = fadd float %tmp_28_i, %tmp_31_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_i"/></StgValue>
</operation>

<operation id="273" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:90  %tmp_35_i = fmul float %tmp_34_i, 0x3FC3275EE0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_i"/></StgValue>
</operation>

<operation id="274" st_id="44" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:98  %tmp_38_i = sitofp i64 %tmp_38_i1 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="275" st_id="45" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:91  %tmp_36_i = fadd float %tmp_32_i, %tmp_35_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_i"/></StgValue>
</operation>

<operation id="276" st_id="45" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="64">
<![CDATA[
bb1.i:98  %tmp_38_i = sitofp i64 %tmp_38_i1 to float      ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_38_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="277" st_id="46" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:91  %tmp_36_i = fadd float %tmp_32_i, %tmp_35_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_i"/></StgValue>
</operation>

<operation id="278" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:99  %tmp_39_i = fmul float %tmp_38_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="279" st_id="47" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:91  %tmp_36_i = fadd float %tmp_32_i, %tmp_35_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_i"/></StgValue>
</operation>

<operation id="280" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:99  %tmp_39_i = fmul float %tmp_38_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="281" st_id="48" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:91  %tmp_36_i = fadd float %tmp_32_i, %tmp_35_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_i"/></StgValue>
</operation>

<operation id="282" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:99  %tmp_39_i = fmul float %tmp_38_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="283" st_id="49" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:91  %tmp_36_i = fadd float %tmp_32_i, %tmp_35_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_i"/></StgValue>
</operation>

<operation id="284" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:99  %tmp_39_i = fmul float %tmp_38_i, 0x3FAF253DA0000000 ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="285" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:100  %tmp_40_i = fadd float %tmp_36_i, %tmp_39_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="286" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:100  %tmp_40_i = fadd float %tmp_36_i, %tmp_39_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="287" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:100  %tmp_40_i = fadd float %tmp_36_i, %tmp_39_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="288" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:100  %tmp_40_i = fadd float %tmp_36_i, %tmp_39_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="289" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1.i:100  %tmp_40_i = fadd float %tmp_36_i, %tmp_39_i     ; <float> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="290" st_id="55" stage="4" lat="4">
<core>Float2Int</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="64" op_0_bw="32">
<![CDATA[
bb1.i:101  %tmp_41_i = fptoui float %tmp_40_i to i64       ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_41_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="291" st_id="56" stage="3" lat="4">
<core>Float2Int</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="64" op_0_bw="32">
<![CDATA[
bb1.i:101  %tmp_41_i = fptoui float %tmp_40_i to i64       ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_41_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="292" st_id="57" stage="2" lat="4">
<core>Float2Int</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="64" op_0_bw="32">
<![CDATA[
bb1.i:101  %tmp_41_i = fptoui float %tmp_40_i to i64       ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_41_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="293" st_id="58" stage="1" lat="4">
<core>Float2Int</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="64" op_0_bw="32">
<![CDATA[
bb1.i:101  %tmp_41_i = fptoui float %tmp_40_i to i64       ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_41_i"/></StgValue>
</operation>

<operation id="294" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="16" op_0_bw="64">
<![CDATA[
bb1.i:102  %tmp_14 = trunc i64 %tmp_41_i to i16            ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="295" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="21" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1.i:103  %out_addr = getelementptr [2073600 x i16]* %out_r, i64 0, i64 %tmp_8 ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="296" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="16" op_1_bw="21">
<![CDATA[
bb1.i:104  store i16 %tmp_14, i16* %out_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="0">
<![CDATA[
bb1.i:105  br label %bb2.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
