[Library]
vital2000=$MODEL_TECH/../vital2000
ieee=$MODEL_TECH/../ieee
verilog=$MODEL_TECH/../verilog
std=$MODEL_TECH/../std
std_developerskit=$MODEL_TECH/../std_developerskit
synopsys=$MODEL_TECH/../synopsys
modelsim_lib=$MODEL_TECH/../modelsim_lib
apex20k=$MODEL_TECH/../altera/vhdl/apex20k
apex20ke=$MODEL_TECH/../altera/vhdl/apex20ke
apexii=$MODEL_TECH/../altera/vhdl/apexii
altera_mf=$MODEL_TECH/../altera/vhdl/altera_mf
altera=$MODEL_TECH/../altera/vhdl/altera
lpm=$MODEL_TECH/../altera/vhdl/220model
220model=$MODEL_TECH/../altera/vhdl/220model
alt_vtl=$MODEL_TECH/../altera/vhdl/alt_vtl
flex6000=$MODEL_TECH/../altera/vhdl/flex6000
flex10ke=$MODEL_TECH/../altera/vhdl/flex10ke
max=$MODEL_TECH/../altera/vhdl/max
maxii=$MODEL_TECH/../altera/vhdl/maxii
stratix=$MODEL_TECH/../altera/vhdl/stratix
stratixii=$MODEL_TECH/../altera/vhdl/stratixii
stratixiigx=$MODEL_TECH/../altera/vhdl/stratixiigx
hardcopyii=$MODEL_TECH/../altera/vhdl/hardcopyii
hardcopyiii=$MODEL_TECH/../altera/vhdl/hardcopyiii
hardcopyiv=$MODEL_TECH/../altera/vhdl/hardcopyiv
hcstratix=$MODEL_TECH/../altera/vhdl/hcstratix
cyclone=$MODEL_TECH/../altera/vhdl/cyclone
cycloneii=$MODEL_TECH/../altera/vhdl/cycloneii
cycloneiii=$MODEL_TECH/../altera/vhdl/cycloneiii
cycloneiiils=$MODEL_TECH/../altera/vhdl/cycloneiiils
sgate=$MODEL_TECH/../altera/vhdl/sgate
stratixgx=$MODEL_TECH/../altera/vhdl/stratixgx
altgxb=$MODEL_TECH/../altera/vhdl/altgxb
stratixgx_gxb=$MODEL_TECH/../altera/vhdl/stratixgx_gxb
stratixiigx_hssi=$MODEL_TECH/../altera/vhdl/stratixiigx_hssi
arriagx_hssi=$MODEL_TECH/../altera/vhdl/arriagx_hssi
arriaii=$MODEL_TECH/../altera/vhdl/arriaii
arriaii_hssi=$MODEL_TECH/../altera/vhdl/arriaii_hssi
arriaii_pcie_hip=$MODEL_TECH/../altera/vhdl/arriaii_pcie_hip
arriagx=$MODEL_TECH/../altera/vhdl/arriagx
altgxb_lib=$MODEL_TECH/../altera/vhdl/altgxb
stratixiv=$MODEL_TECH/../altera/vhdl/stratixiv
stratixiv_hssi=$MODEL_TECH/../altera/vhdl/stratixiv_hssi
stratixiv_pcie_hip=$MODEL_TECH/../altera/vhdl/stratixiv_pcie_hip
apex20k_ver=$MODEL_TECH/../altera/verilog/apex20k
apex20ke_ver=$MODEL_TECH/../altera/verilog/apex20ke
apexii_ver=$MODEL_TECH/../altera/verilog/apexii
altera_mf_ver=$MODEL_TECH/../altera/verilog/altera_mf
altera_ver=$MODEL_TECH/../altera/verilog/altera
lpm_ver=$MODEL_TECH/../altera/verilog/220model
220model_ver=$MODEL_TECH/../altera/verilog/220model
alt_ver=$MODEL_TECH/../altera/verilog/alt_vtl
flex6000_ver=$MODEL_TECH/../altera/verilog/flex6000
flex10ke_ver=$MODEL_TECH/../altera/verilog/flex10ke
max_ver=$MODEL_TECH/../altera/verilog/max
maxii_ver=$MODEL_TECH/../altera/verilog/maxii
stratix_ver=$MODEL_TECH/../altera/verilog/stratix
stratixii_ver=$MODEL_TECH/../altera/verilog/stratixii
stratixiigx_ver=$MODEL_TECH/../altera/verilog/stratixiigx
arriagx_ver=$MODEL_TECH/../altera/verilog/arriagx
hardcopyii_ver=$MODEL_TECH/../altera/verilog/hardcopyii
hardcopyiii_ver=$MODEL_TECH/../altera/verilog/hardcopyiii
hardcopyiv_ver=$MODEL_TECH/../altera/verilog/hardcopyiv
hcstratix_ver=$MODEL_TECH/../altera/verilog/hcstratix
cyclone_ver=$MODEL_TECH/../altera/verilog/cyclone
cycloneii_ver=$MODEL_TECH/../altera/verilog/cycloneii
cycloneiii_ver=$MODEL_TECH/../altera/verilog/cycloneiii
cycloneiiils_ver=$MODEL_TECH/../altera/verilog/cycloneiiils
sgate_ver=$MODEL_TECH/../altera/verilog/sgate
stratixgx_ver=$MODEL_TECH/../altera/verilog/stratixgx
altgxb_ver=$MODEL_TECH/../altera/verilog/altgxb
stratixgx_gxb_ver=$MODEL_TECH/../altera/verilog/stratixgx_gxb
stratixiigx_hssi_ver=$MODEL_TECH/../altera/verilog/stratixiigx_hssi
arriagx_hssi_ver=$MODEL_TECH/../altera/verilog/arriagx_hssi
arriaii_ver=$MODEL_TECH/../altera/verilog/arriaii
arriaii_hssi_ver=$MODEL_TECH/../altera/verilog/arriaii_hssi
arriaii_pcie_hip_ver=$MODEL_TECH/../altera/verilog/arriaii_pcie_hip
stratixiii_ver=$MODEL_TECH/../altera/verilog/stratixiii
stratixiii=$MODEL_TECH/../altera/vhdl/stratixiii
stratixiv_ver=$MODEL_TECH/../altera/verilog/stratixiv
stratixiv_hssi_ver=$MODEL_TECH/../altera/verilog/stratixiv_hssi
stratixiv_pcie_hip_ver=$MODEL_TECH/../altera/verilog/stratixiv_pcie_hip
work = work
[vcom]
Explicit=1
[vsim]
resolution = 1ps
UserTimeUnit=default
RunLength = 100 ns
IterationLimit=5000
BreakOnAssertion=3
DefaultRadix=symbolic
TranscriptFile=transcript
PathSeparator=/
DatasetSeparator=:
UnbufferedOutput=0
ConcurrentFileLimit=40
[Project]
Project_Version = 6
Project_DefaultLib = work
Project_SortMethod = unused
Project_Files_Count = 4
Project_File_0 = N:/ECE423/Users/c73chan/ECE423/Lab2/Lab2Test/1d_idct.vhd
Project_File_P_0 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1424725889 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 0 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_1 = N:/ECE423/Users/c73chan/ECE423/Lab2/Lab2Test/interface.vhd
Project_File_P_1 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1425063984 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 1 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_File_2 = N:/ECE423/Users/c73chan/ECE423/Lab2/Lab2Test/tb.vhd
Project_File_P_2 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1425084045 vhdl_disableopt 0 vhdl_vital 0 cover_excludedefault 0 vhdl_warn1 1 vhdl_warn2 1 vhdl_explicit 1 vhdl_showsource 0 vhdl_warn3 1 cover_covercells 0 vhdl_0InOptions {} vhdl_warn4 1 voptflow 1 cover_optlevel 3 vhdl_options {} vhdl_warn5 1 toggle - ood 0 cover_noshort 0 compile_to work compile_order 2 cover_nosub 0 dont_compile 0 vhdl_use93 2002
Project_File_3 = N:/ECE423/Users/c73chan/ECE423/Lab2/Lab2Test/2d_interface.vhd
Project_File_P_3 = vhdl_novitalcheck 0 file_type vhdl group_id 0 cover_nofec 0 vhdl_nodebug 0 vhdl_1164 1 vhdl_noload 0 vhdl_synth 0 vhdl_enable0In 0 folder {Top Level} last_compile 1425082789 vhdl_disableopt 0 cover_excludedefault 0 vhdl_vital 0 vhdl_warn1 1 vhdl_showsource 0 vhdl_explicit 1 vhdl_warn2 1 vhdl_0InOptions {} cover_covercells 0 vhdl_warn3 1 vhdl_options {} cover_optlevel 3 voptflow 1 vhdl_warn4 1 ood 0 toggle - vhdl_warn5 1 compile_to work cover_noshort 0 compile_order 3 dont_compile 0 cover_nosub 0 vhdl_use93 2002
Project_Sim_Count = 0
Project_Folder_Count = 0
Echo_Compile_Output = 0
Save_Compile_Report = 1
Project_Opt_Count = 0
ForceSoftPaths = 0
ReOpenSourceFiles = 1
CloseSourceFiles = 1
ProjectStatusDelay = 5000
VERILOG_DoubleClick = Edit
VERILOG_CustomDoubleClick = 
SYSTEMVERILOG_DoubleClick = Edit
SYSTEMVERILOG_CustomDoubleClick = 
VHDL_DoubleClick = Edit
VHDL_CustomDoubleClick = 
PSL_DoubleClick = Edit
PSL_CustomDoubleClick = 
TEXT_DoubleClick = Edit
TEXT_CustomDoubleClick = 
SYSTEMC_DoubleClick = Edit
SYSTEMC_CustomDoubleClick = 
TCL_DoubleClick = Edit
TCL_CustomDoubleClick = 
MACRO_DoubleClick = Edit
MACRO_CustomDoubleClick = 
VCD_DoubleClick = Edit
VCD_CustomDoubleClick = 
SDF_DoubleClick = Edit
SDF_CustomDoubleClick = 
XML_DoubleClick = Edit
XML_CustomDoubleClick = 
LOGFILE_DoubleClick = Edit
LOGFILE_CustomDoubleClick = 
UCDB_DoubleClick = Edit
UCDB_CustomDoubleClick = 
EditorState = {tabbed horizontal 1} {N:/ECE423/Users/c73chan/ECE423/Lab2/Lab2Test/interface.vhd 0 0} {N:/ECE423/Users/c73chan/ECE423/Lab2/Lab2Test/tb.vhd 0 0} {N:/ECE423/Users/c73chan/ECE423/Lab2/Lab2Test/2d_interface.vhd 0 0} {N:/ECE423/Users/c73chan/ECE423/Lab2/Lab2Test/1d_idct.vhd 0 0}
Project_Major_Version = 6
Project_Minor_Version = 4
