# verilog-bus-address-router
A Verilog-based bus routing module that connects one master to multiple slaves using address-based decoding logic. Includes a modular SystemVerilog testbench (driver, monitor, scoreboard, etc.) to verify correct routing and functionality across defined address ranges.
