# tinyRocket flow pipe cleaner

set design "RocketTile_0"
set top_module "RocketTile_0"
set synth_verilog "../do_synth/results/RocketTile_0.v"
set sdc_file "../do_synth/results/RocketTile.sdc"


#### OPENROAD COMMANDS #######
read_verilog $synth_verilog
link_design $top_module
read_sdc $sdc_file

##############################