SCHM0102

HEADER
{
 FREEID 851
 VARIABLES
 {
  #ARCHITECTURE="Procesador"
  #BLOCKTABLE_FILE="#table.bde"
  #BLOCKTABLE_INCLUDED="1"
  #ENTITY="Procesador"
  #LANGUAGE="VHDL"
  AUTHOR="Jazz"
  COMPANY="Jazz"
  CREATIONDATE="22/11/2018"
  TITLE="No Title"
 }
 SYMBOL "#default" "ALU64b" "ALU64b"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1542940747"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (-60,-40,240,160)
    FREEID 15
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (86,-15,110,51)
     ALIGN 1
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 5
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (109,30,215,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (-35,-10,42,14)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (173,70,215,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (-35,110,42,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    GROUP  14, -1, 0
    {
     RECT (-40,-20,216,159)
     VARIABLES
     {
      #NAME="ALU"
      #OUTLINE_FILLING="1"
     }
     FREEID 1
     LINE  24, 0, 0
     {
      OUTLINE 0,2, (132,4,0)
      POINTS ( (127,88), (0,64), (0,0), (255,43), (255,133), (0,178), (0,109), (127,88) )
      FILL (0,(255,255,156),0)
     }
    }
    PIN  2, 0, 0
    {
     COORD (100,-40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="ctrl(3:0)"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Result(63:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (-60,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="in0(63:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (240,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Zero"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (-60,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="in1(63:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "control" "control"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1542940748"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,380,540)
    FREEID 34
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,250,142,274)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (287,30,355,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (255,70,355,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (296,110,355,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (264,150,355,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (265,190,355,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (280,230,355,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  20, 0, 0
    {
     TEXT "$#NAME"
     RECT (257,268,360,292)
     ALIGN 6
     MARGINS (1,1)
     PARENT 19
    }
    TEXT  22, 0, 0
    {
     TEXT "$#NAME"
     RECT (274,310,355,334)
     ALIGN 6
     MARGINS (1,1)
     PARENT 21
    }
    TEXT  24, -1, 0
    {
     TEXT "$#NAME"
     RECT (283,350,355,374)
     ALIGN 6
     MARGINS (1,1)
     PARENT 23
    }
    TEXT  26, 0, 0
    {
     TEXT "$#NAME"
     RECT (340,390,355,414)
     ALIGN 6
     MARGINS (1,1)
     PARENT 25
    }
    TEXT  28, 0, 0
    {
     TEXT "$#NAME"
     RECT (326,430,355,454)
     ALIGN 6
     MARGINS (1,1)
     PARENT 27
    }
    TEXT  30, 0, 0
    {
     TEXT "$#NAME"
     RECT (329,470,355,494)
     ALIGN 6
     MARGINS (1,1)
     PARENT 29
    }
    RECT  33, -2, 0
    {
     OUTLINE 0,1, (0,0,0)
     AREA (20,0,360,540)
     FILL (0,(57,207,206),0)
    }
    PIN  2, 0, 0
    {
     COORD (0,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="opcode(10:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (380,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ALUSrc"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (380,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="ALUop(1:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (380,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="branch"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (380,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="memRead"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (380,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="memWrite"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (380,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="regWrite"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  19, 0, 0
    {
     COORD (380,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemToReg"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  21, 0, 0
    {
     COORD (380,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Reg2Loc"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  23, 0, 0
    {
     COORD (380,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="branchN"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  25, 0, 0
    {
     COORD (380,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="B"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  27, 0, 0
    {
     COORD (380,440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="BR"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  29, 0, 0
    {
     COORD (380,480)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="BL"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "corrimiento" "corrimiento"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1542940748"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,120)
    FREEID 9
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,50,103,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, -3, 0
    {
     TEXT "$#NAME"
     RECT (119,50,195,74)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    ELLIPSE  8, -4, 0
    {
     OUTLINE 0,1, (0,0,0)
     AREA (20,0,200,120)
     FILL (0,(230,24,235),0)
    }
    PIN  2, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="ent(63:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (220,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="sal(63:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "extcorrimiento" "extcorrimiento"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1542940748"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (40,0,280,140)
    FREEID 23
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (65,50,145,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (176,50,255,74)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    ELLIPSE  22, -1, 0
    {
     OUTLINE 0,1, (0,0,0)
     AREA (60,0,260,140)
     FILL (0,(57,207,206),0)
    }
    PIN  2, 0, 0
    {
     COORD (40,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Ent(25:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (280,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Sal(63:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "extsigno" "extsigno"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1542940748"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-40,220,80)
    FREEID 10
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,10,91,34)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (111,8,200,32)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    ELLIPSE  9, -1, 0
    {
     OUTLINE 0,1, (0,0,0)
     AREA (20,-40,200,80)
     FILL (0,(57,207,206),0)
    }
    PIN  2, 0, 0
    {
     COORD (0,20)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="in1(8:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (220,20)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="out1(63:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "ExtSignoBNZ" "ExtSignoBNZ"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1542940747"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,220,120)
    FREEID 9
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (20,48,100,72)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (121,48,200,72)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    ELLIPSE  8, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     OUTLINE 0,1, (0,0,0)
     AREA (20,0,200,120)
     FILL (0,(156,207,255),0)
    }
    PIN  2, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Ent(18:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (220,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Sal(63:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "mas8" "mas8"
 {
  HEADER
  {
   VARIABLES
   {
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1542940748"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,240,100)
    FREEID 6
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,220,80)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,102,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (126,30,215,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="in0(63:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="out0(63:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "memdatos" "memdatos"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1542940748"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,180,260)
    FREEID 15
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (106,25,130,115)
     ALIGN 1
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 5
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (68,168,160,192)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (46,25,70,114)
     ALIGN 1
     MARGINS (1,1)
     PARENT 6
     ORIENTATION 5
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (20,208,130,232)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (20,128,131,152)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    RECT  14, -1, 0
    {
     OUTLINE 0,1, (0,0,0)
     AREA (20,20,160,260)
     FILL (0,(57,207,206),0)
    }
    PIN  2, 0, 0
    {
     COORD (120,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemRead"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (180,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Dato(63:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (60,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemWrite"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="WData(63:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="addres(63:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "memoriains" "memoriains"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1542940748"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,300,120)
    FREEID 6
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,280,100)
     FILL (0,(132,134,132),0)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,115,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (188,30,275,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="addr(63:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (300,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="instr(31:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "mux4" "mux4"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1542940748"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,240,160)
    FREEID 15
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,50,106,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (125,70,215,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,90,112,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (106,5,130,39)
     ALIGN 1
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 5
    }
    GROUP  14, -1, 0
    {
     RECT (20,0,218,159)
     VARIABLES
     {
      #NAME="MUX"
      #OUTLINE_FILLING="1"
     }
     FREEID 1
     LINE  10, 0, 0
     {
      OUTLINE 0,2, (132,4,0)
      POINTS ( (0,0), (197,38), (197,118), (0,158), (0,0) )
      FILL (0,(255,150,198),0)
     }
    }
    PIN  2, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="inst1(4:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (240,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="salida(4:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="instr2(4:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (120,-20)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="opc"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "mux64" "mux64"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1542940749"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (20,0,260,160)
    FREEID 15
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (40,68,132,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (134,70,235,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (45,110,143,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (106,25,130,59)
     ALIGN 1
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 5
    }
    GROUP  14, -1, 0
    {
     RECT (40,20,238,160)
     VARIABLES
     {
      #NAME="MUX"
      #OUTLINE_FILLING="1"
     }
     FREEID 1
     LINE  10, 0, 0
     {
      OUTLINE 0,2, (132,4,0)
      POINTS ( (0,0), (197,34), (197,104), (0,139), (0,0) )
      FILL (0,(255,150,198),0)
     }
    }
    PIN  2, 0, 0
    {
     COORD (20,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="inst1(63:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (260,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="salida(63:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (20,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="instr2(63:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (120,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="opc"
      #NUMBER="0"
      #SIDE="top"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (0,20) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "pc" "pc"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1542940749"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,280,280)
    FREEID 11
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,9,260,248)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,50,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,48,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,118,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (150,30,255,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="inPC(63:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (280,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="outPC(63:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "RegFile" "RegFile"
 {
  HEADER
  {
   VARIABLES
   {
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1542940747"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,220,300)
    FREEID 18
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,200,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,50,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (94,30,195,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,83,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (94,70,195,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,83,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,85,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,40,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,129,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (220,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="read1(63:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="r1(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (220,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="read2(63:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="r2(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="rw(4:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="w"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="wData(63:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "sumaCBZ" "sumaCBZ"
 {
  HEADER
  {
   VARIABLES
   {
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE;\n"+
"use ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1542940749"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,200,160)
    FREEID 11
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,102,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (113,70,175,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,102,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    GROUP  10, -1, 0
    {
     RECT (20,0,179,159)
     VARIABLES
     {
      #NAME="ALU"
      #OUTLINE_FILLING="1"
     }
     FREEID 1
     LINE  24, 0, 0
     {
      OUTLINE 0,2, (132,4,0)
      POINTS ( (79,78), (0,58), (0,0), (158,38), (158,118), (0,158), (0,98), (79,78) )
      FILL (0,(255,255,156),0)
     }
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="in0(63:0)"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (200,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="s(63:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="in1(63:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (6000,2000)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  INSTANCE  426, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mas8"
    #LIBRARY="#default"
    #REFERENCE="U2"
    #SYMBOL="mas8"
   }
   COORD (1440,780)
   ORIENTATION 4
   VERTEXES ( (2,427), (4,428) )
  }
  VTX  427, 0, 0
  {
   COORD (1440,740)
  }
  VTX  428, 0, 0
  {
   COORD (1200,740)
  }
  TEXT  429, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1401,761,1440,796)
   ALIGN 2
   MARGINS (1,1)
   PARENT 426
   ORIENTATION 4
  }
  TEXT  430, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1286,725,1360,760)
   ALIGN 10
   MARGINS (1,1)
   PARENT 426
   ORIENTATION 4
  }
  INSTANCE  431, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="pc"
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="pc"
   }
   COORD (1160,840)
   VERTEXES ( (2,432), (4,433), (6,434), (8,435) )
  }
  VTX  432, 0, 0
  {
   COORD (1160,880)
  }
  VTX  433, 0, 0
  {
   COORD (1160,920)
  }
  VTX  434, 0, 0
  {
   COORD (1160,960)
  }
  VTX  435, 0, 0
  {
   COORD (1440,880)
  }
  TEXT  436, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1160,784,1199,819)
   ALIGN 8
   MARGINS (1,1)
   PARENT 431
  }
  TEXT  437, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1260,860,1293,895)
   MARGINS (1,1)
   PARENT 431
  }
  INSTANCE  438, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="memoriains"
    #LIBRARY="#default"
    #REFERENCE="U3"
    #SYMBOL="memoriains"
   }
   COORD (1580,760)
   VERTEXES ( (2,439), (4,440) )
  }
  VTX  439, 0, 0
  {
   COORD (1580,800)
  }
  VTX  440, 0, 0
  {
   COORD (1880,800)
  }
  TEXT  441, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1580,704,1619,739)
   ALIGN 8
   MARGINS (1,1)
   PARENT 438
  }
  TEXT  442, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1660,820,1815,855)
   MARGINS (1,1)
   PARENT 438
  }
  NET BUS  443, 0, 0
  BUS  444, 0, 0
  {
   NET 443
   VTX 627, 642
  }
  BUS  445, 0, 0
  {
   NET 443
   VTX 642, 435
  }
  BUS  446, 0, 0
  {
   NET 443
   VTX 627, 439
  }
  BUS  447, 0, 0
  {
   NET 443
   VTX 627, 792
  }
  BUS  448, 0, 0
  {
   NET 443
   VTX 792, 427
  }
  INSTANCE  449, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="RegFile"
    #LIBRARY="#default"
    #REFERENCE="U5"
    #SYMBOL="RegFile"
   }
   COORD (2540,820)
   VERTEXES ( (2,450), (4,451), (6,452), (8,453), (10,454), (12,455), (14,456) )
  }
  VTX  450, 0, 0
  {
   COORD (2540,860)
  }
  VTX  451, 0, 0
  {
   COORD (2760,860)
  }
  VTX  452, 0, 0
  {
   COORD (2540,900)
  }
  VTX  453, 0, 0
  {
   COORD (2760,900)
  }
  VTX  454, 0, 0
  {
   COORD (2540,940)
  }
  VTX  455, 0, 0
  {
   COORD (2540,980)
  }
  VTX  456, 0, 0
  {
   COORD (2540,1020)
  }
  TEXT  457, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2540,764,2579,799)
   ALIGN 8
   MARGINS (1,1)
   PARENT 449
  }
  TEXT  458, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2600,1120,2703,1155)
   MARGINS (1,1)
   PARENT 449
  }
  NET BUS  459, 0, 0
  {
   VARIABLES
   {
    #NAME="Instruccion(31:0)"
   }
  }
  BUS  460, 0, 0
  {
   NET 459
   VTX 574, 645
  }
  BUS  461, 0, 0
  {
   NET 459
   VTX 645, 646
  }
  BUS  462, 0, 0
  {
   NET 459
   VTX 646, 440
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  463, 0, 0
  {
   TEXT "$#NAME"
   RECT (1810,691,1991,720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 462
  }
  NET BUS  464, 0, 0
  {
   VARIABLES
   {
    #NAME="Instruccion(4:0)"
   }
  }
  BUS  465, 0, 0
  {
   NET 464
   VTX 633, 455
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  466, 0, 0
  {
   NET 464
   VTX 506, 640
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  467, 0, 0
  {
   TEXT "$#NAME"
   RECT (2356,951,2524,980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 465
  }
  NET BUS  468, 0, 0
  {
   VARIABLES
   {
    #NAME="Instruccion(20:16)"
   }
  }
  BUS  469, 0, 0
  {
   NET 468
   VTX 504, 639
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  470, 0, 0
  {
   VARIABLES
   {
    #NAME="Instruccion(9:5)"
   }
  }
  BUS  471, 0, 0
  {
   NET 470
   VTX 631, 452
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  472, 0, 0
  {
   TEXT "$#NAME"
   RECT (2356,871,2524,900)
   ALIGN 9
   MARGINS (1,1)
   PARENT 471
  }
  INSTANCE  473, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ALU64b"
    #LIBRARY="#default"
    #REFERENCE="U4"
    #SYMBOL="ALU64b"
   }
   COORD (3240,780)
   VERTEXES ( (2,474), (4,475), (6,476), (8,477), (10,478) )
  }
  VTX  474, 0, 0
  {
   COORD (3340,740)
  }
  VTX  475, 0, 0
  {
   COORD (3480,820)
  }
  VTX  476, 0, 0
  {
   COORD (3180,780)
  }
  VTX  477, 0, 0
  {
   COORD (3480,860)
  }
  VTX  478, 0, 0
  {
   COORD (3180,900)
  }
  TEXT  479, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3180,704,3219,739)
   ALIGN 8
   MARGINS (1,1)
   PARENT 473
  }
  TEXT  480, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3180,940,3286,975)
   MARGINS (1,1)
   PARENT 473
  }
  NET BUS  481, 0, 0
  BUS  482, 0, 0
  {
   NET 481
   VTX 476, 643
  }
  BUS  483, 0, 0
  {
   NET 481
   VTX 643, 644
  }
  BUS  484, 0, 0
  {
   NET 481
   VTX 644, 451
  }
  INSTANCE  485, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="control"
    #LIBRARY="#default"
    #REFERENCE="U6"
    #SYMBOL="control"
   }
   COORD (2080,220)
   VERTEXES ( (2,486), (4,487), (8,488), (10,489), (12,490), (14,491), (19,492), (21,493), (23,494), (25,495), (27,496), (29,497) )
  }
  VTX  486, 0, 0
  {
   COORD (2080,480)
  }
  VTX  487, 0, 0
  {
   COORD (2460,260)
  }
  VTX  488, 0, 0
  {
   COORD (2460,340)
  }
  VTX  489, 0, 0
  {
   COORD (2460,380)
  }
  VTX  490, 0, 0
  {
   COORD (2460,420)
  }
  VTX  491, 0, 0
  {
   COORD (2460,460)
  }
  VTX  492, 0, 0
  {
   COORD (2460,500)
  }
  VTX  493, 0, 0
  {
   COORD (2460,540)
  }
  VTX  494, 0, 0
  {
   COORD (2460,580)
  }
  VTX  495, 0, 0
  {
   COORD (2460,620)
  }
  VTX  496, 0, 0
  {
   COORD (2460,660)
  }
  VTX  497, 0, 0
  {
   COORD (2460,700)
  }
  TEXT  498, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2080,184,2119,219)
   ALIGN 8
   MARGINS (1,1)
   PARENT 485
  }
  TEXT  499, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2161,544,2251,579)
   MARGINS (1,1)
   PARENT 485
  }
  NET BUS  500, 0, 0
  {
   VARIABLES
   {
    #NAME="Instruccion(31:21)"
   }
  }
  BUS  501, 0, 0
  {
   NET 500
   VTX 767, 486
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  502, 0, 0
  {
   TEXT "$#NAME"
   RECT (1923,431,2117,460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 501
  }
  INSTANCE  503, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux4"
    #LIBRARY="#default"
    #REFERENCE="U7"
    #SYMBOL="mux4"
   }
   COORD (2100,860)
   VERTEXES ( (2,504), (4,505), (6,506), (8,507) )
  }
  VTX  504, 0, 0
  {
   COORD (2100,920)
  }
  VTX  505, 0, 0
  {
   COORD (2340,940)
  }
  VTX  506, 0, 0
  {
   COORD (2100,960)
  }
  VTX  507, 0, 0
  {
   COORD (2220,840)
  }
  TEXT  508, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2100,804,2139,839)
   ALIGN 8
   MARGINS (1,1)
   PARENT 503
  }
  TEXT  509, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2120,980,2192,1015)
   MARGINS (1,1)
   PARENT 503
  }
  TEXT  510, 0, 0
  {
   TEXT "$#NAME"
   RECT (1880,891,2074,920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 469
  }
  TEXT  511, 0, 0
  {
   TEXT "$#NAME"
   RECT (1886,931,2054,960)
   ALIGN 9
   MARGINS (1,1)
   PARENT 466
  }
  NET BUS  512, 0, 0
  BUS  513, 0, 0
  {
   NET 512
   VTX 454, 505
  }
  INSTANCE  514, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux64"
    #LIBRARY="#default"
    #REFERENCE="U8"
    #SYMBOL="mux64"
   }
   COORD (2880,820)
   VERTEXES ( (2,515), (4,516), (6,517), (8,518) )
  }
  VTX  515, 0, 0
  {
   COORD (2900,900)
  }
  VTX  516, 0, 0
  {
   COORD (3140,900)
  }
  VTX  517, 0, 0
  {
   COORD (2900,940)
  }
  VTX  518, 0, 0
  {
   COORD (3000,820)
  }
  TEXT  519, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2900,784,2939,819)
   ALIGN 8
   MARGINS (1,1)
   PARENT 514
  }
  TEXT  520, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2900,980,2988,1015)
   MARGINS (1,1)
   PARENT 514
  }
  NET BUS  521, 0, 0
  BUS  522, 0, 0
  {
   NET 521
   VTX 516, 478
  }
  INSTANCE  523, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="extsigno"
    #LIBRARY="#default"
    #REFERENCE="U9"
    #SYMBOL="extsigno"
   }
   COORD (2580,1200)
   VERTEXES ( (2,524), (4,525) )
  }
  VTX  524, 0, 0
  {
   COORD (2580,1220)
  }
  VTX  525, 0, 0
  {
   COORD (2800,1220)
  }
  TEXT  526, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2580,1145,2619,1180)
   ALIGN 8
   MARGINS (1,1)
   PARENT 523
  }
  TEXT  527, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2640,1240,2749,1275)
   MARGINS (1,1)
   PARENT 523
  }
  NET BUS  528, 0, 0
  {
   VARIABLES
   {
    #NAME="Instruccion(20:12)"
   }
  }
  BUS  529, 0, 0
  {
   NET 528
   VTX 641, 524
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  530, 0, 0
  {
   TEXT "$#NAME"
   RECT (2323,1191,2517,1220)
   ALIGN 9
   MARGINS (1,1)
   PARENT 529
  }
  INSTANCE  531, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="memdatos"
    #LIBRARY="#default"
    #REFERENCE="U10"
    #SYMBOL="memdatos"
   }
   COORD (3620,680)
   VERTEXES ( (2,532), (4,533), (6,534), (8,535), (10,536) )
  }
  VTX  532, 0, 0
  {
   COORD (3740,680)
  }
  VTX  533, 0, 0
  {
   COORD (3800,860)
  }
  VTX  534, 0, 0
  {
   COORD (3680,680)
  }
  VTX  535, 0, 0
  {
   COORD (3620,900)
  }
  VTX  536, 0, 0
  {
   COORD (3620,820)
  }
  TEXT  537, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3620,644,3675,679)
   ALIGN 8
   MARGINS (1,1)
   PARENT 531
  }
  TEXT  538, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3620,940,3759,975)
   MARGINS (1,1)
   PARENT 531
  }
  NET BUS  539, 0, 0
  BUS  540, 0, 0
  {
   NET 539
   VTX 632, 453
  }
  BUS  541, 0, 0
  {
   NET 539
   VTX 515, 632
  }
  BUS  542, 0, 0
  {
   NET 539
   VTX 535, 649
  }
  BUS  543, 0, 0
  {
   NET 539
   VTX 649, 650
  }
  BUS  544, 0, 0
  {
   NET 539
   VTX 650, 651
  }
  BUS  545, 0, 0
  {
   NET 539
   VTX 651, 632
  }
  INSTANCE  546, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux64"
    #LIBRARY="#default"
    #REFERENCE="U11"
    #SYMBOL="mux64"
   }
   COORD (3940,780)
   VERTEXES ( (2,547), (4,548), (6,549), (8,550) )
  }
  VTX  547, 0, 0
  {
   COORD (3960,860)
  }
  VTX  548, 0, 0
  {
   COORD (4200,860)
  }
  VTX  549, 0, 0
  {
   COORD (3960,900)
  }
  VTX  550, 0, 0
  {
   COORD (4060,780)
  }
  TEXT  551, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3960,744,4015,779)
   ALIGN 8
   MARGINS (1,1)
   PARENT 546
  }
  TEXT  552, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3960,940,4048,975)
   MARGINS (1,1)
   PARENT 546
  }
  NET BUS  553, 0, 0
  BUS  554, 0, 0
  {
   NET 553
   VTX 629, 536
  }
  BUS  555, 0, 0
  {
   NET 553
   VTX 629, 475
  }
  BUS  556, 0, 0
  {
   NET 553
   VTX 629, 652
  }
  BUS  557, 0, 0
  {
   NET 553
   VTX 652, 653
  }
  BUS  558, 0, 0
  {
   NET 553
   VTX 653, 654
  }
  BUS  559, 0, 0
  {
   NET 553
   VTX 654, 549
  }
  NET BUS  560, 0, 0
  BUS  561, 0, 0
  {
   NET 560
   VTX 533, 547
  }
  NET BUS  562, 0, 0
  BUS  563, 0, 0
  {
   NET 562
   VTX 630, 474
  }
  INSTANCE  564, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #LIBRARY="#terminals"
    #REFERENCE="Salida(63:0)"
    #SYMBOL="BusOutput"
   }
   COORD (4300,860)
   VERTEXES ( (2,565) )
  }
  VTX  565, 0, 0
  {
   COORD (4300,860)
  }
  TEXT  566, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4352,843,4511,878)
   ALIGN 4
   MARGINS (1,1)
   PARENT 564
  }
  NET BUS  567, 0, 0
  BUS  568, 0, 0
  {
   NET 567
   VTX 548, 565
  }
  NET BUS  569, 0, 0
  BUS  570, 0, 0
  {
   NET 569
   VTX 517, 647
  }
  BUS  571, 0, 0
  {
   NET 569
   VTX 647, 648
  }
  BUS  572, 0, 0
  {
   NET 569
   VTX 648, 525
  }
  INSTANCE  573, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusBidirectional"
    #LIBRARY="#terminals"
    #REFERENCE="Instruccion(31:0)"
    #SYMBOL="BusBidirectional"
   }
   COORD (1880,640)
   ORIENTATION 2
   VERTEXES ( (2,574) )
  }
  VTX  574, 0, 0
  {
   COORD (1880,640)
  }
  TEXT  575, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1601,623,1820,658)
   ALIGN 6
   MARGINS (1,1)
   PARENT 573
   ORIENTATION 2
  }
  NET WIRE  576, 0, 0
  {
   VARIABLES
   {
    #NAME="clk"
   }
  }
  WIRE  577, 0, 0
  {
   NET 576
   VTX 450, 818
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  578, 0, 0
  {
   VARIABLES
   {
    #NAME="RegWrite"
   }
  }
  WIRE  579, 0, 0
  {
   NET 578
   VTX 456, 634
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  580, 0, 0
  {
   NET 578
   VTX 491, 772
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  581, 0, 0
  {
   TEXT "$#NAME"
   RECT (2399,990,2501,1019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 579
  }
  TEXT  582, 0, 0
  {
   TEXT "$#NAME"
   RECT (2509,431,2611,460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 580
  }
  NET WIRE  583, 0, 0
  {
   VARIABLES
   {
    #NAME="ALUsrc"
   }
  }
  WIRE  584, 0, 0
  {
   NET 583
   VTX 518, 635
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  585, 0, 0
  {
   NET 583
   VTX 487, 769
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  586, 0, 0
  {
   TEXT "$#NAME"
   RECT (2517,231,2596,260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 585
  }
  TEXT  587, 0, 0
  {
   TEXT "$#NAME"
   RECT (3002,736,3081,765)
   ALIGN 4
   MARGINS (1,1)
   PARENT 584
  }
  TEXT  588, 0, 0
  {
   TEXT "$#NAME"
   RECT (2488,391,2599,420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 589
  }
  WIRE  589, 0, 0
  {
   NET 594
   VTX 490, 771
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  590, 0, 0
  {
   VARIABLES
   {
    #NAME="memRead"
   }
  }
  WIRE  591, 0, 0
  {
   NET 590
   VTX 532, 637
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  592, 0, 0
  {
   NET 590
   VTX 770, 489
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  593, 0, 0
  {
   TEXT "$#NAME"
   RECT (2508,351,2620,380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 592
  }
  NET WIRE  594, 0, 0
  {
   VARIABLES
   {
    #NAME="memWrite"
   }
  }
  WIRE  595, 0, 0
  {
   NET 594
   VTX 534, 636
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  596, 0, 0
  {
   TEXT "$#NAME"
   RECT (3560,586,3671,615)
   ALIGN 4
   MARGINS (1,1)
   PARENT 595
  }
  TEXT  597, 0, 0
  {
   TEXT "$#NAME"
   RECT (3740,646,3852,675)
   ALIGN 4
   MARGINS (1,1)
   PARENT 591
  }
  NET WIRE  598, 0, 0
  {
   VARIABLES
   {
    #NAME="MemToReg"
   }
  }
  WIRE  599, 0, 0
  {
   NET 598
   VTX 550, 638
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  600, 0, 0
  {
   NET 598
   VTX 773, 492
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  601, 0, 0
  {
   TEXT "$#NAME"
   RECT (4062,716,4187,745)
   ALIGN 4
   MARGINS (1,1)
   PARENT 599
  }
  TEXT  602, 0, 0
  {
   TEXT "$#NAME"
   RECT (2478,471,2603,500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 600
  }
  INSTANCE  603, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ExtSignoBNZ"
    #LIBRARY="#default"
    #REFERENCE="U12"
    #SYMBOL="ExtSignoBNZ"
   }
   COORD (2580,1340)
   VERTEXES ( (2,604), (4,605) )
  }
  VTX  604, 0, 0
  {
   COORD (2580,1400)
  }
  VTX  605, 0, 0
  {
   COORD (2800,1400)
  }
  TEXT  606, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2580,1304,2635,1339)
   ALIGN 8
   MARGINS (1,1)
   PARENT 603
  }
  TEXT  607, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2600,1360,2774,1395)
   MARGINS (1,1)
   PARENT 603
  }
  INSTANCE  608, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="corrimiento"
    #LIBRARY="#default"
    #REFERENCE="U13"
    #SYMBOL="corrimiento"
   }
   COORD (2880,1340)
   VERTEXES ( (2,609), (4,610) )
  }
  VTX  609, 0, 0
  {
   COORD (2880,1400)
  }
  VTX  610, 0, 0
  {
   COORD (3100,1400)
  }
  TEXT  611, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2880,1304,2935,1339)
   ALIGN 8
   MARGINS (1,1)
   PARENT 608
  }
  TEXT  612, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2920,1420,3068,1455)
   MARGINS (1,1)
   PARENT 608
  }
  NET BUS  613, 0, 0
  BUS  614, 0, 0
  {
   NET 613
   VTX 605, 609
  }
  INSTANCE  615, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="extcorrimiento"
    #LIBRARY="#default"
    #REFERENCE="U14"
    #SYMBOL="extcorrimiento"
   }
   COORD (2540,1500)
   VERTEXES ( (2,616), (4,617) )
  }
  VTX  616, 0, 0
  {
   COORD (2580,1560)
  }
  VTX  617, 0, 0
  {
   COORD (2820,1560)
  }
  TEXT  618, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2580,1464,2635,1499)
   ALIGN 8
   MARGINS (1,1)
   PARENT 615
  }
  TEXT  619, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (2600,1580,2785,1615)
   MARGINS (1,1)
   PARENT 615
  }
  INSTANCE  620, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux64"
    #LIBRARY="#default"
    #REFERENCE="U15"
    #SYMBOL="mux64"
   }
   COORD (320,720)
   VERTEXES ( (2,621), (4,622), (6,623), (8,624) )
  }
  VTX  621, 0, 0
  {
   COORD (340,800)
  }
  VTX  622, 0, 0
  {
   COORD (580,800)
  }
  VTX  623, 0, 0
  {
   COORD (340,840)
  }
  VTX  624, 0, 0
  {
   COORD (440,720)
  }
  TEXT  625, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (340,684,395,719)
   ALIGN 8
   MARGINS (1,1)
   PARENT 620
  }
  TEXT  626, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (340,880,428,915)
   MARGINS (1,1)
   PARENT 620
  }
  VTX  627, 0, 0
  {
   COORD (1500,800)
  }
  VTX  629, 0, 0
  {
   COORD (3600,820)
  }
  VTX  630, 0, 0
  {
   COORD (3340,680)
  }
  VTX  631, 0, 0
  {
   COORD (2360,900)
  }
  VTX  632, 0, 0
  {
   COORD (2820,900)
  }
  VTX  633, 0, 0
  {
   COORD (2360,980)
  }
  VTX  634, 0, 0
  {
   COORD (2360,1020)
  }
  VTX  635, 0, 0
  {
   COORD (3000,680)
  }
  VTX  636, 0, 0
  {
   COORD (3680,540)
  }
  VTX  637, 0, 0
  {
   COORD (3740,540)
  }
  VTX  638, 0, 0
  {
   COORD (4060,680)
  }
  VTX  639, 0, 0
  {
   COORD (1880,920)
  }
  VTX  640, 0, 0
  {
   COORD (1880,960)
  }
  VTX  641, 0, 0
  {
   COORD (2320,1220)
  }
  VTX  642, 0, 0
  {
   COORD (1500,880)
  }
  VTX  643, 0, 0
  {
   COORD (2820,780)
  }
  VTX  644, 0, 0
  {
   COORD (2820,860)
  }
  VTX  645, 0, 0
  {
   COORD (2000,640)
  }
  VTX  646, 0, 0
  {
   COORD (2000,800)
  }
  VTX  647, 0, 0
  {
   COORD (2880,940)
  }
  VTX  648, 0, 0
  {
   COORD (2880,1220)
  }
  VTX  649, 0, 0
  {
   COORD (3560,900)
  }
  VTX  650, 0, 0
  {
   COORD (3560,1040)
  }
  VTX  651, 0, 0
  {
   COORD (2820,1040)
  }
  VTX  652, 0, 0
  {
   COORD (3600,980)
  }
  VTX  653, 0, 0
  {
   COORD (3860,980)
  }
  VTX  654, 0, 0
  {
   COORD (3860,900)
  }
  INSTANCE  655, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="mux64"
    #LIBRARY="#default"
    #REFERENCE="U16"
    #SYMBOL="mux64"
   }
   COORD (660,720)
   VERTEXES ( (2,656), (4,657), (8,659), (6,658) )
  }
  VTX  656, 0, 0
  {
   COORD (680,800)
  }
  VTX  657, 0, 0
  {
   COORD (920,800)
  }
  VTX  658, 0, 0
  {
   COORD (680,840)
  }
  VTX  659, 0, 0
  {
   COORD (780,720)
  }
  TEXT  660, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (680,684,735,719)
   ALIGN 8
   MARGINS (1,1)
   PARENT 655
  }
  TEXT  661, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (680,880,768,915)
   MARGINS (1,1)
   PARENT 655
  }
  WIRE  662, 0, 0
  {
   NET 663
   VTX 507, 664
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  663, 0, 0
  {
   VARIABLES
   {
    #NAME="R2L"
   }
  }
  VTX  664, 0, 0
  {
   COORD (2220,800)
  }
  TEXT  665, 0, 0
  {
   TEXT "$#NAME"
   RECT (2222,806,2267,835)
   ALIGN 4
   MARGINS (1,1)
   PARENT 662
  }
  TEXT  666, 0, 0
  {
   TEXT "$#NAME"
   RECT (2529,511,2574,540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 667
  }
  WIRE  667, 0, 0
  {
   NET 663
   VTX 774, 493
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  668, 0, 0
  {
   TEXT "$#NAME"
   RECT (2515,550,2609,579)
   ALIGN 9
   MARGINS (1,1)
   PARENT 669
  }
  WIRE  669, 0, 0
  {
   NET 670
   VTX 775, 494
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  670, 0, 0
  {
   VARIABLES
   {
    #NAME="branchN"
   }
  }
  WIRE  671, 0, 0
  {
   NET 670
   VTX 702, 715
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  672, 0, 0
  {
   VARIABLES
   {
    #NAME="B"
   }
  }
  WIRE  673, 0, 0
  {
   NET 672
   VTX 776, 495
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  674, 0, 0
  {
   NET 672
   VTX 659, 788
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  675, 0, 0
  {
   TEXT "$#NAME"
   RECT (2543,590,2561,619)
   ALIGN 9
   MARGINS (1,1)
   PARENT 673
  }
  NET WIRE  676, 0, 0
  {
   VARIABLES
   {
    #NAME="BR"
   }
  }
  WIRE  677, 0, 0
  {
   NET 676
   VTX 778, 779
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  678, 0, 0
  {
   NET 676
   VTX 779, 496
  }
  TEXT  679, 0, 0
  {
   TEXT "$#NAME"
   RECT (2523,631,2558,660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 677
  }
  NET WIRE  680, 0, 0
  {
   VARIABLES
   {
    #NAME="BL"
   }
  }
  WIRE  681, 0, 0
  {
   NET 680
   VTX 777, 497
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  682, 0, 0
  {
   TEXT "$#NAME"
   RECT (2536,670,2567,699)
   ALIGN 9
   MARGINS (1,1)
   PARENT 681
  }
  NET WIRE  683, 0, 0
  {
   VARIABLES
   {
    #NAME="branch"
   }
  }
  WIRE  684, 0, 0
  {
   NET 683
   VTX 697, 713
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  685, 0, 0
  {
   NET 683
   VTX 768, 488
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  686, 0, 0
  {
   TEXT "$#NAME"
   RECT (2522,311,2599,340)
   ALIGN 9
   MARGINS (1,1)
   PARENT 685
  }
  WIRE  687, 0, 0
  {
   NET 688
   VTX 477, 695
  }
  NET WIRE  688, 0, 0
  VTX  689, 0, 0
  {
   COORD (3580,1100)
  }
  WIRE  690, 0, 0
  {
   NET 688
   VTX 696, 689
  }
  INSTANCE  691, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and2"
    #LIBRARY="#builtin"
    #REFERENCE="U17"
    #SYMBOL="and2"
   }
   COORD (3580,1080)
   VERTEXES ( (6,689), (2,697), (4,698) )
  }
  WIRE  692, 0, 0
  {
   NET 688
   VTX 695, 696
  }
  WIRE  693, 0, 0
  {
   NET 688
   VTX 696, 712
  }
  WIRE  694, 0, 0
  {
   NET 688
   VTX 712, 708
  }
  VTX  695, 0, 0
  {
   COORD (3500,860)
  }
  VTX  696, 0, 0
  {
   COORD (3500,1100)
  }
  VTX  697, 0, 0
  {
   COORD (3580,1140)
  }
  VTX  698, 0, 0
  {
   COORD (3740,1120)
  }
  INSTANCE  699, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="and2"
    #LIBRARY="#builtin"
    #REFERENCE="U18"
    #SYMBOL="and2"
   }
   COORD (3660,1180)
   VERTEXES ( (2,700), (6,702), (4,701) )
  }
  VTX  700, 0, 0
  {
   COORD (3660,1240)
  }
  VTX  701, 0, 0
  {
   COORD (3820,1220)
  }
  VTX  702, 0, 0
  {
   COORD (3660,1200)
  }
  INSTANCE  703, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="or2"
    #LIBRARY="#builtin"
    #REFERENCE="U19"
    #SYMBOL="or2"
   }
   COORD (3860,1120)
   VERTEXES ( (2,704), (6,706), (4,705) )
  }
  VTX  704, 0, 0
  {
   COORD (3860,1180)
  }
  VTX  705, 0, 0
  {
   COORD (4020,1160)
  }
  VTX  706, 0, 0
  {
   COORD (3860,1140)
  }
  INSTANCE  707, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="inv"
    #LIBRARY="#builtin"
    #REFERENCE="U20"
    #SYMBOL="inv"
   }
   COORD (3520,1220)
   VERTEXES ( (2,708), (4,709) )
  }
  VTX  708, 0, 0
  {
   COORD (3520,1240)
  }
  VTX  709, 0, 0
  {
   COORD (3640,1240)
  }
  NET WIRE  710, 0, 0
  WIRE  711, 0, 0
  {
   NET 710
   VTX 709, 700
  }
  VTX  712, 0, 0
  {
   COORD (3500,1240)
  }
  VTX  713, 0, 0
  {
   COORD (3380,1140)
  }
  TEXT  714, 0, 0
  {
   TEXT "$#NAME"
   RECT (3382,1111,3459,1140)
   ALIGN 9
   MARGINS (1,1)
   PARENT 684
  }
  VTX  715, 0, 0
  {
   COORD (3380,1200)
  }
  TEXT  716, 0, 0
  {
   TEXT "$#NAME"
   RECT (3373,1171,3467,1200)
   ALIGN 9
   MARGINS (1,1)
   PARENT 671
  }
  WIRE  717, 0, 0
  {
   NET 718
   VTX 701, 721
  }
  NET WIRE  718, 0, 0
  WIRE  719, 0, 0
  {
   NET 718
   VTX 722, 704
  }
  WIRE  720, 0, 0
  {
   NET 718
   VTX 721, 722
  }
  VTX  721, 0, 0
  {
   COORD (3840,1220)
  }
  VTX  722, 0, 0
  {
   COORD (3840,1180)
  }
  WIRE  723, 0, 0
  {
   NET 724
   VTX 706, 727
  }
  NET WIRE  724, 0, 0
  WIRE  725, 0, 0
  {
   NET 724
   VTX 728, 698
  }
  WIRE  726, 0, 0
  {
   NET 724
   VTX 727, 728
  }
  VTX  727, 0, 0
  {
   COORD (3760,1140)
  }
  VTX  728, 0, 0
  {
   COORD (3760,1120)
  }
  WIRE  729, 0, 0
  {
   NET 730
   VTX 705, 731
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  730, 0, 0
  {
   VARIABLES
   {
    #NAME="PCsrc"
   }
  }
  VTX  731, 0, 0
  {
   COORD (4140,1160)
  }
  TEXT  732, 0, 0
  {
   TEXT "$#NAME"
   RECT (4067,1131,4134,1160)
   ALIGN 9
   MARGINS (1,1)
   PARENT 729
  }
  WIRE  733, 0, 0
  {
   NET 730
   VTX 766, 624
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  734, 0, 0
  {
   TEXT "$#NAME"
   RECT (442,633,509,662)
   ALIGN 4
   MARGINS (1,1)
   PARENT 733
  }
  INSTANCE  735, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="sumaCBZ"
    #LIBRARY="#default"
    #REFERENCE="U21"
    #SYMBOL="sumaCBZ"
   }
   COORD (1060,440)
   VERTEXES ( (2,736), (4,737), (6,738) )
  }
  VTX  736, 0, 0
  {
   COORD (1060,480)
  }
  VTX  737, 0, 0
  {
   COORD (1260,520)
  }
  VTX  738, 0, 0
  {
   COORD (1060,560)
  }
  TEXT  739, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1060,404,1115,439)
   ALIGN 8
   MARGINS (1,1)
   PARENT 735
  }
  TEXT  740, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1060,600,1192,635)
   MARGINS (1,1)
   PARENT 735
  }
  NET BUS  741, 0, 0
  BUS  742, 0, 0
  {
   NET 741
   VTX 657, 798
  }
  BUS  743, 0, 0
  {
   NET 741
   VTX 798, 799
  }
  BUS  744, 0, 0
  {
   NET 741
   VTX 799, 434
  }
  BUS  745, 0, 0
  {
   NET 746
   VTX 604, 747
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  746, 0, 0
  {
   VARIABLES
   {
    #NAME="Instruccion(23:5)"
   }
  }
  VTX  747, 0, 0
  {
   COORD (2320,1400)
  }
  TEXT  748, 0, 0
  {
   TEXT "$#NAME"
   RECT (2360,1370,2541,1399)
   ALIGN 9
   MARGINS (1,1)
   PARENT 745
  }
  BUS  749, 0, 0
  {
   NET 750
   VTX 610, 751
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  750, 0, 0
  {
   VARIABLES
   {
    #NAME="cb(63:0)"
   }
  }
  VTX  751, 0, 0
  {
   COORD (3240,1400)
  }
  TEXT  752, 0, 0
  {
   TEXT "$#NAME"
   RECT (3125,1370,3215,1399)
   ALIGN 9
   MARGINS (1,1)
   PARENT 749
  }
  TEXT  753, 0, 0
  {
   TEXT "$#NAME"
   RECT (925,450,1015,479)
   ALIGN 9
   MARGINS (1,1)
   PARENT 754
  }
  BUS  754, 0, 0
  {
   NET 750
   VTX 755, 736
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  755, 0, 0
  {
   COORD (880,480)
  }
  TEXT  756, 0, 0
  {
   TEXT "$#NAME"
   RECT (1239,490,1370,519)
   ALIGN 9
   MARGINS (1,1)
   PARENT 757
  }
  BUS  757, 0, 0
  {
   NET 800
   VTX 737, 805
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  758, 0, 0
  {
   TEXT "$#NAME"
   RECT (175,811,306,840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 759
  }
  BUS  759, 0, 0
  {
   NET 800
   VTX 803, 623
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  760, 0, 0
  {
   TEXT "$#NAME"
   RECT (185,771,295,800)
   ALIGN 9
   MARGINS (1,1)
   PARENT 761
  }
  BUS  761, 0, 0
  {
   NET 793
   VTX 621, 804
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  762, 0, 0
  {
   TEXT "$#NAME"
   RECT (970,558,1080,587)
   ALIGN 4
   MARGINS (1,1)
   PARENT 763
  }
  BUS  763, 0, 0
  {
   NET 793
   VTX 738, 794
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  764, 0, 0
  BUS  765, 0, 0
  {
   NET 764
   VTX 656, 622
  }
  VTX  766, 0, 0
  {
   COORD (440,580)
  }
  VTX  767, 0, 0
  {
   COORD (1960,480)
  }
  VTX  768, 0, 0
  {
   COORD (2620,340)
  }
  VTX  769, 0, 0
  {
   COORD (2620,260)
  }
  VTX  770, 0, 0
  {
   COORD (2620,380)
  }
  VTX  771, 0, 0
  {
   COORD (2620,420)
  }
  VTX  772, 0, 0
  {
   COORD (2620,460)
  }
  VTX  773, 0, 0
  {
   COORD (2620,500)
  }
  VTX  774, 0, 0
  {
   COORD (2620,540)
  }
  VTX  775, 0, 0
  {
   COORD (2620,580)
  }
  VTX  776, 0, 0
  {
   COORD (2620,620)
  }
  VTX  777, 0, 0
  {
   COORD (2620,700)
  }
  VTX  778, 0, 0
  {
   COORD (2627,661)
  }
  VTX  779, 0, 0
  {
   COORD (2460,661)
  }
  BUS  780, 0, 0
  {
   NET 781
   VTX 616, 782
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  781, 0, 0
  {
   VARIABLES
   {
    #NAME="Instruccion(25:0)"
   }
  }
  VTX  782, 0, 0
  {
   COORD (2320,1560)
  }
  TEXT  783, 0, 0
  {
   TEXT "$#NAME"
   RECT (2360,1530,2541,1559)
   ALIGN 9
   MARGINS (1,1)
   PARENT 780
  }
  BUS  784, 0, 0
  {
   NET 785
   VTX 617, 786
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET BUS  785, 0, 0
  {
   VARIABLES
   {
    #NAME="addressB(63:0)"
   }
  }
  VTX  786, 0, 0
  {
   COORD (3020,1560)
  }
  TEXT  787, 0, 0
  {
   TEXT "$#NAME"
   RECT (2837,1530,3003,1559)
   ALIGN 9
   MARGINS (1,1)
   PARENT 784
  }
  VTX  788, 0, 0
  {
   COORD (780,620)
  }
  TEXT  789, 0, 0
  {
   TEXT "$#NAME"
   RECT (782,656,800,685)
   ALIGN 4
   MARGINS (1,1)
   PARENT 674
  }
  TEXT  790, 0, 0
  {
   TEXT "$#NAME"
   RECT (377,931,543,960)
   ALIGN 9
   MARGINS (1,1)
   PARENT 791
  }
  BUS  791, 0, 0
  {
   NET 785
   VTX 822, 820
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  792, 0, 0
  {
   COORD (1500,740)
  }
  NET BUS  793, 0, 0
  {
   VARIABLES
   {
    #NAME="PC4(63:0)"
   }
  }
  VTX  794, 0, 0
  {
   COORD (880,560)
  }
  BUS  795, 0, 0
  {
   NET 793
   VTX 428, 796
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  796, 0, 0
  {
   COORD (1100,740)
  }
  TEXT  797, 0, 0
  {
   TEXT "$#NAME"
   RECT (1095,710,1205,739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 795
  }
  VTX  798, 0, 0
  {
   COORD (960,800)
  }
  VTX  799, 0, 0
  {
   COORD (960,960)
  }
  NET BUS  800, 0, 0
  {
   VARIABLES
   {
    #NAME="RSum(63:0)"
   }
  }
  BUS  801, 0, 0
  {
   NET 785
   VTX 658, 821
  }
  BUS  802, 0, 0
  {
   NET 785
   VTX 821, 822
  }
  VTX  803, 0, 0
  {
   COORD (180,840)
  }
  VTX  804, 0, 0
  {
   COORD (180,800)
  }
  VTX  805, 0, 0
  {
   COORD (1400,520)
  }
  INSTANCE  806, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="Clk"
    #SYMBOL="Input"
   }
   COORD (1080,880)
   VERTEXES ( (2,807) )
  }
  VTX  807, 0, 0
  {
   COORD (1080,880)
  }
  TEXT  808, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (985,863,1029,898)
   ALIGN 6
   MARGINS (1,1)
   PARENT 806
  }
  INSTANCE  809, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #REFERENCE="Rst"
    #SYMBOL="Input"
   }
   COORD (1080,920)
   VERTEXES ( (2,810) )
  }
  VTX  810, 0, 0
  {
   COORD (1080,920)
  }
  TEXT  811, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (983,903,1029,938)
   ALIGN 6
   MARGINS (1,1)
   PARENT 809
  }
  WIRE  812, 0, 0
  {
   NET 813
   VTX 432, 807
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  813, 0, 0
  {
   VARIABLES
   {
    #NAME="Clk"
   }
  }
  TEXT  814, 0, 0
  {
   TEXT "$#NAME"
   RECT (1102,850,1139,879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 812
  }
  WIRE  815, 0, 0
  {
   NET 816
   VTX 433, 810
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  816, 0, 0
  {
   VARIABLES
   {
    #NAME="Rst"
   }
  }
  TEXT  817, 0, 0
  {
   TEXT "$#NAME"
   RECT (1101,890,1139,919)
   ALIGN 9
   MARGINS (1,1)
   PARENT 815
  }
  VTX  818, 0, 0
  {
   COORD (2360,860)
  }
  TEXT  819, 0, 0
  {
   TEXT "$#NAME"
   RECT (2434,830,2466,859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 577
  }
  VTX  820, 0, 0
  {
   COORD (340,960)
  }
  VTX  821, 0, 0
  {
   COORD (600,840)
  }
  VTX  822, 0, 0
  {
   COORD (600,960)
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (6000,2000)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1069918176"
  }
 }
 
 BODY
 {
  TEXT  823, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (4940,1686,5057,1739)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  824, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (5110,1680,5780,1740)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   UPDATE 0
  }
  TEXT  825, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (4941,1744,5012,1797)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
  }
  TEXT  826, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (5110,1740,5780,1800)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   UPDATE 0
  }
  LINE  827, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (4930,1680), (5800,1680) )
   FILL (1,(0,0,0),0)
  }
  LINE  828, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (4930,1740), (5800,1740) )
   FILL (1,(0,0,0),0)
  }
  LINE  829, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (5100,1680), (5100,1800) )
  }
  LINE  830, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (5800,1800), (5800,1540), (4930,1540), (4930,1800), (5800,1800) )
   FILL (1,(0,0,0),0)
  }
  TEXT  831, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (4940,1560,5235,1661)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
  }
  LINE  832, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (5240,1540), (5240,1680) )
  }
  LINE  833, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,4, (0,4,255)
   POINTS ( (5416,1604), (5482,1604) )
   FILL (0,(0,4,255),0)
  }
  LINE  834, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (5385,1600), (5385,1600) )
   FILL (0,(0,4,255),0)
  }
  LINE  835, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,3, (0,4,255)
   POINTS ( (5434,1604), (5450,1564) )
   FILL (0,(0,4,255),0)
  }
  TEXT  836, -4, 0
  {
   PAGEALIGN 10
   OUTLINE 5,0, (49,101,255)
   TEXT "ALDEC"
   RECT (5463,1546,5761,1648)
   MARGINS (1,1)
   COLOR (0,4,255)
   FONT (36,0,0,700,0,0,0,"Arial")
  }
  LINE  837, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,3, (0,4,255)
   POINTS ( (5376,1564), (5351,1627) )
   FILL (0,(0,4,255),0)
  }
  BEZIER  838, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,3, (0,4,255)
   FILL (0,(0,4,255),0)
   ORIGINS ( (5383,1590), (5416,1604), (5383,1615), (5383,1590) )
   CONTROLS (( (5407,1590), (5415,1589)),( (5413,1615), (5410,1615)),( (5383,1607), (5383,1602)) )
  }
  LINE  839, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,4, (0,4,255)
   POINTS ( (5295,1611), (5383,1611) )
   FILL (0,(0,4,255),0)
  }
  LINE  840, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,4, (0,4,255)
   POINTS ( (5302,1594), (5383,1594) )
   FILL (0,(0,4,255),0)
  }
  LINE  841, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (5488,1571), (5311,1571) )
   FILL (0,(0,4,255),0)
  }
  LINE  842, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (5486,1578), (5308,1578) )
   FILL (0,(0,4,255),0)
  }
  LINE  843, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (5500,1586), (5306,1586) )
   FILL (0,(0,4,255),0)
  }
  LINE  844, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (5502,1594), (5310,1594) )
   FILL (0,(0,4,255),0)
  }
  LINE  845, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (5415,1602), (5299,1602) )
   FILL (0,(0,4,255),0)
  }
  LINE  846, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (5480,1611), (5295,1611) )
   FILL (0,(0,4,255),0)
  }
  LINE  847, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (5473,1619), (5292,1619) )
   FILL (0,(0,4,255),0)
  }
  TEXT  848, 0, 0
  {
   PAGEALIGN 10
   TEXT "The Design Verification Company"
   RECT (5282,1636,5734,1670)
   MARGINS (1,1)
   COLOR (0,4,255)
   FONT (12,0,0,700,1,0,0,"Arial")
  }
  LINE  849, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (5467,1627), (5289,1627) )
   FILL (0,(0,4,255),0)
  }
  LINE  850, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (0,4,255)
   POINTS ( (5490,1564), (5314,1564) )
   FILL (0,(0,4,255),0)
  }
 }
 
}

