Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.2 (lin64) Build 272601 Sat Jun 15 11:11:11 MDT 2013
| Date         : Mon Dec  7 18:35:33 2015
| Host         : amdpool-02.ece.cornell.edu running 64-bit Red Hat Enterprise Linux Server release 5.11 (Tikanga)
| Command      : report_utilization -file system_top_wrapper_utilization_synth.rpt -pb system_top_wrapper_utilization_synth.pb
| Design       : system_top_wrapper
| Device       : xc7z020
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GTX Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Loced | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 31449 |     0 |     53200 | 59.11 |
|   LUT as Logic             | 29993 |     0 |     53200 | 56.37 |
|   LUT as Memory            |  1456 |     0 |     17400 |  8.36 |
|     LUT as Distributed RAM |   593 |     0 |           |       |
|     LUT as Shift Register  |   863 |     0 |           |       |
| Slice Registers            | 36950 |    34 |    106400 | 34.72 |
|   Register as Flip Flop    | 36910 |    34 |    106400 | 34.68 |
|   Register as Latch        |    40 |     0 |    106400 |  0.03 |
| F7 Muxes                   |   556 |     0 |     26600 |  2.09 |
| F8 Muxes                   |     3 |     0 |     13300 |  0.02 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis for a more realistic count.


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Loced | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 58.5 |     0 |       140 | 41.78 |
|   RAMB36/FIFO*    |   45 |     0 |       140 | 32.14 |
|     FIFO36E1 only |   13 |       |           |       |
|     RAMB36E1 only |   32 |       |           |       |
|   RAMB18          |   27 |     0 |       280 |  9.64 |
|     RAMB18E1 only |   27 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Loced | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   39 |     0 |       220 | 17.72 |
|   DSP48E1 only |   39 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GTX Specific
----------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Loced | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   43 |     0 |       200 | 21.50 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| IBUFGDS                     |    0 |     0 |       192 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |         0 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         0 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    2 |     0 |       200 |  1.00 |
|   ODDR                      |    2 |       |           |       |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Loced | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    6 |     0 |        32 | 18.75 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    1 |     0 |         4 | 25.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Loced | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+------------+-------+
|  Ref Name  |  Used |
+------------+-------+
| FDRE       | 34288 |
| LUT6       |  8831 |
| LUT4       |  7205 |
| LUT3       |  4856 |
| LUT5       |  4046 |
| LUT2       |  3915 |
| LUT1       |  1650 |
| CARRY4     |  1244 |
| FDSE       |  1171 |
| FDCE       |   958 |
| RAMD32     |   884 |
| SRL16E     |   788 |
| MUXF7      |   556 |
| FDPE       |   493 |
| RAMS32     |   292 |
| BIBUF      |   130 |
| SRLC32E    |    75 |
| LDCE       |    40 |
| DSP48E1    |    39 |
| RAMB36E1   |    32 |
| RAMB18E1   |    27 |
| OBUF       |    21 |
| IBUF       |    20 |
| FIFO36E1   |    13 |
| BUFG       |     5 |
| MUXF8      |     3 |
| ODDR       |     2 |
| OBUFT      |     2 |
| RAMS64E    |     1 |
| PS7        |     1 |
| MMCME2_ADV |     1 |
| IBUFDS     |     1 |
| BUFGCTRL   |     1 |
+------------+-------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


