<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'compute_col_index' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-14T10:44:41.351+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'compute_odd' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-14T10:44:41.282+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'read_col_index' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-14T10:44:41.277+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'read_odd' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-14T10:44:41.272+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'state' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-14T10:44:41.122+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'last_in_data_V_1' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-14T10:44:41.109+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'last_in_data_V_0' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-14T10:44:41.090+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'guard_variable_for_r' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-14T10:44:41.084+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'kernel&lt;(unsigned char)3, (unsigned char)4, (unsigned char)3, 512, 6>' to 'kernel' (fused_cnn_layer.cpp:128:36)" projectName="hls" solutionName="solution1" date="2024-02-14T10:44:38.309+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file fused_cnn_layer.cpp" projectName="hls" solutionName="solution1" date="2024-02-14T10:44:35.726+0100" type="Warning"/>
        <logs message="WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: fused_cnn_layer.cpp:266:22" projectName="hls" solutionName="solution1" date="2024-02-14T10:44:30.191+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls" solutionName="solution1" date="2024-02-14T10:57:56.824+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls" solutionName="solution1" date="2024-02-14T10:57:43.686+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[42]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[42]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.580+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[41]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[41]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.575+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.568+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[42]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[42]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.563+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[41]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[41]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.558+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.552+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.547+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.542+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[46]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[46]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.536+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[45]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[45]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.522+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[44]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[44]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.517+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[43]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[43]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.511+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[38]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[38]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.506+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[37]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[37]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.501+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[47]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[47]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.496+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.491+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.486+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.462+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.456+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.450+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.444+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.438+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.432+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.421+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.416+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[34]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[34]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.411+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.407+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.353+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.348+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.343+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.326+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.313+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.301+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.294+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.287+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.282+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[36]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[36]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.277+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[35]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[35]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.270+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.253+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.248+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.242+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.236+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[34]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[34]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.229+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[33]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[33]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.214+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.199+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.191+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.128+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.112+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[47]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[47]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.101+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[38]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[38]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.097+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[37]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[37]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.091+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[32]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[32]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.068+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.064+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.060+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.054+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.032+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.027+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:04.005+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[44]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[44]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.987+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[43]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[43]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.982+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[40]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[40]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.973+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.969+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[39]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[39]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.965+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.960+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.954+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.950+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.947+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.943+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.938+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.934+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.883+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.879+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.862+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.857+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.852+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;out_r_tready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;out_r_tready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.842+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.836+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.832+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.825+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.821+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.817+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[36]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[36]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.812+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[35]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[35]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.806+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.801+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.798+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[33]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[33]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.792+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.789+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.784+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[40]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[40]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.778+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[39]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[39]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.774+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[32]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[32]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.761+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.752+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.748+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.735+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[46]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[46]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.712+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[45]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[45]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.702+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.699+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.693+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.689+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.686+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="hls" solutionName="solution1" date="2024-02-14T10:57:03.675+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2478.719 ; gain = 306.980 ; free physical = 3186 ; free virtual = 20232&#xA;Contents of report file './report/fused_cnn_layer_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.&#xA;---------------------------------------------------------------------------------------&#xA;| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020&#xA;| Date         : Wed Feb 14 10:55:50 2024&#xA;| Host         : david running 64-bit Ubuntu 22.04.2 LTS&#xA;| Command      : report_timing_summary -file ./report/fused_cnn_layer_timing_synth.rpt&#xA;| Design       : bd_0_wrapper&#xA;| Device       : 7z020-clg400&#xA;| Speed File   : -1  PRODUCTION 1.12 2019-11-22&#xA;---------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;  Merge Timing Exceptions                    :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock (0)&#xA;2. checking constant_clock (0)&#xA;3. checking pulse_width_clock (0)&#xA;4. checking unconstrained_internal_endpoints (0)&#xA;5. checking no_input_delay (100)&#xA;6. checking no_output_delay (75)&#xA;7. checking multiple_clock (0)&#xA;8. checking generated_clocks (0)&#xA;9. checking loops (0)&#xA;10. checking partial_input_delay (0)&#xA;11. checking partial_output_delay (0)&#xA;12. checking latch_loops (0)&#xA;&#xA;&#xA;1. checking no_clock (0)&#xA;------------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock (0)&#xA;------------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock (0)&#xA;---------------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints (0)&#xA;------------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay (100)&#xA;--------------------------------&#xA; There are 100 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay (75)&#xA;--------------------------------&#xA; There are 75 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock (0)&#xA;------------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks (0)&#xA;--------------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops (0)&#xA;---------------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay (0)&#xA;------------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay (0)&#xA;-------------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops (0)&#xA;----------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      2.792        0.000                      0                10063        0.252        0.000                      0                10063        4.500        0.000                       0                  7454  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xA;-----   ------------       ----------      --------------&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              2.792        0.000                      0                10063        0.252        0.000                      0                10063        4.500        0.000                       0                  7454  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        2.792ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             2.792ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg/CLKBWRCLK&#xA;                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg/DIBDI[30]&#xA;                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        6.883ns  (logic 4.370ns (63.486%)  route 2.513ns (36.514%))&#xA;  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xA;    Source Clock Delay      (SCD):    0.973ns&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=7453, unset)         0.973     0.973    bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ap_clk&#xA;                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg/CLKBWRCLK&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])&#xA;                                                      2.454     3.427 r  bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg/DOBDO[1]&#xA;                         net (fo=11, unplaced)        0.800     4.227    bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/kernel_sums_q0[1]&#xA;                         LUT2 (Prop_lut2_I0_O)        0.124     4.351 r  bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg_i_195/O&#xA;                         net (fo=1, unplaced)         0.000     4.351    bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg_i_195_n_4&#xA;                         CARRY4 (Prop_carry4_S[1]_CO[3])&#xA;                                                      0.533     4.884 r  bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg_i_106/CO[3]&#xA;                         net (fo=1, unplaced)         0.009     4.893    bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg_i_106_n_4&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.117     5.010 r  bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg_i_103/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     5.010    bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg_i_103_n_4&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.117     5.127 r  bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg_i_100/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     5.127    bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg_i_100_n_4&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.117     5.244 r  bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg_i_97/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     5.244    bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg_i_97_n_4&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.117     5.361 r  bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg_i_94/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     5.361    bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg_i_94_n_4&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.117     5.478 r  bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg_i_91/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     5.478    bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg_i_91_n_4&#xA;                         CARRY4 (Prop_carry4_CI_CO[3])&#xA;                                                      0.117     5.595 r  bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg_i_88/CO[3]&#xA;                         net (fo=1, unplaced)         0.000     5.595    bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg_i_88_n_4&#xA;                         CARRY4 (Prop_carry4_CI_O[2])&#xA;                                                      0.256     5.851 r  bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg_i_85/O[2]&#xA;                         net (fo=1, unplaced)         0.905     6.756    bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/add_ln229_2_fu_1700_p2[30]&#xA;                         LUT6 (Prop_lut6_I0_O)        0.301     7.057 r  bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg_i_16__1/O&#xA;                         net (fo=1, unplaced)         0.800     7.856    bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg_i_16__1_n_4&#xA;                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg/DIBDI[30]&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xA;                         net (fo=7453, unset)         0.924    10.924    bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ap_clk&#xA;                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg/CLKBWRCLK&#xA;                         clock pessimism              0.000    10.924    &#xA;                         clock uncertainty           -0.035    10.889    &#xA;                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[30])&#xA;                                                     -0.241    10.648    bd_0_i/hls_inst/U0/kernel_U0/kernel_sums_U/kernel_maxes_ram_U/ram_reg&#xA;  -------------------------------------------------------------------&#xA;                         required time                         10.648    &#xA;                         arrival time                          -7.856    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  2.792    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.252ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/U0/read_input_U0/regslice_both_in_0_V_data_V_U/ibuf_inst/ireg_reg[10]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/read_input_U0/regslice_both_in_0_V_data_V_U/obuf_inst/odata_int_reg[10]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.393ns  (logic 0.262ns (66.651%)  route 0.131ns (33.349%))&#xA;  Logic Levels:           1  (LUT3=1)&#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xA;    Destination Clock Delay (DCD):    0.432ns&#xA;    Source Clock Delay      (SCD):    0.410ns&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=7453, unset)         0.410     0.410    bd_0_i/hls_inst/U0/read_input_U0/regslice_both_in_0_V_data_V_U/ibuf_inst/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/read_input_U0/regslice_both_in_0_V_data_V_U/ibuf_inst/ireg_reg[10]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/read_input_U0/regslice_both_in_0_V_data_V_U/ibuf_inst/ireg_reg[10]/Q&#xA;                         net (fo=1, unplaced)         0.131     0.705    bd_0_i/hls_inst/U0/read_input_U0/regslice_both_in_0_V_data_V_U/ibuf_inst/ireg_reg_n_4_[10]&#xA;                         LUT3 (Prop_lut3_I2_O)        0.098     0.803 r  bd_0_i/hls_inst/U0/read_input_U0/regslice_both_in_0_V_data_V_U/ibuf_inst/odata_int[10]_i_1/O&#xA;                         net (fo=1, unplaced)         0.000     0.803    bd_0_i/hls_inst/U0/read_input_U0/regslice_both_in_0_V_data_V_U/obuf_inst/odata_int_reg[64]_0[10]&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/read_input_U0/regslice_both_in_0_V_data_V_U/obuf_inst/odata_int_reg[10]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=7453, unset)         0.432     0.432    bd_0_i/hls_inst/U0/read_input_U0/regslice_both_in_0_V_data_V_U/obuf_inst/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/read_input_U0/regslice_both_in_0_V_data_V_U/obuf_inst/odata_int_reg[10]/C&#xA;                         clock pessimism              0.000     0.432    &#xA;                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/read_input_U0/regslice_both_in_0_V_data_V_U/obuf_inst/odata_int_reg[10]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.552    &#xA;                         arrival time                           0.803    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.252    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 5.000 }&#xA;Period(ns):         10.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/U0/kernel_U0/fused_cnn_layer_mg8j_U22/fused_cnn_layer_mg8j_DSP48_0_U/p/CLK&#xA;Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500                bd_0_i/hls_inst/U0/input_lower_0_V_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][0]/C&#xA;High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                bd_0_i/hls_inst/U0/input_lower_0_V_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[0][0]/C&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;" projectName="hls" solutionName="solution1" date="2024-02-14T10:55:50.972+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
