

================================================================
== Vitis HLS Report for 'drive_group_head_phase'
================================================================
* Date:           Sat Nov 29 03:04:53 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        scheduler_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.578 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |      Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret1_run_single_head_fu_1576  |run_single_head  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |call_ret2_run_single_head_fu_1624  |run_single_head  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |call_ret3_run_single_head_fu_1672  |run_single_head  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |call_ret_run_single_head_fu_1720   |run_single_head  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +-----------------------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.57>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_r" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 2 'read' 'start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%layer_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 3 'read' 'layer_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read83" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 4 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_2 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read82" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 5 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read81" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 6 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_4 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read80" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 7 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_5 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read79" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 8 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_6 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 9 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_7 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read77" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 10 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_8 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read76" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 11 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_9 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read75" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 12 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_10 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read74" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 13 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_11 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read73" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 14 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_12 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read72" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 15 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_13 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read71" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 16 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_14 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read70" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 17 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_15 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read69" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 18 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_16 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read68" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 19 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_17 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read67" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 20 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_18 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read66" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 21 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_19 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 22 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_20 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read64" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 23 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_21 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read63" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 24 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_22 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read62" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 25 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_23 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read61" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 26 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_24 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read60" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 27 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_25 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read59" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 28 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_26 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read58" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 29 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_27 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read57" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 30 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_28 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 31 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_29 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read55" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 32 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_30 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read54" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 33 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_31 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read53" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 34 'read' 'p_read_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_32 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read52" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 35 'read' 'p_read_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_33 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 36 'read' 'p_read_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_34 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read50" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 37 'read' 'p_read_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_35 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read49" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 38 'read' 'p_read_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_36 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read48" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 39 'read' 'p_read_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_37 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read47" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 40 'read' 'p_read_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_38 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 41 'read' 'p_read_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_39 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read45" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 42 'read' 'p_read_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_40 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 43 'read' 'p_read_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_41 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 44 'read' 'p_read_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_42 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read42" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 45 'read' 'p_read_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_43 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 46 'read' 'p_read_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_44 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 47 'read' 'p_read_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_45 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read39" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 48 'read' 'p_read_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_46 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read38" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 49 'read' 'p_read_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_47 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read37" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 50 'read' 'p_read_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_48 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read36" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 51 'read' 'p_read_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_49 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read35" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 52 'read' 'p_read_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_50 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read34" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 53 'read' 'p_read_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_51 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read33" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 54 'read' 'p_read_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_52 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read32" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 55 'read' 'p_read_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_53 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read31" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 56 'read' 'p_read_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read3039 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read30" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 57 'read' 'p_read3039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_54 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read29" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 58 'read' 'p_read_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_55 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read28" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 59 'read' 'p_read_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read_56 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read27" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 60 'read' 'p_read_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read_57 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read26" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 61 'read' 'p_read_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_read_58 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read25" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 62 'read' 'p_read_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_read_59 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read24" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 63 'read' 'p_read_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_read_1 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_compute_op_read_13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 64 'read' 'head_ctx_ref_compute_op_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_read_2 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_compute_op_read_12" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 65 'read' 'head_ctx_ref_compute_op_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_read_3 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_compute_op_read_11" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 66 'read' 'head_ctx_ref_compute_op_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_read_7 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_compute_op_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 67 'read' 'head_ctx_ref_compute_op_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_read_60 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read19" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 68 'read' 'p_read_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_read_61 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read18" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 69 'read' 'p_read_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_read_62 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read17" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 70 'read' 'p_read_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_read_63 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read16" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 71 'read' 'p_read_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_read_64 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read15" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 72 'read' 'p_read_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_read_65 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 73 'read' 'p_read_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_read_66 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 74 'read' 'p_read_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_read_67 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read12" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 75 'read' 'p_read_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_read_68 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read11" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 76 'read' 'p_read_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_read1019 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read10" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 77 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_read918 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read9" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 78 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_read817 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read8" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 79 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_read_1 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_phase_read_9" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 80 'read' 'head_ctx_ref_phase_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_read_2 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_phase_read_8" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 81 'read' 'head_ctx_ref_phase_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_read_3 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_phase_read_7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 82 'read' 'head_ctx_ref_phase_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_read13 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %head_ctx_ref_phase_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 83 'read' 'head_ctx_ref_phase_read13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_read312 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 84 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_read211 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 85 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_read110 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 86 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_read_69 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 87 'read' 'p_read_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i4 %head_ctx_ref_compute_op_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 88 'zext' 'zext_ln192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln192_1 = zext i4 %head_ctx_ref_compute_op_read_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 89 'zext' 'zext_ln192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln192_2 = zext i4 %head_ctx_ref_compute_op_read_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 90 'zext' 'zext_ln192_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln192_3 = zext i4 %head_ctx_ref_compute_op_read_7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 91 'zext' 'zext_ln192_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln192_4 = zext i4 %head_ctx_ref_phase_read_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 92 'zext' 'zext_ln192_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln192_5 = zext i4 %head_ctx_ref_phase_read_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 93 'zext' 'zext_ln192_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln192_6 = zext i4 %head_ctx_ref_phase_read_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 94 'zext' 'zext_ln192_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln192_7 = zext i4 %head_ctx_ref_phase_read13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 95 'zext' 'zext_ln192_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.79ns)   --->   "%icmp_ln205 = icmp_eq  i4 %head_ctx_ref_phase_read13, i4 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:205]   --->   Operation 96 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.42ns)   --->   "%br_ln205 = br i1 %icmp_ln205, void %if.then, void %for.inc" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:205]   --->   Operation 97 'br' 'br_ln205' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 98 [1/1] (0.79ns)   --->   "%icmp_ln206 = icmp_eq  i4 %head_ctx_ref_phase_read13, i4 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206]   --->   Operation 98 'icmp' 'icmp_ln206' <Predicate = (!icmp_ln205)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.28ns)   --->   "%and_ln206 = and i1 %icmp_ln206, i1 %start_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206]   --->   Operation 99 'and' 'and_ln206' <Predicate = (!icmp_ln205)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (2.92ns)   --->   "%call_ret1 = call i67 @run_single_head, i32 %p_read_69, i32 %p_read_69, i4 %head_ctx_ref_phase_read13, i1 %p_read817, i1 %p_read_67, i4 %head_ctx_ref_compute_op_read_7, i1 %and_ln206, i1 %p_read_55, i1 %p_read_52, i1 %p_read_48, i1 %p_read_44, i1 %p_read_40, i1 %p_read_36, i1 %p_read_32, i1 %p_read_28, i1 %p_read_24, i1 %p_read_20, i1 %p_read_16, i1 %p_read_12, i1 %p_read_8, i1 %p_read_4, i32 %layer_idx_read, i1 %and_ln206" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 100 'call' 'call_ret1' <Predicate = (!icmp_ln205)> <Delay = 2.92> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_compute_done_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 101 'extractvalue' 'head_ctx_ref_att_value_compute_done_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_compute_done_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 102 'extractvalue' 'head_ctx_ref_softmax_compute_done_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_compute_done_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 103 'extractvalue' 'head_ctx_ref_val_scale_compute_done_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_compute_done_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 104 'extractvalue' 'head_ctx_ref_att_scores_compute_done_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_compute_done_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 105 'extractvalue' 'head_ctx_ref_v_compute_done_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_compute_done_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 106 'extractvalue' 'head_ctx_ref_k_compute_done_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_compute_done_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 107 'extractvalue' 'head_ctx_ref_q_compute_done_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_started_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 108 'extractvalue' 'head_ctx_ref_att_value_started_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_started_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 109 'extractvalue' 'head_ctx_ref_softmax_started_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_started_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 110 'extractvalue' 'head_ctx_ref_val_scale_started_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_started_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 111 'extractvalue' 'head_ctx_ref_att_scores_started_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_started_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 112 'extractvalue' 'head_ctx_ref_v_started_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_started_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 113 'extractvalue' 'head_ctx_ref_k_started_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_started_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 114 'extractvalue' 'head_ctx_ref_q_started_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%head_ctx_ref_start_head_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 115 'extractvalue' 'head_ctx_ref_start_head_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 116 'extractvalue' 'head_ctx_ref_compute_op_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_start_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 117 'extractvalue' 'head_ctx_ref_compute_start_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_done_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 118 'extractvalue' 'head_ctx_ref_compute_done_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_ready_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 119 'extractvalue' 'head_ctx_ref_compute_ready_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 120 'extractvalue' 'head_ctx_ref_phase_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%head_done_4 = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 121 'extractvalue' 'head_done_4' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%head_ctx_ref_layer_stamp_0_ret = extractvalue i67 %call_ret1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 122 'extractvalue' 'head_ctx_ref_layer_stamp_0_ret' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.42ns)   --->   "%br_ln212 = br void %for.inc" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:212]   --->   Operation 123 'br' 'br_ln212' <Predicate = (!icmp_ln205)> <Delay = 0.42>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_0_0 = phi i8 %zext_ln192_7, void %entry, i8 %head_ctx_ref_phase_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 124 'phi' 'head_ctx_ref_phase_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_ready_0_0 = phi i1 %p_read817, void %entry, i1 %head_ctx_ref_compute_ready_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 125 'phi' 'head_ctx_ref_compute_ready_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_done_0_0 = phi i1 %p_read_67, void %entry, i1 %head_ctx_ref_compute_done_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 126 'phi' 'head_ctx_ref_compute_done_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_start_0_0 = phi i1 %p_read_63, void %entry, i1 %head_ctx_ref_compute_start_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 127 'phi' 'head_ctx_ref_compute_start_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_0_0 = phi i8 %zext_ln192_3, void %entry, i8 %head_ctx_ref_compute_op_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 128 'phi' 'head_ctx_ref_compute_op_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%head_ctx_ref_start_head_0_0 = phi i1 %p_read_59, void %entry, i1 %head_ctx_ref_start_head_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 129 'phi' 'head_ctx_ref_start_head_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_started_0_0 = phi i1 %p_read_55, void %entry, i1 %head_ctx_ref_q_started_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 130 'phi' 'head_ctx_ref_q_started_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_started_0_0 = phi i1 %p_read_52, void %entry, i1 %head_ctx_ref_k_started_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 131 'phi' 'head_ctx_ref_k_started_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_started_0_0 = phi i1 %p_read_48, void %entry, i1 %head_ctx_ref_v_started_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 132 'phi' 'head_ctx_ref_v_started_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_started_0_0 = phi i1 %p_read_44, void %entry, i1 %head_ctx_ref_att_scores_started_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 133 'phi' 'head_ctx_ref_att_scores_started_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_started_0_0 = phi i1 %p_read_40, void %entry, i1 %head_ctx_ref_val_scale_started_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 134 'phi' 'head_ctx_ref_val_scale_started_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_started_0_0 = phi i1 %p_read_36, void %entry, i1 %head_ctx_ref_softmax_started_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 135 'phi' 'head_ctx_ref_softmax_started_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_started_0_0 = phi i1 %p_read_32, void %entry, i1 %head_ctx_ref_att_value_started_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 136 'phi' 'head_ctx_ref_att_value_started_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_compute_done_0_0 = phi i1 %p_read_28, void %entry, i1 %head_ctx_ref_q_compute_done_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 137 'phi' 'head_ctx_ref_q_compute_done_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_compute_done_0_0 = phi i1 %p_read_24, void %entry, i1 %head_ctx_ref_k_compute_done_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 138 'phi' 'head_ctx_ref_k_compute_done_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_compute_done_0_0 = phi i1 %p_read_20, void %entry, i1 %head_ctx_ref_v_compute_done_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 139 'phi' 'head_ctx_ref_v_compute_done_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_compute_done_0_0 = phi i1 %p_read_16, void %entry, i1 %head_ctx_ref_att_scores_compute_done_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 140 'phi' 'head_ctx_ref_att_scores_compute_done_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_compute_done_0_0 = phi i1 %p_read_12, void %entry, i1 %head_ctx_ref_val_scale_compute_done_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 141 'phi' 'head_ctx_ref_val_scale_compute_done_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_compute_done_0_0 = phi i1 %p_read_8, void %entry, i1 %head_ctx_ref_softmax_compute_done_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 142 'phi' 'head_ctx_ref_softmax_compute_done_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_compute_done_0_0 = phi i1 %p_read_4, void %entry, i1 %head_ctx_ref_att_value_compute_done_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 143 'phi' 'head_ctx_ref_att_value_compute_done_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%head_ctx_ref_layer_stamp_0_0 = phi i32 %p_read_69, void %entry, i32 %head_ctx_ref_layer_stamp_0_ret, void %if.then" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 144 'phi' 'head_ctx_ref_layer_stamp_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%group_finished_1 = phi i1 1, void %entry, i1 %head_done_4, void %if.then"   --->   Operation 145 'phi' 'group_finished_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.79ns)   --->   "%icmp_ln205_1 = icmp_eq  i4 %head_ctx_ref_phase_read_3, i4 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:205]   --->   Operation 146 'icmp' 'icmp_ln205_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.42ns)   --->   "%br_ln205 = br i1 %icmp_ln205_1, void %if.then.1, void %for.inc.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:205]   --->   Operation 147 'br' 'br_ln205' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 148 [1/1] (0.79ns)   --->   "%icmp_ln206_1 = icmp_eq  i4 %head_ctx_ref_phase_read_3, i4 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206]   --->   Operation 148 'icmp' 'icmp_ln206_1' <Predicate = (!icmp_ln205_1)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.28ns)   --->   "%and_ln206_1 = and i1 %icmp_ln206_1, i1 %start_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206]   --->   Operation 149 'and' 'and_ln206_1' <Predicate = (!icmp_ln205_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (2.92ns)   --->   "%call_ret2 = call i67 @run_single_head, i32 %p_read110, i32 %p_read110, i4 %head_ctx_ref_phase_read_3, i1 %p_read918, i1 %p_read_66, i4 %head_ctx_ref_compute_op_read_3, i1 %and_ln206_1, i1 %p_read_54, i1 %p_read_51, i1 %p_read_47, i1 %p_read_43, i1 %p_read_39, i1 %p_read_35, i1 %p_read_31, i1 %p_read_27, i1 %p_read_23, i1 %p_read_19, i1 %p_read_15, i1 %p_read_11, i1 %p_read_7, i1 %p_read_3, i32 %layer_idx_read, i1 %and_ln206_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 150 'call' 'call_ret2' <Predicate = (!icmp_ln205_1)> <Delay = 2.92> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_compute_done_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 151 'extractvalue' 'head_ctx_ref_att_value_compute_done_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_compute_done_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 152 'extractvalue' 'head_ctx_ref_softmax_compute_done_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_compute_done_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 153 'extractvalue' 'head_ctx_ref_val_scale_compute_done_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_compute_done_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 154 'extractvalue' 'head_ctx_ref_att_scores_compute_done_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_compute_done_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 155 'extractvalue' 'head_ctx_ref_v_compute_done_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_compute_done_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 156 'extractvalue' 'head_ctx_ref_k_compute_done_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_compute_done_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 157 'extractvalue' 'head_ctx_ref_q_compute_done_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_started_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 158 'extractvalue' 'head_ctx_ref_att_value_started_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_started_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 159 'extractvalue' 'head_ctx_ref_softmax_started_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_started_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 160 'extractvalue' 'head_ctx_ref_val_scale_started_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_started_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 161 'extractvalue' 'head_ctx_ref_att_scores_started_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_started_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 162 'extractvalue' 'head_ctx_ref_v_started_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_started_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 163 'extractvalue' 'head_ctx_ref_k_started_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_started_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 164 'extractvalue' 'head_ctx_ref_q_started_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%head_ctx_ref_start_head_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 165 'extractvalue' 'head_ctx_ref_start_head_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 166 'extractvalue' 'head_ctx_ref_compute_op_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_start_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 167 'extractvalue' 'head_ctx_ref_compute_start_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_done_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 168 'extractvalue' 'head_ctx_ref_compute_done_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_ready_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 169 'extractvalue' 'head_ctx_ref_compute_ready_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 170 'extractvalue' 'head_ctx_ref_phase_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node group_finished_2)   --->   "%head_done = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 171 'extractvalue' 'head_done' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%head_ctx_ref_layer_stamp_1_ret = extractvalue i67 %call_ret2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 172 'extractvalue' 'head_ctx_ref_layer_stamp_1_ret' <Predicate = (!icmp_ln205_1)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.28ns) (out node of the LUT)   --->   "%group_finished_2 = and i1 %head_done, i1 %group_finished_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:211]   --->   Operation 173 'and' 'group_finished_2' <Predicate = (!icmp_ln205_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.42ns)   --->   "%br_ln212 = br void %for.inc.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:212]   --->   Operation 174 'br' 'br_ln212' <Predicate = (!icmp_ln205_1)> <Delay = 0.42>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_1_0 = phi i8 %zext_ln192_6, void %for.inc, i8 %head_ctx_ref_phase_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 175 'phi' 'head_ctx_ref_phase_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_ready_1_0 = phi i1 %p_read918, void %for.inc, i1 %head_ctx_ref_compute_ready_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 176 'phi' 'head_ctx_ref_compute_ready_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_done_1_0 = phi i1 %p_read_66, void %for.inc, i1 %head_ctx_ref_compute_done_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 177 'phi' 'head_ctx_ref_compute_done_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_start_1_0 = phi i1 %p_read_62, void %for.inc, i1 %head_ctx_ref_compute_start_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 178 'phi' 'head_ctx_ref_compute_start_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_1_0 = phi i8 %zext_ln192_2, void %for.inc, i8 %head_ctx_ref_compute_op_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 179 'phi' 'head_ctx_ref_compute_op_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%head_ctx_ref_start_head_1_0 = phi i1 %p_read_58, void %for.inc, i1 %head_ctx_ref_start_head_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 180 'phi' 'head_ctx_ref_start_head_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_started_1_0 = phi i1 %p_read_54, void %for.inc, i1 %head_ctx_ref_q_started_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 181 'phi' 'head_ctx_ref_q_started_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_started_1_0 = phi i1 %p_read_51, void %for.inc, i1 %head_ctx_ref_k_started_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 182 'phi' 'head_ctx_ref_k_started_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_started_1_0 = phi i1 %p_read_47, void %for.inc, i1 %head_ctx_ref_v_started_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 183 'phi' 'head_ctx_ref_v_started_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_started_1_0 = phi i1 %p_read_43, void %for.inc, i1 %head_ctx_ref_att_scores_started_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 184 'phi' 'head_ctx_ref_att_scores_started_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_started_1_0 = phi i1 %p_read_39, void %for.inc, i1 %head_ctx_ref_val_scale_started_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 185 'phi' 'head_ctx_ref_val_scale_started_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_started_1_0 = phi i1 %p_read_35, void %for.inc, i1 %head_ctx_ref_softmax_started_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 186 'phi' 'head_ctx_ref_softmax_started_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_started_1_0 = phi i1 %p_read_31, void %for.inc, i1 %head_ctx_ref_att_value_started_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 187 'phi' 'head_ctx_ref_att_value_started_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_compute_done_1_0 = phi i1 %p_read_27, void %for.inc, i1 %head_ctx_ref_q_compute_done_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 188 'phi' 'head_ctx_ref_q_compute_done_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_compute_done_1_0 = phi i1 %p_read_23, void %for.inc, i1 %head_ctx_ref_k_compute_done_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 189 'phi' 'head_ctx_ref_k_compute_done_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_compute_done_1_0 = phi i1 %p_read_19, void %for.inc, i1 %head_ctx_ref_v_compute_done_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 190 'phi' 'head_ctx_ref_v_compute_done_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_compute_done_1_0 = phi i1 %p_read_15, void %for.inc, i1 %head_ctx_ref_att_scores_compute_done_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 191 'phi' 'head_ctx_ref_att_scores_compute_done_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_compute_done_1_0 = phi i1 %p_read_11, void %for.inc, i1 %head_ctx_ref_val_scale_compute_done_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 192 'phi' 'head_ctx_ref_val_scale_compute_done_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_compute_done_1_0 = phi i1 %p_read_7, void %for.inc, i1 %head_ctx_ref_softmax_compute_done_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 193 'phi' 'head_ctx_ref_softmax_compute_done_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_compute_done_1_0 = phi i1 %p_read_3, void %for.inc, i1 %head_ctx_ref_att_value_compute_done_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 194 'phi' 'head_ctx_ref_att_value_compute_done_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%head_ctx_ref_layer_stamp_1_0 = phi i32 %p_read110, void %for.inc, i32 %head_ctx_ref_layer_stamp_1_ret, void %if.then.1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 195 'phi' 'head_ctx_ref_layer_stamp_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%group_finished_3 = phi i1 %group_finished_1, void %for.inc, i1 %group_finished_2, void %if.then.1"   --->   Operation 196 'phi' 'group_finished_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.79ns)   --->   "%icmp_ln205_2 = icmp_eq  i4 %head_ctx_ref_phase_read_2, i4 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:205]   --->   Operation 197 'icmp' 'icmp_ln205_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.42ns)   --->   "%br_ln205 = br i1 %icmp_ln205_2, void %if.then.2, void %for.inc.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:205]   --->   Operation 198 'br' 'br_ln205' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 199 [1/1] (0.79ns)   --->   "%icmp_ln206_2 = icmp_eq  i4 %head_ctx_ref_phase_read_2, i4 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206]   --->   Operation 199 'icmp' 'icmp_ln206_2' <Predicate = (!icmp_ln205_2)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.28ns)   --->   "%and_ln206_2 = and i1 %icmp_ln206_2, i1 %start_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206]   --->   Operation 200 'and' 'and_ln206_2' <Predicate = (!icmp_ln205_2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (2.92ns)   --->   "%call_ret3 = call i67 @run_single_head, i32 %p_read211, i32 %p_read211, i4 %head_ctx_ref_phase_read_2, i1 %p_read1019, i1 %p_read_65, i4 %head_ctx_ref_compute_op_read_2, i1 %and_ln206_2, i1 %p_read3039, i1 %p_read_50, i1 %p_read_46, i1 %p_read_42, i1 %p_read_38, i1 %p_read_34, i1 %p_read_30, i1 %p_read_26, i1 %p_read_22, i1 %p_read_18, i1 %p_read_14, i1 %p_read_10, i1 %p_read_6, i1 %p_read_2, i32 %layer_idx_read, i1 %and_ln206_2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 201 'call' 'call_ret3' <Predicate = (!icmp_ln205_2)> <Delay = 2.92> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_compute_done_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 202 'extractvalue' 'head_ctx_ref_att_value_compute_done_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_compute_done_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 203 'extractvalue' 'head_ctx_ref_softmax_compute_done_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_compute_done_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 204 'extractvalue' 'head_ctx_ref_val_scale_compute_done_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_compute_done_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 205 'extractvalue' 'head_ctx_ref_att_scores_compute_done_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_compute_done_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 206 'extractvalue' 'head_ctx_ref_v_compute_done_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_compute_done_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 207 'extractvalue' 'head_ctx_ref_k_compute_done_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_compute_done_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 208 'extractvalue' 'head_ctx_ref_q_compute_done_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_started_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 209 'extractvalue' 'head_ctx_ref_att_value_started_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_started_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 210 'extractvalue' 'head_ctx_ref_softmax_started_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_started_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 211 'extractvalue' 'head_ctx_ref_val_scale_started_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_started_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 212 'extractvalue' 'head_ctx_ref_att_scores_started_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_started_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 213 'extractvalue' 'head_ctx_ref_v_started_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_started_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 214 'extractvalue' 'head_ctx_ref_k_started_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_started_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 215 'extractvalue' 'head_ctx_ref_q_started_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%head_ctx_ref_start_head_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 216 'extractvalue' 'head_ctx_ref_start_head_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 217 'extractvalue' 'head_ctx_ref_compute_op_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_start_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 218 'extractvalue' 'head_ctx_ref_compute_start_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_done_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 219 'extractvalue' 'head_ctx_ref_compute_done_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_ready_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 220 'extractvalue' 'head_ctx_ref_compute_ready_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 221 'extractvalue' 'head_ctx_ref_phase_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node group_finished_4)   --->   "%head_done_1 = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 222 'extractvalue' 'head_done_1' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%head_ctx_ref_layer_stamp_2_ret = extractvalue i67 %call_ret3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 223 'extractvalue' 'head_ctx_ref_layer_stamp_2_ret' <Predicate = (!icmp_ln205_2)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.28ns) (out node of the LUT)   --->   "%group_finished_4 = and i1 %head_done_1, i1 %group_finished_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:211]   --->   Operation 224 'and' 'group_finished_4' <Predicate = (!icmp_ln205_2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.42ns)   --->   "%br_ln212 = br void %for.inc.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:212]   --->   Operation 225 'br' 'br_ln212' <Predicate = (!icmp_ln205_2)> <Delay = 0.42>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_2_0 = phi i8 %zext_ln192_5, void %for.inc.1, i8 %head_ctx_ref_phase_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 226 'phi' 'head_ctx_ref_phase_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_ready_2_0 = phi i1 %p_read1019, void %for.inc.1, i1 %head_ctx_ref_compute_ready_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 227 'phi' 'head_ctx_ref_compute_ready_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_done_2_0 = phi i1 %p_read_65, void %for.inc.1, i1 %head_ctx_ref_compute_done_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 228 'phi' 'head_ctx_ref_compute_done_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_start_2_0 = phi i1 %p_read_61, void %for.inc.1, i1 %head_ctx_ref_compute_start_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 229 'phi' 'head_ctx_ref_compute_start_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_2_0 = phi i8 %zext_ln192_1, void %for.inc.1, i8 %head_ctx_ref_compute_op_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 230 'phi' 'head_ctx_ref_compute_op_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%head_ctx_ref_start_head_2_0 = phi i1 %p_read_57, void %for.inc.1, i1 %head_ctx_ref_start_head_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 231 'phi' 'head_ctx_ref_start_head_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_started_2_0 = phi i1 %p_read3039, void %for.inc.1, i1 %head_ctx_ref_q_started_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 232 'phi' 'head_ctx_ref_q_started_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_started_2_0 = phi i1 %p_read_50, void %for.inc.1, i1 %head_ctx_ref_k_started_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 233 'phi' 'head_ctx_ref_k_started_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_started_2_0 = phi i1 %p_read_46, void %for.inc.1, i1 %head_ctx_ref_v_started_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 234 'phi' 'head_ctx_ref_v_started_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_started_2_0 = phi i1 %p_read_42, void %for.inc.1, i1 %head_ctx_ref_att_scores_started_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 235 'phi' 'head_ctx_ref_att_scores_started_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_started_2_0 = phi i1 %p_read_38, void %for.inc.1, i1 %head_ctx_ref_val_scale_started_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 236 'phi' 'head_ctx_ref_val_scale_started_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_started_2_0 = phi i1 %p_read_34, void %for.inc.1, i1 %head_ctx_ref_softmax_started_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 237 'phi' 'head_ctx_ref_softmax_started_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_started_2_0 = phi i1 %p_read_30, void %for.inc.1, i1 %head_ctx_ref_att_value_started_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 238 'phi' 'head_ctx_ref_att_value_started_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_compute_done_2_0 = phi i1 %p_read_26, void %for.inc.1, i1 %head_ctx_ref_q_compute_done_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 239 'phi' 'head_ctx_ref_q_compute_done_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_compute_done_2_0 = phi i1 %p_read_22, void %for.inc.1, i1 %head_ctx_ref_k_compute_done_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 240 'phi' 'head_ctx_ref_k_compute_done_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_compute_done_2_0 = phi i1 %p_read_18, void %for.inc.1, i1 %head_ctx_ref_v_compute_done_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 241 'phi' 'head_ctx_ref_v_compute_done_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_compute_done_2_0 = phi i1 %p_read_14, void %for.inc.1, i1 %head_ctx_ref_att_scores_compute_done_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 242 'phi' 'head_ctx_ref_att_scores_compute_done_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_compute_done_2_0 = phi i1 %p_read_10, void %for.inc.1, i1 %head_ctx_ref_val_scale_compute_done_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 243 'phi' 'head_ctx_ref_val_scale_compute_done_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_compute_done_2_0 = phi i1 %p_read_6, void %for.inc.1, i1 %head_ctx_ref_softmax_compute_done_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 244 'phi' 'head_ctx_ref_softmax_compute_done_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_compute_done_2_0 = phi i1 %p_read_2, void %for.inc.1, i1 %head_ctx_ref_att_value_compute_done_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 245 'phi' 'head_ctx_ref_att_value_compute_done_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%head_ctx_ref_layer_stamp_2_0 = phi i32 %p_read211, void %for.inc.1, i32 %head_ctx_ref_layer_stamp_2_ret, void %if.then.2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 246 'phi' 'head_ctx_ref_layer_stamp_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%group_finished_5 = phi i1 %group_finished_3, void %for.inc.1, i1 %group_finished_4, void %if.then.2"   --->   Operation 247 'phi' 'group_finished_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.79ns)   --->   "%icmp_ln205_3 = icmp_eq  i4 %head_ctx_ref_phase_read_1, i4 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:205]   --->   Operation 248 'icmp' 'icmp_ln205_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.42ns)   --->   "%br_ln205 = br i1 %icmp_ln205_3, void %if.then.3, void %for.end" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:205]   --->   Operation 249 'br' 'br_ln205' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 250 [1/1] (0.79ns)   --->   "%icmp_ln206_3 = icmp_eq  i4 %head_ctx_ref_phase_read_1, i4 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206]   --->   Operation 250 'icmp' 'icmp_ln206_3' <Predicate = (!icmp_ln205_3)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.28ns)   --->   "%and_ln206_3 = and i1 %icmp_ln206_3, i1 %start_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:206]   --->   Operation 251 'and' 'and_ln206_3' <Predicate = (!icmp_ln205_3)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (2.92ns)   --->   "%call_ret = call i67 @run_single_head, i32 %p_read312, i32 %p_read312, i4 %head_ctx_ref_phase_read_1, i1 %p_read_68, i1 %p_read_64, i4 %head_ctx_ref_compute_op_read_1, i1 %and_ln206_3, i1 %p_read_53, i1 %p_read_49, i1 %p_read_45, i1 %p_read_41, i1 %p_read_37, i1 %p_read_33, i1 %p_read_29, i1 %p_read_25, i1 %p_read_21, i1 %p_read_17, i1 %p_read_13, i1 %p_read_9, i1 %p_read_5, i1 %p_read_1, i32 %layer_idx_read, i1 %and_ln206_3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 252 'call' 'call_ret' <Predicate = (!icmp_ln205_3)> <Delay = 2.92> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_compute_done_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 253 'extractvalue' 'head_ctx_ref_att_value_compute_done_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_compute_done_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 254 'extractvalue' 'head_ctx_ref_softmax_compute_done_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_compute_done_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 255 'extractvalue' 'head_ctx_ref_val_scale_compute_done_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_compute_done_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 256 'extractvalue' 'head_ctx_ref_att_scores_compute_done_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_compute_done_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 257 'extractvalue' 'head_ctx_ref_v_compute_done_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_compute_done_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 258 'extractvalue' 'head_ctx_ref_k_compute_done_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_compute_done_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 259 'extractvalue' 'head_ctx_ref_q_compute_done_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_started_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 260 'extractvalue' 'head_ctx_ref_att_value_started_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_started_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 261 'extractvalue' 'head_ctx_ref_softmax_started_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_started_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 262 'extractvalue' 'head_ctx_ref_val_scale_started_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_started_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 263 'extractvalue' 'head_ctx_ref_att_scores_started_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_started_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 264 'extractvalue' 'head_ctx_ref_v_started_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_started_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 265 'extractvalue' 'head_ctx_ref_k_started_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_started_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 266 'extractvalue' 'head_ctx_ref_q_started_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%head_ctx_ref_start_head_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 267 'extractvalue' 'head_ctx_ref_start_head_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 268 'extractvalue' 'head_ctx_ref_compute_op_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_start_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 269 'extractvalue' 'head_ctx_ref_compute_start_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_done_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 270 'extractvalue' 'head_ctx_ref_compute_done_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_ready_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 271 'extractvalue' 'head_ctx_ref_compute_ready_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 272 'extractvalue' 'head_ctx_ref_phase_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node group_finished_6)   --->   "%head_done_2 = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 273 'extractvalue' 'head_done_2' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%head_ctx_ref_layer_stamp_3_ret = extractvalue i67 %call_ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:207]   --->   Operation 274 'extractvalue' 'head_ctx_ref_layer_stamp_3_ret' <Predicate = (!icmp_ln205_3)> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.28ns) (out node of the LUT)   --->   "%group_finished_6 = and i1 %head_done_2, i1 %group_finished_5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:211]   --->   Operation 275 'and' 'group_finished_6' <Predicate = (!icmp_ln205_3)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.42ns)   --->   "%br_ln212 = br void %for.end" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:212]   --->   Operation 276 'br' 'br_ln212' <Predicate = (!icmp_ln205_3)> <Delay = 0.42>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%head_ctx_ref_phase_3_0 = phi i8 %zext_ln192_4, void %for.inc.2, i8 %head_ctx_ref_phase_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 277 'phi' 'head_ctx_ref_phase_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_ready_3_0 = phi i1 %p_read_68, void %for.inc.2, i1 %head_ctx_ref_compute_ready_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 278 'phi' 'head_ctx_ref_compute_ready_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_done_3_0 = phi i1 %p_read_64, void %for.inc.2, i1 %head_ctx_ref_compute_done_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 279 'phi' 'head_ctx_ref_compute_done_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_start_3_0 = phi i1 %p_read_60, void %for.inc.2, i1 %head_ctx_ref_compute_start_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 280 'phi' 'head_ctx_ref_compute_start_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%head_ctx_ref_compute_op_3_0 = phi i8 %zext_ln192, void %for.inc.2, i8 %head_ctx_ref_compute_op_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 281 'phi' 'head_ctx_ref_compute_op_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%head_ctx_ref_start_head_3_0 = phi i1 %p_read_56, void %for.inc.2, i1 %head_ctx_ref_start_head_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 282 'phi' 'head_ctx_ref_start_head_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_started_3_0 = phi i1 %p_read_53, void %for.inc.2, i1 %head_ctx_ref_q_started_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 283 'phi' 'head_ctx_ref_q_started_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_started_3_0 = phi i1 %p_read_49, void %for.inc.2, i1 %head_ctx_ref_k_started_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 284 'phi' 'head_ctx_ref_k_started_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_started_3_0 = phi i1 %p_read_45, void %for.inc.2, i1 %head_ctx_ref_v_started_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 285 'phi' 'head_ctx_ref_v_started_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_started_3_0 = phi i1 %p_read_41, void %for.inc.2, i1 %head_ctx_ref_att_scores_started_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 286 'phi' 'head_ctx_ref_att_scores_started_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_started_3_0 = phi i1 %p_read_37, void %for.inc.2, i1 %head_ctx_ref_val_scale_started_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 287 'phi' 'head_ctx_ref_val_scale_started_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_started_3_0 = phi i1 %p_read_33, void %for.inc.2, i1 %head_ctx_ref_softmax_started_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 288 'phi' 'head_ctx_ref_softmax_started_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_started_3_0 = phi i1 %p_read_29, void %for.inc.2, i1 %head_ctx_ref_att_value_started_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 289 'phi' 'head_ctx_ref_att_value_started_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%head_ctx_ref_q_compute_done_3_0 = phi i1 %p_read_25, void %for.inc.2, i1 %head_ctx_ref_q_compute_done_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 290 'phi' 'head_ctx_ref_q_compute_done_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%head_ctx_ref_k_compute_done_3_0 = phi i1 %p_read_21, void %for.inc.2, i1 %head_ctx_ref_k_compute_done_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 291 'phi' 'head_ctx_ref_k_compute_done_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%head_ctx_ref_v_compute_done_3_0 = phi i1 %p_read_17, void %for.inc.2, i1 %head_ctx_ref_v_compute_done_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 292 'phi' 'head_ctx_ref_v_compute_done_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_scores_compute_done_3_0 = phi i1 %p_read_13, void %for.inc.2, i1 %head_ctx_ref_att_scores_compute_done_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 293 'phi' 'head_ctx_ref_att_scores_compute_done_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%head_ctx_ref_val_scale_compute_done_3_0 = phi i1 %p_read_9, void %for.inc.2, i1 %head_ctx_ref_val_scale_compute_done_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 294 'phi' 'head_ctx_ref_val_scale_compute_done_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%head_ctx_ref_softmax_compute_done_3_0 = phi i1 %p_read_5, void %for.inc.2, i1 %head_ctx_ref_softmax_compute_done_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 295 'phi' 'head_ctx_ref_softmax_compute_done_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%head_ctx_ref_att_value_compute_done_3_0 = phi i1 %p_read_1, void %for.inc.2, i1 %head_ctx_ref_att_value_compute_done_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 296 'phi' 'head_ctx_ref_att_value_compute_done_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%head_ctx_ref_layer_stamp_3_0 = phi i32 %p_read312, void %for.inc.2, i32 %head_ctx_ref_layer_stamp_3_ret, void %if.then.3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:192]   --->   Operation 297 'phi' 'head_ctx_ref_layer_stamp_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%group_finished_7 = phi i1 %group_finished_5, void %for.inc.2, i1 %group_finished_6, void %if.then.3"   --->   Operation 298 'phi' 'group_finished_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i265 <undef>, i1 %group_finished_7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 299 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i265 %mrv_s, i8 %head_ctx_ref_phase_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 300 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i265 %mrv_22, i8 %head_ctx_ref_phase_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 301 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i265 %mrv_23, i8 %head_ctx_ref_phase_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 302 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i265 %mrv_24, i8 %head_ctx_ref_phase_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 303 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i265 %mrv_25, i1 %head_ctx_ref_compute_ready_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 304 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i265 %mrv_26, i1 %head_ctx_ref_compute_ready_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 305 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i265 %mrv_27, i1 %head_ctx_ref_compute_ready_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 306 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i265 %mrv_28, i1 %head_ctx_ref_compute_ready_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 307 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i265 %mrv_29, i1 %head_ctx_ref_compute_done_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 308 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i265 %mrv_30, i1 %head_ctx_ref_compute_done_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 309 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i265 %mrv_31, i1 %head_ctx_ref_compute_done_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 310 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i265 %mrv_32, i1 %head_ctx_ref_compute_done_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 311 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i265 %mrv_33, i1 %head_ctx_ref_compute_start_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 312 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue i265 %mrv_34, i1 %head_ctx_ref_compute_start_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 313 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue i265 %mrv_35, i1 %head_ctx_ref_compute_start_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 314 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue i265 %mrv_36, i1 %head_ctx_ref_compute_start_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 315 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue i265 %mrv_37, i8 %head_ctx_ref_compute_op_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 316 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue i265 %mrv_38, i8 %head_ctx_ref_compute_op_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 317 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue i265 %mrv_39, i8 %head_ctx_ref_compute_op_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 318 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue i265 %mrv_40, i8 %head_ctx_ref_compute_op_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 319 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue i265 %mrv_41, i1 %head_ctx_ref_start_head_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 320 'insertvalue' 'mrv_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue i265 %mrv_42, i1 %head_ctx_ref_start_head_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 321 'insertvalue' 'mrv_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue i265 %mrv_43, i1 %head_ctx_ref_start_head_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 322 'insertvalue' 'mrv_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue i265 %mrv_44, i1 %head_ctx_ref_start_head_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 323 'insertvalue' 'mrv_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue i265 %mrv_45, i1 %head_ctx_ref_q_started_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 324 'insertvalue' 'mrv_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue i265 %mrv_46, i1 %head_ctx_ref_q_started_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 325 'insertvalue' 'mrv_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue i265 %mrv_47, i1 %head_ctx_ref_q_started_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 326 'insertvalue' 'mrv_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue i265 %mrv_48, i1 %head_ctx_ref_q_started_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 327 'insertvalue' 'mrv_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue i265 %mrv_49, i1 %head_ctx_ref_k_started_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 328 'insertvalue' 'mrv_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue i265 %mrv_50, i1 %head_ctx_ref_k_started_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 329 'insertvalue' 'mrv_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%mrv_52 = insertvalue i265 %mrv_51, i1 %head_ctx_ref_k_started_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 330 'insertvalue' 'mrv_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%mrv_53 = insertvalue i265 %mrv_52, i1 %head_ctx_ref_k_started_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 331 'insertvalue' 'mrv_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%mrv_54 = insertvalue i265 %mrv_53, i1 %head_ctx_ref_v_started_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 332 'insertvalue' 'mrv_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%mrv_55 = insertvalue i265 %mrv_54, i1 %head_ctx_ref_v_started_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 333 'insertvalue' 'mrv_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%mrv_56 = insertvalue i265 %mrv_55, i1 %head_ctx_ref_v_started_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 334 'insertvalue' 'mrv_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%mrv_57 = insertvalue i265 %mrv_56, i1 %head_ctx_ref_v_started_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 335 'insertvalue' 'mrv_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%mrv_58 = insertvalue i265 %mrv_57, i1 %head_ctx_ref_att_scores_started_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 336 'insertvalue' 'mrv_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%mrv_59 = insertvalue i265 %mrv_58, i1 %head_ctx_ref_att_scores_started_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 337 'insertvalue' 'mrv_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%mrv_60 = insertvalue i265 %mrv_59, i1 %head_ctx_ref_att_scores_started_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 338 'insertvalue' 'mrv_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%mrv_61 = insertvalue i265 %mrv_60, i1 %head_ctx_ref_att_scores_started_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 339 'insertvalue' 'mrv_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%mrv_62 = insertvalue i265 %mrv_61, i1 %head_ctx_ref_val_scale_started_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 340 'insertvalue' 'mrv_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%mrv_63 = insertvalue i265 %mrv_62, i1 %head_ctx_ref_val_scale_started_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 341 'insertvalue' 'mrv_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%mrv_64 = insertvalue i265 %mrv_63, i1 %head_ctx_ref_val_scale_started_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 342 'insertvalue' 'mrv_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%mrv_65 = insertvalue i265 %mrv_64, i1 %head_ctx_ref_val_scale_started_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 343 'insertvalue' 'mrv_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%mrv_66 = insertvalue i265 %mrv_65, i1 %head_ctx_ref_softmax_started_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 344 'insertvalue' 'mrv_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%mrv_67 = insertvalue i265 %mrv_66, i1 %head_ctx_ref_softmax_started_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 345 'insertvalue' 'mrv_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%mrv_68 = insertvalue i265 %mrv_67, i1 %head_ctx_ref_softmax_started_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 346 'insertvalue' 'mrv_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%mrv_69 = insertvalue i265 %mrv_68, i1 %head_ctx_ref_softmax_started_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 347 'insertvalue' 'mrv_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%mrv_70 = insertvalue i265 %mrv_69, i1 %head_ctx_ref_att_value_started_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 348 'insertvalue' 'mrv_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%mrv_71 = insertvalue i265 %mrv_70, i1 %head_ctx_ref_att_value_started_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 349 'insertvalue' 'mrv_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%mrv_72 = insertvalue i265 %mrv_71, i1 %head_ctx_ref_att_value_started_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 350 'insertvalue' 'mrv_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%mrv_73 = insertvalue i265 %mrv_72, i1 %head_ctx_ref_att_value_started_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 351 'insertvalue' 'mrv_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%mrv_74 = insertvalue i265 %mrv_73, i1 %head_ctx_ref_q_compute_done_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 352 'insertvalue' 'mrv_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%mrv_75 = insertvalue i265 %mrv_74, i1 %head_ctx_ref_q_compute_done_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 353 'insertvalue' 'mrv_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%mrv_76 = insertvalue i265 %mrv_75, i1 %head_ctx_ref_q_compute_done_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 354 'insertvalue' 'mrv_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%mrv_77 = insertvalue i265 %mrv_76, i1 %head_ctx_ref_q_compute_done_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 355 'insertvalue' 'mrv_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%mrv_78 = insertvalue i265 %mrv_77, i1 %head_ctx_ref_k_compute_done_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 356 'insertvalue' 'mrv_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%mrv_79 = insertvalue i265 %mrv_78, i1 %head_ctx_ref_k_compute_done_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 357 'insertvalue' 'mrv_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%mrv_80 = insertvalue i265 %mrv_79, i1 %head_ctx_ref_k_compute_done_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 358 'insertvalue' 'mrv_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%mrv_85 = insertvalue i265 %mrv_80, i1 %head_ctx_ref_k_compute_done_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 359 'insertvalue' 'mrv_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%mrv_86 = insertvalue i265 %mrv_85, i1 %head_ctx_ref_v_compute_done_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 360 'insertvalue' 'mrv_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%mrv_87 = insertvalue i265 %mrv_86, i1 %head_ctx_ref_v_compute_done_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 361 'insertvalue' 'mrv_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%mrv_88 = insertvalue i265 %mrv_87, i1 %head_ctx_ref_v_compute_done_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 362 'insertvalue' 'mrv_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%mrv_89 = insertvalue i265 %mrv_88, i1 %head_ctx_ref_v_compute_done_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 363 'insertvalue' 'mrv_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%mrv_90 = insertvalue i265 %mrv_89, i1 %head_ctx_ref_att_scores_compute_done_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 364 'insertvalue' 'mrv_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%mrv_91 = insertvalue i265 %mrv_90, i1 %head_ctx_ref_att_scores_compute_done_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 365 'insertvalue' 'mrv_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%mrv_92 = insertvalue i265 %mrv_91, i1 %head_ctx_ref_att_scores_compute_done_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 366 'insertvalue' 'mrv_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%mrv_93 = insertvalue i265 %mrv_92, i1 %head_ctx_ref_att_scores_compute_done_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 367 'insertvalue' 'mrv_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%mrv_94 = insertvalue i265 %mrv_93, i1 %head_ctx_ref_val_scale_compute_done_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 368 'insertvalue' 'mrv_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%mrv_95 = insertvalue i265 %mrv_94, i1 %head_ctx_ref_val_scale_compute_done_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 369 'insertvalue' 'mrv_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%mrv_96 = insertvalue i265 %mrv_95, i1 %head_ctx_ref_val_scale_compute_done_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 370 'insertvalue' 'mrv_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%mrv_97 = insertvalue i265 %mrv_96, i1 %head_ctx_ref_val_scale_compute_done_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 371 'insertvalue' 'mrv_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%mrv_98 = insertvalue i265 %mrv_97, i1 %head_ctx_ref_softmax_compute_done_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 372 'insertvalue' 'mrv_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%mrv_99 = insertvalue i265 %mrv_98, i1 %head_ctx_ref_softmax_compute_done_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 373 'insertvalue' 'mrv_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%mrv_100 = insertvalue i265 %mrv_99, i1 %head_ctx_ref_softmax_compute_done_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 374 'insertvalue' 'mrv_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%mrv_101 = insertvalue i265 %mrv_100, i1 %head_ctx_ref_softmax_compute_done_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 375 'insertvalue' 'mrv_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%mrv_102 = insertvalue i265 %mrv_101, i1 %head_ctx_ref_att_value_compute_done_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 376 'insertvalue' 'mrv_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%mrv_103 = insertvalue i265 %mrv_102, i1 %head_ctx_ref_att_value_compute_done_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 377 'insertvalue' 'mrv_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%mrv_104 = insertvalue i265 %mrv_103, i1 %head_ctx_ref_att_value_compute_done_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 378 'insertvalue' 'mrv_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%mrv_105 = insertvalue i265 %mrv_104, i1 %head_ctx_ref_att_value_compute_done_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 379 'insertvalue' 'mrv_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%mrv_81 = insertvalue i265 %mrv_105, i32 %head_ctx_ref_layer_stamp_0_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 380 'insertvalue' 'mrv_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%mrv_82 = insertvalue i265 %mrv_81, i32 %head_ctx_ref_layer_stamp_1_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 381 'insertvalue' 'mrv_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%mrv_83 = insertvalue i265 %mrv_82, i32 %head_ctx_ref_layer_stamp_2_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 382 'insertvalue' 'mrv_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%mrv_84 = insertvalue i265 %mrv_83, i32 %head_ctx_ref_layer_stamp_3_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 383 'insertvalue' 'mrv_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%ret_ln217 = ret i265 %mrv_84" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/src-hls/Head_Helpers/head_helpers.cpp:217]   --->   Operation 384 'ret' 'ret_ln217' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ head_ctx_ref_phase_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ head_ctx_ref_phase_read_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ head_ctx_ref_phase_read_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ head_ctx_ref_phase_read_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ head_ctx_ref_compute_op_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ head_ctx_ref_compute_op_read_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ head_ctx_ref_compute_op_read_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ head_ctx_ref_compute_op_read_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read33]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read34]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read35]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read36]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read37]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read38]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read39]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read41]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read42]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read43]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read44]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read45]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read46]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read47]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read48]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read49]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read50]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read51]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read52]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read53]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read54]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read55]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read56]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read57]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read58]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read59]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read60]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read61]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read62]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read63]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read64]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read65]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read66]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read67]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read68]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read69]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read70]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read71]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read72]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read73]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read74]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read75]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read76]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read77]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read78]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read79]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read80]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read81]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read82]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read83]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
start_read                                 (read        ) [ 00]
layer_idx_read                             (read        ) [ 00]
p_read_1                                   (read        ) [ 00]
p_read_2                                   (read        ) [ 00]
p_read_3                                   (read        ) [ 00]
p_read_4                                   (read        ) [ 00]
p_read_5                                   (read        ) [ 00]
p_read_6                                   (read        ) [ 00]
p_read_7                                   (read        ) [ 00]
p_read_8                                   (read        ) [ 00]
p_read_9                                   (read        ) [ 00]
p_read_10                                  (read        ) [ 00]
p_read_11                                  (read        ) [ 00]
p_read_12                                  (read        ) [ 00]
p_read_13                                  (read        ) [ 00]
p_read_14                                  (read        ) [ 00]
p_read_15                                  (read        ) [ 00]
p_read_16                                  (read        ) [ 00]
p_read_17                                  (read        ) [ 00]
p_read_18                                  (read        ) [ 00]
p_read_19                                  (read        ) [ 00]
p_read_20                                  (read        ) [ 00]
p_read_21                                  (read        ) [ 00]
p_read_22                                  (read        ) [ 00]
p_read_23                                  (read        ) [ 00]
p_read_24                                  (read        ) [ 00]
p_read_25                                  (read        ) [ 00]
p_read_26                                  (read        ) [ 00]
p_read_27                                  (read        ) [ 00]
p_read_28                                  (read        ) [ 00]
p_read_29                                  (read        ) [ 00]
p_read_30                                  (read        ) [ 00]
p_read_31                                  (read        ) [ 00]
p_read_32                                  (read        ) [ 00]
p_read_33                                  (read        ) [ 00]
p_read_34                                  (read        ) [ 00]
p_read_35                                  (read        ) [ 00]
p_read_36                                  (read        ) [ 00]
p_read_37                                  (read        ) [ 00]
p_read_38                                  (read        ) [ 00]
p_read_39                                  (read        ) [ 00]
p_read_40                                  (read        ) [ 00]
p_read_41                                  (read        ) [ 00]
p_read_42                                  (read        ) [ 00]
p_read_43                                  (read        ) [ 00]
p_read_44                                  (read        ) [ 00]
p_read_45                                  (read        ) [ 00]
p_read_46                                  (read        ) [ 00]
p_read_47                                  (read        ) [ 00]
p_read_48                                  (read        ) [ 00]
p_read_49                                  (read        ) [ 00]
p_read_50                                  (read        ) [ 00]
p_read_51                                  (read        ) [ 00]
p_read_52                                  (read        ) [ 00]
p_read_53                                  (read        ) [ 00]
p_read3039                                 (read        ) [ 00]
p_read_54                                  (read        ) [ 00]
p_read_55                                  (read        ) [ 00]
p_read_56                                  (read        ) [ 00]
p_read_57                                  (read        ) [ 00]
p_read_58                                  (read        ) [ 00]
p_read_59                                  (read        ) [ 00]
head_ctx_ref_compute_op_read_1             (read        ) [ 00]
head_ctx_ref_compute_op_read_2             (read        ) [ 00]
head_ctx_ref_compute_op_read_3             (read        ) [ 00]
head_ctx_ref_compute_op_read_7             (read        ) [ 00]
p_read_60                                  (read        ) [ 00]
p_read_61                                  (read        ) [ 00]
p_read_62                                  (read        ) [ 00]
p_read_63                                  (read        ) [ 00]
p_read_64                                  (read        ) [ 00]
p_read_65                                  (read        ) [ 00]
p_read_66                                  (read        ) [ 00]
p_read_67                                  (read        ) [ 00]
p_read_68                                  (read        ) [ 00]
p_read1019                                 (read        ) [ 00]
p_read918                                  (read        ) [ 00]
p_read817                                  (read        ) [ 00]
head_ctx_ref_phase_read_1                  (read        ) [ 00]
head_ctx_ref_phase_read_2                  (read        ) [ 00]
head_ctx_ref_phase_read_3                  (read        ) [ 00]
head_ctx_ref_phase_read13                  (read        ) [ 00]
p_read312                                  (read        ) [ 00]
p_read211                                  (read        ) [ 00]
p_read110                                  (read        ) [ 00]
p_read_69                                  (read        ) [ 00]
zext_ln192                                 (zext        ) [ 00]
zext_ln192_1                               (zext        ) [ 00]
zext_ln192_2                               (zext        ) [ 00]
zext_ln192_3                               (zext        ) [ 00]
zext_ln192_4                               (zext        ) [ 00]
zext_ln192_5                               (zext        ) [ 00]
zext_ln192_6                               (zext        ) [ 00]
zext_ln192_7                               (zext        ) [ 00]
icmp_ln205                                 (icmp        ) [ 01]
br_ln205                                   (br          ) [ 00]
icmp_ln206                                 (icmp        ) [ 00]
and_ln206                                  (and         ) [ 00]
call_ret1                                  (call        ) [ 00]
head_ctx_ref_att_value_compute_done_0_ret  (extractvalue) [ 00]
head_ctx_ref_softmax_compute_done_0_ret    (extractvalue) [ 00]
head_ctx_ref_val_scale_compute_done_0_ret  (extractvalue) [ 00]
head_ctx_ref_att_scores_compute_done_0_ret (extractvalue) [ 00]
head_ctx_ref_v_compute_done_0_ret          (extractvalue) [ 00]
head_ctx_ref_k_compute_done_0_ret          (extractvalue) [ 00]
head_ctx_ref_q_compute_done_0_ret          (extractvalue) [ 00]
head_ctx_ref_att_value_started_0_ret       (extractvalue) [ 00]
head_ctx_ref_softmax_started_0_ret         (extractvalue) [ 00]
head_ctx_ref_val_scale_started_0_ret       (extractvalue) [ 00]
head_ctx_ref_att_scores_started_0_ret      (extractvalue) [ 00]
head_ctx_ref_v_started_0_ret               (extractvalue) [ 00]
head_ctx_ref_k_started_0_ret               (extractvalue) [ 00]
head_ctx_ref_q_started_0_ret               (extractvalue) [ 00]
head_ctx_ref_start_head_0_ret              (extractvalue) [ 00]
head_ctx_ref_compute_op_0_ret              (extractvalue) [ 00]
head_ctx_ref_compute_start_0_ret           (extractvalue) [ 00]
head_ctx_ref_compute_done_0_ret            (extractvalue) [ 00]
head_ctx_ref_compute_ready_0_ret           (extractvalue) [ 00]
head_ctx_ref_phase_0_ret                   (extractvalue) [ 00]
head_done_4                                (extractvalue) [ 00]
head_ctx_ref_layer_stamp_0_ret             (extractvalue) [ 00]
br_ln212                                   (br          ) [ 00]
head_ctx_ref_phase_0_0                     (phi         ) [ 00]
head_ctx_ref_compute_ready_0_0             (phi         ) [ 00]
head_ctx_ref_compute_done_0_0              (phi         ) [ 00]
head_ctx_ref_compute_start_0_0             (phi         ) [ 00]
head_ctx_ref_compute_op_0_0                (phi         ) [ 00]
head_ctx_ref_start_head_0_0                (phi         ) [ 00]
head_ctx_ref_q_started_0_0                 (phi         ) [ 00]
head_ctx_ref_k_started_0_0                 (phi         ) [ 00]
head_ctx_ref_v_started_0_0                 (phi         ) [ 00]
head_ctx_ref_att_scores_started_0_0        (phi         ) [ 00]
head_ctx_ref_val_scale_started_0_0         (phi         ) [ 00]
head_ctx_ref_softmax_started_0_0           (phi         ) [ 00]
head_ctx_ref_att_value_started_0_0         (phi         ) [ 00]
head_ctx_ref_q_compute_done_0_0            (phi         ) [ 00]
head_ctx_ref_k_compute_done_0_0            (phi         ) [ 00]
head_ctx_ref_v_compute_done_0_0            (phi         ) [ 00]
head_ctx_ref_att_scores_compute_done_0_0   (phi         ) [ 00]
head_ctx_ref_val_scale_compute_done_0_0    (phi         ) [ 00]
head_ctx_ref_softmax_compute_done_0_0      (phi         ) [ 00]
head_ctx_ref_att_value_compute_done_0_0    (phi         ) [ 00]
head_ctx_ref_layer_stamp_0_0               (phi         ) [ 00]
group_finished_1                           (phi         ) [ 00]
icmp_ln205_1                               (icmp        ) [ 01]
br_ln205                                   (br          ) [ 00]
icmp_ln206_1                               (icmp        ) [ 00]
and_ln206_1                                (and         ) [ 00]
call_ret2                                  (call        ) [ 00]
head_ctx_ref_att_value_compute_done_1_ret  (extractvalue) [ 00]
head_ctx_ref_softmax_compute_done_1_ret    (extractvalue) [ 00]
head_ctx_ref_val_scale_compute_done_1_ret  (extractvalue) [ 00]
head_ctx_ref_att_scores_compute_done_1_ret (extractvalue) [ 00]
head_ctx_ref_v_compute_done_1_ret          (extractvalue) [ 00]
head_ctx_ref_k_compute_done_1_ret          (extractvalue) [ 00]
head_ctx_ref_q_compute_done_1_ret          (extractvalue) [ 00]
head_ctx_ref_att_value_started_1_ret       (extractvalue) [ 00]
head_ctx_ref_softmax_started_1_ret         (extractvalue) [ 00]
head_ctx_ref_val_scale_started_1_ret       (extractvalue) [ 00]
head_ctx_ref_att_scores_started_1_ret      (extractvalue) [ 00]
head_ctx_ref_v_started_1_ret               (extractvalue) [ 00]
head_ctx_ref_k_started_1_ret               (extractvalue) [ 00]
head_ctx_ref_q_started_1_ret               (extractvalue) [ 00]
head_ctx_ref_start_head_1_ret              (extractvalue) [ 00]
head_ctx_ref_compute_op_1_ret              (extractvalue) [ 00]
head_ctx_ref_compute_start_1_ret           (extractvalue) [ 00]
head_ctx_ref_compute_done_1_ret            (extractvalue) [ 00]
head_ctx_ref_compute_ready_1_ret           (extractvalue) [ 00]
head_ctx_ref_phase_1_ret                   (extractvalue) [ 00]
head_done                                  (extractvalue) [ 00]
head_ctx_ref_layer_stamp_1_ret             (extractvalue) [ 00]
group_finished_2                           (and         ) [ 00]
br_ln212                                   (br          ) [ 00]
head_ctx_ref_phase_1_0                     (phi         ) [ 00]
head_ctx_ref_compute_ready_1_0             (phi         ) [ 00]
head_ctx_ref_compute_done_1_0              (phi         ) [ 00]
head_ctx_ref_compute_start_1_0             (phi         ) [ 00]
head_ctx_ref_compute_op_1_0                (phi         ) [ 00]
head_ctx_ref_start_head_1_0                (phi         ) [ 00]
head_ctx_ref_q_started_1_0                 (phi         ) [ 00]
head_ctx_ref_k_started_1_0                 (phi         ) [ 00]
head_ctx_ref_v_started_1_0                 (phi         ) [ 00]
head_ctx_ref_att_scores_started_1_0        (phi         ) [ 00]
head_ctx_ref_val_scale_started_1_0         (phi         ) [ 00]
head_ctx_ref_softmax_started_1_0           (phi         ) [ 00]
head_ctx_ref_att_value_started_1_0         (phi         ) [ 00]
head_ctx_ref_q_compute_done_1_0            (phi         ) [ 00]
head_ctx_ref_k_compute_done_1_0            (phi         ) [ 00]
head_ctx_ref_v_compute_done_1_0            (phi         ) [ 00]
head_ctx_ref_att_scores_compute_done_1_0   (phi         ) [ 00]
head_ctx_ref_val_scale_compute_done_1_0    (phi         ) [ 00]
head_ctx_ref_softmax_compute_done_1_0      (phi         ) [ 00]
head_ctx_ref_att_value_compute_done_1_0    (phi         ) [ 00]
head_ctx_ref_layer_stamp_1_0               (phi         ) [ 00]
group_finished_3                           (phi         ) [ 00]
icmp_ln205_2                               (icmp        ) [ 01]
br_ln205                                   (br          ) [ 00]
icmp_ln206_2                               (icmp        ) [ 00]
and_ln206_2                                (and         ) [ 00]
call_ret3                                  (call        ) [ 00]
head_ctx_ref_att_value_compute_done_2_ret  (extractvalue) [ 00]
head_ctx_ref_softmax_compute_done_2_ret    (extractvalue) [ 00]
head_ctx_ref_val_scale_compute_done_2_ret  (extractvalue) [ 00]
head_ctx_ref_att_scores_compute_done_2_ret (extractvalue) [ 00]
head_ctx_ref_v_compute_done_2_ret          (extractvalue) [ 00]
head_ctx_ref_k_compute_done_2_ret          (extractvalue) [ 00]
head_ctx_ref_q_compute_done_2_ret          (extractvalue) [ 00]
head_ctx_ref_att_value_started_2_ret       (extractvalue) [ 00]
head_ctx_ref_softmax_started_2_ret         (extractvalue) [ 00]
head_ctx_ref_val_scale_started_2_ret       (extractvalue) [ 00]
head_ctx_ref_att_scores_started_2_ret      (extractvalue) [ 00]
head_ctx_ref_v_started_2_ret               (extractvalue) [ 00]
head_ctx_ref_k_started_2_ret               (extractvalue) [ 00]
head_ctx_ref_q_started_2_ret               (extractvalue) [ 00]
head_ctx_ref_start_head_2_ret              (extractvalue) [ 00]
head_ctx_ref_compute_op_2_ret              (extractvalue) [ 00]
head_ctx_ref_compute_start_2_ret           (extractvalue) [ 00]
head_ctx_ref_compute_done_2_ret            (extractvalue) [ 00]
head_ctx_ref_compute_ready_2_ret           (extractvalue) [ 00]
head_ctx_ref_phase_2_ret                   (extractvalue) [ 00]
head_done_1                                (extractvalue) [ 00]
head_ctx_ref_layer_stamp_2_ret             (extractvalue) [ 00]
group_finished_4                           (and         ) [ 00]
br_ln212                                   (br          ) [ 00]
head_ctx_ref_phase_2_0                     (phi         ) [ 00]
head_ctx_ref_compute_ready_2_0             (phi         ) [ 00]
head_ctx_ref_compute_done_2_0              (phi         ) [ 00]
head_ctx_ref_compute_start_2_0             (phi         ) [ 00]
head_ctx_ref_compute_op_2_0                (phi         ) [ 00]
head_ctx_ref_start_head_2_0                (phi         ) [ 00]
head_ctx_ref_q_started_2_0                 (phi         ) [ 00]
head_ctx_ref_k_started_2_0                 (phi         ) [ 00]
head_ctx_ref_v_started_2_0                 (phi         ) [ 00]
head_ctx_ref_att_scores_started_2_0        (phi         ) [ 00]
head_ctx_ref_val_scale_started_2_0         (phi         ) [ 00]
head_ctx_ref_softmax_started_2_0           (phi         ) [ 00]
head_ctx_ref_att_value_started_2_0         (phi         ) [ 00]
head_ctx_ref_q_compute_done_2_0            (phi         ) [ 00]
head_ctx_ref_k_compute_done_2_0            (phi         ) [ 00]
head_ctx_ref_v_compute_done_2_0            (phi         ) [ 00]
head_ctx_ref_att_scores_compute_done_2_0   (phi         ) [ 00]
head_ctx_ref_val_scale_compute_done_2_0    (phi         ) [ 00]
head_ctx_ref_softmax_compute_done_2_0      (phi         ) [ 00]
head_ctx_ref_att_value_compute_done_2_0    (phi         ) [ 00]
head_ctx_ref_layer_stamp_2_0               (phi         ) [ 00]
group_finished_5                           (phi         ) [ 00]
icmp_ln205_3                               (icmp        ) [ 01]
br_ln205                                   (br          ) [ 00]
icmp_ln206_3                               (icmp        ) [ 00]
and_ln206_3                                (and         ) [ 00]
call_ret                                   (call        ) [ 00]
head_ctx_ref_att_value_compute_done_3_ret  (extractvalue) [ 00]
head_ctx_ref_softmax_compute_done_3_ret    (extractvalue) [ 00]
head_ctx_ref_val_scale_compute_done_3_ret  (extractvalue) [ 00]
head_ctx_ref_att_scores_compute_done_3_ret (extractvalue) [ 00]
head_ctx_ref_v_compute_done_3_ret          (extractvalue) [ 00]
head_ctx_ref_k_compute_done_3_ret          (extractvalue) [ 00]
head_ctx_ref_q_compute_done_3_ret          (extractvalue) [ 00]
head_ctx_ref_att_value_started_3_ret       (extractvalue) [ 00]
head_ctx_ref_softmax_started_3_ret         (extractvalue) [ 00]
head_ctx_ref_val_scale_started_3_ret       (extractvalue) [ 00]
head_ctx_ref_att_scores_started_3_ret      (extractvalue) [ 00]
head_ctx_ref_v_started_3_ret               (extractvalue) [ 00]
head_ctx_ref_k_started_3_ret               (extractvalue) [ 00]
head_ctx_ref_q_started_3_ret               (extractvalue) [ 00]
head_ctx_ref_start_head_3_ret              (extractvalue) [ 00]
head_ctx_ref_compute_op_3_ret              (extractvalue) [ 00]
head_ctx_ref_compute_start_3_ret           (extractvalue) [ 00]
head_ctx_ref_compute_done_3_ret            (extractvalue) [ 00]
head_ctx_ref_compute_ready_3_ret           (extractvalue) [ 00]
head_ctx_ref_phase_3_ret                   (extractvalue) [ 00]
head_done_2                                (extractvalue) [ 00]
head_ctx_ref_layer_stamp_3_ret             (extractvalue) [ 00]
group_finished_6                           (and         ) [ 00]
br_ln212                                   (br          ) [ 00]
head_ctx_ref_phase_3_0                     (phi         ) [ 00]
head_ctx_ref_compute_ready_3_0             (phi         ) [ 00]
head_ctx_ref_compute_done_3_0              (phi         ) [ 00]
head_ctx_ref_compute_start_3_0             (phi         ) [ 00]
head_ctx_ref_compute_op_3_0                (phi         ) [ 00]
head_ctx_ref_start_head_3_0                (phi         ) [ 00]
head_ctx_ref_q_started_3_0                 (phi         ) [ 00]
head_ctx_ref_k_started_3_0                 (phi         ) [ 00]
head_ctx_ref_v_started_3_0                 (phi         ) [ 00]
head_ctx_ref_att_scores_started_3_0        (phi         ) [ 00]
head_ctx_ref_val_scale_started_3_0         (phi         ) [ 00]
head_ctx_ref_softmax_started_3_0           (phi         ) [ 00]
head_ctx_ref_att_value_started_3_0         (phi         ) [ 00]
head_ctx_ref_q_compute_done_3_0            (phi         ) [ 00]
head_ctx_ref_k_compute_done_3_0            (phi         ) [ 00]
head_ctx_ref_v_compute_done_3_0            (phi         ) [ 00]
head_ctx_ref_att_scores_compute_done_3_0   (phi         ) [ 00]
head_ctx_ref_val_scale_compute_done_3_0    (phi         ) [ 00]
head_ctx_ref_softmax_compute_done_3_0      (phi         ) [ 00]
head_ctx_ref_att_value_compute_done_3_0    (phi         ) [ 00]
head_ctx_ref_layer_stamp_3_0               (phi         ) [ 00]
group_finished_7                           (phi         ) [ 00]
mrv_s                                      (insertvalue ) [ 00]
mrv_22                                     (insertvalue ) [ 00]
mrv_23                                     (insertvalue ) [ 00]
mrv_24                                     (insertvalue ) [ 00]
mrv_25                                     (insertvalue ) [ 00]
mrv_26                                     (insertvalue ) [ 00]
mrv_27                                     (insertvalue ) [ 00]
mrv_28                                     (insertvalue ) [ 00]
mrv_29                                     (insertvalue ) [ 00]
mrv_30                                     (insertvalue ) [ 00]
mrv_31                                     (insertvalue ) [ 00]
mrv_32                                     (insertvalue ) [ 00]
mrv_33                                     (insertvalue ) [ 00]
mrv_34                                     (insertvalue ) [ 00]
mrv_35                                     (insertvalue ) [ 00]
mrv_36                                     (insertvalue ) [ 00]
mrv_37                                     (insertvalue ) [ 00]
mrv_38                                     (insertvalue ) [ 00]
mrv_39                                     (insertvalue ) [ 00]
mrv_40                                     (insertvalue ) [ 00]
mrv_41                                     (insertvalue ) [ 00]
mrv_42                                     (insertvalue ) [ 00]
mrv_43                                     (insertvalue ) [ 00]
mrv_44                                     (insertvalue ) [ 00]
mrv_45                                     (insertvalue ) [ 00]
mrv_46                                     (insertvalue ) [ 00]
mrv_47                                     (insertvalue ) [ 00]
mrv_48                                     (insertvalue ) [ 00]
mrv_49                                     (insertvalue ) [ 00]
mrv_50                                     (insertvalue ) [ 00]
mrv_51                                     (insertvalue ) [ 00]
mrv_52                                     (insertvalue ) [ 00]
mrv_53                                     (insertvalue ) [ 00]
mrv_54                                     (insertvalue ) [ 00]
mrv_55                                     (insertvalue ) [ 00]
mrv_56                                     (insertvalue ) [ 00]
mrv_57                                     (insertvalue ) [ 00]
mrv_58                                     (insertvalue ) [ 00]
mrv_59                                     (insertvalue ) [ 00]
mrv_60                                     (insertvalue ) [ 00]
mrv_61                                     (insertvalue ) [ 00]
mrv_62                                     (insertvalue ) [ 00]
mrv_63                                     (insertvalue ) [ 00]
mrv_64                                     (insertvalue ) [ 00]
mrv_65                                     (insertvalue ) [ 00]
mrv_66                                     (insertvalue ) [ 00]
mrv_67                                     (insertvalue ) [ 00]
mrv_68                                     (insertvalue ) [ 00]
mrv_69                                     (insertvalue ) [ 00]
mrv_70                                     (insertvalue ) [ 00]
mrv_71                                     (insertvalue ) [ 00]
mrv_72                                     (insertvalue ) [ 00]
mrv_73                                     (insertvalue ) [ 00]
mrv_74                                     (insertvalue ) [ 00]
mrv_75                                     (insertvalue ) [ 00]
mrv_76                                     (insertvalue ) [ 00]
mrv_77                                     (insertvalue ) [ 00]
mrv_78                                     (insertvalue ) [ 00]
mrv_79                                     (insertvalue ) [ 00]
mrv_80                                     (insertvalue ) [ 00]
mrv_85                                     (insertvalue ) [ 00]
mrv_86                                     (insertvalue ) [ 00]
mrv_87                                     (insertvalue ) [ 00]
mrv_88                                     (insertvalue ) [ 00]
mrv_89                                     (insertvalue ) [ 00]
mrv_90                                     (insertvalue ) [ 00]
mrv_91                                     (insertvalue ) [ 00]
mrv_92                                     (insertvalue ) [ 00]
mrv_93                                     (insertvalue ) [ 00]
mrv_94                                     (insertvalue ) [ 00]
mrv_95                                     (insertvalue ) [ 00]
mrv_96                                     (insertvalue ) [ 00]
mrv_97                                     (insertvalue ) [ 00]
mrv_98                                     (insertvalue ) [ 00]
mrv_99                                     (insertvalue ) [ 00]
mrv_100                                    (insertvalue ) [ 00]
mrv_101                                    (insertvalue ) [ 00]
mrv_102                                    (insertvalue ) [ 00]
mrv_103                                    (insertvalue ) [ 00]
mrv_104                                    (insertvalue ) [ 00]
mrv_105                                    (insertvalue ) [ 00]
mrv_81                                     (insertvalue ) [ 00]
mrv_82                                     (insertvalue ) [ 00]
mrv_83                                     (insertvalue ) [ 00]
mrv_84                                     (insertvalue ) [ 00]
ret_ln217                                  (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="head_ctx_ref_phase_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="head_ctx_ref_phase_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="head_ctx_ref_phase_read_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="head_ctx_ref_phase_read_7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="head_ctx_ref_phase_read_8">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="head_ctx_ref_phase_read_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="head_ctx_ref_phase_read_9">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="head_ctx_ref_phase_read_9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read18">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read18"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_read19">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read19"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="head_ctx_ref_compute_op_read">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="head_ctx_ref_compute_op_read"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="head_ctx_ref_compute_op_read_11">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="head_ctx_ref_compute_op_read_11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="head_ctx_ref_compute_op_read_12">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="head_ctx_ref_compute_op_read_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="head_ctx_ref_compute_op_read_13">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="head_ctx_ref_compute_op_read_13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_read24">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read24"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_read25">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read25"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_read26">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read26"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_read27">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read27"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_read28">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read28"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_read29">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read29"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_read30">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read30"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_read31">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read31"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_read32">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_read33">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read33"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_read34">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read34"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_read35">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read35"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_read36">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read36"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_read37">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read37"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_read38">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read38"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="p_read39">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read39"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_read40">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read40"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_read41">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read41"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="p_read42">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read42"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="p_read43">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read43"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="p_read44">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read44"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_read45">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read45"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_read46">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read46"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_read47">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read47"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_read48">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read48"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_read49">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read49"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_read50">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read50"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_read51">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read51"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_read52">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read52"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_read53">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read53"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_read54">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read54"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="p_read55">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read55"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="p_read56">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read56"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="p_read57">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read57"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="p_read58">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read58"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="p_read59">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read59"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="p_read60">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read60"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="p_read61">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read61"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="p_read62">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read62"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="p_read63">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read63"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="p_read64">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read64"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="p_read65">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read65"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="p_read66">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read66"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="p_read67">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read67"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="p_read68">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read68"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="p_read69">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read69"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="p_read70">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read70"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="p_read71">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read71"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="p_read72">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read72"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="p_read73">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read73"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="p_read74">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read74"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="p_read75">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read75"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="p_read76">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read76"/></StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="p_read77">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read77"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="p_read78">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read78"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="p_read79">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read79"/></StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="p_read80">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read80"/></StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="p_read81">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read81"/></StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="p_read82">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read82"/></StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="p_read83">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read83"/></StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="layer_idx">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_idx"/></StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="start_r">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_r"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_single_head"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1004" name="start_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="layer_idx_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_idx_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_read_1_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_read_2_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_read_3_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_read_4_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_read_5_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_read_6_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_read_7_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_read_8_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_read_9_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_read_10_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_read_11_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_read_12_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_read_13_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_read_14_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_read_15_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_read_16_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_read_17_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_17/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_read_18_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_18/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_read_19_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_19/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_read_20_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_20/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_read_21_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_21/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_read_22_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_22/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_read_23_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_23/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_read_24_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_24/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_read_25_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_25/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_read_26_read_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_26/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_read_27_read_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_27/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_read_28_read_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_28/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_read_29_read_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_29/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_read_30_read_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_30/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_read_31_read_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_31/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_read_32_read_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_32/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_read_33_read_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_33/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_read_34_read_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_34/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_read_35_read_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_35/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_read_36_read_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_36/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_read_37_read_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_37/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_read_38_read_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_38/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_read_39_read_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_39/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_read_40_read_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_40/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_read_41_read_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_41/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="p_read_42_read_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_42/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_read_43_read_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_43/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_read_44_read_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_44/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_read_45_read_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_45/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_read_46_read_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_46/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_read_47_read_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_47/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_read_48_read_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_48/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_read_49_read_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_49/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_read_50_read_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_50/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_read_51_read_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_51/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="p_read_52_read_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_52/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="p_read_53_read_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_53/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_read3039_read_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read3039/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_read_54_read_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_54/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="p_read_55_read_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_55/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="p_read_56_read_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_56/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="p_read_57_read_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_57/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_read_58_read_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_58/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="p_read_59_read_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_59/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="head_ctx_ref_compute_op_read_1_read_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="0"/>
<pin id="562" dir="0" index="1" bw="4" slack="0"/>
<pin id="563" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="head_ctx_ref_compute_op_read_1/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="head_ctx_ref_compute_op_read_2_read_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="4" slack="0"/>
<pin id="568" dir="0" index="1" bw="4" slack="0"/>
<pin id="569" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="head_ctx_ref_compute_op_read_2/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="head_ctx_ref_compute_op_read_3_read_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="0"/>
<pin id="574" dir="0" index="1" bw="4" slack="0"/>
<pin id="575" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="head_ctx_ref_compute_op_read_3/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="head_ctx_ref_compute_op_read_7_read_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="4" slack="0"/>
<pin id="580" dir="0" index="1" bw="4" slack="0"/>
<pin id="581" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="head_ctx_ref_compute_op_read_7/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="p_read_60_read_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_60/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_read_61_read_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_61/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="p_read_62_read_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_62/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="p_read_63_read_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_63/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="p_read_64_read_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_64/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="p_read_65_read_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_65/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="p_read_66_read_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_66/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="p_read_67_read_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_67/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="p_read_68_read_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_68/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="p_read1019_read_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1019/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="p_read918_read_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read918/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="p_read817_read_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read817/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="head_ctx_ref_phase_read_1_read_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="0"/>
<pin id="658" dir="0" index="1" bw="4" slack="0"/>
<pin id="659" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="head_ctx_ref_phase_read_1/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="head_ctx_ref_phase_read_2_read_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="0"/>
<pin id="664" dir="0" index="1" bw="4" slack="0"/>
<pin id="665" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="head_ctx_ref_phase_read_2/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="head_ctx_ref_phase_read_3_read_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="4" slack="0"/>
<pin id="670" dir="0" index="1" bw="4" slack="0"/>
<pin id="671" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="head_ctx_ref_phase_read_3/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="head_ctx_ref_phase_read13_read_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="4" slack="0"/>
<pin id="676" dir="0" index="1" bw="4" slack="0"/>
<pin id="677" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="head_ctx_ref_phase_read13/1 "/>
</bind>
</comp>

<comp id="680" class="1004" name="p_read312_read_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="0"/>
<pin id="683" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read312/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="p_read211_read_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read211/1 "/>
</bind>
</comp>

<comp id="692" class="1004" name="p_read110_read_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="0"/>
<pin id="695" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read110/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="p_read_69_read_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="0"/>
<pin id="701" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_69/1 "/>
</bind>
</comp>

<comp id="704" class="1005" name="head_ctx_ref_phase_0_0_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="706" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_phase_0_0 (phireg) "/>
</bind>
</comp>

<comp id="707" class="1004" name="head_ctx_ref_phase_0_0_phi_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="4" slack="0"/>
<pin id="709" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="710" dir="0" index="2" bw="8" slack="0"/>
<pin id="711" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="712" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_phase_0_0/1 "/>
</bind>
</comp>

<comp id="713" class="1005" name="head_ctx_ref_compute_ready_0_0_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="715" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_compute_ready_0_0 (phireg) "/>
</bind>
</comp>

<comp id="716" class="1004" name="head_ctx_ref_compute_ready_0_0_phi_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="719" dir="0" index="2" bw="1" slack="0"/>
<pin id="720" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="721" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_compute_ready_0_0/1 "/>
</bind>
</comp>

<comp id="723" class="1005" name="head_ctx_ref_compute_done_0_0_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="725" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_compute_done_0_0 (phireg) "/>
</bind>
</comp>

<comp id="726" class="1004" name="head_ctx_ref_compute_done_0_0_phi_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="729" dir="0" index="2" bw="1" slack="0"/>
<pin id="730" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="731" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_compute_done_0_0/1 "/>
</bind>
</comp>

<comp id="733" class="1005" name="head_ctx_ref_compute_start_0_0_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="735" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_compute_start_0_0 (phireg) "/>
</bind>
</comp>

<comp id="736" class="1004" name="head_ctx_ref_compute_start_0_0_phi_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="739" dir="0" index="2" bw="1" slack="0"/>
<pin id="740" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="741" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_compute_start_0_0/1 "/>
</bind>
</comp>

<comp id="743" class="1005" name="head_ctx_ref_compute_op_0_0_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="745" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_compute_op_0_0 (phireg) "/>
</bind>
</comp>

<comp id="746" class="1004" name="head_ctx_ref_compute_op_0_0_phi_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="4" slack="0"/>
<pin id="748" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="749" dir="0" index="2" bw="8" slack="0"/>
<pin id="750" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="751" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_compute_op_0_0/1 "/>
</bind>
</comp>

<comp id="752" class="1005" name="head_ctx_ref_start_head_0_0_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="754" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_start_head_0_0 (phireg) "/>
</bind>
</comp>

<comp id="755" class="1004" name="head_ctx_ref_start_head_0_0_phi_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="758" dir="0" index="2" bw="1" slack="0"/>
<pin id="759" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="760" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_start_head_0_0/1 "/>
</bind>
</comp>

<comp id="762" class="1005" name="head_ctx_ref_q_started_0_0_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="764" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_q_started_0_0 (phireg) "/>
</bind>
</comp>

<comp id="765" class="1004" name="head_ctx_ref_q_started_0_0_phi_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="768" dir="0" index="2" bw="1" slack="0"/>
<pin id="769" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="770" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_q_started_0_0/1 "/>
</bind>
</comp>

<comp id="772" class="1005" name="head_ctx_ref_k_started_0_0_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="774" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_k_started_0_0 (phireg) "/>
</bind>
</comp>

<comp id="775" class="1004" name="head_ctx_ref_k_started_0_0_phi_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="778" dir="0" index="2" bw="1" slack="0"/>
<pin id="779" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="780" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_k_started_0_0/1 "/>
</bind>
</comp>

<comp id="782" class="1005" name="head_ctx_ref_v_started_0_0_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="784" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_v_started_0_0 (phireg) "/>
</bind>
</comp>

<comp id="785" class="1004" name="head_ctx_ref_v_started_0_0_phi_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="788" dir="0" index="2" bw="1" slack="0"/>
<pin id="789" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="790" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_v_started_0_0/1 "/>
</bind>
</comp>

<comp id="792" class="1005" name="head_ctx_ref_att_scores_started_0_0_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="794" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_att_scores_started_0_0 (phireg) "/>
</bind>
</comp>

<comp id="795" class="1004" name="head_ctx_ref_att_scores_started_0_0_phi_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="798" dir="0" index="2" bw="1" slack="0"/>
<pin id="799" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="800" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_att_scores_started_0_0/1 "/>
</bind>
</comp>

<comp id="802" class="1005" name="head_ctx_ref_val_scale_started_0_0_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="804" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_val_scale_started_0_0 (phireg) "/>
</bind>
</comp>

<comp id="805" class="1004" name="head_ctx_ref_val_scale_started_0_0_phi_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="808" dir="0" index="2" bw="1" slack="0"/>
<pin id="809" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="810" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_val_scale_started_0_0/1 "/>
</bind>
</comp>

<comp id="812" class="1005" name="head_ctx_ref_softmax_started_0_0_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="814" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_softmax_started_0_0 (phireg) "/>
</bind>
</comp>

<comp id="815" class="1004" name="head_ctx_ref_softmax_started_0_0_phi_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="818" dir="0" index="2" bw="1" slack="0"/>
<pin id="819" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="820" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_softmax_started_0_0/1 "/>
</bind>
</comp>

<comp id="822" class="1005" name="head_ctx_ref_att_value_started_0_0_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="824" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_att_value_started_0_0 (phireg) "/>
</bind>
</comp>

<comp id="825" class="1004" name="head_ctx_ref_att_value_started_0_0_phi_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="828" dir="0" index="2" bw="1" slack="0"/>
<pin id="829" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="830" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_att_value_started_0_0/1 "/>
</bind>
</comp>

<comp id="832" class="1005" name="head_ctx_ref_q_compute_done_0_0_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="834" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_q_compute_done_0_0 (phireg) "/>
</bind>
</comp>

<comp id="835" class="1004" name="head_ctx_ref_q_compute_done_0_0_phi_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="838" dir="0" index="2" bw="1" slack="0"/>
<pin id="839" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="840" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_q_compute_done_0_0/1 "/>
</bind>
</comp>

<comp id="842" class="1005" name="head_ctx_ref_k_compute_done_0_0_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="844" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_k_compute_done_0_0 (phireg) "/>
</bind>
</comp>

<comp id="845" class="1004" name="head_ctx_ref_k_compute_done_0_0_phi_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="848" dir="0" index="2" bw="1" slack="0"/>
<pin id="849" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="850" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_k_compute_done_0_0/1 "/>
</bind>
</comp>

<comp id="852" class="1005" name="head_ctx_ref_v_compute_done_0_0_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="854" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_v_compute_done_0_0 (phireg) "/>
</bind>
</comp>

<comp id="855" class="1004" name="head_ctx_ref_v_compute_done_0_0_phi_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="0"/>
<pin id="857" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="858" dir="0" index="2" bw="1" slack="0"/>
<pin id="859" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="860" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_v_compute_done_0_0/1 "/>
</bind>
</comp>

<comp id="862" class="1005" name="head_ctx_ref_att_scores_compute_done_0_0_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="864" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_att_scores_compute_done_0_0 (phireg) "/>
</bind>
</comp>

<comp id="865" class="1004" name="head_ctx_ref_att_scores_compute_done_0_0_phi_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="868" dir="0" index="2" bw="1" slack="0"/>
<pin id="869" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="870" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_att_scores_compute_done_0_0/1 "/>
</bind>
</comp>

<comp id="872" class="1005" name="head_ctx_ref_val_scale_compute_done_0_0_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="874" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_val_scale_compute_done_0_0 (phireg) "/>
</bind>
</comp>

<comp id="875" class="1004" name="head_ctx_ref_val_scale_compute_done_0_0_phi_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="878" dir="0" index="2" bw="1" slack="0"/>
<pin id="879" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="880" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_val_scale_compute_done_0_0/1 "/>
</bind>
</comp>

<comp id="882" class="1005" name="head_ctx_ref_softmax_compute_done_0_0_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="884" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_softmax_compute_done_0_0 (phireg) "/>
</bind>
</comp>

<comp id="885" class="1004" name="head_ctx_ref_softmax_compute_done_0_0_phi_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="888" dir="0" index="2" bw="1" slack="0"/>
<pin id="889" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="890" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_softmax_compute_done_0_0/1 "/>
</bind>
</comp>

<comp id="892" class="1005" name="head_ctx_ref_att_value_compute_done_0_0_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="894" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_att_value_compute_done_0_0 (phireg) "/>
</bind>
</comp>

<comp id="895" class="1004" name="head_ctx_ref_att_value_compute_done_0_0_phi_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="0"/>
<pin id="897" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="898" dir="0" index="2" bw="1" slack="0"/>
<pin id="899" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="900" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_att_value_compute_done_0_0/1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="head_ctx_ref_layer_stamp_0_0_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="904" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_layer_stamp_0_0 (phireg) "/>
</bind>
</comp>

<comp id="905" class="1004" name="head_ctx_ref_layer_stamp_0_0_phi_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="908" dir="0" index="2" bw="32" slack="0"/>
<pin id="909" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="910" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_layer_stamp_0_0/1 "/>
</bind>
</comp>

<comp id="912" class="1005" name="group_finished_1_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="914" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="group_finished_1 (phireg) "/>
</bind>
</comp>

<comp id="915" class="1004" name="group_finished_1_phi_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="918" dir="0" index="2" bw="1" slack="0"/>
<pin id="919" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="920" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="group_finished_1/1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="head_ctx_ref_phase_1_0_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="924" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_phase_1_0 (phireg) "/>
</bind>
</comp>

<comp id="925" class="1004" name="head_ctx_ref_phase_1_0_phi_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="4" slack="0"/>
<pin id="927" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="928" dir="0" index="2" bw="8" slack="0"/>
<pin id="929" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="930" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_phase_1_0/1 "/>
</bind>
</comp>

<comp id="931" class="1005" name="head_ctx_ref_compute_ready_1_0_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="933" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_compute_ready_1_0 (phireg) "/>
</bind>
</comp>

<comp id="934" class="1004" name="head_ctx_ref_compute_ready_1_0_phi_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="0"/>
<pin id="936" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="937" dir="0" index="2" bw="1" slack="0"/>
<pin id="938" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="939" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_compute_ready_1_0/1 "/>
</bind>
</comp>

<comp id="941" class="1005" name="head_ctx_ref_compute_done_1_0_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="943" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_compute_done_1_0 (phireg) "/>
</bind>
</comp>

<comp id="944" class="1004" name="head_ctx_ref_compute_done_1_0_phi_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="0"/>
<pin id="946" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="947" dir="0" index="2" bw="1" slack="0"/>
<pin id="948" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="949" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_compute_done_1_0/1 "/>
</bind>
</comp>

<comp id="951" class="1005" name="head_ctx_ref_compute_start_1_0_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="953" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_compute_start_1_0 (phireg) "/>
</bind>
</comp>

<comp id="954" class="1004" name="head_ctx_ref_compute_start_1_0_phi_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="0"/>
<pin id="956" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="957" dir="0" index="2" bw="1" slack="0"/>
<pin id="958" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="959" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_compute_start_1_0/1 "/>
</bind>
</comp>

<comp id="961" class="1005" name="head_ctx_ref_compute_op_1_0_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="963" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_compute_op_1_0 (phireg) "/>
</bind>
</comp>

<comp id="964" class="1004" name="head_ctx_ref_compute_op_1_0_phi_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="4" slack="0"/>
<pin id="966" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="967" dir="0" index="2" bw="8" slack="0"/>
<pin id="968" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="969" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_compute_op_1_0/1 "/>
</bind>
</comp>

<comp id="970" class="1005" name="head_ctx_ref_start_head_1_0_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="972" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_start_head_1_0 (phireg) "/>
</bind>
</comp>

<comp id="973" class="1004" name="head_ctx_ref_start_head_1_0_phi_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="976" dir="0" index="2" bw="1" slack="0"/>
<pin id="977" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="978" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_start_head_1_0/1 "/>
</bind>
</comp>

<comp id="980" class="1005" name="head_ctx_ref_q_started_1_0_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="982" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_q_started_1_0 (phireg) "/>
</bind>
</comp>

<comp id="983" class="1004" name="head_ctx_ref_q_started_1_0_phi_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="0"/>
<pin id="985" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="986" dir="0" index="2" bw="1" slack="0"/>
<pin id="987" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="988" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_q_started_1_0/1 "/>
</bind>
</comp>

<comp id="990" class="1005" name="head_ctx_ref_k_started_1_0_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="992" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_k_started_1_0 (phireg) "/>
</bind>
</comp>

<comp id="993" class="1004" name="head_ctx_ref_k_started_1_0_phi_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="0"/>
<pin id="995" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="996" dir="0" index="2" bw="1" slack="0"/>
<pin id="997" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="998" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_k_started_1_0/1 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="head_ctx_ref_v_started_1_0_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1002" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_v_started_1_0 (phireg) "/>
</bind>
</comp>

<comp id="1003" class="1004" name="head_ctx_ref_v_started_1_0_phi_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1006" dir="0" index="2" bw="1" slack="0"/>
<pin id="1007" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1008" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_v_started_1_0/1 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="head_ctx_ref_att_scores_started_1_0_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1012" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_att_scores_started_1_0 (phireg) "/>
</bind>
</comp>

<comp id="1013" class="1004" name="head_ctx_ref_att_scores_started_1_0_phi_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="0"/>
<pin id="1015" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1016" dir="0" index="2" bw="1" slack="0"/>
<pin id="1017" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1018" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_att_scores_started_1_0/1 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="head_ctx_ref_val_scale_started_1_0_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1022" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_val_scale_started_1_0 (phireg) "/>
</bind>
</comp>

<comp id="1023" class="1004" name="head_ctx_ref_val_scale_started_1_0_phi_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="0"/>
<pin id="1025" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1026" dir="0" index="2" bw="1" slack="0"/>
<pin id="1027" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1028" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_val_scale_started_1_0/1 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="head_ctx_ref_softmax_started_1_0_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1032" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_softmax_started_1_0 (phireg) "/>
</bind>
</comp>

<comp id="1033" class="1004" name="head_ctx_ref_softmax_started_1_0_phi_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="0"/>
<pin id="1035" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1036" dir="0" index="2" bw="1" slack="0"/>
<pin id="1037" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1038" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_softmax_started_1_0/1 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="head_ctx_ref_att_value_started_1_0_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1042" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_att_value_started_1_0 (phireg) "/>
</bind>
</comp>

<comp id="1043" class="1004" name="head_ctx_ref_att_value_started_1_0_phi_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="0"/>
<pin id="1045" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1046" dir="0" index="2" bw="1" slack="0"/>
<pin id="1047" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1048" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_att_value_started_1_0/1 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="head_ctx_ref_q_compute_done_1_0_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1052" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_q_compute_done_1_0 (phireg) "/>
</bind>
</comp>

<comp id="1053" class="1004" name="head_ctx_ref_q_compute_done_1_0_phi_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="0"/>
<pin id="1055" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1056" dir="0" index="2" bw="1" slack="0"/>
<pin id="1057" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1058" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_q_compute_done_1_0/1 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="head_ctx_ref_k_compute_done_1_0_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1062" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_k_compute_done_1_0 (phireg) "/>
</bind>
</comp>

<comp id="1063" class="1004" name="head_ctx_ref_k_compute_done_1_0_phi_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="0"/>
<pin id="1065" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1066" dir="0" index="2" bw="1" slack="0"/>
<pin id="1067" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1068" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_k_compute_done_1_0/1 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="head_ctx_ref_v_compute_done_1_0_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1072" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_v_compute_done_1_0 (phireg) "/>
</bind>
</comp>

<comp id="1073" class="1004" name="head_ctx_ref_v_compute_done_1_0_phi_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="0"/>
<pin id="1075" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1076" dir="0" index="2" bw="1" slack="0"/>
<pin id="1077" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1078" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_v_compute_done_1_0/1 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="head_ctx_ref_att_scores_compute_done_1_0_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1082" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_att_scores_compute_done_1_0 (phireg) "/>
</bind>
</comp>

<comp id="1083" class="1004" name="head_ctx_ref_att_scores_compute_done_1_0_phi_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="0"/>
<pin id="1085" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1086" dir="0" index="2" bw="1" slack="0"/>
<pin id="1087" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1088" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_att_scores_compute_done_1_0/1 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="head_ctx_ref_val_scale_compute_done_1_0_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1092" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_val_scale_compute_done_1_0 (phireg) "/>
</bind>
</comp>

<comp id="1093" class="1004" name="head_ctx_ref_val_scale_compute_done_1_0_phi_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1096" dir="0" index="2" bw="1" slack="0"/>
<pin id="1097" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1098" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_val_scale_compute_done_1_0/1 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="head_ctx_ref_softmax_compute_done_1_0_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1102" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_softmax_compute_done_1_0 (phireg) "/>
</bind>
</comp>

<comp id="1103" class="1004" name="head_ctx_ref_softmax_compute_done_1_0_phi_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1106" dir="0" index="2" bw="1" slack="0"/>
<pin id="1107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1108" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_softmax_compute_done_1_0/1 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="head_ctx_ref_att_value_compute_done_1_0_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1112" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_att_value_compute_done_1_0 (phireg) "/>
</bind>
</comp>

<comp id="1113" class="1004" name="head_ctx_ref_att_value_compute_done_1_0_phi_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="0"/>
<pin id="1115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1116" dir="0" index="2" bw="1" slack="0"/>
<pin id="1117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1118" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_att_value_compute_done_1_0/1 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="head_ctx_ref_layer_stamp_1_0_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_layer_stamp_1_0 (phireg) "/>
</bind>
</comp>

<comp id="1123" class="1004" name="head_ctx_ref_layer_stamp_1_0_phi_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="0"/>
<pin id="1125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1126" dir="0" index="2" bw="32" slack="0"/>
<pin id="1127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1128" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_layer_stamp_1_0/1 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="group_finished_3_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1132" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="group_finished_3 (phireg) "/>
</bind>
</comp>

<comp id="1133" class="1004" name="group_finished_3_phi_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="0"/>
<pin id="1135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1136" dir="0" index="2" bw="1" slack="0"/>
<pin id="1137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1138" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="group_finished_3/1 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="head_ctx_ref_phase_2_0_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="1142" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_phase_2_0 (phireg) "/>
</bind>
</comp>

<comp id="1143" class="1004" name="head_ctx_ref_phase_2_0_phi_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="4" slack="0"/>
<pin id="1145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1146" dir="0" index="2" bw="8" slack="0"/>
<pin id="1147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1148" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_phase_2_0/1 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="head_ctx_ref_compute_ready_2_0_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1151" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_compute_ready_2_0 (phireg) "/>
</bind>
</comp>

<comp id="1152" class="1004" name="head_ctx_ref_compute_ready_2_0_phi_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="0"/>
<pin id="1154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1155" dir="0" index="2" bw="1" slack="0"/>
<pin id="1156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1157" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_compute_ready_2_0/1 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="head_ctx_ref_compute_done_2_0_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1161" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_compute_done_2_0 (phireg) "/>
</bind>
</comp>

<comp id="1162" class="1004" name="head_ctx_ref_compute_done_2_0_phi_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="0"/>
<pin id="1164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1165" dir="0" index="2" bw="1" slack="0"/>
<pin id="1166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1167" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_compute_done_2_0/1 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="head_ctx_ref_compute_start_2_0_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1171" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_compute_start_2_0 (phireg) "/>
</bind>
</comp>

<comp id="1172" class="1004" name="head_ctx_ref_compute_start_2_0_phi_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="1" slack="0"/>
<pin id="1174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1175" dir="0" index="2" bw="1" slack="0"/>
<pin id="1176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1177" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_compute_start_2_0/1 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="head_ctx_ref_compute_op_2_0_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="1181" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_compute_op_2_0 (phireg) "/>
</bind>
</comp>

<comp id="1182" class="1004" name="head_ctx_ref_compute_op_2_0_phi_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="4" slack="0"/>
<pin id="1184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1185" dir="0" index="2" bw="8" slack="0"/>
<pin id="1186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1187" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_compute_op_2_0/1 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="head_ctx_ref_start_head_2_0_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1190" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_start_head_2_0 (phireg) "/>
</bind>
</comp>

<comp id="1191" class="1004" name="head_ctx_ref_start_head_2_0_phi_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="0"/>
<pin id="1193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1194" dir="0" index="2" bw="1" slack="0"/>
<pin id="1195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1196" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_start_head_2_0/1 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="head_ctx_ref_q_started_2_0_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_q_started_2_0 (phireg) "/>
</bind>
</comp>

<comp id="1201" class="1004" name="head_ctx_ref_q_started_2_0_phi_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="0"/>
<pin id="1203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1204" dir="0" index="2" bw="1" slack="0"/>
<pin id="1205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1206" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_q_started_2_0/1 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="head_ctx_ref_k_started_2_0_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1210" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_k_started_2_0 (phireg) "/>
</bind>
</comp>

<comp id="1211" class="1004" name="head_ctx_ref_k_started_2_0_phi_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="1" slack="0"/>
<pin id="1213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1214" dir="0" index="2" bw="1" slack="0"/>
<pin id="1215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1216" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_k_started_2_0/1 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="head_ctx_ref_v_started_2_0_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1220" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_v_started_2_0 (phireg) "/>
</bind>
</comp>

<comp id="1221" class="1004" name="head_ctx_ref_v_started_2_0_phi_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="0"/>
<pin id="1223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1224" dir="0" index="2" bw="1" slack="0"/>
<pin id="1225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1226" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_v_started_2_0/1 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="head_ctx_ref_att_scores_started_2_0_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1230" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_att_scores_started_2_0 (phireg) "/>
</bind>
</comp>

<comp id="1231" class="1004" name="head_ctx_ref_att_scores_started_2_0_phi_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="0"/>
<pin id="1233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1234" dir="0" index="2" bw="1" slack="0"/>
<pin id="1235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1236" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_att_scores_started_2_0/1 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="head_ctx_ref_val_scale_started_2_0_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1240" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_val_scale_started_2_0 (phireg) "/>
</bind>
</comp>

<comp id="1241" class="1004" name="head_ctx_ref_val_scale_started_2_0_phi_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="1" slack="0"/>
<pin id="1243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1244" dir="0" index="2" bw="1" slack="0"/>
<pin id="1245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1246" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_val_scale_started_2_0/1 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="head_ctx_ref_softmax_started_2_0_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_softmax_started_2_0 (phireg) "/>
</bind>
</comp>

<comp id="1251" class="1004" name="head_ctx_ref_softmax_started_2_0_phi_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="1" slack="0"/>
<pin id="1253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1254" dir="0" index="2" bw="1" slack="0"/>
<pin id="1255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1256" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_softmax_started_2_0/1 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="head_ctx_ref_att_value_started_2_0_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_att_value_started_2_0 (phireg) "/>
</bind>
</comp>

<comp id="1261" class="1004" name="head_ctx_ref_att_value_started_2_0_phi_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="0"/>
<pin id="1263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1264" dir="0" index="2" bw="1" slack="0"/>
<pin id="1265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1266" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_att_value_started_2_0/1 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="head_ctx_ref_q_compute_done_2_0_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1270" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_q_compute_done_2_0 (phireg) "/>
</bind>
</comp>

<comp id="1271" class="1004" name="head_ctx_ref_q_compute_done_2_0_phi_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="1" slack="0"/>
<pin id="1273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1274" dir="0" index="2" bw="1" slack="0"/>
<pin id="1275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1276" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_q_compute_done_2_0/1 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="head_ctx_ref_k_compute_done_2_0_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1280" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_k_compute_done_2_0 (phireg) "/>
</bind>
</comp>

<comp id="1281" class="1004" name="head_ctx_ref_k_compute_done_2_0_phi_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="1" slack="0"/>
<pin id="1283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1284" dir="0" index="2" bw="1" slack="0"/>
<pin id="1285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1286" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_k_compute_done_2_0/1 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="head_ctx_ref_v_compute_done_2_0_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_v_compute_done_2_0 (phireg) "/>
</bind>
</comp>

<comp id="1291" class="1004" name="head_ctx_ref_v_compute_done_2_0_phi_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="0"/>
<pin id="1293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1294" dir="0" index="2" bw="1" slack="0"/>
<pin id="1295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1296" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_v_compute_done_2_0/1 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="head_ctx_ref_att_scores_compute_done_2_0_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1300" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_att_scores_compute_done_2_0 (phireg) "/>
</bind>
</comp>

<comp id="1301" class="1004" name="head_ctx_ref_att_scores_compute_done_2_0_phi_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="1" slack="0"/>
<pin id="1303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1304" dir="0" index="2" bw="1" slack="0"/>
<pin id="1305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1306" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_att_scores_compute_done_2_0/1 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="head_ctx_ref_val_scale_compute_done_2_0_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_val_scale_compute_done_2_0 (phireg) "/>
</bind>
</comp>

<comp id="1311" class="1004" name="head_ctx_ref_val_scale_compute_done_2_0_phi_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="1" slack="0"/>
<pin id="1313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1314" dir="0" index="2" bw="1" slack="0"/>
<pin id="1315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1316" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_val_scale_compute_done_2_0/1 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="head_ctx_ref_softmax_compute_done_2_0_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1320" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_softmax_compute_done_2_0 (phireg) "/>
</bind>
</comp>

<comp id="1321" class="1004" name="head_ctx_ref_softmax_compute_done_2_0_phi_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="1" slack="0"/>
<pin id="1323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1324" dir="0" index="2" bw="1" slack="0"/>
<pin id="1325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1326" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_softmax_compute_done_2_0/1 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="head_ctx_ref_att_value_compute_done_2_0_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_att_value_compute_done_2_0 (phireg) "/>
</bind>
</comp>

<comp id="1331" class="1004" name="head_ctx_ref_att_value_compute_done_2_0_phi_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="1" slack="0"/>
<pin id="1333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1334" dir="0" index="2" bw="1" slack="0"/>
<pin id="1335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1336" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_att_value_compute_done_2_0/1 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="head_ctx_ref_layer_stamp_2_0_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1340" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_layer_stamp_2_0 (phireg) "/>
</bind>
</comp>

<comp id="1341" class="1004" name="head_ctx_ref_layer_stamp_2_0_phi_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="32" slack="0"/>
<pin id="1343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1344" dir="0" index="2" bw="32" slack="0"/>
<pin id="1345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1346" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_layer_stamp_2_0/1 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="group_finished_5_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1350" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="group_finished_5 (phireg) "/>
</bind>
</comp>

<comp id="1351" class="1004" name="group_finished_5_phi_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="1" slack="0"/>
<pin id="1353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1354" dir="0" index="2" bw="1" slack="0"/>
<pin id="1355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1356" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="group_finished_5/1 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="head_ctx_ref_phase_3_0_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="1360" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_phase_3_0 (phireg) "/>
</bind>
</comp>

<comp id="1361" class="1004" name="head_ctx_ref_phase_3_0_phi_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="4" slack="0"/>
<pin id="1363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1364" dir="0" index="2" bw="8" slack="0"/>
<pin id="1365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1366" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_phase_3_0/1 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="head_ctx_ref_compute_ready_3_0_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1369" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_compute_ready_3_0 (phireg) "/>
</bind>
</comp>

<comp id="1370" class="1004" name="head_ctx_ref_compute_ready_3_0_phi_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="0"/>
<pin id="1372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1373" dir="0" index="2" bw="1" slack="0"/>
<pin id="1374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1375" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_compute_ready_3_0/1 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="head_ctx_ref_compute_done_3_0_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1379" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_compute_done_3_0 (phireg) "/>
</bind>
</comp>

<comp id="1380" class="1004" name="head_ctx_ref_compute_done_3_0_phi_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="0"/>
<pin id="1382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1383" dir="0" index="2" bw="1" slack="0"/>
<pin id="1384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1385" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_compute_done_3_0/1 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="head_ctx_ref_compute_start_3_0_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1389" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_compute_start_3_0 (phireg) "/>
</bind>
</comp>

<comp id="1390" class="1004" name="head_ctx_ref_compute_start_3_0_phi_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="1" slack="0"/>
<pin id="1392" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1393" dir="0" index="2" bw="1" slack="0"/>
<pin id="1394" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1395" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_compute_start_3_0/1 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="head_ctx_ref_compute_op_3_0_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="1399" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_compute_op_3_0 (phireg) "/>
</bind>
</comp>

<comp id="1400" class="1004" name="head_ctx_ref_compute_op_3_0_phi_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="4" slack="0"/>
<pin id="1402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1403" dir="0" index="2" bw="8" slack="0"/>
<pin id="1404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1405" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_compute_op_3_0/1 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="head_ctx_ref_start_head_3_0_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1408" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_start_head_3_0 (phireg) "/>
</bind>
</comp>

<comp id="1409" class="1004" name="head_ctx_ref_start_head_3_0_phi_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="1" slack="0"/>
<pin id="1411" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1412" dir="0" index="2" bw="1" slack="0"/>
<pin id="1413" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1414" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_start_head_3_0/1 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="head_ctx_ref_q_started_3_0_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1418" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_q_started_3_0 (phireg) "/>
</bind>
</comp>

<comp id="1419" class="1004" name="head_ctx_ref_q_started_3_0_phi_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="1" slack="0"/>
<pin id="1421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1422" dir="0" index="2" bw="1" slack="0"/>
<pin id="1423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1424" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_q_started_3_0/1 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="head_ctx_ref_k_started_3_0_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1428" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_k_started_3_0 (phireg) "/>
</bind>
</comp>

<comp id="1429" class="1004" name="head_ctx_ref_k_started_3_0_phi_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="0"/>
<pin id="1431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1432" dir="0" index="2" bw="1" slack="0"/>
<pin id="1433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1434" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_k_started_3_0/1 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="head_ctx_ref_v_started_3_0_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1438" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_v_started_3_0 (phireg) "/>
</bind>
</comp>

<comp id="1439" class="1004" name="head_ctx_ref_v_started_3_0_phi_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="1" slack="0"/>
<pin id="1441" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1442" dir="0" index="2" bw="1" slack="0"/>
<pin id="1443" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1444" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_v_started_3_0/1 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="head_ctx_ref_att_scores_started_3_0_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_att_scores_started_3_0 (phireg) "/>
</bind>
</comp>

<comp id="1449" class="1004" name="head_ctx_ref_att_scores_started_3_0_phi_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="1" slack="0"/>
<pin id="1451" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1452" dir="0" index="2" bw="1" slack="0"/>
<pin id="1453" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1454" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_att_scores_started_3_0/1 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="head_ctx_ref_val_scale_started_3_0_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1458" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_val_scale_started_3_0 (phireg) "/>
</bind>
</comp>

<comp id="1459" class="1004" name="head_ctx_ref_val_scale_started_3_0_phi_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="1" slack="0"/>
<pin id="1461" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1462" dir="0" index="2" bw="1" slack="0"/>
<pin id="1463" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1464" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_val_scale_started_3_0/1 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="head_ctx_ref_softmax_started_3_0_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1468" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_softmax_started_3_0 (phireg) "/>
</bind>
</comp>

<comp id="1469" class="1004" name="head_ctx_ref_softmax_started_3_0_phi_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="1" slack="0"/>
<pin id="1471" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1472" dir="0" index="2" bw="1" slack="0"/>
<pin id="1473" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1474" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_softmax_started_3_0/1 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="head_ctx_ref_att_value_started_3_0_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1478" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_att_value_started_3_0 (phireg) "/>
</bind>
</comp>

<comp id="1479" class="1004" name="head_ctx_ref_att_value_started_3_0_phi_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="1" slack="0"/>
<pin id="1481" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1482" dir="0" index="2" bw="1" slack="0"/>
<pin id="1483" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1484" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_att_value_started_3_0/1 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="head_ctx_ref_q_compute_done_3_0_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1488" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_q_compute_done_3_0 (phireg) "/>
</bind>
</comp>

<comp id="1489" class="1004" name="head_ctx_ref_q_compute_done_3_0_phi_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="1" slack="0"/>
<pin id="1491" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1492" dir="0" index="2" bw="1" slack="0"/>
<pin id="1493" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1494" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_q_compute_done_3_0/1 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="head_ctx_ref_k_compute_done_3_0_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1498" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_k_compute_done_3_0 (phireg) "/>
</bind>
</comp>

<comp id="1499" class="1004" name="head_ctx_ref_k_compute_done_3_0_phi_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="1" slack="0"/>
<pin id="1501" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1502" dir="0" index="2" bw="1" slack="0"/>
<pin id="1503" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1504" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_k_compute_done_3_0/1 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="head_ctx_ref_v_compute_done_3_0_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1508" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_v_compute_done_3_0 (phireg) "/>
</bind>
</comp>

<comp id="1509" class="1004" name="head_ctx_ref_v_compute_done_3_0_phi_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="1" slack="0"/>
<pin id="1511" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1512" dir="0" index="2" bw="1" slack="0"/>
<pin id="1513" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1514" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_v_compute_done_3_0/1 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="head_ctx_ref_att_scores_compute_done_3_0_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1518" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_att_scores_compute_done_3_0 (phireg) "/>
</bind>
</comp>

<comp id="1519" class="1004" name="head_ctx_ref_att_scores_compute_done_3_0_phi_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="1" slack="0"/>
<pin id="1521" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1522" dir="0" index="2" bw="1" slack="0"/>
<pin id="1523" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1524" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_att_scores_compute_done_3_0/1 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="head_ctx_ref_val_scale_compute_done_3_0_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1528" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_val_scale_compute_done_3_0 (phireg) "/>
</bind>
</comp>

<comp id="1529" class="1004" name="head_ctx_ref_val_scale_compute_done_3_0_phi_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="1" slack="0"/>
<pin id="1531" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1532" dir="0" index="2" bw="1" slack="0"/>
<pin id="1533" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1534" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_val_scale_compute_done_3_0/1 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="head_ctx_ref_softmax_compute_done_3_0_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1538" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_softmax_compute_done_3_0 (phireg) "/>
</bind>
</comp>

<comp id="1539" class="1004" name="head_ctx_ref_softmax_compute_done_3_0_phi_fu_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="1" slack="0"/>
<pin id="1541" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1542" dir="0" index="2" bw="1" slack="0"/>
<pin id="1543" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1544" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_softmax_compute_done_3_0/1 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="head_ctx_ref_att_value_compute_done_3_0_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1548" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_att_value_compute_done_3_0 (phireg) "/>
</bind>
</comp>

<comp id="1549" class="1004" name="head_ctx_ref_att_value_compute_done_3_0_phi_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="1" slack="0"/>
<pin id="1551" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1552" dir="0" index="2" bw="1" slack="0"/>
<pin id="1553" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1554" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_att_value_compute_done_3_0/1 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="head_ctx_ref_layer_stamp_3_0_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1558" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="head_ctx_ref_layer_stamp_3_0 (phireg) "/>
</bind>
</comp>

<comp id="1559" class="1004" name="head_ctx_ref_layer_stamp_3_0_phi_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="32" slack="0"/>
<pin id="1561" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1562" dir="0" index="2" bw="32" slack="0"/>
<pin id="1563" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1564" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="head_ctx_ref_layer_stamp_3_0/1 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="group_finished_7_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="1568" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="group_finished_7 (phireg) "/>
</bind>
</comp>

<comp id="1569" class="1004" name="group_finished_7_phi_fu_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="1" slack="0"/>
<pin id="1571" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="1572" dir="0" index="2" bw="1" slack="0"/>
<pin id="1573" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="1574" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="group_finished_7/1 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="call_ret1_run_single_head_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="67" slack="0"/>
<pin id="1578" dir="0" index="1" bw="32" slack="0"/>
<pin id="1579" dir="0" index="2" bw="32" slack="0"/>
<pin id="1580" dir="0" index="3" bw="4" slack="0"/>
<pin id="1581" dir="0" index="4" bw="1" slack="0"/>
<pin id="1582" dir="0" index="5" bw="1" slack="0"/>
<pin id="1583" dir="0" index="6" bw="4" slack="0"/>
<pin id="1584" dir="0" index="7" bw="1" slack="0"/>
<pin id="1585" dir="0" index="8" bw="1" slack="0"/>
<pin id="1586" dir="0" index="9" bw="1" slack="0"/>
<pin id="1587" dir="0" index="10" bw="1" slack="0"/>
<pin id="1588" dir="0" index="11" bw="1" slack="0"/>
<pin id="1589" dir="0" index="12" bw="1" slack="0"/>
<pin id="1590" dir="0" index="13" bw="1" slack="0"/>
<pin id="1591" dir="0" index="14" bw="1" slack="0"/>
<pin id="1592" dir="0" index="15" bw="1" slack="0"/>
<pin id="1593" dir="0" index="16" bw="1" slack="0"/>
<pin id="1594" dir="0" index="17" bw="1" slack="0"/>
<pin id="1595" dir="0" index="18" bw="1" slack="0"/>
<pin id="1596" dir="0" index="19" bw="1" slack="0"/>
<pin id="1597" dir="0" index="20" bw="1" slack="0"/>
<pin id="1598" dir="0" index="21" bw="1" slack="0"/>
<pin id="1599" dir="0" index="22" bw="32" slack="0"/>
<pin id="1600" dir="0" index="23" bw="1" slack="0"/>
<pin id="1601" dir="1" index="24" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/1 "/>
</bind>
</comp>

<comp id="1624" class="1004" name="call_ret2_run_single_head_fu_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="67" slack="0"/>
<pin id="1626" dir="0" index="1" bw="32" slack="0"/>
<pin id="1627" dir="0" index="2" bw="32" slack="0"/>
<pin id="1628" dir="0" index="3" bw="4" slack="0"/>
<pin id="1629" dir="0" index="4" bw="1" slack="0"/>
<pin id="1630" dir="0" index="5" bw="1" slack="0"/>
<pin id="1631" dir="0" index="6" bw="4" slack="0"/>
<pin id="1632" dir="0" index="7" bw="1" slack="0"/>
<pin id="1633" dir="0" index="8" bw="1" slack="0"/>
<pin id="1634" dir="0" index="9" bw="1" slack="0"/>
<pin id="1635" dir="0" index="10" bw="1" slack="0"/>
<pin id="1636" dir="0" index="11" bw="1" slack="0"/>
<pin id="1637" dir="0" index="12" bw="1" slack="0"/>
<pin id="1638" dir="0" index="13" bw="1" slack="0"/>
<pin id="1639" dir="0" index="14" bw="1" slack="0"/>
<pin id="1640" dir="0" index="15" bw="1" slack="0"/>
<pin id="1641" dir="0" index="16" bw="1" slack="0"/>
<pin id="1642" dir="0" index="17" bw="1" slack="0"/>
<pin id="1643" dir="0" index="18" bw="1" slack="0"/>
<pin id="1644" dir="0" index="19" bw="1" slack="0"/>
<pin id="1645" dir="0" index="20" bw="1" slack="0"/>
<pin id="1646" dir="0" index="21" bw="1" slack="0"/>
<pin id="1647" dir="0" index="22" bw="32" slack="0"/>
<pin id="1648" dir="0" index="23" bw="1" slack="0"/>
<pin id="1649" dir="1" index="24" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/1 "/>
</bind>
</comp>

<comp id="1672" class="1004" name="call_ret3_run_single_head_fu_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="67" slack="0"/>
<pin id="1674" dir="0" index="1" bw="32" slack="0"/>
<pin id="1675" dir="0" index="2" bw="32" slack="0"/>
<pin id="1676" dir="0" index="3" bw="4" slack="0"/>
<pin id="1677" dir="0" index="4" bw="1" slack="0"/>
<pin id="1678" dir="0" index="5" bw="1" slack="0"/>
<pin id="1679" dir="0" index="6" bw="4" slack="0"/>
<pin id="1680" dir="0" index="7" bw="1" slack="0"/>
<pin id="1681" dir="0" index="8" bw="1" slack="0"/>
<pin id="1682" dir="0" index="9" bw="1" slack="0"/>
<pin id="1683" dir="0" index="10" bw="1" slack="0"/>
<pin id="1684" dir="0" index="11" bw="1" slack="0"/>
<pin id="1685" dir="0" index="12" bw="1" slack="0"/>
<pin id="1686" dir="0" index="13" bw="1" slack="0"/>
<pin id="1687" dir="0" index="14" bw="1" slack="0"/>
<pin id="1688" dir="0" index="15" bw="1" slack="0"/>
<pin id="1689" dir="0" index="16" bw="1" slack="0"/>
<pin id="1690" dir="0" index="17" bw="1" slack="0"/>
<pin id="1691" dir="0" index="18" bw="1" slack="0"/>
<pin id="1692" dir="0" index="19" bw="1" slack="0"/>
<pin id="1693" dir="0" index="20" bw="1" slack="0"/>
<pin id="1694" dir="0" index="21" bw="1" slack="0"/>
<pin id="1695" dir="0" index="22" bw="32" slack="0"/>
<pin id="1696" dir="0" index="23" bw="1" slack="0"/>
<pin id="1697" dir="1" index="24" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret3/1 "/>
</bind>
</comp>

<comp id="1720" class="1004" name="call_ret_run_single_head_fu_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="67" slack="0"/>
<pin id="1722" dir="0" index="1" bw="32" slack="0"/>
<pin id="1723" dir="0" index="2" bw="32" slack="0"/>
<pin id="1724" dir="0" index="3" bw="4" slack="0"/>
<pin id="1725" dir="0" index="4" bw="1" slack="0"/>
<pin id="1726" dir="0" index="5" bw="1" slack="0"/>
<pin id="1727" dir="0" index="6" bw="4" slack="0"/>
<pin id="1728" dir="0" index="7" bw="1" slack="0"/>
<pin id="1729" dir="0" index="8" bw="1" slack="0"/>
<pin id="1730" dir="0" index="9" bw="1" slack="0"/>
<pin id="1731" dir="0" index="10" bw="1" slack="0"/>
<pin id="1732" dir="0" index="11" bw="1" slack="0"/>
<pin id="1733" dir="0" index="12" bw="1" slack="0"/>
<pin id="1734" dir="0" index="13" bw="1" slack="0"/>
<pin id="1735" dir="0" index="14" bw="1" slack="0"/>
<pin id="1736" dir="0" index="15" bw="1" slack="0"/>
<pin id="1737" dir="0" index="16" bw="1" slack="0"/>
<pin id="1738" dir="0" index="17" bw="1" slack="0"/>
<pin id="1739" dir="0" index="18" bw="1" slack="0"/>
<pin id="1740" dir="0" index="19" bw="1" slack="0"/>
<pin id="1741" dir="0" index="20" bw="1" slack="0"/>
<pin id="1742" dir="0" index="21" bw="1" slack="0"/>
<pin id="1743" dir="0" index="22" bw="32" slack="0"/>
<pin id="1744" dir="0" index="23" bw="1" slack="0"/>
<pin id="1745" dir="1" index="24" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="zext_ln192_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="4" slack="0"/>
<pin id="1770" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192/1 "/>
</bind>
</comp>

<comp id="1773" class="1004" name="zext_ln192_1_fu_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="4" slack="0"/>
<pin id="1775" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192_1/1 "/>
</bind>
</comp>

<comp id="1778" class="1004" name="zext_ln192_2_fu_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="4" slack="0"/>
<pin id="1780" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192_2/1 "/>
</bind>
</comp>

<comp id="1783" class="1004" name="zext_ln192_3_fu_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="4" slack="0"/>
<pin id="1785" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192_3/1 "/>
</bind>
</comp>

<comp id="1788" class="1004" name="zext_ln192_4_fu_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="4" slack="0"/>
<pin id="1790" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192_4/1 "/>
</bind>
</comp>

<comp id="1793" class="1004" name="zext_ln192_5_fu_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="4" slack="0"/>
<pin id="1795" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192_5/1 "/>
</bind>
</comp>

<comp id="1798" class="1004" name="zext_ln192_6_fu_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="4" slack="0"/>
<pin id="1800" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192_6/1 "/>
</bind>
</comp>

<comp id="1803" class="1004" name="zext_ln192_7_fu_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="4" slack="0"/>
<pin id="1805" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192_7/1 "/>
</bind>
</comp>

<comp id="1808" class="1004" name="icmp_ln205_fu_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="4" slack="0"/>
<pin id="1810" dir="0" index="1" bw="2" slack="0"/>
<pin id="1811" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln205/1 "/>
</bind>
</comp>

<comp id="1814" class="1004" name="icmp_ln206_fu_1814">
<pin_list>
<pin id="1815" dir="0" index="0" bw="4" slack="0"/>
<pin id="1816" dir="0" index="1" bw="1" slack="0"/>
<pin id="1817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/1 "/>
</bind>
</comp>

<comp id="1820" class="1004" name="and_ln206_fu_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="1" slack="0"/>
<pin id="1822" dir="0" index="1" bw="1" slack="0"/>
<pin id="1823" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln206/1 "/>
</bind>
</comp>

<comp id="1828" class="1004" name="head_ctx_ref_att_value_compute_done_0_ret_fu_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="67" slack="0"/>
<pin id="1830" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_att_value_compute_done_0_ret/1 "/>
</bind>
</comp>

<comp id="1833" class="1004" name="head_ctx_ref_softmax_compute_done_0_ret_fu_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="67" slack="0"/>
<pin id="1835" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_softmax_compute_done_0_ret/1 "/>
</bind>
</comp>

<comp id="1838" class="1004" name="head_ctx_ref_val_scale_compute_done_0_ret_fu_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="67" slack="0"/>
<pin id="1840" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_val_scale_compute_done_0_ret/1 "/>
</bind>
</comp>

<comp id="1843" class="1004" name="head_ctx_ref_att_scores_compute_done_0_ret_fu_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="67" slack="0"/>
<pin id="1845" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_att_scores_compute_done_0_ret/1 "/>
</bind>
</comp>

<comp id="1848" class="1004" name="head_ctx_ref_v_compute_done_0_ret_fu_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="67" slack="0"/>
<pin id="1850" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_v_compute_done_0_ret/1 "/>
</bind>
</comp>

<comp id="1853" class="1004" name="head_ctx_ref_k_compute_done_0_ret_fu_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="67" slack="0"/>
<pin id="1855" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_k_compute_done_0_ret/1 "/>
</bind>
</comp>

<comp id="1858" class="1004" name="head_ctx_ref_q_compute_done_0_ret_fu_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="67" slack="0"/>
<pin id="1860" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_q_compute_done_0_ret/1 "/>
</bind>
</comp>

<comp id="1863" class="1004" name="head_ctx_ref_att_value_started_0_ret_fu_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="67" slack="0"/>
<pin id="1865" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_att_value_started_0_ret/1 "/>
</bind>
</comp>

<comp id="1868" class="1004" name="head_ctx_ref_softmax_started_0_ret_fu_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="67" slack="0"/>
<pin id="1870" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_softmax_started_0_ret/1 "/>
</bind>
</comp>

<comp id="1873" class="1004" name="head_ctx_ref_val_scale_started_0_ret_fu_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="67" slack="0"/>
<pin id="1875" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_val_scale_started_0_ret/1 "/>
</bind>
</comp>

<comp id="1878" class="1004" name="head_ctx_ref_att_scores_started_0_ret_fu_1878">
<pin_list>
<pin id="1879" dir="0" index="0" bw="67" slack="0"/>
<pin id="1880" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_att_scores_started_0_ret/1 "/>
</bind>
</comp>

<comp id="1883" class="1004" name="head_ctx_ref_v_started_0_ret_fu_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="67" slack="0"/>
<pin id="1885" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_v_started_0_ret/1 "/>
</bind>
</comp>

<comp id="1888" class="1004" name="head_ctx_ref_k_started_0_ret_fu_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="67" slack="0"/>
<pin id="1890" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_k_started_0_ret/1 "/>
</bind>
</comp>

<comp id="1893" class="1004" name="head_ctx_ref_q_started_0_ret_fu_1893">
<pin_list>
<pin id="1894" dir="0" index="0" bw="67" slack="0"/>
<pin id="1895" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_q_started_0_ret/1 "/>
</bind>
</comp>

<comp id="1898" class="1004" name="head_ctx_ref_start_head_0_ret_fu_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="67" slack="0"/>
<pin id="1900" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_start_head_0_ret/1 "/>
</bind>
</comp>

<comp id="1903" class="1004" name="head_ctx_ref_compute_op_0_ret_fu_1903">
<pin_list>
<pin id="1904" dir="0" index="0" bw="67" slack="0"/>
<pin id="1905" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_compute_op_0_ret/1 "/>
</bind>
</comp>

<comp id="1908" class="1004" name="head_ctx_ref_compute_start_0_ret_fu_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="67" slack="0"/>
<pin id="1910" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_compute_start_0_ret/1 "/>
</bind>
</comp>

<comp id="1913" class="1004" name="head_ctx_ref_compute_done_0_ret_fu_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="67" slack="0"/>
<pin id="1915" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_compute_done_0_ret/1 "/>
</bind>
</comp>

<comp id="1918" class="1004" name="head_ctx_ref_compute_ready_0_ret_fu_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="67" slack="0"/>
<pin id="1920" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_compute_ready_0_ret/1 "/>
</bind>
</comp>

<comp id="1923" class="1004" name="head_ctx_ref_phase_0_ret_fu_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="67" slack="0"/>
<pin id="1925" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_phase_0_ret/1 "/>
</bind>
</comp>

<comp id="1928" class="1004" name="head_done_4_fu_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="67" slack="0"/>
<pin id="1930" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_done_4/1 "/>
</bind>
</comp>

<comp id="1933" class="1004" name="head_ctx_ref_layer_stamp_0_ret_fu_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="67" slack="0"/>
<pin id="1935" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_layer_stamp_0_ret/1 "/>
</bind>
</comp>

<comp id="1938" class="1004" name="icmp_ln205_1_fu_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="4" slack="0"/>
<pin id="1940" dir="0" index="1" bw="2" slack="0"/>
<pin id="1941" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln205_1/1 "/>
</bind>
</comp>

<comp id="1944" class="1004" name="icmp_ln206_1_fu_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="4" slack="0"/>
<pin id="1946" dir="0" index="1" bw="1" slack="0"/>
<pin id="1947" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206_1/1 "/>
</bind>
</comp>

<comp id="1950" class="1004" name="and_ln206_1_fu_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="1" slack="0"/>
<pin id="1952" dir="0" index="1" bw="1" slack="0"/>
<pin id="1953" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln206_1/1 "/>
</bind>
</comp>

<comp id="1958" class="1004" name="head_ctx_ref_att_value_compute_done_1_ret_fu_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="67" slack="0"/>
<pin id="1960" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_att_value_compute_done_1_ret/1 "/>
</bind>
</comp>

<comp id="1963" class="1004" name="head_ctx_ref_softmax_compute_done_1_ret_fu_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="67" slack="0"/>
<pin id="1965" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_softmax_compute_done_1_ret/1 "/>
</bind>
</comp>

<comp id="1968" class="1004" name="head_ctx_ref_val_scale_compute_done_1_ret_fu_1968">
<pin_list>
<pin id="1969" dir="0" index="0" bw="67" slack="0"/>
<pin id="1970" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_val_scale_compute_done_1_ret/1 "/>
</bind>
</comp>

<comp id="1973" class="1004" name="head_ctx_ref_att_scores_compute_done_1_ret_fu_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="67" slack="0"/>
<pin id="1975" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_att_scores_compute_done_1_ret/1 "/>
</bind>
</comp>

<comp id="1978" class="1004" name="head_ctx_ref_v_compute_done_1_ret_fu_1978">
<pin_list>
<pin id="1979" dir="0" index="0" bw="67" slack="0"/>
<pin id="1980" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_v_compute_done_1_ret/1 "/>
</bind>
</comp>

<comp id="1983" class="1004" name="head_ctx_ref_k_compute_done_1_ret_fu_1983">
<pin_list>
<pin id="1984" dir="0" index="0" bw="67" slack="0"/>
<pin id="1985" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_k_compute_done_1_ret/1 "/>
</bind>
</comp>

<comp id="1988" class="1004" name="head_ctx_ref_q_compute_done_1_ret_fu_1988">
<pin_list>
<pin id="1989" dir="0" index="0" bw="67" slack="0"/>
<pin id="1990" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_q_compute_done_1_ret/1 "/>
</bind>
</comp>

<comp id="1993" class="1004" name="head_ctx_ref_att_value_started_1_ret_fu_1993">
<pin_list>
<pin id="1994" dir="0" index="0" bw="67" slack="0"/>
<pin id="1995" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_att_value_started_1_ret/1 "/>
</bind>
</comp>

<comp id="1998" class="1004" name="head_ctx_ref_softmax_started_1_ret_fu_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="67" slack="0"/>
<pin id="2000" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_softmax_started_1_ret/1 "/>
</bind>
</comp>

<comp id="2003" class="1004" name="head_ctx_ref_val_scale_started_1_ret_fu_2003">
<pin_list>
<pin id="2004" dir="0" index="0" bw="67" slack="0"/>
<pin id="2005" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_val_scale_started_1_ret/1 "/>
</bind>
</comp>

<comp id="2008" class="1004" name="head_ctx_ref_att_scores_started_1_ret_fu_2008">
<pin_list>
<pin id="2009" dir="0" index="0" bw="67" slack="0"/>
<pin id="2010" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_att_scores_started_1_ret/1 "/>
</bind>
</comp>

<comp id="2013" class="1004" name="head_ctx_ref_v_started_1_ret_fu_2013">
<pin_list>
<pin id="2014" dir="0" index="0" bw="67" slack="0"/>
<pin id="2015" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_v_started_1_ret/1 "/>
</bind>
</comp>

<comp id="2018" class="1004" name="head_ctx_ref_k_started_1_ret_fu_2018">
<pin_list>
<pin id="2019" dir="0" index="0" bw="67" slack="0"/>
<pin id="2020" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_k_started_1_ret/1 "/>
</bind>
</comp>

<comp id="2023" class="1004" name="head_ctx_ref_q_started_1_ret_fu_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="67" slack="0"/>
<pin id="2025" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_q_started_1_ret/1 "/>
</bind>
</comp>

<comp id="2028" class="1004" name="head_ctx_ref_start_head_1_ret_fu_2028">
<pin_list>
<pin id="2029" dir="0" index="0" bw="67" slack="0"/>
<pin id="2030" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_start_head_1_ret/1 "/>
</bind>
</comp>

<comp id="2033" class="1004" name="head_ctx_ref_compute_op_1_ret_fu_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="67" slack="0"/>
<pin id="2035" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_compute_op_1_ret/1 "/>
</bind>
</comp>

<comp id="2038" class="1004" name="head_ctx_ref_compute_start_1_ret_fu_2038">
<pin_list>
<pin id="2039" dir="0" index="0" bw="67" slack="0"/>
<pin id="2040" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_compute_start_1_ret/1 "/>
</bind>
</comp>

<comp id="2043" class="1004" name="head_ctx_ref_compute_done_1_ret_fu_2043">
<pin_list>
<pin id="2044" dir="0" index="0" bw="67" slack="0"/>
<pin id="2045" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_compute_done_1_ret/1 "/>
</bind>
</comp>

<comp id="2048" class="1004" name="head_ctx_ref_compute_ready_1_ret_fu_2048">
<pin_list>
<pin id="2049" dir="0" index="0" bw="67" slack="0"/>
<pin id="2050" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_compute_ready_1_ret/1 "/>
</bind>
</comp>

<comp id="2053" class="1004" name="head_ctx_ref_phase_1_ret_fu_2053">
<pin_list>
<pin id="2054" dir="0" index="0" bw="67" slack="0"/>
<pin id="2055" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_phase_1_ret/1 "/>
</bind>
</comp>

<comp id="2058" class="1004" name="head_done_fu_2058">
<pin_list>
<pin id="2059" dir="0" index="0" bw="67" slack="0"/>
<pin id="2060" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_done/1 "/>
</bind>
</comp>

<comp id="2062" class="1004" name="head_ctx_ref_layer_stamp_1_ret_fu_2062">
<pin_list>
<pin id="2063" dir="0" index="0" bw="67" slack="0"/>
<pin id="2064" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_layer_stamp_1_ret/1 "/>
</bind>
</comp>

<comp id="2067" class="1004" name="group_finished_2_fu_2067">
<pin_list>
<pin id="2068" dir="0" index="0" bw="1" slack="0"/>
<pin id="2069" dir="0" index="1" bw="1" slack="0"/>
<pin id="2070" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="group_finished_2/1 "/>
</bind>
</comp>

<comp id="2074" class="1004" name="icmp_ln205_2_fu_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="4" slack="0"/>
<pin id="2076" dir="0" index="1" bw="2" slack="0"/>
<pin id="2077" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln205_2/1 "/>
</bind>
</comp>

<comp id="2080" class="1004" name="icmp_ln206_2_fu_2080">
<pin_list>
<pin id="2081" dir="0" index="0" bw="4" slack="0"/>
<pin id="2082" dir="0" index="1" bw="1" slack="0"/>
<pin id="2083" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206_2/1 "/>
</bind>
</comp>

<comp id="2086" class="1004" name="and_ln206_2_fu_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="1" slack="0"/>
<pin id="2088" dir="0" index="1" bw="1" slack="0"/>
<pin id="2089" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln206_2/1 "/>
</bind>
</comp>

<comp id="2094" class="1004" name="head_ctx_ref_att_value_compute_done_2_ret_fu_2094">
<pin_list>
<pin id="2095" dir="0" index="0" bw="67" slack="0"/>
<pin id="2096" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_att_value_compute_done_2_ret/1 "/>
</bind>
</comp>

<comp id="2099" class="1004" name="head_ctx_ref_softmax_compute_done_2_ret_fu_2099">
<pin_list>
<pin id="2100" dir="0" index="0" bw="67" slack="0"/>
<pin id="2101" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_softmax_compute_done_2_ret/1 "/>
</bind>
</comp>

<comp id="2104" class="1004" name="head_ctx_ref_val_scale_compute_done_2_ret_fu_2104">
<pin_list>
<pin id="2105" dir="0" index="0" bw="67" slack="0"/>
<pin id="2106" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_val_scale_compute_done_2_ret/1 "/>
</bind>
</comp>

<comp id="2109" class="1004" name="head_ctx_ref_att_scores_compute_done_2_ret_fu_2109">
<pin_list>
<pin id="2110" dir="0" index="0" bw="67" slack="0"/>
<pin id="2111" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_att_scores_compute_done_2_ret/1 "/>
</bind>
</comp>

<comp id="2114" class="1004" name="head_ctx_ref_v_compute_done_2_ret_fu_2114">
<pin_list>
<pin id="2115" dir="0" index="0" bw="67" slack="0"/>
<pin id="2116" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_v_compute_done_2_ret/1 "/>
</bind>
</comp>

<comp id="2119" class="1004" name="head_ctx_ref_k_compute_done_2_ret_fu_2119">
<pin_list>
<pin id="2120" dir="0" index="0" bw="67" slack="0"/>
<pin id="2121" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_k_compute_done_2_ret/1 "/>
</bind>
</comp>

<comp id="2124" class="1004" name="head_ctx_ref_q_compute_done_2_ret_fu_2124">
<pin_list>
<pin id="2125" dir="0" index="0" bw="67" slack="0"/>
<pin id="2126" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_q_compute_done_2_ret/1 "/>
</bind>
</comp>

<comp id="2129" class="1004" name="head_ctx_ref_att_value_started_2_ret_fu_2129">
<pin_list>
<pin id="2130" dir="0" index="0" bw="67" slack="0"/>
<pin id="2131" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_att_value_started_2_ret/1 "/>
</bind>
</comp>

<comp id="2134" class="1004" name="head_ctx_ref_softmax_started_2_ret_fu_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="67" slack="0"/>
<pin id="2136" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_softmax_started_2_ret/1 "/>
</bind>
</comp>

<comp id="2139" class="1004" name="head_ctx_ref_val_scale_started_2_ret_fu_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="67" slack="0"/>
<pin id="2141" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_val_scale_started_2_ret/1 "/>
</bind>
</comp>

<comp id="2144" class="1004" name="head_ctx_ref_att_scores_started_2_ret_fu_2144">
<pin_list>
<pin id="2145" dir="0" index="0" bw="67" slack="0"/>
<pin id="2146" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_att_scores_started_2_ret/1 "/>
</bind>
</comp>

<comp id="2149" class="1004" name="head_ctx_ref_v_started_2_ret_fu_2149">
<pin_list>
<pin id="2150" dir="0" index="0" bw="67" slack="0"/>
<pin id="2151" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_v_started_2_ret/1 "/>
</bind>
</comp>

<comp id="2154" class="1004" name="head_ctx_ref_k_started_2_ret_fu_2154">
<pin_list>
<pin id="2155" dir="0" index="0" bw="67" slack="0"/>
<pin id="2156" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_k_started_2_ret/1 "/>
</bind>
</comp>

<comp id="2159" class="1004" name="head_ctx_ref_q_started_2_ret_fu_2159">
<pin_list>
<pin id="2160" dir="0" index="0" bw="67" slack="0"/>
<pin id="2161" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_q_started_2_ret/1 "/>
</bind>
</comp>

<comp id="2164" class="1004" name="head_ctx_ref_start_head_2_ret_fu_2164">
<pin_list>
<pin id="2165" dir="0" index="0" bw="67" slack="0"/>
<pin id="2166" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_start_head_2_ret/1 "/>
</bind>
</comp>

<comp id="2169" class="1004" name="head_ctx_ref_compute_op_2_ret_fu_2169">
<pin_list>
<pin id="2170" dir="0" index="0" bw="67" slack="0"/>
<pin id="2171" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_compute_op_2_ret/1 "/>
</bind>
</comp>

<comp id="2174" class="1004" name="head_ctx_ref_compute_start_2_ret_fu_2174">
<pin_list>
<pin id="2175" dir="0" index="0" bw="67" slack="0"/>
<pin id="2176" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_compute_start_2_ret/1 "/>
</bind>
</comp>

<comp id="2179" class="1004" name="head_ctx_ref_compute_done_2_ret_fu_2179">
<pin_list>
<pin id="2180" dir="0" index="0" bw="67" slack="0"/>
<pin id="2181" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_compute_done_2_ret/1 "/>
</bind>
</comp>

<comp id="2184" class="1004" name="head_ctx_ref_compute_ready_2_ret_fu_2184">
<pin_list>
<pin id="2185" dir="0" index="0" bw="67" slack="0"/>
<pin id="2186" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_compute_ready_2_ret/1 "/>
</bind>
</comp>

<comp id="2189" class="1004" name="head_ctx_ref_phase_2_ret_fu_2189">
<pin_list>
<pin id="2190" dir="0" index="0" bw="67" slack="0"/>
<pin id="2191" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_phase_2_ret/1 "/>
</bind>
</comp>

<comp id="2194" class="1004" name="head_done_1_fu_2194">
<pin_list>
<pin id="2195" dir="0" index="0" bw="67" slack="0"/>
<pin id="2196" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_done_1/1 "/>
</bind>
</comp>

<comp id="2198" class="1004" name="head_ctx_ref_layer_stamp_2_ret_fu_2198">
<pin_list>
<pin id="2199" dir="0" index="0" bw="67" slack="0"/>
<pin id="2200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_layer_stamp_2_ret/1 "/>
</bind>
</comp>

<comp id="2203" class="1004" name="group_finished_4_fu_2203">
<pin_list>
<pin id="2204" dir="0" index="0" bw="1" slack="0"/>
<pin id="2205" dir="0" index="1" bw="1" slack="0"/>
<pin id="2206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="group_finished_4/1 "/>
</bind>
</comp>

<comp id="2210" class="1004" name="icmp_ln205_3_fu_2210">
<pin_list>
<pin id="2211" dir="0" index="0" bw="4" slack="0"/>
<pin id="2212" dir="0" index="1" bw="2" slack="0"/>
<pin id="2213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln205_3/1 "/>
</bind>
</comp>

<comp id="2216" class="1004" name="icmp_ln206_3_fu_2216">
<pin_list>
<pin id="2217" dir="0" index="0" bw="4" slack="0"/>
<pin id="2218" dir="0" index="1" bw="1" slack="0"/>
<pin id="2219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206_3/1 "/>
</bind>
</comp>

<comp id="2222" class="1004" name="and_ln206_3_fu_2222">
<pin_list>
<pin id="2223" dir="0" index="0" bw="1" slack="0"/>
<pin id="2224" dir="0" index="1" bw="1" slack="0"/>
<pin id="2225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln206_3/1 "/>
</bind>
</comp>

<comp id="2230" class="1004" name="head_ctx_ref_att_value_compute_done_3_ret_fu_2230">
<pin_list>
<pin id="2231" dir="0" index="0" bw="67" slack="0"/>
<pin id="2232" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_att_value_compute_done_3_ret/1 "/>
</bind>
</comp>

<comp id="2235" class="1004" name="head_ctx_ref_softmax_compute_done_3_ret_fu_2235">
<pin_list>
<pin id="2236" dir="0" index="0" bw="67" slack="0"/>
<pin id="2237" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_softmax_compute_done_3_ret/1 "/>
</bind>
</comp>

<comp id="2240" class="1004" name="head_ctx_ref_val_scale_compute_done_3_ret_fu_2240">
<pin_list>
<pin id="2241" dir="0" index="0" bw="67" slack="0"/>
<pin id="2242" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_val_scale_compute_done_3_ret/1 "/>
</bind>
</comp>

<comp id="2245" class="1004" name="head_ctx_ref_att_scores_compute_done_3_ret_fu_2245">
<pin_list>
<pin id="2246" dir="0" index="0" bw="67" slack="0"/>
<pin id="2247" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_att_scores_compute_done_3_ret/1 "/>
</bind>
</comp>

<comp id="2250" class="1004" name="head_ctx_ref_v_compute_done_3_ret_fu_2250">
<pin_list>
<pin id="2251" dir="0" index="0" bw="67" slack="0"/>
<pin id="2252" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_v_compute_done_3_ret/1 "/>
</bind>
</comp>

<comp id="2255" class="1004" name="head_ctx_ref_k_compute_done_3_ret_fu_2255">
<pin_list>
<pin id="2256" dir="0" index="0" bw="67" slack="0"/>
<pin id="2257" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_k_compute_done_3_ret/1 "/>
</bind>
</comp>

<comp id="2260" class="1004" name="head_ctx_ref_q_compute_done_3_ret_fu_2260">
<pin_list>
<pin id="2261" dir="0" index="0" bw="67" slack="0"/>
<pin id="2262" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_q_compute_done_3_ret/1 "/>
</bind>
</comp>

<comp id="2265" class="1004" name="head_ctx_ref_att_value_started_3_ret_fu_2265">
<pin_list>
<pin id="2266" dir="0" index="0" bw="67" slack="0"/>
<pin id="2267" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_att_value_started_3_ret/1 "/>
</bind>
</comp>

<comp id="2270" class="1004" name="head_ctx_ref_softmax_started_3_ret_fu_2270">
<pin_list>
<pin id="2271" dir="0" index="0" bw="67" slack="0"/>
<pin id="2272" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_softmax_started_3_ret/1 "/>
</bind>
</comp>

<comp id="2275" class="1004" name="head_ctx_ref_val_scale_started_3_ret_fu_2275">
<pin_list>
<pin id="2276" dir="0" index="0" bw="67" slack="0"/>
<pin id="2277" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_val_scale_started_3_ret/1 "/>
</bind>
</comp>

<comp id="2280" class="1004" name="head_ctx_ref_att_scores_started_3_ret_fu_2280">
<pin_list>
<pin id="2281" dir="0" index="0" bw="67" slack="0"/>
<pin id="2282" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_att_scores_started_3_ret/1 "/>
</bind>
</comp>

<comp id="2285" class="1004" name="head_ctx_ref_v_started_3_ret_fu_2285">
<pin_list>
<pin id="2286" dir="0" index="0" bw="67" slack="0"/>
<pin id="2287" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_v_started_3_ret/1 "/>
</bind>
</comp>

<comp id="2290" class="1004" name="head_ctx_ref_k_started_3_ret_fu_2290">
<pin_list>
<pin id="2291" dir="0" index="0" bw="67" slack="0"/>
<pin id="2292" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_k_started_3_ret/1 "/>
</bind>
</comp>

<comp id="2295" class="1004" name="head_ctx_ref_q_started_3_ret_fu_2295">
<pin_list>
<pin id="2296" dir="0" index="0" bw="67" slack="0"/>
<pin id="2297" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_q_started_3_ret/1 "/>
</bind>
</comp>

<comp id="2300" class="1004" name="head_ctx_ref_start_head_3_ret_fu_2300">
<pin_list>
<pin id="2301" dir="0" index="0" bw="67" slack="0"/>
<pin id="2302" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_start_head_3_ret/1 "/>
</bind>
</comp>

<comp id="2305" class="1004" name="head_ctx_ref_compute_op_3_ret_fu_2305">
<pin_list>
<pin id="2306" dir="0" index="0" bw="67" slack="0"/>
<pin id="2307" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_compute_op_3_ret/1 "/>
</bind>
</comp>

<comp id="2310" class="1004" name="head_ctx_ref_compute_start_3_ret_fu_2310">
<pin_list>
<pin id="2311" dir="0" index="0" bw="67" slack="0"/>
<pin id="2312" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_compute_start_3_ret/1 "/>
</bind>
</comp>

<comp id="2315" class="1004" name="head_ctx_ref_compute_done_3_ret_fu_2315">
<pin_list>
<pin id="2316" dir="0" index="0" bw="67" slack="0"/>
<pin id="2317" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_compute_done_3_ret/1 "/>
</bind>
</comp>

<comp id="2320" class="1004" name="head_ctx_ref_compute_ready_3_ret_fu_2320">
<pin_list>
<pin id="2321" dir="0" index="0" bw="67" slack="0"/>
<pin id="2322" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_compute_ready_3_ret/1 "/>
</bind>
</comp>

<comp id="2325" class="1004" name="head_ctx_ref_phase_3_ret_fu_2325">
<pin_list>
<pin id="2326" dir="0" index="0" bw="67" slack="0"/>
<pin id="2327" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_phase_3_ret/1 "/>
</bind>
</comp>

<comp id="2330" class="1004" name="head_done_2_fu_2330">
<pin_list>
<pin id="2331" dir="0" index="0" bw="67" slack="0"/>
<pin id="2332" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_done_2/1 "/>
</bind>
</comp>

<comp id="2334" class="1004" name="head_ctx_ref_layer_stamp_3_ret_fu_2334">
<pin_list>
<pin id="2335" dir="0" index="0" bw="67" slack="0"/>
<pin id="2336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="head_ctx_ref_layer_stamp_3_ret/1 "/>
</bind>
</comp>

<comp id="2339" class="1004" name="group_finished_6_fu_2339">
<pin_list>
<pin id="2340" dir="0" index="0" bw="1" slack="0"/>
<pin id="2341" dir="0" index="1" bw="1" slack="0"/>
<pin id="2342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="group_finished_6/1 "/>
</bind>
</comp>

<comp id="2346" class="1004" name="mrv_s_fu_2346">
<pin_list>
<pin id="2347" dir="0" index="0" bw="265" slack="0"/>
<pin id="2348" dir="0" index="1" bw="1" slack="0"/>
<pin id="2349" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/1 "/>
</bind>
</comp>

<comp id="2352" class="1004" name="mrv_22_fu_2352">
<pin_list>
<pin id="2353" dir="0" index="0" bw="265" slack="0"/>
<pin id="2354" dir="0" index="1" bw="8" slack="0"/>
<pin id="2355" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_22/1 "/>
</bind>
</comp>

<comp id="2358" class="1004" name="mrv_23_fu_2358">
<pin_list>
<pin id="2359" dir="0" index="0" bw="265" slack="0"/>
<pin id="2360" dir="0" index="1" bw="8" slack="0"/>
<pin id="2361" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_23/1 "/>
</bind>
</comp>

<comp id="2364" class="1004" name="mrv_24_fu_2364">
<pin_list>
<pin id="2365" dir="0" index="0" bw="265" slack="0"/>
<pin id="2366" dir="0" index="1" bw="8" slack="0"/>
<pin id="2367" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_24/1 "/>
</bind>
</comp>

<comp id="2370" class="1004" name="mrv_25_fu_2370">
<pin_list>
<pin id="2371" dir="0" index="0" bw="265" slack="0"/>
<pin id="2372" dir="0" index="1" bw="8" slack="0"/>
<pin id="2373" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_25/1 "/>
</bind>
</comp>

<comp id="2376" class="1004" name="mrv_26_fu_2376">
<pin_list>
<pin id="2377" dir="0" index="0" bw="265" slack="0"/>
<pin id="2378" dir="0" index="1" bw="1" slack="0"/>
<pin id="2379" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_26/1 "/>
</bind>
</comp>

<comp id="2382" class="1004" name="mrv_27_fu_2382">
<pin_list>
<pin id="2383" dir="0" index="0" bw="265" slack="0"/>
<pin id="2384" dir="0" index="1" bw="1" slack="0"/>
<pin id="2385" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_27/1 "/>
</bind>
</comp>

<comp id="2388" class="1004" name="mrv_28_fu_2388">
<pin_list>
<pin id="2389" dir="0" index="0" bw="265" slack="0"/>
<pin id="2390" dir="0" index="1" bw="1" slack="0"/>
<pin id="2391" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_28/1 "/>
</bind>
</comp>

<comp id="2394" class="1004" name="mrv_29_fu_2394">
<pin_list>
<pin id="2395" dir="0" index="0" bw="265" slack="0"/>
<pin id="2396" dir="0" index="1" bw="1" slack="0"/>
<pin id="2397" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_29/1 "/>
</bind>
</comp>

<comp id="2400" class="1004" name="mrv_30_fu_2400">
<pin_list>
<pin id="2401" dir="0" index="0" bw="265" slack="0"/>
<pin id="2402" dir="0" index="1" bw="1" slack="0"/>
<pin id="2403" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_30/1 "/>
</bind>
</comp>

<comp id="2406" class="1004" name="mrv_31_fu_2406">
<pin_list>
<pin id="2407" dir="0" index="0" bw="265" slack="0"/>
<pin id="2408" dir="0" index="1" bw="1" slack="0"/>
<pin id="2409" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_31/1 "/>
</bind>
</comp>

<comp id="2412" class="1004" name="mrv_32_fu_2412">
<pin_list>
<pin id="2413" dir="0" index="0" bw="265" slack="0"/>
<pin id="2414" dir="0" index="1" bw="1" slack="0"/>
<pin id="2415" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_32/1 "/>
</bind>
</comp>

<comp id="2418" class="1004" name="mrv_33_fu_2418">
<pin_list>
<pin id="2419" dir="0" index="0" bw="265" slack="0"/>
<pin id="2420" dir="0" index="1" bw="1" slack="0"/>
<pin id="2421" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_33/1 "/>
</bind>
</comp>

<comp id="2424" class="1004" name="mrv_34_fu_2424">
<pin_list>
<pin id="2425" dir="0" index="0" bw="265" slack="0"/>
<pin id="2426" dir="0" index="1" bw="1" slack="0"/>
<pin id="2427" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_34/1 "/>
</bind>
</comp>

<comp id="2430" class="1004" name="mrv_35_fu_2430">
<pin_list>
<pin id="2431" dir="0" index="0" bw="265" slack="0"/>
<pin id="2432" dir="0" index="1" bw="1" slack="0"/>
<pin id="2433" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_35/1 "/>
</bind>
</comp>

<comp id="2436" class="1004" name="mrv_36_fu_2436">
<pin_list>
<pin id="2437" dir="0" index="0" bw="265" slack="0"/>
<pin id="2438" dir="0" index="1" bw="1" slack="0"/>
<pin id="2439" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_36/1 "/>
</bind>
</comp>

<comp id="2442" class="1004" name="mrv_37_fu_2442">
<pin_list>
<pin id="2443" dir="0" index="0" bw="265" slack="0"/>
<pin id="2444" dir="0" index="1" bw="1" slack="0"/>
<pin id="2445" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_37/1 "/>
</bind>
</comp>

<comp id="2448" class="1004" name="mrv_38_fu_2448">
<pin_list>
<pin id="2449" dir="0" index="0" bw="265" slack="0"/>
<pin id="2450" dir="0" index="1" bw="8" slack="0"/>
<pin id="2451" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_38/1 "/>
</bind>
</comp>

<comp id="2454" class="1004" name="mrv_39_fu_2454">
<pin_list>
<pin id="2455" dir="0" index="0" bw="265" slack="0"/>
<pin id="2456" dir="0" index="1" bw="8" slack="0"/>
<pin id="2457" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_39/1 "/>
</bind>
</comp>

<comp id="2460" class="1004" name="mrv_40_fu_2460">
<pin_list>
<pin id="2461" dir="0" index="0" bw="265" slack="0"/>
<pin id="2462" dir="0" index="1" bw="8" slack="0"/>
<pin id="2463" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_40/1 "/>
</bind>
</comp>

<comp id="2466" class="1004" name="mrv_41_fu_2466">
<pin_list>
<pin id="2467" dir="0" index="0" bw="265" slack="0"/>
<pin id="2468" dir="0" index="1" bw="8" slack="0"/>
<pin id="2469" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_41/1 "/>
</bind>
</comp>

<comp id="2472" class="1004" name="mrv_42_fu_2472">
<pin_list>
<pin id="2473" dir="0" index="0" bw="265" slack="0"/>
<pin id="2474" dir="0" index="1" bw="1" slack="0"/>
<pin id="2475" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_42/1 "/>
</bind>
</comp>

<comp id="2478" class="1004" name="mrv_43_fu_2478">
<pin_list>
<pin id="2479" dir="0" index="0" bw="265" slack="0"/>
<pin id="2480" dir="0" index="1" bw="1" slack="0"/>
<pin id="2481" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_43/1 "/>
</bind>
</comp>

<comp id="2484" class="1004" name="mrv_44_fu_2484">
<pin_list>
<pin id="2485" dir="0" index="0" bw="265" slack="0"/>
<pin id="2486" dir="0" index="1" bw="1" slack="0"/>
<pin id="2487" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_44/1 "/>
</bind>
</comp>

<comp id="2490" class="1004" name="mrv_45_fu_2490">
<pin_list>
<pin id="2491" dir="0" index="0" bw="265" slack="0"/>
<pin id="2492" dir="0" index="1" bw="1" slack="0"/>
<pin id="2493" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_45/1 "/>
</bind>
</comp>

<comp id="2496" class="1004" name="mrv_46_fu_2496">
<pin_list>
<pin id="2497" dir="0" index="0" bw="265" slack="0"/>
<pin id="2498" dir="0" index="1" bw="1" slack="0"/>
<pin id="2499" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_46/1 "/>
</bind>
</comp>

<comp id="2502" class="1004" name="mrv_47_fu_2502">
<pin_list>
<pin id="2503" dir="0" index="0" bw="265" slack="0"/>
<pin id="2504" dir="0" index="1" bw="1" slack="0"/>
<pin id="2505" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_47/1 "/>
</bind>
</comp>

<comp id="2508" class="1004" name="mrv_48_fu_2508">
<pin_list>
<pin id="2509" dir="0" index="0" bw="265" slack="0"/>
<pin id="2510" dir="0" index="1" bw="1" slack="0"/>
<pin id="2511" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_48/1 "/>
</bind>
</comp>

<comp id="2514" class="1004" name="mrv_49_fu_2514">
<pin_list>
<pin id="2515" dir="0" index="0" bw="265" slack="0"/>
<pin id="2516" dir="0" index="1" bw="1" slack="0"/>
<pin id="2517" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_49/1 "/>
</bind>
</comp>

<comp id="2520" class="1004" name="mrv_50_fu_2520">
<pin_list>
<pin id="2521" dir="0" index="0" bw="265" slack="0"/>
<pin id="2522" dir="0" index="1" bw="1" slack="0"/>
<pin id="2523" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_50/1 "/>
</bind>
</comp>

<comp id="2526" class="1004" name="mrv_51_fu_2526">
<pin_list>
<pin id="2527" dir="0" index="0" bw="265" slack="0"/>
<pin id="2528" dir="0" index="1" bw="1" slack="0"/>
<pin id="2529" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_51/1 "/>
</bind>
</comp>

<comp id="2532" class="1004" name="mrv_52_fu_2532">
<pin_list>
<pin id="2533" dir="0" index="0" bw="265" slack="0"/>
<pin id="2534" dir="0" index="1" bw="1" slack="0"/>
<pin id="2535" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_52/1 "/>
</bind>
</comp>

<comp id="2538" class="1004" name="mrv_53_fu_2538">
<pin_list>
<pin id="2539" dir="0" index="0" bw="265" slack="0"/>
<pin id="2540" dir="0" index="1" bw="1" slack="0"/>
<pin id="2541" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_53/1 "/>
</bind>
</comp>

<comp id="2544" class="1004" name="mrv_54_fu_2544">
<pin_list>
<pin id="2545" dir="0" index="0" bw="265" slack="0"/>
<pin id="2546" dir="0" index="1" bw="1" slack="0"/>
<pin id="2547" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_54/1 "/>
</bind>
</comp>

<comp id="2550" class="1004" name="mrv_55_fu_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="265" slack="0"/>
<pin id="2552" dir="0" index="1" bw="1" slack="0"/>
<pin id="2553" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_55/1 "/>
</bind>
</comp>

<comp id="2556" class="1004" name="mrv_56_fu_2556">
<pin_list>
<pin id="2557" dir="0" index="0" bw="265" slack="0"/>
<pin id="2558" dir="0" index="1" bw="1" slack="0"/>
<pin id="2559" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_56/1 "/>
</bind>
</comp>

<comp id="2562" class="1004" name="mrv_57_fu_2562">
<pin_list>
<pin id="2563" dir="0" index="0" bw="265" slack="0"/>
<pin id="2564" dir="0" index="1" bw="1" slack="0"/>
<pin id="2565" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_57/1 "/>
</bind>
</comp>

<comp id="2568" class="1004" name="mrv_58_fu_2568">
<pin_list>
<pin id="2569" dir="0" index="0" bw="265" slack="0"/>
<pin id="2570" dir="0" index="1" bw="1" slack="0"/>
<pin id="2571" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_58/1 "/>
</bind>
</comp>

<comp id="2574" class="1004" name="mrv_59_fu_2574">
<pin_list>
<pin id="2575" dir="0" index="0" bw="265" slack="0"/>
<pin id="2576" dir="0" index="1" bw="1" slack="0"/>
<pin id="2577" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_59/1 "/>
</bind>
</comp>

<comp id="2580" class="1004" name="mrv_60_fu_2580">
<pin_list>
<pin id="2581" dir="0" index="0" bw="265" slack="0"/>
<pin id="2582" dir="0" index="1" bw="1" slack="0"/>
<pin id="2583" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_60/1 "/>
</bind>
</comp>

<comp id="2586" class="1004" name="mrv_61_fu_2586">
<pin_list>
<pin id="2587" dir="0" index="0" bw="265" slack="0"/>
<pin id="2588" dir="0" index="1" bw="1" slack="0"/>
<pin id="2589" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_61/1 "/>
</bind>
</comp>

<comp id="2592" class="1004" name="mrv_62_fu_2592">
<pin_list>
<pin id="2593" dir="0" index="0" bw="265" slack="0"/>
<pin id="2594" dir="0" index="1" bw="1" slack="0"/>
<pin id="2595" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_62/1 "/>
</bind>
</comp>

<comp id="2598" class="1004" name="mrv_63_fu_2598">
<pin_list>
<pin id="2599" dir="0" index="0" bw="265" slack="0"/>
<pin id="2600" dir="0" index="1" bw="1" slack="0"/>
<pin id="2601" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_63/1 "/>
</bind>
</comp>

<comp id="2604" class="1004" name="mrv_64_fu_2604">
<pin_list>
<pin id="2605" dir="0" index="0" bw="265" slack="0"/>
<pin id="2606" dir="0" index="1" bw="1" slack="0"/>
<pin id="2607" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_64/1 "/>
</bind>
</comp>

<comp id="2610" class="1004" name="mrv_65_fu_2610">
<pin_list>
<pin id="2611" dir="0" index="0" bw="265" slack="0"/>
<pin id="2612" dir="0" index="1" bw="1" slack="0"/>
<pin id="2613" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_65/1 "/>
</bind>
</comp>

<comp id="2616" class="1004" name="mrv_66_fu_2616">
<pin_list>
<pin id="2617" dir="0" index="0" bw="265" slack="0"/>
<pin id="2618" dir="0" index="1" bw="1" slack="0"/>
<pin id="2619" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_66/1 "/>
</bind>
</comp>

<comp id="2622" class="1004" name="mrv_67_fu_2622">
<pin_list>
<pin id="2623" dir="0" index="0" bw="265" slack="0"/>
<pin id="2624" dir="0" index="1" bw="1" slack="0"/>
<pin id="2625" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_67/1 "/>
</bind>
</comp>

<comp id="2628" class="1004" name="mrv_68_fu_2628">
<pin_list>
<pin id="2629" dir="0" index="0" bw="265" slack="0"/>
<pin id="2630" dir="0" index="1" bw="1" slack="0"/>
<pin id="2631" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_68/1 "/>
</bind>
</comp>

<comp id="2634" class="1004" name="mrv_69_fu_2634">
<pin_list>
<pin id="2635" dir="0" index="0" bw="265" slack="0"/>
<pin id="2636" dir="0" index="1" bw="1" slack="0"/>
<pin id="2637" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_69/1 "/>
</bind>
</comp>

<comp id="2640" class="1004" name="mrv_70_fu_2640">
<pin_list>
<pin id="2641" dir="0" index="0" bw="265" slack="0"/>
<pin id="2642" dir="0" index="1" bw="1" slack="0"/>
<pin id="2643" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_70/1 "/>
</bind>
</comp>

<comp id="2646" class="1004" name="mrv_71_fu_2646">
<pin_list>
<pin id="2647" dir="0" index="0" bw="265" slack="0"/>
<pin id="2648" dir="0" index="1" bw="1" slack="0"/>
<pin id="2649" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_71/1 "/>
</bind>
</comp>

<comp id="2652" class="1004" name="mrv_72_fu_2652">
<pin_list>
<pin id="2653" dir="0" index="0" bw="265" slack="0"/>
<pin id="2654" dir="0" index="1" bw="1" slack="0"/>
<pin id="2655" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_72/1 "/>
</bind>
</comp>

<comp id="2658" class="1004" name="mrv_73_fu_2658">
<pin_list>
<pin id="2659" dir="0" index="0" bw="265" slack="0"/>
<pin id="2660" dir="0" index="1" bw="1" slack="0"/>
<pin id="2661" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_73/1 "/>
</bind>
</comp>

<comp id="2664" class="1004" name="mrv_74_fu_2664">
<pin_list>
<pin id="2665" dir="0" index="0" bw="265" slack="0"/>
<pin id="2666" dir="0" index="1" bw="1" slack="0"/>
<pin id="2667" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_74/1 "/>
</bind>
</comp>

<comp id="2670" class="1004" name="mrv_75_fu_2670">
<pin_list>
<pin id="2671" dir="0" index="0" bw="265" slack="0"/>
<pin id="2672" dir="0" index="1" bw="1" slack="0"/>
<pin id="2673" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_75/1 "/>
</bind>
</comp>

<comp id="2676" class="1004" name="mrv_76_fu_2676">
<pin_list>
<pin id="2677" dir="0" index="0" bw="265" slack="0"/>
<pin id="2678" dir="0" index="1" bw="1" slack="0"/>
<pin id="2679" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_76/1 "/>
</bind>
</comp>

<comp id="2682" class="1004" name="mrv_77_fu_2682">
<pin_list>
<pin id="2683" dir="0" index="0" bw="265" slack="0"/>
<pin id="2684" dir="0" index="1" bw="1" slack="0"/>
<pin id="2685" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_77/1 "/>
</bind>
</comp>

<comp id="2688" class="1004" name="mrv_78_fu_2688">
<pin_list>
<pin id="2689" dir="0" index="0" bw="265" slack="0"/>
<pin id="2690" dir="0" index="1" bw="1" slack="0"/>
<pin id="2691" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_78/1 "/>
</bind>
</comp>

<comp id="2694" class="1004" name="mrv_79_fu_2694">
<pin_list>
<pin id="2695" dir="0" index="0" bw="265" slack="0"/>
<pin id="2696" dir="0" index="1" bw="1" slack="0"/>
<pin id="2697" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_79/1 "/>
</bind>
</comp>

<comp id="2700" class="1004" name="mrv_80_fu_2700">
<pin_list>
<pin id="2701" dir="0" index="0" bw="265" slack="0"/>
<pin id="2702" dir="0" index="1" bw="1" slack="0"/>
<pin id="2703" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_80/1 "/>
</bind>
</comp>

<comp id="2706" class="1004" name="mrv_85_fu_2706">
<pin_list>
<pin id="2707" dir="0" index="0" bw="265" slack="0"/>
<pin id="2708" dir="0" index="1" bw="1" slack="0"/>
<pin id="2709" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_85/1 "/>
</bind>
</comp>

<comp id="2712" class="1004" name="mrv_86_fu_2712">
<pin_list>
<pin id="2713" dir="0" index="0" bw="265" slack="0"/>
<pin id="2714" dir="0" index="1" bw="1" slack="0"/>
<pin id="2715" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_86/1 "/>
</bind>
</comp>

<comp id="2718" class="1004" name="mrv_87_fu_2718">
<pin_list>
<pin id="2719" dir="0" index="0" bw="265" slack="0"/>
<pin id="2720" dir="0" index="1" bw="1" slack="0"/>
<pin id="2721" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_87/1 "/>
</bind>
</comp>

<comp id="2724" class="1004" name="mrv_88_fu_2724">
<pin_list>
<pin id="2725" dir="0" index="0" bw="265" slack="0"/>
<pin id="2726" dir="0" index="1" bw="1" slack="0"/>
<pin id="2727" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_88/1 "/>
</bind>
</comp>

<comp id="2730" class="1004" name="mrv_89_fu_2730">
<pin_list>
<pin id="2731" dir="0" index="0" bw="265" slack="0"/>
<pin id="2732" dir="0" index="1" bw="1" slack="0"/>
<pin id="2733" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_89/1 "/>
</bind>
</comp>

<comp id="2736" class="1004" name="mrv_90_fu_2736">
<pin_list>
<pin id="2737" dir="0" index="0" bw="265" slack="0"/>
<pin id="2738" dir="0" index="1" bw="1" slack="0"/>
<pin id="2739" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_90/1 "/>
</bind>
</comp>

<comp id="2742" class="1004" name="mrv_91_fu_2742">
<pin_list>
<pin id="2743" dir="0" index="0" bw="265" slack="0"/>
<pin id="2744" dir="0" index="1" bw="1" slack="0"/>
<pin id="2745" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_91/1 "/>
</bind>
</comp>

<comp id="2748" class="1004" name="mrv_92_fu_2748">
<pin_list>
<pin id="2749" dir="0" index="0" bw="265" slack="0"/>
<pin id="2750" dir="0" index="1" bw="1" slack="0"/>
<pin id="2751" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_92/1 "/>
</bind>
</comp>

<comp id="2754" class="1004" name="mrv_93_fu_2754">
<pin_list>
<pin id="2755" dir="0" index="0" bw="265" slack="0"/>
<pin id="2756" dir="0" index="1" bw="1" slack="0"/>
<pin id="2757" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_93/1 "/>
</bind>
</comp>

<comp id="2760" class="1004" name="mrv_94_fu_2760">
<pin_list>
<pin id="2761" dir="0" index="0" bw="265" slack="0"/>
<pin id="2762" dir="0" index="1" bw="1" slack="0"/>
<pin id="2763" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_94/1 "/>
</bind>
</comp>

<comp id="2766" class="1004" name="mrv_95_fu_2766">
<pin_list>
<pin id="2767" dir="0" index="0" bw="265" slack="0"/>
<pin id="2768" dir="0" index="1" bw="1" slack="0"/>
<pin id="2769" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_95/1 "/>
</bind>
</comp>

<comp id="2772" class="1004" name="mrv_96_fu_2772">
<pin_list>
<pin id="2773" dir="0" index="0" bw="265" slack="0"/>
<pin id="2774" dir="0" index="1" bw="1" slack="0"/>
<pin id="2775" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_96/1 "/>
</bind>
</comp>

<comp id="2778" class="1004" name="mrv_97_fu_2778">
<pin_list>
<pin id="2779" dir="0" index="0" bw="265" slack="0"/>
<pin id="2780" dir="0" index="1" bw="1" slack="0"/>
<pin id="2781" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_97/1 "/>
</bind>
</comp>

<comp id="2784" class="1004" name="mrv_98_fu_2784">
<pin_list>
<pin id="2785" dir="0" index="0" bw="265" slack="0"/>
<pin id="2786" dir="0" index="1" bw="1" slack="0"/>
<pin id="2787" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_98/1 "/>
</bind>
</comp>

<comp id="2790" class="1004" name="mrv_99_fu_2790">
<pin_list>
<pin id="2791" dir="0" index="0" bw="265" slack="0"/>
<pin id="2792" dir="0" index="1" bw="1" slack="0"/>
<pin id="2793" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_99/1 "/>
</bind>
</comp>

<comp id="2796" class="1004" name="mrv_100_fu_2796">
<pin_list>
<pin id="2797" dir="0" index="0" bw="265" slack="0"/>
<pin id="2798" dir="0" index="1" bw="1" slack="0"/>
<pin id="2799" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_100/1 "/>
</bind>
</comp>

<comp id="2802" class="1004" name="mrv_101_fu_2802">
<pin_list>
<pin id="2803" dir="0" index="0" bw="265" slack="0"/>
<pin id="2804" dir="0" index="1" bw="1" slack="0"/>
<pin id="2805" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_101/1 "/>
</bind>
</comp>

<comp id="2808" class="1004" name="mrv_102_fu_2808">
<pin_list>
<pin id="2809" dir="0" index="0" bw="265" slack="0"/>
<pin id="2810" dir="0" index="1" bw="1" slack="0"/>
<pin id="2811" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_102/1 "/>
</bind>
</comp>

<comp id="2814" class="1004" name="mrv_103_fu_2814">
<pin_list>
<pin id="2815" dir="0" index="0" bw="265" slack="0"/>
<pin id="2816" dir="0" index="1" bw="1" slack="0"/>
<pin id="2817" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_103/1 "/>
</bind>
</comp>

<comp id="2820" class="1004" name="mrv_104_fu_2820">
<pin_list>
<pin id="2821" dir="0" index="0" bw="265" slack="0"/>
<pin id="2822" dir="0" index="1" bw="1" slack="0"/>
<pin id="2823" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_104/1 "/>
</bind>
</comp>

<comp id="2826" class="1004" name="mrv_105_fu_2826">
<pin_list>
<pin id="2827" dir="0" index="0" bw="265" slack="0"/>
<pin id="2828" dir="0" index="1" bw="1" slack="0"/>
<pin id="2829" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_105/1 "/>
</bind>
</comp>

<comp id="2832" class="1004" name="mrv_81_fu_2832">
<pin_list>
<pin id="2833" dir="0" index="0" bw="265" slack="0"/>
<pin id="2834" dir="0" index="1" bw="32" slack="0"/>
<pin id="2835" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_81/1 "/>
</bind>
</comp>

<comp id="2838" class="1004" name="mrv_82_fu_2838">
<pin_list>
<pin id="2839" dir="0" index="0" bw="265" slack="0"/>
<pin id="2840" dir="0" index="1" bw="32" slack="0"/>
<pin id="2841" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_82/1 "/>
</bind>
</comp>

<comp id="2844" class="1004" name="mrv_83_fu_2844">
<pin_list>
<pin id="2845" dir="0" index="0" bw="265" slack="0"/>
<pin id="2846" dir="0" index="1" bw="32" slack="0"/>
<pin id="2847" dir="1" index="2" bw="265" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_83/1 "/>
</bind>
</comp>

<comp id="2850" class="1004" name="mrv_84_fu_2850">
<pin_list>
<pin id="2851" dir="0" index="0" bw="265" slack="0"/>
<pin id="2852" dir="0" index="1" bw="32" slack="0"/>
<pin id="2853" dir="1" index="2" bw="265" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_84/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="192"><net_src comp="172" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="170" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="174" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="168" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="172" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="166" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="172" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="164" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="172" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="162" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="172" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="160" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="172" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="158" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="172" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="156" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="172" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="154" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="172" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="152" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="172" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="150" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="172" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="148" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="172" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="146" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="172" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="144" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="172" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="142" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="172" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="140" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="172" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="138" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="172" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="136" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="172" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="134" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="172" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="132" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="172" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="130" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="172" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="128" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="172" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="126" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="172" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="124" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="172" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="122" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="172" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="120" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="172" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="118" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="172" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="116" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="172" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="114" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="172" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="112" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="172" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="110" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="172" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="108" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="172" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="106" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="172" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="104" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="172" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="102" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="172" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="100" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="172" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="98" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="172" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="96" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="172" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="94" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="172" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="92" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="172" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="90" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="172" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="88" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="172" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="86" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="172" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="84" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="172" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="82" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="172" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="80" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="172" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="78" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="172" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="76" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="172" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="74" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="172" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="72" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="172" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="70" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="172" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="68" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="172" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="66" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="172" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="64" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="172" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="62" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="172" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="60" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="172" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="58" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="172" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="56" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="172" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="54" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="172" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="52" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="172" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="50" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="172" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="48" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="176" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="46" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="176" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="44" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="176" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="42" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="176" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="40" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="172" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="38" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="172" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="36" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="172" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="34" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="172" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="32" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="172" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="30" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="172" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="28" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="172" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="26" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="172" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="24" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="172" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="22" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="172" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="20" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="172" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="18" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="172" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="16" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="176" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="14" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="176" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="12" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="176" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="10" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="176" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="8" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="174" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="6" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="174" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="4" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="174" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="2" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="174" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="0" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="722"><net_src comp="650" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="732"><net_src comp="626" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="742"><net_src comp="602" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="761"><net_src comp="554" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="771"><net_src comp="530" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="781"><net_src comp="506" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="791"><net_src comp="482" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="801"><net_src comp="458" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="811"><net_src comp="434" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="821"><net_src comp="410" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="831"><net_src comp="386" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="841"><net_src comp="362" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="851"><net_src comp="338" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="861"><net_src comp="314" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="871"><net_src comp="290" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="881"><net_src comp="266" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="891"><net_src comp="242" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="901"><net_src comp="218" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="911"><net_src comp="698" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="921"><net_src comp="184" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="940"><net_src comp="644" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="950"><net_src comp="620" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="960"><net_src comp="596" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="979"><net_src comp="548" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="989"><net_src comp="524" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="999"><net_src comp="500" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="1009"><net_src comp="476" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1019"><net_src comp="452" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1029"><net_src comp="428" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1039"><net_src comp="404" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1049"><net_src comp="380" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1059"><net_src comp="356" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1069"><net_src comp="332" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1079"><net_src comp="308" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1089"><net_src comp="284" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1099"><net_src comp="260" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1109"><net_src comp="236" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1119"><net_src comp="212" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1129"><net_src comp="692" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1139"><net_src comp="915" pin="4"/><net_sink comp="1133" pin=0"/></net>

<net id="1158"><net_src comp="638" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1168"><net_src comp="614" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1178"><net_src comp="590" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1197"><net_src comp="542" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1207"><net_src comp="518" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1217"><net_src comp="494" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1227"><net_src comp="470" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1237"><net_src comp="446" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1247"><net_src comp="422" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1257"><net_src comp="398" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1267"><net_src comp="374" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1277"><net_src comp="350" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1287"><net_src comp="326" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1297"><net_src comp="302" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1307"><net_src comp="278" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1317"><net_src comp="254" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1327"><net_src comp="230" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1337"><net_src comp="206" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1347"><net_src comp="686" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1357"><net_src comp="1133" pin="4"/><net_sink comp="1351" pin=0"/></net>

<net id="1376"><net_src comp="632" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1386"><net_src comp="608" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1396"><net_src comp="584" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1415"><net_src comp="536" pin="2"/><net_sink comp="1409" pin=0"/></net>

<net id="1425"><net_src comp="512" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1435"><net_src comp="488" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1445"><net_src comp="464" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1455"><net_src comp="440" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1465"><net_src comp="416" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1475"><net_src comp="392" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1485"><net_src comp="368" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1495"><net_src comp="344" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1505"><net_src comp="320" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1515"><net_src comp="296" pin="2"/><net_sink comp="1509" pin=0"/></net>

<net id="1525"><net_src comp="272" pin="2"/><net_sink comp="1519" pin=0"/></net>

<net id="1535"><net_src comp="248" pin="2"/><net_sink comp="1529" pin=0"/></net>

<net id="1545"><net_src comp="224" pin="2"/><net_sink comp="1539" pin=0"/></net>

<net id="1555"><net_src comp="200" pin="2"/><net_sink comp="1549" pin=0"/></net>

<net id="1565"><net_src comp="680" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1575"><net_src comp="1351" pin="4"/><net_sink comp="1569" pin=0"/></net>

<net id="1602"><net_src comp="182" pin="0"/><net_sink comp="1576" pin=0"/></net>

<net id="1603"><net_src comp="698" pin="2"/><net_sink comp="1576" pin=1"/></net>

<net id="1604"><net_src comp="698" pin="2"/><net_sink comp="1576" pin=2"/></net>

<net id="1605"><net_src comp="674" pin="2"/><net_sink comp="1576" pin=3"/></net>

<net id="1606"><net_src comp="650" pin="2"/><net_sink comp="1576" pin=4"/></net>

<net id="1607"><net_src comp="626" pin="2"/><net_sink comp="1576" pin=5"/></net>

<net id="1608"><net_src comp="578" pin="2"/><net_sink comp="1576" pin=6"/></net>

<net id="1609"><net_src comp="530" pin="2"/><net_sink comp="1576" pin=8"/></net>

<net id="1610"><net_src comp="506" pin="2"/><net_sink comp="1576" pin=9"/></net>

<net id="1611"><net_src comp="482" pin="2"/><net_sink comp="1576" pin=10"/></net>

<net id="1612"><net_src comp="458" pin="2"/><net_sink comp="1576" pin=11"/></net>

<net id="1613"><net_src comp="434" pin="2"/><net_sink comp="1576" pin=12"/></net>

<net id="1614"><net_src comp="410" pin="2"/><net_sink comp="1576" pin=13"/></net>

<net id="1615"><net_src comp="386" pin="2"/><net_sink comp="1576" pin=14"/></net>

<net id="1616"><net_src comp="362" pin="2"/><net_sink comp="1576" pin=15"/></net>

<net id="1617"><net_src comp="338" pin="2"/><net_sink comp="1576" pin=16"/></net>

<net id="1618"><net_src comp="314" pin="2"/><net_sink comp="1576" pin=17"/></net>

<net id="1619"><net_src comp="290" pin="2"/><net_sink comp="1576" pin=18"/></net>

<net id="1620"><net_src comp="266" pin="2"/><net_sink comp="1576" pin=19"/></net>

<net id="1621"><net_src comp="242" pin="2"/><net_sink comp="1576" pin=20"/></net>

<net id="1622"><net_src comp="218" pin="2"/><net_sink comp="1576" pin=21"/></net>

<net id="1623"><net_src comp="194" pin="2"/><net_sink comp="1576" pin=22"/></net>

<net id="1650"><net_src comp="182" pin="0"/><net_sink comp="1624" pin=0"/></net>

<net id="1651"><net_src comp="692" pin="2"/><net_sink comp="1624" pin=1"/></net>

<net id="1652"><net_src comp="692" pin="2"/><net_sink comp="1624" pin=2"/></net>

<net id="1653"><net_src comp="668" pin="2"/><net_sink comp="1624" pin=3"/></net>

<net id="1654"><net_src comp="644" pin="2"/><net_sink comp="1624" pin=4"/></net>

<net id="1655"><net_src comp="620" pin="2"/><net_sink comp="1624" pin=5"/></net>

<net id="1656"><net_src comp="572" pin="2"/><net_sink comp="1624" pin=6"/></net>

<net id="1657"><net_src comp="524" pin="2"/><net_sink comp="1624" pin=8"/></net>

<net id="1658"><net_src comp="500" pin="2"/><net_sink comp="1624" pin=9"/></net>

<net id="1659"><net_src comp="476" pin="2"/><net_sink comp="1624" pin=10"/></net>

<net id="1660"><net_src comp="452" pin="2"/><net_sink comp="1624" pin=11"/></net>

<net id="1661"><net_src comp="428" pin="2"/><net_sink comp="1624" pin=12"/></net>

<net id="1662"><net_src comp="404" pin="2"/><net_sink comp="1624" pin=13"/></net>

<net id="1663"><net_src comp="380" pin="2"/><net_sink comp="1624" pin=14"/></net>

<net id="1664"><net_src comp="356" pin="2"/><net_sink comp="1624" pin=15"/></net>

<net id="1665"><net_src comp="332" pin="2"/><net_sink comp="1624" pin=16"/></net>

<net id="1666"><net_src comp="308" pin="2"/><net_sink comp="1624" pin=17"/></net>

<net id="1667"><net_src comp="284" pin="2"/><net_sink comp="1624" pin=18"/></net>

<net id="1668"><net_src comp="260" pin="2"/><net_sink comp="1624" pin=19"/></net>

<net id="1669"><net_src comp="236" pin="2"/><net_sink comp="1624" pin=20"/></net>

<net id="1670"><net_src comp="212" pin="2"/><net_sink comp="1624" pin=21"/></net>

<net id="1671"><net_src comp="194" pin="2"/><net_sink comp="1624" pin=22"/></net>

<net id="1698"><net_src comp="182" pin="0"/><net_sink comp="1672" pin=0"/></net>

<net id="1699"><net_src comp="686" pin="2"/><net_sink comp="1672" pin=1"/></net>

<net id="1700"><net_src comp="686" pin="2"/><net_sink comp="1672" pin=2"/></net>

<net id="1701"><net_src comp="662" pin="2"/><net_sink comp="1672" pin=3"/></net>

<net id="1702"><net_src comp="638" pin="2"/><net_sink comp="1672" pin=4"/></net>

<net id="1703"><net_src comp="614" pin="2"/><net_sink comp="1672" pin=5"/></net>

<net id="1704"><net_src comp="566" pin="2"/><net_sink comp="1672" pin=6"/></net>

<net id="1705"><net_src comp="518" pin="2"/><net_sink comp="1672" pin=8"/></net>

<net id="1706"><net_src comp="494" pin="2"/><net_sink comp="1672" pin=9"/></net>

<net id="1707"><net_src comp="470" pin="2"/><net_sink comp="1672" pin=10"/></net>

<net id="1708"><net_src comp="446" pin="2"/><net_sink comp="1672" pin=11"/></net>

<net id="1709"><net_src comp="422" pin="2"/><net_sink comp="1672" pin=12"/></net>

<net id="1710"><net_src comp="398" pin="2"/><net_sink comp="1672" pin=13"/></net>

<net id="1711"><net_src comp="374" pin="2"/><net_sink comp="1672" pin=14"/></net>

<net id="1712"><net_src comp="350" pin="2"/><net_sink comp="1672" pin=15"/></net>

<net id="1713"><net_src comp="326" pin="2"/><net_sink comp="1672" pin=16"/></net>

<net id="1714"><net_src comp="302" pin="2"/><net_sink comp="1672" pin=17"/></net>

<net id="1715"><net_src comp="278" pin="2"/><net_sink comp="1672" pin=18"/></net>

<net id="1716"><net_src comp="254" pin="2"/><net_sink comp="1672" pin=19"/></net>

<net id="1717"><net_src comp="230" pin="2"/><net_sink comp="1672" pin=20"/></net>

<net id="1718"><net_src comp="206" pin="2"/><net_sink comp="1672" pin=21"/></net>

<net id="1719"><net_src comp="194" pin="2"/><net_sink comp="1672" pin=22"/></net>

<net id="1746"><net_src comp="182" pin="0"/><net_sink comp="1720" pin=0"/></net>

<net id="1747"><net_src comp="680" pin="2"/><net_sink comp="1720" pin=1"/></net>

<net id="1748"><net_src comp="680" pin="2"/><net_sink comp="1720" pin=2"/></net>

<net id="1749"><net_src comp="656" pin="2"/><net_sink comp="1720" pin=3"/></net>

<net id="1750"><net_src comp="632" pin="2"/><net_sink comp="1720" pin=4"/></net>

<net id="1751"><net_src comp="608" pin="2"/><net_sink comp="1720" pin=5"/></net>

<net id="1752"><net_src comp="560" pin="2"/><net_sink comp="1720" pin=6"/></net>

<net id="1753"><net_src comp="512" pin="2"/><net_sink comp="1720" pin=8"/></net>

<net id="1754"><net_src comp="488" pin="2"/><net_sink comp="1720" pin=9"/></net>

<net id="1755"><net_src comp="464" pin="2"/><net_sink comp="1720" pin=10"/></net>

<net id="1756"><net_src comp="440" pin="2"/><net_sink comp="1720" pin=11"/></net>

<net id="1757"><net_src comp="416" pin="2"/><net_sink comp="1720" pin=12"/></net>

<net id="1758"><net_src comp="392" pin="2"/><net_sink comp="1720" pin=13"/></net>

<net id="1759"><net_src comp="368" pin="2"/><net_sink comp="1720" pin=14"/></net>

<net id="1760"><net_src comp="344" pin="2"/><net_sink comp="1720" pin=15"/></net>

<net id="1761"><net_src comp="320" pin="2"/><net_sink comp="1720" pin=16"/></net>

<net id="1762"><net_src comp="296" pin="2"/><net_sink comp="1720" pin=17"/></net>

<net id="1763"><net_src comp="272" pin="2"/><net_sink comp="1720" pin=18"/></net>

<net id="1764"><net_src comp="248" pin="2"/><net_sink comp="1720" pin=19"/></net>

<net id="1765"><net_src comp="224" pin="2"/><net_sink comp="1720" pin=20"/></net>

<net id="1766"><net_src comp="200" pin="2"/><net_sink comp="1720" pin=21"/></net>

<net id="1767"><net_src comp="194" pin="2"/><net_sink comp="1720" pin=22"/></net>

<net id="1771"><net_src comp="560" pin="2"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="1776"><net_src comp="566" pin="2"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1781"><net_src comp="572" pin="2"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1786"><net_src comp="578" pin="2"/><net_sink comp="1783" pin=0"/></net>

<net id="1787"><net_src comp="1783" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1791"><net_src comp="656" pin="2"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1796"><net_src comp="662" pin="2"/><net_sink comp="1793" pin=0"/></net>

<net id="1797"><net_src comp="1793" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1801"><net_src comp="668" pin="2"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1806"><net_src comp="674" pin="2"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1812"><net_src comp="674" pin="2"/><net_sink comp="1808" pin=0"/></net>

<net id="1813"><net_src comp="178" pin="0"/><net_sink comp="1808" pin=1"/></net>

<net id="1818"><net_src comp="674" pin="2"/><net_sink comp="1814" pin=0"/></net>

<net id="1819"><net_src comp="180" pin="0"/><net_sink comp="1814" pin=1"/></net>

<net id="1824"><net_src comp="1814" pin="2"/><net_sink comp="1820" pin=0"/></net>

<net id="1825"><net_src comp="188" pin="2"/><net_sink comp="1820" pin=1"/></net>

<net id="1826"><net_src comp="1820" pin="2"/><net_sink comp="1576" pin=7"/></net>

<net id="1827"><net_src comp="1820" pin="2"/><net_sink comp="1576" pin=23"/></net>

<net id="1831"><net_src comp="1576" pin="24"/><net_sink comp="1828" pin=0"/></net>

<net id="1832"><net_src comp="1828" pin="1"/><net_sink comp="895" pin=2"/></net>

<net id="1836"><net_src comp="1576" pin="24"/><net_sink comp="1833" pin=0"/></net>

<net id="1837"><net_src comp="1833" pin="1"/><net_sink comp="885" pin=2"/></net>

<net id="1841"><net_src comp="1576" pin="24"/><net_sink comp="1838" pin=0"/></net>

<net id="1842"><net_src comp="1838" pin="1"/><net_sink comp="875" pin=2"/></net>

<net id="1846"><net_src comp="1576" pin="24"/><net_sink comp="1843" pin=0"/></net>

<net id="1847"><net_src comp="1843" pin="1"/><net_sink comp="865" pin=2"/></net>

<net id="1851"><net_src comp="1576" pin="24"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="855" pin=2"/></net>

<net id="1856"><net_src comp="1576" pin="24"/><net_sink comp="1853" pin=0"/></net>

<net id="1857"><net_src comp="1853" pin="1"/><net_sink comp="845" pin=2"/></net>

<net id="1861"><net_src comp="1576" pin="24"/><net_sink comp="1858" pin=0"/></net>

<net id="1862"><net_src comp="1858" pin="1"/><net_sink comp="835" pin=2"/></net>

<net id="1866"><net_src comp="1576" pin="24"/><net_sink comp="1863" pin=0"/></net>

<net id="1867"><net_src comp="1863" pin="1"/><net_sink comp="825" pin=2"/></net>

<net id="1871"><net_src comp="1576" pin="24"/><net_sink comp="1868" pin=0"/></net>

<net id="1872"><net_src comp="1868" pin="1"/><net_sink comp="815" pin=2"/></net>

<net id="1876"><net_src comp="1576" pin="24"/><net_sink comp="1873" pin=0"/></net>

<net id="1877"><net_src comp="1873" pin="1"/><net_sink comp="805" pin=2"/></net>

<net id="1881"><net_src comp="1576" pin="24"/><net_sink comp="1878" pin=0"/></net>

<net id="1882"><net_src comp="1878" pin="1"/><net_sink comp="795" pin=2"/></net>

<net id="1886"><net_src comp="1576" pin="24"/><net_sink comp="1883" pin=0"/></net>

<net id="1887"><net_src comp="1883" pin="1"/><net_sink comp="785" pin=2"/></net>

<net id="1891"><net_src comp="1576" pin="24"/><net_sink comp="1888" pin=0"/></net>

<net id="1892"><net_src comp="1888" pin="1"/><net_sink comp="775" pin=2"/></net>

<net id="1896"><net_src comp="1576" pin="24"/><net_sink comp="1893" pin=0"/></net>

<net id="1897"><net_src comp="1893" pin="1"/><net_sink comp="765" pin=2"/></net>

<net id="1901"><net_src comp="1576" pin="24"/><net_sink comp="1898" pin=0"/></net>

<net id="1902"><net_src comp="1898" pin="1"/><net_sink comp="755" pin=2"/></net>

<net id="1906"><net_src comp="1576" pin="24"/><net_sink comp="1903" pin=0"/></net>

<net id="1907"><net_src comp="1903" pin="1"/><net_sink comp="746" pin=2"/></net>

<net id="1911"><net_src comp="1576" pin="24"/><net_sink comp="1908" pin=0"/></net>

<net id="1912"><net_src comp="1908" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="1916"><net_src comp="1576" pin="24"/><net_sink comp="1913" pin=0"/></net>

<net id="1917"><net_src comp="1913" pin="1"/><net_sink comp="726" pin=2"/></net>

<net id="1921"><net_src comp="1576" pin="24"/><net_sink comp="1918" pin=0"/></net>

<net id="1922"><net_src comp="1918" pin="1"/><net_sink comp="716" pin=2"/></net>

<net id="1926"><net_src comp="1576" pin="24"/><net_sink comp="1923" pin=0"/></net>

<net id="1927"><net_src comp="1923" pin="1"/><net_sink comp="707" pin=2"/></net>

<net id="1931"><net_src comp="1576" pin="24"/><net_sink comp="1928" pin=0"/></net>

<net id="1932"><net_src comp="1928" pin="1"/><net_sink comp="915" pin=2"/></net>

<net id="1936"><net_src comp="1576" pin="24"/><net_sink comp="1933" pin=0"/></net>

<net id="1937"><net_src comp="1933" pin="1"/><net_sink comp="905" pin=2"/></net>

<net id="1942"><net_src comp="668" pin="2"/><net_sink comp="1938" pin=0"/></net>

<net id="1943"><net_src comp="178" pin="0"/><net_sink comp="1938" pin=1"/></net>

<net id="1948"><net_src comp="668" pin="2"/><net_sink comp="1944" pin=0"/></net>

<net id="1949"><net_src comp="180" pin="0"/><net_sink comp="1944" pin=1"/></net>

<net id="1954"><net_src comp="1944" pin="2"/><net_sink comp="1950" pin=0"/></net>

<net id="1955"><net_src comp="188" pin="2"/><net_sink comp="1950" pin=1"/></net>

<net id="1956"><net_src comp="1950" pin="2"/><net_sink comp="1624" pin=7"/></net>

<net id="1957"><net_src comp="1950" pin="2"/><net_sink comp="1624" pin=23"/></net>

<net id="1961"><net_src comp="1624" pin="24"/><net_sink comp="1958" pin=0"/></net>

<net id="1962"><net_src comp="1958" pin="1"/><net_sink comp="1113" pin=2"/></net>

<net id="1966"><net_src comp="1624" pin="24"/><net_sink comp="1963" pin=0"/></net>

<net id="1967"><net_src comp="1963" pin="1"/><net_sink comp="1103" pin=2"/></net>

<net id="1971"><net_src comp="1624" pin="24"/><net_sink comp="1968" pin=0"/></net>

<net id="1972"><net_src comp="1968" pin="1"/><net_sink comp="1093" pin=2"/></net>

<net id="1976"><net_src comp="1624" pin="24"/><net_sink comp="1973" pin=0"/></net>

<net id="1977"><net_src comp="1973" pin="1"/><net_sink comp="1083" pin=2"/></net>

<net id="1981"><net_src comp="1624" pin="24"/><net_sink comp="1978" pin=0"/></net>

<net id="1982"><net_src comp="1978" pin="1"/><net_sink comp="1073" pin=2"/></net>

<net id="1986"><net_src comp="1624" pin="24"/><net_sink comp="1983" pin=0"/></net>

<net id="1987"><net_src comp="1983" pin="1"/><net_sink comp="1063" pin=2"/></net>

<net id="1991"><net_src comp="1624" pin="24"/><net_sink comp="1988" pin=0"/></net>

<net id="1992"><net_src comp="1988" pin="1"/><net_sink comp="1053" pin=2"/></net>

<net id="1996"><net_src comp="1624" pin="24"/><net_sink comp="1993" pin=0"/></net>

<net id="1997"><net_src comp="1993" pin="1"/><net_sink comp="1043" pin=2"/></net>

<net id="2001"><net_src comp="1624" pin="24"/><net_sink comp="1998" pin=0"/></net>

<net id="2002"><net_src comp="1998" pin="1"/><net_sink comp="1033" pin=2"/></net>

<net id="2006"><net_src comp="1624" pin="24"/><net_sink comp="2003" pin=0"/></net>

<net id="2007"><net_src comp="2003" pin="1"/><net_sink comp="1023" pin=2"/></net>

<net id="2011"><net_src comp="1624" pin="24"/><net_sink comp="2008" pin=0"/></net>

<net id="2012"><net_src comp="2008" pin="1"/><net_sink comp="1013" pin=2"/></net>

<net id="2016"><net_src comp="1624" pin="24"/><net_sink comp="2013" pin=0"/></net>

<net id="2017"><net_src comp="2013" pin="1"/><net_sink comp="1003" pin=2"/></net>

<net id="2021"><net_src comp="1624" pin="24"/><net_sink comp="2018" pin=0"/></net>

<net id="2022"><net_src comp="2018" pin="1"/><net_sink comp="993" pin=2"/></net>

<net id="2026"><net_src comp="1624" pin="24"/><net_sink comp="2023" pin=0"/></net>

<net id="2027"><net_src comp="2023" pin="1"/><net_sink comp="983" pin=2"/></net>

<net id="2031"><net_src comp="1624" pin="24"/><net_sink comp="2028" pin=0"/></net>

<net id="2032"><net_src comp="2028" pin="1"/><net_sink comp="973" pin=2"/></net>

<net id="2036"><net_src comp="1624" pin="24"/><net_sink comp="2033" pin=0"/></net>

<net id="2037"><net_src comp="2033" pin="1"/><net_sink comp="964" pin=2"/></net>

<net id="2041"><net_src comp="1624" pin="24"/><net_sink comp="2038" pin=0"/></net>

<net id="2042"><net_src comp="2038" pin="1"/><net_sink comp="954" pin=2"/></net>

<net id="2046"><net_src comp="1624" pin="24"/><net_sink comp="2043" pin=0"/></net>

<net id="2047"><net_src comp="2043" pin="1"/><net_sink comp="944" pin=2"/></net>

<net id="2051"><net_src comp="1624" pin="24"/><net_sink comp="2048" pin=0"/></net>

<net id="2052"><net_src comp="2048" pin="1"/><net_sink comp="934" pin=2"/></net>

<net id="2056"><net_src comp="1624" pin="24"/><net_sink comp="2053" pin=0"/></net>

<net id="2057"><net_src comp="2053" pin="1"/><net_sink comp="925" pin=2"/></net>

<net id="2061"><net_src comp="1624" pin="24"/><net_sink comp="2058" pin=0"/></net>

<net id="2065"><net_src comp="1624" pin="24"/><net_sink comp="2062" pin=0"/></net>

<net id="2066"><net_src comp="2062" pin="1"/><net_sink comp="1123" pin=2"/></net>

<net id="2071"><net_src comp="2058" pin="1"/><net_sink comp="2067" pin=0"/></net>

<net id="2072"><net_src comp="915" pin="4"/><net_sink comp="2067" pin=1"/></net>

<net id="2073"><net_src comp="2067" pin="2"/><net_sink comp="1133" pin=2"/></net>

<net id="2078"><net_src comp="662" pin="2"/><net_sink comp="2074" pin=0"/></net>

<net id="2079"><net_src comp="178" pin="0"/><net_sink comp="2074" pin=1"/></net>

<net id="2084"><net_src comp="662" pin="2"/><net_sink comp="2080" pin=0"/></net>

<net id="2085"><net_src comp="180" pin="0"/><net_sink comp="2080" pin=1"/></net>

<net id="2090"><net_src comp="2080" pin="2"/><net_sink comp="2086" pin=0"/></net>

<net id="2091"><net_src comp="188" pin="2"/><net_sink comp="2086" pin=1"/></net>

<net id="2092"><net_src comp="2086" pin="2"/><net_sink comp="1672" pin=7"/></net>

<net id="2093"><net_src comp="2086" pin="2"/><net_sink comp="1672" pin=23"/></net>

<net id="2097"><net_src comp="1672" pin="24"/><net_sink comp="2094" pin=0"/></net>

<net id="2098"><net_src comp="2094" pin="1"/><net_sink comp="1331" pin=2"/></net>

<net id="2102"><net_src comp="1672" pin="24"/><net_sink comp="2099" pin=0"/></net>

<net id="2103"><net_src comp="2099" pin="1"/><net_sink comp="1321" pin=2"/></net>

<net id="2107"><net_src comp="1672" pin="24"/><net_sink comp="2104" pin=0"/></net>

<net id="2108"><net_src comp="2104" pin="1"/><net_sink comp="1311" pin=2"/></net>

<net id="2112"><net_src comp="1672" pin="24"/><net_sink comp="2109" pin=0"/></net>

<net id="2113"><net_src comp="2109" pin="1"/><net_sink comp="1301" pin=2"/></net>

<net id="2117"><net_src comp="1672" pin="24"/><net_sink comp="2114" pin=0"/></net>

<net id="2118"><net_src comp="2114" pin="1"/><net_sink comp="1291" pin=2"/></net>

<net id="2122"><net_src comp="1672" pin="24"/><net_sink comp="2119" pin=0"/></net>

<net id="2123"><net_src comp="2119" pin="1"/><net_sink comp="1281" pin=2"/></net>

<net id="2127"><net_src comp="1672" pin="24"/><net_sink comp="2124" pin=0"/></net>

<net id="2128"><net_src comp="2124" pin="1"/><net_sink comp="1271" pin=2"/></net>

<net id="2132"><net_src comp="1672" pin="24"/><net_sink comp="2129" pin=0"/></net>

<net id="2133"><net_src comp="2129" pin="1"/><net_sink comp="1261" pin=2"/></net>

<net id="2137"><net_src comp="1672" pin="24"/><net_sink comp="2134" pin=0"/></net>

<net id="2138"><net_src comp="2134" pin="1"/><net_sink comp="1251" pin=2"/></net>

<net id="2142"><net_src comp="1672" pin="24"/><net_sink comp="2139" pin=0"/></net>

<net id="2143"><net_src comp="2139" pin="1"/><net_sink comp="1241" pin=2"/></net>

<net id="2147"><net_src comp="1672" pin="24"/><net_sink comp="2144" pin=0"/></net>

<net id="2148"><net_src comp="2144" pin="1"/><net_sink comp="1231" pin=2"/></net>

<net id="2152"><net_src comp="1672" pin="24"/><net_sink comp="2149" pin=0"/></net>

<net id="2153"><net_src comp="2149" pin="1"/><net_sink comp="1221" pin=2"/></net>

<net id="2157"><net_src comp="1672" pin="24"/><net_sink comp="2154" pin=0"/></net>

<net id="2158"><net_src comp="2154" pin="1"/><net_sink comp="1211" pin=2"/></net>

<net id="2162"><net_src comp="1672" pin="24"/><net_sink comp="2159" pin=0"/></net>

<net id="2163"><net_src comp="2159" pin="1"/><net_sink comp="1201" pin=2"/></net>

<net id="2167"><net_src comp="1672" pin="24"/><net_sink comp="2164" pin=0"/></net>

<net id="2168"><net_src comp="2164" pin="1"/><net_sink comp="1191" pin=2"/></net>

<net id="2172"><net_src comp="1672" pin="24"/><net_sink comp="2169" pin=0"/></net>

<net id="2173"><net_src comp="2169" pin="1"/><net_sink comp="1182" pin=2"/></net>

<net id="2177"><net_src comp="1672" pin="24"/><net_sink comp="2174" pin=0"/></net>

<net id="2178"><net_src comp="2174" pin="1"/><net_sink comp="1172" pin=2"/></net>

<net id="2182"><net_src comp="1672" pin="24"/><net_sink comp="2179" pin=0"/></net>

<net id="2183"><net_src comp="2179" pin="1"/><net_sink comp="1162" pin=2"/></net>

<net id="2187"><net_src comp="1672" pin="24"/><net_sink comp="2184" pin=0"/></net>

<net id="2188"><net_src comp="2184" pin="1"/><net_sink comp="1152" pin=2"/></net>

<net id="2192"><net_src comp="1672" pin="24"/><net_sink comp="2189" pin=0"/></net>

<net id="2193"><net_src comp="2189" pin="1"/><net_sink comp="1143" pin=2"/></net>

<net id="2197"><net_src comp="1672" pin="24"/><net_sink comp="2194" pin=0"/></net>

<net id="2201"><net_src comp="1672" pin="24"/><net_sink comp="2198" pin=0"/></net>

<net id="2202"><net_src comp="2198" pin="1"/><net_sink comp="1341" pin=2"/></net>

<net id="2207"><net_src comp="2194" pin="1"/><net_sink comp="2203" pin=0"/></net>

<net id="2208"><net_src comp="1133" pin="4"/><net_sink comp="2203" pin=1"/></net>

<net id="2209"><net_src comp="2203" pin="2"/><net_sink comp="1351" pin=2"/></net>

<net id="2214"><net_src comp="656" pin="2"/><net_sink comp="2210" pin=0"/></net>

<net id="2215"><net_src comp="178" pin="0"/><net_sink comp="2210" pin=1"/></net>

<net id="2220"><net_src comp="656" pin="2"/><net_sink comp="2216" pin=0"/></net>

<net id="2221"><net_src comp="180" pin="0"/><net_sink comp="2216" pin=1"/></net>

<net id="2226"><net_src comp="2216" pin="2"/><net_sink comp="2222" pin=0"/></net>

<net id="2227"><net_src comp="188" pin="2"/><net_sink comp="2222" pin=1"/></net>

<net id="2228"><net_src comp="2222" pin="2"/><net_sink comp="1720" pin=7"/></net>

<net id="2229"><net_src comp="2222" pin="2"/><net_sink comp="1720" pin=23"/></net>

<net id="2233"><net_src comp="1720" pin="24"/><net_sink comp="2230" pin=0"/></net>

<net id="2234"><net_src comp="2230" pin="1"/><net_sink comp="1549" pin=2"/></net>

<net id="2238"><net_src comp="1720" pin="24"/><net_sink comp="2235" pin=0"/></net>

<net id="2239"><net_src comp="2235" pin="1"/><net_sink comp="1539" pin=2"/></net>

<net id="2243"><net_src comp="1720" pin="24"/><net_sink comp="2240" pin=0"/></net>

<net id="2244"><net_src comp="2240" pin="1"/><net_sink comp="1529" pin=2"/></net>

<net id="2248"><net_src comp="1720" pin="24"/><net_sink comp="2245" pin=0"/></net>

<net id="2249"><net_src comp="2245" pin="1"/><net_sink comp="1519" pin=2"/></net>

<net id="2253"><net_src comp="1720" pin="24"/><net_sink comp="2250" pin=0"/></net>

<net id="2254"><net_src comp="2250" pin="1"/><net_sink comp="1509" pin=2"/></net>

<net id="2258"><net_src comp="1720" pin="24"/><net_sink comp="2255" pin=0"/></net>

<net id="2259"><net_src comp="2255" pin="1"/><net_sink comp="1499" pin=2"/></net>

<net id="2263"><net_src comp="1720" pin="24"/><net_sink comp="2260" pin=0"/></net>

<net id="2264"><net_src comp="2260" pin="1"/><net_sink comp="1489" pin=2"/></net>

<net id="2268"><net_src comp="1720" pin="24"/><net_sink comp="2265" pin=0"/></net>

<net id="2269"><net_src comp="2265" pin="1"/><net_sink comp="1479" pin=2"/></net>

<net id="2273"><net_src comp="1720" pin="24"/><net_sink comp="2270" pin=0"/></net>

<net id="2274"><net_src comp="2270" pin="1"/><net_sink comp="1469" pin=2"/></net>

<net id="2278"><net_src comp="1720" pin="24"/><net_sink comp="2275" pin=0"/></net>

<net id="2279"><net_src comp="2275" pin="1"/><net_sink comp="1459" pin=2"/></net>

<net id="2283"><net_src comp="1720" pin="24"/><net_sink comp="2280" pin=0"/></net>

<net id="2284"><net_src comp="2280" pin="1"/><net_sink comp="1449" pin=2"/></net>

<net id="2288"><net_src comp="1720" pin="24"/><net_sink comp="2285" pin=0"/></net>

<net id="2289"><net_src comp="2285" pin="1"/><net_sink comp="1439" pin=2"/></net>

<net id="2293"><net_src comp="1720" pin="24"/><net_sink comp="2290" pin=0"/></net>

<net id="2294"><net_src comp="2290" pin="1"/><net_sink comp="1429" pin=2"/></net>

<net id="2298"><net_src comp="1720" pin="24"/><net_sink comp="2295" pin=0"/></net>

<net id="2299"><net_src comp="2295" pin="1"/><net_sink comp="1419" pin=2"/></net>

<net id="2303"><net_src comp="1720" pin="24"/><net_sink comp="2300" pin=0"/></net>

<net id="2304"><net_src comp="2300" pin="1"/><net_sink comp="1409" pin=2"/></net>

<net id="2308"><net_src comp="1720" pin="24"/><net_sink comp="2305" pin=0"/></net>

<net id="2309"><net_src comp="2305" pin="1"/><net_sink comp="1400" pin=2"/></net>

<net id="2313"><net_src comp="1720" pin="24"/><net_sink comp="2310" pin=0"/></net>

<net id="2314"><net_src comp="2310" pin="1"/><net_sink comp="1390" pin=2"/></net>

<net id="2318"><net_src comp="1720" pin="24"/><net_sink comp="2315" pin=0"/></net>

<net id="2319"><net_src comp="2315" pin="1"/><net_sink comp="1380" pin=2"/></net>

<net id="2323"><net_src comp="1720" pin="24"/><net_sink comp="2320" pin=0"/></net>

<net id="2324"><net_src comp="2320" pin="1"/><net_sink comp="1370" pin=2"/></net>

<net id="2328"><net_src comp="1720" pin="24"/><net_sink comp="2325" pin=0"/></net>

<net id="2329"><net_src comp="2325" pin="1"/><net_sink comp="1361" pin=2"/></net>

<net id="2333"><net_src comp="1720" pin="24"/><net_sink comp="2330" pin=0"/></net>

<net id="2337"><net_src comp="1720" pin="24"/><net_sink comp="2334" pin=0"/></net>

<net id="2338"><net_src comp="2334" pin="1"/><net_sink comp="1559" pin=2"/></net>

<net id="2343"><net_src comp="2330" pin="1"/><net_sink comp="2339" pin=0"/></net>

<net id="2344"><net_src comp="1351" pin="4"/><net_sink comp="2339" pin=1"/></net>

<net id="2345"><net_src comp="2339" pin="2"/><net_sink comp="1569" pin=2"/></net>

<net id="2350"><net_src comp="186" pin="0"/><net_sink comp="2346" pin=0"/></net>

<net id="2351"><net_src comp="1569" pin="4"/><net_sink comp="2346" pin=1"/></net>

<net id="2356"><net_src comp="2346" pin="2"/><net_sink comp="2352" pin=0"/></net>

<net id="2357"><net_src comp="707" pin="4"/><net_sink comp="2352" pin=1"/></net>

<net id="2362"><net_src comp="2352" pin="2"/><net_sink comp="2358" pin=0"/></net>

<net id="2363"><net_src comp="925" pin="4"/><net_sink comp="2358" pin=1"/></net>

<net id="2368"><net_src comp="2358" pin="2"/><net_sink comp="2364" pin=0"/></net>

<net id="2369"><net_src comp="1143" pin="4"/><net_sink comp="2364" pin=1"/></net>

<net id="2374"><net_src comp="2364" pin="2"/><net_sink comp="2370" pin=0"/></net>

<net id="2375"><net_src comp="1361" pin="4"/><net_sink comp="2370" pin=1"/></net>

<net id="2380"><net_src comp="2370" pin="2"/><net_sink comp="2376" pin=0"/></net>

<net id="2381"><net_src comp="716" pin="4"/><net_sink comp="2376" pin=1"/></net>

<net id="2386"><net_src comp="2376" pin="2"/><net_sink comp="2382" pin=0"/></net>

<net id="2387"><net_src comp="934" pin="4"/><net_sink comp="2382" pin=1"/></net>

<net id="2392"><net_src comp="2382" pin="2"/><net_sink comp="2388" pin=0"/></net>

<net id="2393"><net_src comp="1152" pin="4"/><net_sink comp="2388" pin=1"/></net>

<net id="2398"><net_src comp="2388" pin="2"/><net_sink comp="2394" pin=0"/></net>

<net id="2399"><net_src comp="1370" pin="4"/><net_sink comp="2394" pin=1"/></net>

<net id="2404"><net_src comp="2394" pin="2"/><net_sink comp="2400" pin=0"/></net>

<net id="2405"><net_src comp="726" pin="4"/><net_sink comp="2400" pin=1"/></net>

<net id="2410"><net_src comp="2400" pin="2"/><net_sink comp="2406" pin=0"/></net>

<net id="2411"><net_src comp="944" pin="4"/><net_sink comp="2406" pin=1"/></net>

<net id="2416"><net_src comp="2406" pin="2"/><net_sink comp="2412" pin=0"/></net>

<net id="2417"><net_src comp="1162" pin="4"/><net_sink comp="2412" pin=1"/></net>

<net id="2422"><net_src comp="2412" pin="2"/><net_sink comp="2418" pin=0"/></net>

<net id="2423"><net_src comp="1380" pin="4"/><net_sink comp="2418" pin=1"/></net>

<net id="2428"><net_src comp="2418" pin="2"/><net_sink comp="2424" pin=0"/></net>

<net id="2429"><net_src comp="736" pin="4"/><net_sink comp="2424" pin=1"/></net>

<net id="2434"><net_src comp="2424" pin="2"/><net_sink comp="2430" pin=0"/></net>

<net id="2435"><net_src comp="954" pin="4"/><net_sink comp="2430" pin=1"/></net>

<net id="2440"><net_src comp="2430" pin="2"/><net_sink comp="2436" pin=0"/></net>

<net id="2441"><net_src comp="1172" pin="4"/><net_sink comp="2436" pin=1"/></net>

<net id="2446"><net_src comp="2436" pin="2"/><net_sink comp="2442" pin=0"/></net>

<net id="2447"><net_src comp="1390" pin="4"/><net_sink comp="2442" pin=1"/></net>

<net id="2452"><net_src comp="2442" pin="2"/><net_sink comp="2448" pin=0"/></net>

<net id="2453"><net_src comp="746" pin="4"/><net_sink comp="2448" pin=1"/></net>

<net id="2458"><net_src comp="2448" pin="2"/><net_sink comp="2454" pin=0"/></net>

<net id="2459"><net_src comp="964" pin="4"/><net_sink comp="2454" pin=1"/></net>

<net id="2464"><net_src comp="2454" pin="2"/><net_sink comp="2460" pin=0"/></net>

<net id="2465"><net_src comp="1182" pin="4"/><net_sink comp="2460" pin=1"/></net>

<net id="2470"><net_src comp="2460" pin="2"/><net_sink comp="2466" pin=0"/></net>

<net id="2471"><net_src comp="1400" pin="4"/><net_sink comp="2466" pin=1"/></net>

<net id="2476"><net_src comp="2466" pin="2"/><net_sink comp="2472" pin=0"/></net>

<net id="2477"><net_src comp="755" pin="4"/><net_sink comp="2472" pin=1"/></net>

<net id="2482"><net_src comp="2472" pin="2"/><net_sink comp="2478" pin=0"/></net>

<net id="2483"><net_src comp="973" pin="4"/><net_sink comp="2478" pin=1"/></net>

<net id="2488"><net_src comp="2478" pin="2"/><net_sink comp="2484" pin=0"/></net>

<net id="2489"><net_src comp="1191" pin="4"/><net_sink comp="2484" pin=1"/></net>

<net id="2494"><net_src comp="2484" pin="2"/><net_sink comp="2490" pin=0"/></net>

<net id="2495"><net_src comp="1409" pin="4"/><net_sink comp="2490" pin=1"/></net>

<net id="2500"><net_src comp="2490" pin="2"/><net_sink comp="2496" pin=0"/></net>

<net id="2501"><net_src comp="765" pin="4"/><net_sink comp="2496" pin=1"/></net>

<net id="2506"><net_src comp="2496" pin="2"/><net_sink comp="2502" pin=0"/></net>

<net id="2507"><net_src comp="983" pin="4"/><net_sink comp="2502" pin=1"/></net>

<net id="2512"><net_src comp="2502" pin="2"/><net_sink comp="2508" pin=0"/></net>

<net id="2513"><net_src comp="1201" pin="4"/><net_sink comp="2508" pin=1"/></net>

<net id="2518"><net_src comp="2508" pin="2"/><net_sink comp="2514" pin=0"/></net>

<net id="2519"><net_src comp="1419" pin="4"/><net_sink comp="2514" pin=1"/></net>

<net id="2524"><net_src comp="2514" pin="2"/><net_sink comp="2520" pin=0"/></net>

<net id="2525"><net_src comp="775" pin="4"/><net_sink comp="2520" pin=1"/></net>

<net id="2530"><net_src comp="2520" pin="2"/><net_sink comp="2526" pin=0"/></net>

<net id="2531"><net_src comp="993" pin="4"/><net_sink comp="2526" pin=1"/></net>

<net id="2536"><net_src comp="2526" pin="2"/><net_sink comp="2532" pin=0"/></net>

<net id="2537"><net_src comp="1211" pin="4"/><net_sink comp="2532" pin=1"/></net>

<net id="2542"><net_src comp="2532" pin="2"/><net_sink comp="2538" pin=0"/></net>

<net id="2543"><net_src comp="1429" pin="4"/><net_sink comp="2538" pin=1"/></net>

<net id="2548"><net_src comp="2538" pin="2"/><net_sink comp="2544" pin=0"/></net>

<net id="2549"><net_src comp="785" pin="4"/><net_sink comp="2544" pin=1"/></net>

<net id="2554"><net_src comp="2544" pin="2"/><net_sink comp="2550" pin=0"/></net>

<net id="2555"><net_src comp="1003" pin="4"/><net_sink comp="2550" pin=1"/></net>

<net id="2560"><net_src comp="2550" pin="2"/><net_sink comp="2556" pin=0"/></net>

<net id="2561"><net_src comp="1221" pin="4"/><net_sink comp="2556" pin=1"/></net>

<net id="2566"><net_src comp="2556" pin="2"/><net_sink comp="2562" pin=0"/></net>

<net id="2567"><net_src comp="1439" pin="4"/><net_sink comp="2562" pin=1"/></net>

<net id="2572"><net_src comp="2562" pin="2"/><net_sink comp="2568" pin=0"/></net>

<net id="2573"><net_src comp="795" pin="4"/><net_sink comp="2568" pin=1"/></net>

<net id="2578"><net_src comp="2568" pin="2"/><net_sink comp="2574" pin=0"/></net>

<net id="2579"><net_src comp="1013" pin="4"/><net_sink comp="2574" pin=1"/></net>

<net id="2584"><net_src comp="2574" pin="2"/><net_sink comp="2580" pin=0"/></net>

<net id="2585"><net_src comp="1231" pin="4"/><net_sink comp="2580" pin=1"/></net>

<net id="2590"><net_src comp="2580" pin="2"/><net_sink comp="2586" pin=0"/></net>

<net id="2591"><net_src comp="1449" pin="4"/><net_sink comp="2586" pin=1"/></net>

<net id="2596"><net_src comp="2586" pin="2"/><net_sink comp="2592" pin=0"/></net>

<net id="2597"><net_src comp="805" pin="4"/><net_sink comp="2592" pin=1"/></net>

<net id="2602"><net_src comp="2592" pin="2"/><net_sink comp="2598" pin=0"/></net>

<net id="2603"><net_src comp="1023" pin="4"/><net_sink comp="2598" pin=1"/></net>

<net id="2608"><net_src comp="2598" pin="2"/><net_sink comp="2604" pin=0"/></net>

<net id="2609"><net_src comp="1241" pin="4"/><net_sink comp="2604" pin=1"/></net>

<net id="2614"><net_src comp="2604" pin="2"/><net_sink comp="2610" pin=0"/></net>

<net id="2615"><net_src comp="1459" pin="4"/><net_sink comp="2610" pin=1"/></net>

<net id="2620"><net_src comp="2610" pin="2"/><net_sink comp="2616" pin=0"/></net>

<net id="2621"><net_src comp="815" pin="4"/><net_sink comp="2616" pin=1"/></net>

<net id="2626"><net_src comp="2616" pin="2"/><net_sink comp="2622" pin=0"/></net>

<net id="2627"><net_src comp="1033" pin="4"/><net_sink comp="2622" pin=1"/></net>

<net id="2632"><net_src comp="2622" pin="2"/><net_sink comp="2628" pin=0"/></net>

<net id="2633"><net_src comp="1251" pin="4"/><net_sink comp="2628" pin=1"/></net>

<net id="2638"><net_src comp="2628" pin="2"/><net_sink comp="2634" pin=0"/></net>

<net id="2639"><net_src comp="1469" pin="4"/><net_sink comp="2634" pin=1"/></net>

<net id="2644"><net_src comp="2634" pin="2"/><net_sink comp="2640" pin=0"/></net>

<net id="2645"><net_src comp="825" pin="4"/><net_sink comp="2640" pin=1"/></net>

<net id="2650"><net_src comp="2640" pin="2"/><net_sink comp="2646" pin=0"/></net>

<net id="2651"><net_src comp="1043" pin="4"/><net_sink comp="2646" pin=1"/></net>

<net id="2656"><net_src comp="2646" pin="2"/><net_sink comp="2652" pin=0"/></net>

<net id="2657"><net_src comp="1261" pin="4"/><net_sink comp="2652" pin=1"/></net>

<net id="2662"><net_src comp="2652" pin="2"/><net_sink comp="2658" pin=0"/></net>

<net id="2663"><net_src comp="1479" pin="4"/><net_sink comp="2658" pin=1"/></net>

<net id="2668"><net_src comp="2658" pin="2"/><net_sink comp="2664" pin=0"/></net>

<net id="2669"><net_src comp="835" pin="4"/><net_sink comp="2664" pin=1"/></net>

<net id="2674"><net_src comp="2664" pin="2"/><net_sink comp="2670" pin=0"/></net>

<net id="2675"><net_src comp="1053" pin="4"/><net_sink comp="2670" pin=1"/></net>

<net id="2680"><net_src comp="2670" pin="2"/><net_sink comp="2676" pin=0"/></net>

<net id="2681"><net_src comp="1271" pin="4"/><net_sink comp="2676" pin=1"/></net>

<net id="2686"><net_src comp="2676" pin="2"/><net_sink comp="2682" pin=0"/></net>

<net id="2687"><net_src comp="1489" pin="4"/><net_sink comp="2682" pin=1"/></net>

<net id="2692"><net_src comp="2682" pin="2"/><net_sink comp="2688" pin=0"/></net>

<net id="2693"><net_src comp="845" pin="4"/><net_sink comp="2688" pin=1"/></net>

<net id="2698"><net_src comp="2688" pin="2"/><net_sink comp="2694" pin=0"/></net>

<net id="2699"><net_src comp="1063" pin="4"/><net_sink comp="2694" pin=1"/></net>

<net id="2704"><net_src comp="2694" pin="2"/><net_sink comp="2700" pin=0"/></net>

<net id="2705"><net_src comp="1281" pin="4"/><net_sink comp="2700" pin=1"/></net>

<net id="2710"><net_src comp="2700" pin="2"/><net_sink comp="2706" pin=0"/></net>

<net id="2711"><net_src comp="1499" pin="4"/><net_sink comp="2706" pin=1"/></net>

<net id="2716"><net_src comp="2706" pin="2"/><net_sink comp="2712" pin=0"/></net>

<net id="2717"><net_src comp="855" pin="4"/><net_sink comp="2712" pin=1"/></net>

<net id="2722"><net_src comp="2712" pin="2"/><net_sink comp="2718" pin=0"/></net>

<net id="2723"><net_src comp="1073" pin="4"/><net_sink comp="2718" pin=1"/></net>

<net id="2728"><net_src comp="2718" pin="2"/><net_sink comp="2724" pin=0"/></net>

<net id="2729"><net_src comp="1291" pin="4"/><net_sink comp="2724" pin=1"/></net>

<net id="2734"><net_src comp="2724" pin="2"/><net_sink comp="2730" pin=0"/></net>

<net id="2735"><net_src comp="1509" pin="4"/><net_sink comp="2730" pin=1"/></net>

<net id="2740"><net_src comp="2730" pin="2"/><net_sink comp="2736" pin=0"/></net>

<net id="2741"><net_src comp="865" pin="4"/><net_sink comp="2736" pin=1"/></net>

<net id="2746"><net_src comp="2736" pin="2"/><net_sink comp="2742" pin=0"/></net>

<net id="2747"><net_src comp="1083" pin="4"/><net_sink comp="2742" pin=1"/></net>

<net id="2752"><net_src comp="2742" pin="2"/><net_sink comp="2748" pin=0"/></net>

<net id="2753"><net_src comp="1301" pin="4"/><net_sink comp="2748" pin=1"/></net>

<net id="2758"><net_src comp="2748" pin="2"/><net_sink comp="2754" pin=0"/></net>

<net id="2759"><net_src comp="1519" pin="4"/><net_sink comp="2754" pin=1"/></net>

<net id="2764"><net_src comp="2754" pin="2"/><net_sink comp="2760" pin=0"/></net>

<net id="2765"><net_src comp="875" pin="4"/><net_sink comp="2760" pin=1"/></net>

<net id="2770"><net_src comp="2760" pin="2"/><net_sink comp="2766" pin=0"/></net>

<net id="2771"><net_src comp="1093" pin="4"/><net_sink comp="2766" pin=1"/></net>

<net id="2776"><net_src comp="2766" pin="2"/><net_sink comp="2772" pin=0"/></net>

<net id="2777"><net_src comp="1311" pin="4"/><net_sink comp="2772" pin=1"/></net>

<net id="2782"><net_src comp="2772" pin="2"/><net_sink comp="2778" pin=0"/></net>

<net id="2783"><net_src comp="1529" pin="4"/><net_sink comp="2778" pin=1"/></net>

<net id="2788"><net_src comp="2778" pin="2"/><net_sink comp="2784" pin=0"/></net>

<net id="2789"><net_src comp="885" pin="4"/><net_sink comp="2784" pin=1"/></net>

<net id="2794"><net_src comp="2784" pin="2"/><net_sink comp="2790" pin=0"/></net>

<net id="2795"><net_src comp="1103" pin="4"/><net_sink comp="2790" pin=1"/></net>

<net id="2800"><net_src comp="2790" pin="2"/><net_sink comp="2796" pin=0"/></net>

<net id="2801"><net_src comp="1321" pin="4"/><net_sink comp="2796" pin=1"/></net>

<net id="2806"><net_src comp="2796" pin="2"/><net_sink comp="2802" pin=0"/></net>

<net id="2807"><net_src comp="1539" pin="4"/><net_sink comp="2802" pin=1"/></net>

<net id="2812"><net_src comp="2802" pin="2"/><net_sink comp="2808" pin=0"/></net>

<net id="2813"><net_src comp="895" pin="4"/><net_sink comp="2808" pin=1"/></net>

<net id="2818"><net_src comp="2808" pin="2"/><net_sink comp="2814" pin=0"/></net>

<net id="2819"><net_src comp="1113" pin="4"/><net_sink comp="2814" pin=1"/></net>

<net id="2824"><net_src comp="2814" pin="2"/><net_sink comp="2820" pin=0"/></net>

<net id="2825"><net_src comp="1331" pin="4"/><net_sink comp="2820" pin=1"/></net>

<net id="2830"><net_src comp="2820" pin="2"/><net_sink comp="2826" pin=0"/></net>

<net id="2831"><net_src comp="1549" pin="4"/><net_sink comp="2826" pin=1"/></net>

<net id="2836"><net_src comp="2826" pin="2"/><net_sink comp="2832" pin=0"/></net>

<net id="2837"><net_src comp="905" pin="4"/><net_sink comp="2832" pin=1"/></net>

<net id="2842"><net_src comp="2832" pin="2"/><net_sink comp="2838" pin=0"/></net>

<net id="2843"><net_src comp="1123" pin="4"/><net_sink comp="2838" pin=1"/></net>

<net id="2848"><net_src comp="2838" pin="2"/><net_sink comp="2844" pin=0"/></net>

<net id="2849"><net_src comp="1341" pin="4"/><net_sink comp="2844" pin=1"/></net>

<net id="2854"><net_src comp="2844" pin="2"/><net_sink comp="2850" pin=0"/></net>

<net id="2855"><net_src comp="1559" pin="4"/><net_sink comp="2850" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: drive_group_head_phase : p_read | {1 }
	Port: drive_group_head_phase : p_read1 | {1 }
	Port: drive_group_head_phase : p_read2 | {1 }
	Port: drive_group_head_phase : p_read3 | {1 }
	Port: drive_group_head_phase : head_ctx_ref_phase_read | {1 }
	Port: drive_group_head_phase : head_ctx_ref_phase_read_7 | {1 }
	Port: drive_group_head_phase : head_ctx_ref_phase_read_8 | {1 }
	Port: drive_group_head_phase : head_ctx_ref_phase_read_9 | {1 }
	Port: drive_group_head_phase : p_read8 | {1 }
	Port: drive_group_head_phase : p_read9 | {1 }
	Port: drive_group_head_phase : p_read10 | {1 }
	Port: drive_group_head_phase : p_read11 | {1 }
	Port: drive_group_head_phase : p_read12 | {1 }
	Port: drive_group_head_phase : p_read13 | {1 }
	Port: drive_group_head_phase : p_read14 | {1 }
	Port: drive_group_head_phase : p_read15 | {1 }
	Port: drive_group_head_phase : p_read16 | {1 }
	Port: drive_group_head_phase : p_read17 | {1 }
	Port: drive_group_head_phase : p_read18 | {1 }
	Port: drive_group_head_phase : p_read19 | {1 }
	Port: drive_group_head_phase : head_ctx_ref_compute_op_read | {1 }
	Port: drive_group_head_phase : head_ctx_ref_compute_op_read_11 | {1 }
	Port: drive_group_head_phase : head_ctx_ref_compute_op_read_12 | {1 }
	Port: drive_group_head_phase : head_ctx_ref_compute_op_read_13 | {1 }
	Port: drive_group_head_phase : p_read24 | {1 }
	Port: drive_group_head_phase : p_read25 | {1 }
	Port: drive_group_head_phase : p_read26 | {1 }
	Port: drive_group_head_phase : p_read27 | {1 }
	Port: drive_group_head_phase : p_read28 | {1 }
	Port: drive_group_head_phase : p_read29 | {1 }
	Port: drive_group_head_phase : p_read30 | {1 }
	Port: drive_group_head_phase : p_read31 | {1 }
	Port: drive_group_head_phase : p_read32 | {1 }
	Port: drive_group_head_phase : p_read33 | {1 }
	Port: drive_group_head_phase : p_read34 | {1 }
	Port: drive_group_head_phase : p_read35 | {1 }
	Port: drive_group_head_phase : p_read36 | {1 }
	Port: drive_group_head_phase : p_read37 | {1 }
	Port: drive_group_head_phase : p_read38 | {1 }
	Port: drive_group_head_phase : p_read39 | {1 }
	Port: drive_group_head_phase : p_read40 | {1 }
	Port: drive_group_head_phase : p_read41 | {1 }
	Port: drive_group_head_phase : p_read42 | {1 }
	Port: drive_group_head_phase : p_read43 | {1 }
	Port: drive_group_head_phase : p_read44 | {1 }
	Port: drive_group_head_phase : p_read45 | {1 }
	Port: drive_group_head_phase : p_read46 | {1 }
	Port: drive_group_head_phase : p_read47 | {1 }
	Port: drive_group_head_phase : p_read48 | {1 }
	Port: drive_group_head_phase : p_read49 | {1 }
	Port: drive_group_head_phase : p_read50 | {1 }
	Port: drive_group_head_phase : p_read51 | {1 }
	Port: drive_group_head_phase : p_read52 | {1 }
	Port: drive_group_head_phase : p_read53 | {1 }
	Port: drive_group_head_phase : p_read54 | {1 }
	Port: drive_group_head_phase : p_read55 | {1 }
	Port: drive_group_head_phase : p_read56 | {1 }
	Port: drive_group_head_phase : p_read57 | {1 }
	Port: drive_group_head_phase : p_read58 | {1 }
	Port: drive_group_head_phase : p_read59 | {1 }
	Port: drive_group_head_phase : p_read60 | {1 }
	Port: drive_group_head_phase : p_read61 | {1 }
	Port: drive_group_head_phase : p_read62 | {1 }
	Port: drive_group_head_phase : p_read63 | {1 }
	Port: drive_group_head_phase : p_read64 | {1 }
	Port: drive_group_head_phase : p_read65 | {1 }
	Port: drive_group_head_phase : p_read66 | {1 }
	Port: drive_group_head_phase : p_read67 | {1 }
	Port: drive_group_head_phase : p_read68 | {1 }
	Port: drive_group_head_phase : p_read69 | {1 }
	Port: drive_group_head_phase : p_read70 | {1 }
	Port: drive_group_head_phase : p_read71 | {1 }
	Port: drive_group_head_phase : p_read72 | {1 }
	Port: drive_group_head_phase : p_read73 | {1 }
	Port: drive_group_head_phase : p_read74 | {1 }
	Port: drive_group_head_phase : p_read75 | {1 }
	Port: drive_group_head_phase : p_read76 | {1 }
	Port: drive_group_head_phase : p_read77 | {1 }
	Port: drive_group_head_phase : p_read78 | {1 }
	Port: drive_group_head_phase : p_read79 | {1 }
	Port: drive_group_head_phase : p_read80 | {1 }
	Port: drive_group_head_phase : p_read81 | {1 }
	Port: drive_group_head_phase : p_read82 | {1 }
	Port: drive_group_head_phase : p_read83 | {1 }
	Port: drive_group_head_phase : layer_idx | {1 }
	Port: drive_group_head_phase : start_r | {1 }
  - Chain level:
	State 1
		br_ln205 : 1
		and_ln206 : 1
		call_ret1 : 1
		head_ctx_ref_att_value_compute_done_0_ret : 2
		head_ctx_ref_softmax_compute_done_0_ret : 2
		head_ctx_ref_val_scale_compute_done_0_ret : 2
		head_ctx_ref_att_scores_compute_done_0_ret : 2
		head_ctx_ref_v_compute_done_0_ret : 2
		head_ctx_ref_k_compute_done_0_ret : 2
		head_ctx_ref_q_compute_done_0_ret : 2
		head_ctx_ref_att_value_started_0_ret : 2
		head_ctx_ref_softmax_started_0_ret : 2
		head_ctx_ref_val_scale_started_0_ret : 2
		head_ctx_ref_att_scores_started_0_ret : 2
		head_ctx_ref_v_started_0_ret : 2
		head_ctx_ref_k_started_0_ret : 2
		head_ctx_ref_q_started_0_ret : 2
		head_ctx_ref_start_head_0_ret : 2
		head_ctx_ref_compute_op_0_ret : 2
		head_ctx_ref_compute_start_0_ret : 2
		head_ctx_ref_compute_done_0_ret : 2
		head_ctx_ref_compute_ready_0_ret : 2
		head_ctx_ref_phase_0_ret : 2
		head_done_4 : 2
		head_ctx_ref_layer_stamp_0_ret : 2
		head_ctx_ref_phase_0_0 : 3
		head_ctx_ref_compute_ready_0_0 : 3
		head_ctx_ref_compute_done_0_0 : 3
		head_ctx_ref_compute_start_0_0 : 3
		head_ctx_ref_compute_op_0_0 : 3
		head_ctx_ref_start_head_0_0 : 3
		head_ctx_ref_q_started_0_0 : 3
		head_ctx_ref_k_started_0_0 : 3
		head_ctx_ref_v_started_0_0 : 3
		head_ctx_ref_att_scores_started_0_0 : 3
		head_ctx_ref_val_scale_started_0_0 : 3
		head_ctx_ref_softmax_started_0_0 : 3
		head_ctx_ref_att_value_started_0_0 : 3
		head_ctx_ref_q_compute_done_0_0 : 3
		head_ctx_ref_k_compute_done_0_0 : 3
		head_ctx_ref_v_compute_done_0_0 : 3
		head_ctx_ref_att_scores_compute_done_0_0 : 3
		head_ctx_ref_val_scale_compute_done_0_0 : 3
		head_ctx_ref_softmax_compute_done_0_0 : 3
		head_ctx_ref_att_value_compute_done_0_0 : 3
		head_ctx_ref_layer_stamp_0_0 : 3
		group_finished_1 : 3
		br_ln205 : 1
		and_ln206_1 : 1
		call_ret2 : 1
		head_ctx_ref_att_value_compute_done_1_ret : 2
		head_ctx_ref_softmax_compute_done_1_ret : 2
		head_ctx_ref_val_scale_compute_done_1_ret : 2
		head_ctx_ref_att_scores_compute_done_1_ret : 2
		head_ctx_ref_v_compute_done_1_ret : 2
		head_ctx_ref_k_compute_done_1_ret : 2
		head_ctx_ref_q_compute_done_1_ret : 2
		head_ctx_ref_att_value_started_1_ret : 2
		head_ctx_ref_softmax_started_1_ret : 2
		head_ctx_ref_val_scale_started_1_ret : 2
		head_ctx_ref_att_scores_started_1_ret : 2
		head_ctx_ref_v_started_1_ret : 2
		head_ctx_ref_k_started_1_ret : 2
		head_ctx_ref_q_started_1_ret : 2
		head_ctx_ref_start_head_1_ret : 2
		head_ctx_ref_compute_op_1_ret : 2
		head_ctx_ref_compute_start_1_ret : 2
		head_ctx_ref_compute_done_1_ret : 2
		head_ctx_ref_compute_ready_1_ret : 2
		head_ctx_ref_phase_1_ret : 2
		head_done : 2
		head_ctx_ref_layer_stamp_1_ret : 2
		group_finished_2 : 4
		head_ctx_ref_phase_1_0 : 3
		head_ctx_ref_compute_ready_1_0 : 3
		head_ctx_ref_compute_done_1_0 : 3
		head_ctx_ref_compute_start_1_0 : 3
		head_ctx_ref_compute_op_1_0 : 3
		head_ctx_ref_start_head_1_0 : 3
		head_ctx_ref_q_started_1_0 : 3
		head_ctx_ref_k_started_1_0 : 3
		head_ctx_ref_v_started_1_0 : 3
		head_ctx_ref_att_scores_started_1_0 : 3
		head_ctx_ref_val_scale_started_1_0 : 3
		head_ctx_ref_softmax_started_1_0 : 3
		head_ctx_ref_att_value_started_1_0 : 3
		head_ctx_ref_q_compute_done_1_0 : 3
		head_ctx_ref_k_compute_done_1_0 : 3
		head_ctx_ref_v_compute_done_1_0 : 3
		head_ctx_ref_att_scores_compute_done_1_0 : 3
		head_ctx_ref_val_scale_compute_done_1_0 : 3
		head_ctx_ref_softmax_compute_done_1_0 : 3
		head_ctx_ref_att_value_compute_done_1_0 : 3
		head_ctx_ref_layer_stamp_1_0 : 3
		group_finished_3 : 4
		br_ln205 : 1
		and_ln206_2 : 1
		call_ret3 : 1
		head_ctx_ref_att_value_compute_done_2_ret : 2
		head_ctx_ref_softmax_compute_done_2_ret : 2
		head_ctx_ref_val_scale_compute_done_2_ret : 2
		head_ctx_ref_att_scores_compute_done_2_ret : 2
		head_ctx_ref_v_compute_done_2_ret : 2
		head_ctx_ref_k_compute_done_2_ret : 2
		head_ctx_ref_q_compute_done_2_ret : 2
		head_ctx_ref_att_value_started_2_ret : 2
		head_ctx_ref_softmax_started_2_ret : 2
		head_ctx_ref_val_scale_started_2_ret : 2
		head_ctx_ref_att_scores_started_2_ret : 2
		head_ctx_ref_v_started_2_ret : 2
		head_ctx_ref_k_started_2_ret : 2
		head_ctx_ref_q_started_2_ret : 2
		head_ctx_ref_start_head_2_ret : 2
		head_ctx_ref_compute_op_2_ret : 2
		head_ctx_ref_compute_start_2_ret : 2
		head_ctx_ref_compute_done_2_ret : 2
		head_ctx_ref_compute_ready_2_ret : 2
		head_ctx_ref_phase_2_ret : 2
		head_done_1 : 2
		head_ctx_ref_layer_stamp_2_ret : 2
		group_finished_4 : 5
		head_ctx_ref_phase_2_0 : 3
		head_ctx_ref_compute_ready_2_0 : 3
		head_ctx_ref_compute_done_2_0 : 3
		head_ctx_ref_compute_start_2_0 : 3
		head_ctx_ref_compute_op_2_0 : 3
		head_ctx_ref_start_head_2_0 : 3
		head_ctx_ref_q_started_2_0 : 3
		head_ctx_ref_k_started_2_0 : 3
		head_ctx_ref_v_started_2_0 : 3
		head_ctx_ref_att_scores_started_2_0 : 3
		head_ctx_ref_val_scale_started_2_0 : 3
		head_ctx_ref_softmax_started_2_0 : 3
		head_ctx_ref_att_value_started_2_0 : 3
		head_ctx_ref_q_compute_done_2_0 : 3
		head_ctx_ref_k_compute_done_2_0 : 3
		head_ctx_ref_v_compute_done_2_0 : 3
		head_ctx_ref_att_scores_compute_done_2_0 : 3
		head_ctx_ref_val_scale_compute_done_2_0 : 3
		head_ctx_ref_softmax_compute_done_2_0 : 3
		head_ctx_ref_att_value_compute_done_2_0 : 3
		head_ctx_ref_layer_stamp_2_0 : 3
		group_finished_5 : 5
		br_ln205 : 1
		and_ln206_3 : 1
		call_ret : 1
		head_ctx_ref_att_value_compute_done_3_ret : 2
		head_ctx_ref_softmax_compute_done_3_ret : 2
		head_ctx_ref_val_scale_compute_done_3_ret : 2
		head_ctx_ref_att_scores_compute_done_3_ret : 2
		head_ctx_ref_v_compute_done_3_ret : 2
		head_ctx_ref_k_compute_done_3_ret : 2
		head_ctx_ref_q_compute_done_3_ret : 2
		head_ctx_ref_att_value_started_3_ret : 2
		head_ctx_ref_softmax_started_3_ret : 2
		head_ctx_ref_val_scale_started_3_ret : 2
		head_ctx_ref_att_scores_started_3_ret : 2
		head_ctx_ref_v_started_3_ret : 2
		head_ctx_ref_k_started_3_ret : 2
		head_ctx_ref_q_started_3_ret : 2
		head_ctx_ref_start_head_3_ret : 2
		head_ctx_ref_compute_op_3_ret : 2
		head_ctx_ref_compute_start_3_ret : 2
		head_ctx_ref_compute_done_3_ret : 2
		head_ctx_ref_compute_ready_3_ret : 2
		head_ctx_ref_phase_3_ret : 2
		head_done_2 : 2
		head_ctx_ref_layer_stamp_3_ret : 2
		group_finished_6 : 6
		head_ctx_ref_phase_3_0 : 3
		head_ctx_ref_compute_ready_3_0 : 3
		head_ctx_ref_compute_done_3_0 : 3
		head_ctx_ref_compute_start_3_0 : 3
		head_ctx_ref_compute_op_3_0 : 3
		head_ctx_ref_start_head_3_0 : 3
		head_ctx_ref_q_started_3_0 : 3
		head_ctx_ref_k_started_3_0 : 3
		head_ctx_ref_v_started_3_0 : 3
		head_ctx_ref_att_scores_started_3_0 : 3
		head_ctx_ref_val_scale_started_3_0 : 3
		head_ctx_ref_softmax_started_3_0 : 3
		head_ctx_ref_att_value_started_3_0 : 3
		head_ctx_ref_q_compute_done_3_0 : 3
		head_ctx_ref_k_compute_done_3_0 : 3
		head_ctx_ref_v_compute_done_3_0 : 3
		head_ctx_ref_att_scores_compute_done_3_0 : 3
		head_ctx_ref_val_scale_compute_done_3_0 : 3
		head_ctx_ref_softmax_compute_done_3_0 : 3
		head_ctx_ref_att_value_compute_done_3_0 : 3
		head_ctx_ref_layer_stamp_3_0 : 3
		group_finished_7 : 6
		mrv_s : 7
		mrv_22 : 8
		mrv_23 : 9
		mrv_24 : 10
		mrv_25 : 11
		mrv_26 : 12
		mrv_27 : 13
		mrv_28 : 14
		mrv_29 : 15
		mrv_30 : 16
		mrv_31 : 17
		mrv_32 : 18
		mrv_33 : 19
		mrv_34 : 20
		mrv_35 : 21
		mrv_36 : 22
		mrv_37 : 23
		mrv_38 : 24
		mrv_39 : 25
		mrv_40 : 26
		mrv_41 : 27
		mrv_42 : 28
		mrv_43 : 29
		mrv_44 : 30
		mrv_45 : 31
		mrv_46 : 32
		mrv_47 : 33
		mrv_48 : 34
		mrv_49 : 35
		mrv_50 : 36
		mrv_51 : 37
		mrv_52 : 38
		mrv_53 : 39
		mrv_54 : 40
		mrv_55 : 41
		mrv_56 : 42
		mrv_57 : 43
		mrv_58 : 44
		mrv_59 : 45
		mrv_60 : 46
		mrv_61 : 47
		mrv_62 : 48
		mrv_63 : 49
		mrv_64 : 50
		mrv_65 : 51
		mrv_66 : 52
		mrv_67 : 53
		mrv_68 : 54
		mrv_69 : 55
		mrv_70 : 56
		mrv_71 : 57
		mrv_72 : 58
		mrv_73 : 59
		mrv_74 : 60
		mrv_75 : 61
		mrv_76 : 62
		mrv_77 : 63
		mrv_78 : 64
		mrv_79 : 65
		mrv_80 : 66
		mrv_85 : 67
		mrv_86 : 68
		mrv_87 : 69
		mrv_88 : 70
		mrv_89 : 71
		mrv_90 : 72
		mrv_91 : 73
		mrv_92 : 74
		mrv_93 : 75
		mrv_94 : 76
		mrv_95 : 77
		mrv_96 : 78
		mrv_97 : 79
		mrv_98 : 80
		mrv_99 : 81
		mrv_100 : 82
		mrv_101 : 83
		mrv_102 : 84
		mrv_103 : 85
		mrv_104 : 86
		mrv_105 : 87
		mrv_81 : 88
		mrv_82 : 89
		mrv_83 : 90
		mrv_84 : 91
		ret_ln217 : 92


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|
| Operation|                   Functional Unit                  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|
|          |          call_ret1_run_single_head_fu_1576         |    25   |   224   |
|   call   |          call_ret2_run_single_head_fu_1624         |    25   |   224   |
|          |          call_ret3_run_single_head_fu_1672         |    25   |   224   |
|          |          call_ret_run_single_head_fu_1720          |    25   |   224   |
|----------|----------------------------------------------------|---------|---------|
|          |                 icmp_ln205_fu_1808                 |    0    |    12   |
|          |                 icmp_ln206_fu_1814                 |    0    |    12   |
|          |                icmp_ln205_1_fu_1938                |    0    |    12   |
|   icmp   |                icmp_ln206_1_fu_1944                |    0    |    12   |
|          |                icmp_ln205_2_fu_2074                |    0    |    12   |
|          |                icmp_ln206_2_fu_2080                |    0    |    12   |
|          |                icmp_ln205_3_fu_2210                |    0    |    12   |
|          |                icmp_ln206_3_fu_2216                |    0    |    12   |
|----------|----------------------------------------------------|---------|---------|
|          |                  and_ln206_fu_1820                 |    0    |    2    |
|          |                 and_ln206_1_fu_1950                |    0    |    2    |
|          |              group_finished_2_fu_2067              |    0    |    2    |
|    and   |                 and_ln206_2_fu_2086                |    0    |    2    |
|          |              group_finished_4_fu_2203              |    0    |    2    |
|          |                 and_ln206_3_fu_2222                |    0    |    2    |
|          |              group_finished_6_fu_2339              |    0    |    2    |
|----------|----------------------------------------------------|---------|---------|
|          |               start_read_read_fu_188               |    0    |    0    |
|          |             layer_idx_read_read_fu_194             |    0    |    0    |
|          |                p_read_1_read_fu_200                |    0    |    0    |
|          |                p_read_2_read_fu_206                |    0    |    0    |
|          |                p_read_3_read_fu_212                |    0    |    0    |
|          |                p_read_4_read_fu_218                |    0    |    0    |
|          |                p_read_5_read_fu_224                |    0    |    0    |
|          |                p_read_6_read_fu_230                |    0    |    0    |
|          |                p_read_7_read_fu_236                |    0    |    0    |
|          |                p_read_8_read_fu_242                |    0    |    0    |
|          |                p_read_9_read_fu_248                |    0    |    0    |
|          |                p_read_10_read_fu_254               |    0    |    0    |
|          |                p_read_11_read_fu_260               |    0    |    0    |
|          |                p_read_12_read_fu_266               |    0    |    0    |
|          |                p_read_13_read_fu_272               |    0    |    0    |
|          |                p_read_14_read_fu_278               |    0    |    0    |
|          |                p_read_15_read_fu_284               |    0    |    0    |
|          |                p_read_16_read_fu_290               |    0    |    0    |
|          |                p_read_17_read_fu_296               |    0    |    0    |
|          |                p_read_18_read_fu_302               |    0    |    0    |
|          |                p_read_19_read_fu_308               |    0    |    0    |
|          |                p_read_20_read_fu_314               |    0    |    0    |
|          |                p_read_21_read_fu_320               |    0    |    0    |
|          |                p_read_22_read_fu_326               |    0    |    0    |
|          |                p_read_23_read_fu_332               |    0    |    0    |
|          |                p_read_24_read_fu_338               |    0    |    0    |
|          |                p_read_25_read_fu_344               |    0    |    0    |
|          |                p_read_26_read_fu_350               |    0    |    0    |
|          |                p_read_27_read_fu_356               |    0    |    0    |
|          |                p_read_28_read_fu_362               |    0    |    0    |
|          |                p_read_29_read_fu_368               |    0    |    0    |
|          |                p_read_30_read_fu_374               |    0    |    0    |
|          |                p_read_31_read_fu_380               |    0    |    0    |
|          |                p_read_32_read_fu_386               |    0    |    0    |
|          |                p_read_33_read_fu_392               |    0    |    0    |
|          |                p_read_34_read_fu_398               |    0    |    0    |
|          |                p_read_35_read_fu_404               |    0    |    0    |
|          |                p_read_36_read_fu_410               |    0    |    0    |
|          |                p_read_37_read_fu_416               |    0    |    0    |
|          |                p_read_38_read_fu_422               |    0    |    0    |
|          |                p_read_39_read_fu_428               |    0    |    0    |
|          |                p_read_40_read_fu_434               |    0    |    0    |
|   read   |                p_read_41_read_fu_440               |    0    |    0    |
|          |                p_read_42_read_fu_446               |    0    |    0    |
|          |                p_read_43_read_fu_452               |    0    |    0    |
|          |                p_read_44_read_fu_458               |    0    |    0    |
|          |                p_read_45_read_fu_464               |    0    |    0    |
|          |                p_read_46_read_fu_470               |    0    |    0    |
|          |                p_read_47_read_fu_476               |    0    |    0    |
|          |                p_read_48_read_fu_482               |    0    |    0    |
|          |                p_read_49_read_fu_488               |    0    |    0    |
|          |                p_read_50_read_fu_494               |    0    |    0    |
|          |                p_read_51_read_fu_500               |    0    |    0    |
|          |                p_read_52_read_fu_506               |    0    |    0    |
|          |                p_read_53_read_fu_512               |    0    |    0    |
|          |               p_read3039_read_fu_518               |    0    |    0    |
|          |                p_read_54_read_fu_524               |    0    |    0    |
|          |                p_read_55_read_fu_530               |    0    |    0    |
|          |                p_read_56_read_fu_536               |    0    |    0    |
|          |                p_read_57_read_fu_542               |    0    |    0    |
|          |                p_read_58_read_fu_548               |    0    |    0    |
|          |                p_read_59_read_fu_554               |    0    |    0    |
|          |     head_ctx_ref_compute_op_read_1_read_fu_560     |    0    |    0    |
|          |     head_ctx_ref_compute_op_read_2_read_fu_566     |    0    |    0    |
|          |     head_ctx_ref_compute_op_read_3_read_fu_572     |    0    |    0    |
|          |     head_ctx_ref_compute_op_read_7_read_fu_578     |    0    |    0    |
|          |                p_read_60_read_fu_584               |    0    |    0    |
|          |                p_read_61_read_fu_590               |    0    |    0    |
|          |                p_read_62_read_fu_596               |    0    |    0    |
|          |                p_read_63_read_fu_602               |    0    |    0    |
|          |                p_read_64_read_fu_608               |    0    |    0    |
|          |                p_read_65_read_fu_614               |    0    |    0    |
|          |                p_read_66_read_fu_620               |    0    |    0    |
|          |                p_read_67_read_fu_626               |    0    |    0    |
|          |                p_read_68_read_fu_632               |    0    |    0    |
|          |               p_read1019_read_fu_638               |    0    |    0    |
|          |                p_read918_read_fu_644               |    0    |    0    |
|          |                p_read817_read_fu_650               |    0    |    0    |
|          |        head_ctx_ref_phase_read_1_read_fu_656       |    0    |    0    |
|          |        head_ctx_ref_phase_read_2_read_fu_662       |    0    |    0    |
|          |        head_ctx_ref_phase_read_3_read_fu_668       |    0    |    0    |
|          |        head_ctx_ref_phase_read13_read_fu_674       |    0    |    0    |
|          |                p_read312_read_fu_680               |    0    |    0    |
|          |                p_read211_read_fu_686               |    0    |    0    |
|          |                p_read110_read_fu_692               |    0    |    0    |
|          |                p_read_69_read_fu_698               |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|          |                 zext_ln192_fu_1768                 |    0    |    0    |
|          |                zext_ln192_1_fu_1773                |    0    |    0    |
|          |                zext_ln192_2_fu_1778                |    0    |    0    |
|   zext   |                zext_ln192_3_fu_1783                |    0    |    0    |
|          |                zext_ln192_4_fu_1788                |    0    |    0    |
|          |                zext_ln192_5_fu_1793                |    0    |    0    |
|          |                zext_ln192_6_fu_1798                |    0    |    0    |
|          |                zext_ln192_7_fu_1803                |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|          |  head_ctx_ref_att_value_compute_done_0_ret_fu_1828 |    0    |    0    |
|          |   head_ctx_ref_softmax_compute_done_0_ret_fu_1833  |    0    |    0    |
|          |  head_ctx_ref_val_scale_compute_done_0_ret_fu_1838 |    0    |    0    |
|          | head_ctx_ref_att_scores_compute_done_0_ret_fu_1843 |    0    |    0    |
|          |      head_ctx_ref_v_compute_done_0_ret_fu_1848     |    0    |    0    |
|          |      head_ctx_ref_k_compute_done_0_ret_fu_1853     |    0    |    0    |
|          |      head_ctx_ref_q_compute_done_0_ret_fu_1858     |    0    |    0    |
|          |    head_ctx_ref_att_value_started_0_ret_fu_1863    |    0    |    0    |
|          |     head_ctx_ref_softmax_started_0_ret_fu_1868     |    0    |    0    |
|          |    head_ctx_ref_val_scale_started_0_ret_fu_1873    |    0    |    0    |
|          |    head_ctx_ref_att_scores_started_0_ret_fu_1878   |    0    |    0    |
|          |        head_ctx_ref_v_started_0_ret_fu_1883        |    0    |    0    |
|          |        head_ctx_ref_k_started_0_ret_fu_1888        |    0    |    0    |
|          |        head_ctx_ref_q_started_0_ret_fu_1893        |    0    |    0    |
|          |        head_ctx_ref_start_head_0_ret_fu_1898       |    0    |    0    |
|          |        head_ctx_ref_compute_op_0_ret_fu_1903       |    0    |    0    |
|          |      head_ctx_ref_compute_start_0_ret_fu_1908      |    0    |    0    |
|          |       head_ctx_ref_compute_done_0_ret_fu_1913      |    0    |    0    |
|          |      head_ctx_ref_compute_ready_0_ret_fu_1918      |    0    |    0    |
|          |          head_ctx_ref_phase_0_ret_fu_1923          |    0    |    0    |
|          |                 head_done_4_fu_1928                |    0    |    0    |
|          |       head_ctx_ref_layer_stamp_0_ret_fu_1933       |    0    |    0    |
|          |  head_ctx_ref_att_value_compute_done_1_ret_fu_1958 |    0    |    0    |
|          |   head_ctx_ref_softmax_compute_done_1_ret_fu_1963  |    0    |    0    |
|          |  head_ctx_ref_val_scale_compute_done_1_ret_fu_1968 |    0    |    0    |
|          | head_ctx_ref_att_scores_compute_done_1_ret_fu_1973 |    0    |    0    |
|          |      head_ctx_ref_v_compute_done_1_ret_fu_1978     |    0    |    0    |
|          |      head_ctx_ref_k_compute_done_1_ret_fu_1983     |    0    |    0    |
|          |      head_ctx_ref_q_compute_done_1_ret_fu_1988     |    0    |    0    |
|          |    head_ctx_ref_att_value_started_1_ret_fu_1993    |    0    |    0    |
|          |     head_ctx_ref_softmax_started_1_ret_fu_1998     |    0    |    0    |
|          |    head_ctx_ref_val_scale_started_1_ret_fu_2003    |    0    |    0    |
|          |    head_ctx_ref_att_scores_started_1_ret_fu_2008   |    0    |    0    |
|          |        head_ctx_ref_v_started_1_ret_fu_2013        |    0    |    0    |
|          |        head_ctx_ref_k_started_1_ret_fu_2018        |    0    |    0    |
|          |        head_ctx_ref_q_started_1_ret_fu_2023        |    0    |    0    |
|          |        head_ctx_ref_start_head_1_ret_fu_2028       |    0    |    0    |
|          |        head_ctx_ref_compute_op_1_ret_fu_2033       |    0    |    0    |
|          |      head_ctx_ref_compute_start_1_ret_fu_2038      |    0    |    0    |
|          |       head_ctx_ref_compute_done_1_ret_fu_2043      |    0    |    0    |
|          |      head_ctx_ref_compute_ready_1_ret_fu_2048      |    0    |    0    |
|          |          head_ctx_ref_phase_1_ret_fu_2053          |    0    |    0    |
|          |                  head_done_fu_2058                 |    0    |    0    |
|extractvalue|       head_ctx_ref_layer_stamp_1_ret_fu_2062       |    0    |    0    |
|          |  head_ctx_ref_att_value_compute_done_2_ret_fu_2094 |    0    |    0    |
|          |   head_ctx_ref_softmax_compute_done_2_ret_fu_2099  |    0    |    0    |
|          |  head_ctx_ref_val_scale_compute_done_2_ret_fu_2104 |    0    |    0    |
|          | head_ctx_ref_att_scores_compute_done_2_ret_fu_2109 |    0    |    0    |
|          |      head_ctx_ref_v_compute_done_2_ret_fu_2114     |    0    |    0    |
|          |      head_ctx_ref_k_compute_done_2_ret_fu_2119     |    0    |    0    |
|          |      head_ctx_ref_q_compute_done_2_ret_fu_2124     |    0    |    0    |
|          |    head_ctx_ref_att_value_started_2_ret_fu_2129    |    0    |    0    |
|          |     head_ctx_ref_softmax_started_2_ret_fu_2134     |    0    |    0    |
|          |    head_ctx_ref_val_scale_started_2_ret_fu_2139    |    0    |    0    |
|          |    head_ctx_ref_att_scores_started_2_ret_fu_2144   |    0    |    0    |
|          |        head_ctx_ref_v_started_2_ret_fu_2149        |    0    |    0    |
|          |        head_ctx_ref_k_started_2_ret_fu_2154        |    0    |    0    |
|          |        head_ctx_ref_q_started_2_ret_fu_2159        |    0    |    0    |
|          |        head_ctx_ref_start_head_2_ret_fu_2164       |    0    |    0    |
|          |        head_ctx_ref_compute_op_2_ret_fu_2169       |    0    |    0    |
|          |      head_ctx_ref_compute_start_2_ret_fu_2174      |    0    |    0    |
|          |       head_ctx_ref_compute_done_2_ret_fu_2179      |    0    |    0    |
|          |      head_ctx_ref_compute_ready_2_ret_fu_2184      |    0    |    0    |
|          |          head_ctx_ref_phase_2_ret_fu_2189          |    0    |    0    |
|          |                 head_done_1_fu_2194                |    0    |    0    |
|          |       head_ctx_ref_layer_stamp_2_ret_fu_2198       |    0    |    0    |
|          |  head_ctx_ref_att_value_compute_done_3_ret_fu_2230 |    0    |    0    |
|          |   head_ctx_ref_softmax_compute_done_3_ret_fu_2235  |    0    |    0    |
|          |  head_ctx_ref_val_scale_compute_done_3_ret_fu_2240 |    0    |    0    |
|          | head_ctx_ref_att_scores_compute_done_3_ret_fu_2245 |    0    |    0    |
|          |      head_ctx_ref_v_compute_done_3_ret_fu_2250     |    0    |    0    |
|          |      head_ctx_ref_k_compute_done_3_ret_fu_2255     |    0    |    0    |
|          |      head_ctx_ref_q_compute_done_3_ret_fu_2260     |    0    |    0    |
|          |    head_ctx_ref_att_value_started_3_ret_fu_2265    |    0    |    0    |
|          |     head_ctx_ref_softmax_started_3_ret_fu_2270     |    0    |    0    |
|          |    head_ctx_ref_val_scale_started_3_ret_fu_2275    |    0    |    0    |
|          |    head_ctx_ref_att_scores_started_3_ret_fu_2280   |    0    |    0    |
|          |        head_ctx_ref_v_started_3_ret_fu_2285        |    0    |    0    |
|          |        head_ctx_ref_k_started_3_ret_fu_2290        |    0    |    0    |
|          |        head_ctx_ref_q_started_3_ret_fu_2295        |    0    |    0    |
|          |        head_ctx_ref_start_head_3_ret_fu_2300       |    0    |    0    |
|          |        head_ctx_ref_compute_op_3_ret_fu_2305       |    0    |    0    |
|          |      head_ctx_ref_compute_start_3_ret_fu_2310      |    0    |    0    |
|          |       head_ctx_ref_compute_done_3_ret_fu_2315      |    0    |    0    |
|          |      head_ctx_ref_compute_ready_3_ret_fu_2320      |    0    |    0    |
|          |          head_ctx_ref_phase_3_ret_fu_2325          |    0    |    0    |
|          |                 head_done_2_fu_2330                |    0    |    0    |
|          |       head_ctx_ref_layer_stamp_3_ret_fu_2334       |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|          |                    mrv_s_fu_2346                   |    0    |    0    |
|          |                   mrv_22_fu_2352                   |    0    |    0    |
|          |                   mrv_23_fu_2358                   |    0    |    0    |
|          |                   mrv_24_fu_2364                   |    0    |    0    |
|          |                   mrv_25_fu_2370                   |    0    |    0    |
|          |                   mrv_26_fu_2376                   |    0    |    0    |
|          |                   mrv_27_fu_2382                   |    0    |    0    |
|          |                   mrv_28_fu_2388                   |    0    |    0    |
|          |                   mrv_29_fu_2394                   |    0    |    0    |
|          |                   mrv_30_fu_2400                   |    0    |    0    |
|          |                   mrv_31_fu_2406                   |    0    |    0    |
|          |                   mrv_32_fu_2412                   |    0    |    0    |
|          |                   mrv_33_fu_2418                   |    0    |    0    |
|          |                   mrv_34_fu_2424                   |    0    |    0    |
|          |                   mrv_35_fu_2430                   |    0    |    0    |
|          |                   mrv_36_fu_2436                   |    0    |    0    |
|          |                   mrv_37_fu_2442                   |    0    |    0    |
|          |                   mrv_38_fu_2448                   |    0    |    0    |
|          |                   mrv_39_fu_2454                   |    0    |    0    |
|          |                   mrv_40_fu_2460                   |    0    |    0    |
|          |                   mrv_41_fu_2466                   |    0    |    0    |
|          |                   mrv_42_fu_2472                   |    0    |    0    |
|          |                   mrv_43_fu_2478                   |    0    |    0    |
|          |                   mrv_44_fu_2484                   |    0    |    0    |
|          |                   mrv_45_fu_2490                   |    0    |    0    |
|          |                   mrv_46_fu_2496                   |    0    |    0    |
|          |                   mrv_47_fu_2502                   |    0    |    0    |
|          |                   mrv_48_fu_2508                   |    0    |    0    |
|          |                   mrv_49_fu_2514                   |    0    |    0    |
|          |                   mrv_50_fu_2520                   |    0    |    0    |
|          |                   mrv_51_fu_2526                   |    0    |    0    |
|          |                   mrv_52_fu_2532                   |    0    |    0    |
|          |                   mrv_53_fu_2538                   |    0    |    0    |
|          |                   mrv_54_fu_2544                   |    0    |    0    |
|          |                   mrv_55_fu_2550                   |    0    |    0    |
|          |                   mrv_56_fu_2556                   |    0    |    0    |
|          |                   mrv_57_fu_2562                   |    0    |    0    |
|          |                   mrv_58_fu_2568                   |    0    |    0    |
|          |                   mrv_59_fu_2574                   |    0    |    0    |
|          |                   mrv_60_fu_2580                   |    0    |    0    |
|          |                   mrv_61_fu_2586                   |    0    |    0    |
|          |                   mrv_62_fu_2592                   |    0    |    0    |
|insertvalue|                   mrv_63_fu_2598                   |    0    |    0    |
|          |                   mrv_64_fu_2604                   |    0    |    0    |
|          |                   mrv_65_fu_2610                   |    0    |    0    |
|          |                   mrv_66_fu_2616                   |    0    |    0    |
|          |                   mrv_67_fu_2622                   |    0    |    0    |
|          |                   mrv_68_fu_2628                   |    0    |    0    |
|          |                   mrv_69_fu_2634                   |    0    |    0    |
|          |                   mrv_70_fu_2640                   |    0    |    0    |
|          |                   mrv_71_fu_2646                   |    0    |    0    |
|          |                   mrv_72_fu_2652                   |    0    |    0    |
|          |                   mrv_73_fu_2658                   |    0    |    0    |
|          |                   mrv_74_fu_2664                   |    0    |    0    |
|          |                   mrv_75_fu_2670                   |    0    |    0    |
|          |                   mrv_76_fu_2676                   |    0    |    0    |
|          |                   mrv_77_fu_2682                   |    0    |    0    |
|          |                   mrv_78_fu_2688                   |    0    |    0    |
|          |                   mrv_79_fu_2694                   |    0    |    0    |
|          |                   mrv_80_fu_2700                   |    0    |    0    |
|          |                   mrv_85_fu_2706                   |    0    |    0    |
|          |                   mrv_86_fu_2712                   |    0    |    0    |
|          |                   mrv_87_fu_2718                   |    0    |    0    |
|          |                   mrv_88_fu_2724                   |    0    |    0    |
|          |                   mrv_89_fu_2730                   |    0    |    0    |
|          |                   mrv_90_fu_2736                   |    0    |    0    |
|          |                   mrv_91_fu_2742                   |    0    |    0    |
|          |                   mrv_92_fu_2748                   |    0    |    0    |
|          |                   mrv_93_fu_2754                   |    0    |    0    |
|          |                   mrv_94_fu_2760                   |    0    |    0    |
|          |                   mrv_95_fu_2766                   |    0    |    0    |
|          |                   mrv_96_fu_2772                   |    0    |    0    |
|          |                   mrv_97_fu_2778                   |    0    |    0    |
|          |                   mrv_98_fu_2784                   |    0    |    0    |
|          |                   mrv_99_fu_2790                   |    0    |    0    |
|          |                   mrv_100_fu_2796                  |    0    |    0    |
|          |                   mrv_101_fu_2802                  |    0    |    0    |
|          |                   mrv_102_fu_2808                  |    0    |    0    |
|          |                   mrv_103_fu_2814                  |    0    |    0    |
|          |                   mrv_104_fu_2820                  |    0    |    0    |
|          |                   mrv_105_fu_2826                  |    0    |    0    |
|          |                   mrv_81_fu_2832                   |    0    |    0    |
|          |                   mrv_82_fu_2838                   |    0    |    0    |
|          |                   mrv_83_fu_2844                   |    0    |    0    |
|          |                   mrv_84_fu_2850                   |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|   Total  |                                                    |   100   |   1006  |
|----------|----------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------+--------+
|                                                 |   FF   |
+-------------------------------------------------+--------+
|             group_finished_1_reg_912            |    1   |
|            group_finished_3_reg_1130            |    1   |
|            group_finished_5_reg_1348            |    1   |
|            group_finished_7_reg_1566            |    1   |
| head_ctx_ref_att_scores_compute_done_0_0_reg_862|    1   |
|head_ctx_ref_att_scores_compute_done_1_0_reg_1080|    1   |
|head_ctx_ref_att_scores_compute_done_2_0_reg_1298|    1   |
|head_ctx_ref_att_scores_compute_done_3_0_reg_1516|    1   |
|   head_ctx_ref_att_scores_started_0_0_reg_792   |    1   |
|   head_ctx_ref_att_scores_started_1_0_reg_1010  |    1   |
|   head_ctx_ref_att_scores_started_2_0_reg_1228  |    1   |
|   head_ctx_ref_att_scores_started_3_0_reg_1446  |    1   |
| head_ctx_ref_att_value_compute_done_0_0_reg_892 |    1   |
| head_ctx_ref_att_value_compute_done_1_0_reg_1110|    1   |
| head_ctx_ref_att_value_compute_done_2_0_reg_1328|    1   |
| head_ctx_ref_att_value_compute_done_3_0_reg_1546|    1   |
|    head_ctx_ref_att_value_started_0_0_reg_822   |    1   |
|   head_ctx_ref_att_value_started_1_0_reg_1040   |    1   |
|   head_ctx_ref_att_value_started_2_0_reg_1258   |    1   |
|   head_ctx_ref_att_value_started_3_0_reg_1476   |    1   |
|      head_ctx_ref_compute_done_0_0_reg_723      |    1   |
|      head_ctx_ref_compute_done_1_0_reg_941      |    1   |
|      head_ctx_ref_compute_done_2_0_reg_1159     |    1   |
|      head_ctx_ref_compute_done_3_0_reg_1377     |    1   |
|       head_ctx_ref_compute_op_0_0_reg_743       |    8   |
|       head_ctx_ref_compute_op_1_0_reg_961       |    8   |
|       head_ctx_ref_compute_op_2_0_reg_1179      |    8   |
|       head_ctx_ref_compute_op_3_0_reg_1397      |    8   |
|      head_ctx_ref_compute_ready_0_0_reg_713     |    1   |
|      head_ctx_ref_compute_ready_1_0_reg_931     |    1   |
|     head_ctx_ref_compute_ready_2_0_reg_1149     |    1   |
|     head_ctx_ref_compute_ready_3_0_reg_1367     |    1   |
|      head_ctx_ref_compute_start_0_0_reg_733     |    1   |
|      head_ctx_ref_compute_start_1_0_reg_951     |    1   |
|     head_ctx_ref_compute_start_2_0_reg_1169     |    1   |
|     head_ctx_ref_compute_start_3_0_reg_1387     |    1   |
|     head_ctx_ref_k_compute_done_0_0_reg_842     |    1   |
|     head_ctx_ref_k_compute_done_1_0_reg_1060    |    1   |
|     head_ctx_ref_k_compute_done_2_0_reg_1278    |    1   |
|     head_ctx_ref_k_compute_done_3_0_reg_1496    |    1   |
|        head_ctx_ref_k_started_0_0_reg_772       |    1   |
|        head_ctx_ref_k_started_1_0_reg_990       |    1   |
|       head_ctx_ref_k_started_2_0_reg_1208       |    1   |
|       head_ctx_ref_k_started_3_0_reg_1426       |    1   |
|       head_ctx_ref_layer_stamp_0_0_reg_902      |   32   |
|      head_ctx_ref_layer_stamp_1_0_reg_1120      |   32   |
|      head_ctx_ref_layer_stamp_2_0_reg_1338      |   32   |
|      head_ctx_ref_layer_stamp_3_0_reg_1556      |   32   |
|          head_ctx_ref_phase_0_0_reg_704         |    8   |
|          head_ctx_ref_phase_1_0_reg_922         |    8   |
|         head_ctx_ref_phase_2_0_reg_1140         |    8   |
|         head_ctx_ref_phase_3_0_reg_1358         |    8   |
|     head_ctx_ref_q_compute_done_0_0_reg_832     |    1   |
|     head_ctx_ref_q_compute_done_1_0_reg_1050    |    1   |
|     head_ctx_ref_q_compute_done_2_0_reg_1268    |    1   |
|     head_ctx_ref_q_compute_done_3_0_reg_1486    |    1   |
|        head_ctx_ref_q_started_0_0_reg_762       |    1   |
|        head_ctx_ref_q_started_1_0_reg_980       |    1   |
|       head_ctx_ref_q_started_2_0_reg_1198       |    1   |
|       head_ctx_ref_q_started_3_0_reg_1416       |    1   |
|  head_ctx_ref_softmax_compute_done_0_0_reg_882  |    1   |
|  head_ctx_ref_softmax_compute_done_1_0_reg_1100 |    1   |
|  head_ctx_ref_softmax_compute_done_2_0_reg_1318 |    1   |
|  head_ctx_ref_softmax_compute_done_3_0_reg_1536 |    1   |
|     head_ctx_ref_softmax_started_0_0_reg_812    |    1   |
|    head_ctx_ref_softmax_started_1_0_reg_1030    |    1   |
|    head_ctx_ref_softmax_started_2_0_reg_1248    |    1   |
|    head_ctx_ref_softmax_started_3_0_reg_1466    |    1   |
|       head_ctx_ref_start_head_0_0_reg_752       |    1   |
|       head_ctx_ref_start_head_1_0_reg_970       |    1   |
|       head_ctx_ref_start_head_2_0_reg_1188      |    1   |
|       head_ctx_ref_start_head_3_0_reg_1406      |    1   |
|     head_ctx_ref_v_compute_done_0_0_reg_852     |    1   |
|     head_ctx_ref_v_compute_done_1_0_reg_1070    |    1   |
|     head_ctx_ref_v_compute_done_2_0_reg_1288    |    1   |
|     head_ctx_ref_v_compute_done_3_0_reg_1506    |    1   |
|        head_ctx_ref_v_started_0_0_reg_782       |    1   |
|       head_ctx_ref_v_started_1_0_reg_1000       |    1   |
|       head_ctx_ref_v_started_2_0_reg_1218       |    1   |
|       head_ctx_ref_v_started_3_0_reg_1436       |    1   |
| head_ctx_ref_val_scale_compute_done_0_0_reg_872 |    1   |
| head_ctx_ref_val_scale_compute_done_1_0_reg_1090|    1   |
| head_ctx_ref_val_scale_compute_done_2_0_reg_1308|    1   |
| head_ctx_ref_val_scale_compute_done_3_0_reg_1526|    1   |
|    head_ctx_ref_val_scale_started_0_0_reg_802   |    1   |
|   head_ctx_ref_val_scale_started_1_0_reg_1020   |    1   |
|   head_ctx_ref_val_scale_started_2_0_reg_1238   |    1   |
|   head_ctx_ref_val_scale_started_3_0_reg_1456   |    1   |
+-------------------------------------------------+--------+
|                      Total                      |   268  |
+-------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   100  |  1006  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   268  |    -   |
+-----------+--------+--------+
|   Total   |   368  |  1006  |
+-----------+--------+--------+
