// ========== Copyright Header Begin ============================================
// Copyright (c) 2015 Princeton University
// All rights reserved.
// 
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//     * Redistributions of source code must retain the above copyright
//       notice, this list of conditions and the following disclaimer.
//     * Redistributions in binary form must reproduce the above copyright
//       notice, this list of conditions and the following disclaimer in the
//       documentation and/or other materials provided with the distribution.
//     * Neither the name of Princeton University nor the
//       names of its contributors may be used to endorse or promote products
//       derived from this software without specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY PRINCETON UNIVERSITY "AS IS" AND
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL PRINCETON UNIVERSITY BE LIABLE FOR ANY
// DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
// ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// ========== Copyright Header End ============================================

`include "define.tmp.h"
`include "mc_define.h"

module mc_top (
    output                          mc_ui_clk_sync_rst,
    input                           core_ref_clk,

    input   [`NOC_DATA_WIDTH-1:0]   mc_flit_in_data,
    input                           mc_flit_in_val,
    output                          mc_flit_in_rdy,

    output  [`NOC_DATA_WIDTH-1:0]   mc_flit_out_data,
    output                          mc_flit_out_val,
    input                           mc_flit_out_rdy,

    input                           uart_boot_en,
    
`ifdef VCU118_BOARD
    // directly feed in 250MHz ref clock
    input                           sys_clk_p,
    input                           sys_clk_n,

    output                          ddr_act_n,
    output [`DDR3_BG_WIDTH-1:0]     ddr_bg,
`else // VCU118_BOARD
    input                           sys_clk,

    output                          ddr_cas_n,
    output                          ddr_ras_n,
    output                          ddr_we_n,
`endif

    output [`DDR3_ADDR_WIDTH-1:0]   ddr_addr,
    output [`DDR3_BA_WIDTH-1:0]     ddr_ba,
    output [`DDR3_CK_WIDTH-1:0]     ddr_ck_n,
    output [`DDR3_CK_WIDTH-1:0]     ddr_ck_p,
    output [`DDR3_CKE_WIDTH-1:0]    ddr_cke,
    output                          ddr_reset_n,
    inout  [`DDR3_DQ_WIDTH-1:0]     ddr_dq,
    inout  [`DDR3_DQS_WIDTH-1:0]    ddr_dqs_n,
    inout  [`DDR3_DQS_WIDTH-1:0]    ddr_dqs_p,
`ifndef NEXYSVIDEO_BOARD
    output [`DDR3_CS_WIDTH-1:0]     ddr_cs_n,
`endif // endif NEXYSVIDEO_BOARD
`ifdef VCU118_BOARD
    inout [`DDR3_DM_WIDTH-1:0]      ddr_dm,
`else 
    output [`DDR3_DM_WIDTH-1:0]     ddr_dm,
`endif
    output                          ddr_odt,

    output                          init_calib_complete_out,
    input                           sys_rst_n
);
reg     [31:0]                      delay_cnt;
reg                                 ui_clk_syn_rst_delayed;
wire                                init_calib_complete;
wire                                afifo_rst_1;
wire                                afifo_rst_2;

 wire                               app_en;
 wire    [`MIG_APP_CMD_WIDTH-1 :0]  app_cmd;
 wire    [`MIG_APP_ADDR_WIDTH-1:0]  app_addr;
 wire                               app_rdy;
 wire                               app_wdf_wren;
 wire    [`MIG_APP_DATA_WIDTH-1:0]  app_wdf_data;
 wire    [`MIG_APP_MASK_WIDTH-1:0]  app_wdf_mask;
 wire                               app_wdf_rdy;
 wire                               app_wdf_end;
 wire    [`MIG_APP_DATA_WIDTH-1:0]  app_rd_data;
 wire                               app_rd_data_end;
 wire                               app_rd_data_valid;

 wire                               core_app_en;
 wire    [`MIG_APP_CMD_WIDTH-1 :0]  core_app_cmd;
 wire    [`MIG_APP_ADDR_WIDTH-1:0]  core_app_addr;
 wire                               core_app_rdy;
 wire                               core_app_wdf_wren;
 wire    [`MIG_APP_DATA_WIDTH-1:0]  core_app_wdf_data;
 wire    [`MIG_APP_MASK_WIDTH-1:0]  core_app_wdf_mask;
 wire                               core_app_wdf_rdy;
 wire                               core_app_wdf_end;
 wire    [`MIG_APP_DATA_WIDTH-1:0]  core_app_rd_data;
 wire                               core_app_rd_data_end;
 wire                               core_app_rd_data_valid;

`ifdef PITONSYS_MEM_ZEROER
wire                                zero_app_en;
wire    [`MIG_APP_CMD_WIDTH-1 :0]   zero_app_cmd;
wire    [`MIG_APP_ADDR_WIDTH-1:0]   zero_app_addr;
wire                                zero_app_wdf_wren;
wire    [`MIG_APP_DATA_WIDTH-1:0]   zero_app_wdf_data;
wire    [`MIG_APP_MASK_WIDTH-1:0]   zero_app_wdf_mask;
wire                                zero_app_wdf_end;
wire                                init_calib_complete_zero;
`endif

wire                                app_sr_req;
wire                                app_ref_req;
wire                                app_zq_req;
wire                                app_sr_active;
wire                                app_ref_ack;
wire                                app_zq_ack;
wire                                ui_clk;
wire                                ui_clk_sync_rst;
wire                                noc_mig_bridge_rst;
wire                                noc_mig_bridge_init_done;

wire                                trans_fifo_val;
wire    [`NOC_DATA_WIDTH-1:0]       trans_fifo_data;
wire                                trans_fifo_rdy;

wire                                fifo_trans_val;
wire    [`NOC_DATA_WIDTH-1:0]       fifo_trans_data;
wire                                fifo_trans_rdy;

reg                                 afifo_ui_rst_r;
reg                                 afifo_ui_rst_r_r;

reg                                 ui_clk_sync_rst_r;
reg                                 ui_clk_sync_rst_r_r;

// needed for correct rst of async fifo
always @(posedge core_ref_clk) begin
    if (~sys_rst_n)
        delay_cnt <= 32'h1ff;
    else begin
        delay_cnt <= (delay_cnt != 0) & ~ui_clk_sync_rst_r_r ? delay_cnt - 1 : delay_cnt;
    end
end

always @(posedge core_ref_clk) begin
    if (ui_clk_sync_rst)
        ui_clk_syn_rst_delayed <= 1'b1;
    else begin
        ui_clk_syn_rst_delayed <= delay_cnt != 0;
    end
end

assign mc_ui_clk_sync_rst   = ui_clk_syn_rst_delayed;

assign afifo_rst_1 = ui_clk_syn_rst_delayed;


always @(posedge ui_clk) begin
    afifo_ui_rst_r <= afifo_rst_1;
    afifo_ui_rst_r_r <= afifo_ui_rst_r;
end


always @(posedge core_ref_clk) begin
    ui_clk_sync_rst_r   <= ui_clk_sync_rst;
    ui_clk_sync_rst_r_r <= ui_clk_sync_rst_r;
end

assign afifo_rst_2 = afifo_ui_rst_r_r | ui_clk_sync_rst;

// TODO: zeroed based on example simulation of MIG7
// not used for DDR4 MIG
assign app_ref_req = 1'b0;
assign app_sr_req = 1'b0;
assign app_zq_req = 1'b0;

`ifdef PITONSYS_MEM_ZEROER
assign app_en                   = zero_app_en;
assign app_cmd                  = zero_app_cmd;
assign app_addr                 = zero_app_addr;
assign app_wdf_wren             = zero_app_wdf_wren;
assign app_wdf_data             = zero_app_wdf_data;
assign app_wdf_mask             = zero_app_wdf_mask;
assign app_wdf_end              = zero_app_wdf_end;
assign noc_mig_bridge_rst       = ui_clk_sync_rst & ~init_calib_complete_zero;
assign noc_mig_bridge_init_done = init_calib_complete_zero;
assign init_calib_complete_out  = init_calib_complete_zero & ~ui_clk_syn_rst_delayed;
`else
assign app_en                   = core_app_en;
assign app_cmd                  = core_app_cmd;
assign app_addr                 = core_app_addr;
assign app_wdf_wren             = core_app_wdf_wren;
assign app_wdf_data             = core_app_wdf_data;
assign app_wdf_mask             = core_app_wdf_mask;
assign app_wdf_end              = core_app_wdf_end;
assign noc_mig_bridge_rst       = ui_clk_sync_rst;
assign noc_mig_bridge_init_done = init_calib_complete;
assign init_calib_complete_out  = init_calib_complete & ~ui_clk_syn_rst_delayed;
`endif
assign core_app_rdy             = app_rdy;
assign core_app_wdf_rdy         = app_wdf_rdy;
assign core_app_rd_data_valid   = app_rd_data_valid;
assign core_app_rd_data_end     = app_rd_data_end;
assign core_app_rd_data         = app_rd_data;

noc_bidir_afifo  mig_afifo  (
    .clk_1           (core_ref_clk      ),
    .rst_1           (afifo_rst_1       ),

    .clk_2           (ui_clk            ),
    .rst_2           (afifo_rst_2       ),

    // CPU --> MIG
    .flit_in_val_1   (mc_flit_in_val    ),
    .flit_in_data_1  (mc_flit_in_data   ),
    .flit_in_rdy_1   (mc_flit_in_rdy    ),

    .flit_out_val_2  (fifo_trans_val    ),
    .flit_out_data_2 (fifo_trans_data   ),
    .flit_out_rdy_2  (fifo_trans_rdy    ),

    // MIG --> CPU
    .flit_in_val_2   (trans_fifo_val    ),
    .flit_in_data_2  (trans_fifo_data   ),
    .flit_in_rdy_2   (trans_fifo_rdy    ),

    .flit_out_val_1  (mc_flit_out_val   ),
    .flit_out_data_1 (mc_flit_out_data  ),
    .flit_out_rdy_1  (mc_flit_out_rdy   )
);


`ifndef PITONSYS_AXI4_MEM
noc_mig_bridge    #  (
    .MIG_APP_ADDR_WIDTH (`MIG_APP_ADDR_WIDTH        ),
    .MIG_APP_DATA_WIDTH (`MIG_APP_DATA_WIDTH        )
)   noc_mig_bridge   (
    .clk                (ui_clk                     ),  // from MC
    .rst                (noc_mig_bridge_rst         ),  // from MC

    .uart_boot_en       (uart_boot_en               ),

    .flit_in            (fifo_trans_data            ),
    .flit_in_val        (fifo_trans_val             ),
    .flit_in_rdy        (fifo_trans_rdy             ),
    .flit_out           (trans_fifo_data            ),
    .flit_out_val       (trans_fifo_val             ),
    .flit_out_rdy       (trans_fifo_rdy             ),

    .app_rdy            (core_app_rdy               ),
    .app_wdf_rdy        (core_app_wdf_rdy           ),
    .app_rd_data        (core_app_rd_data           ),
    .app_rd_data_end    (core_app_rd_data_end       ),
    .app_rd_data_valid  (core_app_rd_data_valid     ),
    .phy_init_done      (noc_mig_bridge_init_done   ),

    .app_wdf_wren_reg   (core_app_wdf_wren          ),
    .app_wdf_data_out   (core_app_wdf_data          ),
    .app_wdf_mask_out   (core_app_wdf_mask          ),
    .app_wdf_end_out    (core_app_wdf_end           ),
    .app_addr_out       (core_app_addr              ),
    .app_en_reg         (core_app_en                ),
    .app_cmd_reg        (core_app_cmd               )
);

`ifdef PITONSYS_MEM_ZEROER
memory_zeroer #(
    .MIG_APP_ADDR_WIDTH (`MIG_APP_ADDR_WIDTH        ),
    .MIG_APP_DATA_WIDTH (`MIG_APP_DATA_WIDTH        )
)    memory_zeroer (
    .clk                        (ui_clk                     ),
    .rst_n                      (~ui_clk_sync_rst           ),

    .init_calib_complete_in     (init_calib_complete        ),
    .init_calib_complete_out    (init_calib_complete_zero   ),

    .app_rdy_in                 (core_app_rdy               ),
    .app_wdf_rdy_in             (core_app_wdf_rdy           ),
    
    .app_wdf_wren_in            (core_app_wdf_wren          ),
    .app_wdf_data_in            (core_app_wdf_data          ),
    .app_wdf_mask_in            (core_app_wdf_mask          ),
    .app_wdf_end_in             (core_app_wdf_end           ),
    .app_addr_in                (core_app_addr              ),
    .app_en_in                  (core_app_en                ),
    .app_cmd_in                 (core_app_cmd               ),

    .app_wdf_wren_out           (zero_app_wdf_wren          ),
    .app_wdf_data_out           (zero_app_wdf_data          ),
    .app_wdf_mask_out           (zero_app_wdf_mask          ),
    .app_wdf_end_out            (zero_app_wdf_end           ),
    .app_addr_out               (zero_app_addr              ),
    .app_en_out                 (zero_app_en                ),
    .app_cmd_out                (zero_app_cmd               )
);
`endif

`ifdef VCU118_BOARD

// reserved, tie to 0
wire app_hi_pri;
assign app_hi_pri = 1'b0;
  
ddr4_0 i_ddr4_0 (
  .sys_rst                   ( ~sys_rst_n                ),
  .c0_sys_clk_p              ( sys_clk_p                 ),
  .c0_sys_clk_n              ( sys_clk_n                 ),
  .dbg_clk                   (                           ), // not used 
  .dbg_bus                   (                           ), // not used
  .c0_ddr4_ui_clk            ( ui_clk                    ),
  .c0_ddr4_ui_clk_sync_rst   ( ui_clk_sync_rst           ),
  
  .c0_ddr4_act_n             ( ddr_act_n                 ), // cas_n, ras_n and we_n are multiplexed in ddr4
  .c0_ddr4_adr               ( ddr_addr                  ),
  .c0_ddr4_ba                ( ddr_ba                    ),
  .c0_ddr4_bg                ( ddr_bg                    ), // bank group address
  .c0_ddr4_cke               ( ddr_cke                   ),
  .c0_ddr4_odt               ( ddr_odt                   ),
  .c0_ddr4_cs_n              ( ddr_cs_n                  ),
  .c0_ddr4_ck_t              ( ddr_ck_p                  ),
  .c0_ddr4_ck_c              ( ddr_ck_n                  ),
  .c0_ddr4_reset_n           ( ddr_reset_n               ),
  .c0_ddr4_dm_dbi_n          ( ddr_dm                    ), // dbi_n is a data bus inversion feature that cannot be used simultaneously with dm
  .c0_ddr4_dq                ( ddr_dq                    ), 
  .c0_ddr4_dqs_c             ( ddr_dqs_n                 ), 
  .c0_ddr4_dqs_t             ( ddr_dqs_p                 ), 
  .c0_init_calib_complete    ( init_calib_complete       ),
  
  // Application interface ports
  .c0_ddr4_app_addr          ( app_addr                  ),
  .c0_ddr4_app_cmd           ( app_cmd                   ),
  .c0_ddr4_app_en            ( app_en                    ),

  .c0_ddr4_app_hi_pri        ( app_hi_pri                ), // reserved, tie to 0
  .c0_ddr4_app_wdf_data      ( app_wdf_data              ), 
  .c0_ddr4_app_wdf_end       ( app_wdf_end               ),
  .c0_ddr4_app_wdf_mask      ( app_wdf_mask              ), 
  .c0_ddr4_app_wdf_wren      ( app_wdf_wren              ),
  .c0_ddr4_app_rd_data       ( app_rd_data               ), 
  .c0_ddr4_app_rd_data_end   ( app_rd_data_end           ),
  .c0_ddr4_app_rd_data_valid ( app_rd_data_valid         ),
  .c0_ddr4_app_rdy           ( app_rdy                   ),
  .c0_ddr4_app_wdf_rdy       ( app_wdf_rdy               )
);


`else // VCU118_BOARD
mig_7series_0   mig_7series_0 (
    // Memory interface ports
`ifndef NEXYS4DDR_BOARD
    .ddr3_addr                      (ddr_addr),
    .ddr3_ba                        (ddr_ba),
    .ddr3_cas_n                     (ddr_cas_n),
    .ddr3_ck_n                      (ddr_ck_n),
    .ddr3_ck_p                      (ddr_ck_p),
    .ddr3_cke                       (ddr_cke),
    .ddr3_ras_n                     (ddr_ras_n),
    .ddr3_reset_n                   (ddr_reset_n),
    .ddr3_we_n                      (ddr_we_n),
    .ddr3_dq                        (ddr_dq),
    .ddr3_dqs_n                     (ddr_dqs_n),
    .ddr3_dqs_p                     (ddr_dqs_p),
`ifndef NEXYSVIDEO_BOARD
    .ddr3_cs_n                      (ddr_cs_n),
`endif // endif NEXYSVIDEO_BOARD
    .ddr3_dm                        (ddr_dm),
    .ddr3_odt                       (ddr_odt),
`else // ifdef NEXYS4DDR_BOARD
    .ddr2_addr                      (ddr_addr),
    .ddr2_ba                        (ddr_ba),
    .ddr2_cas_n                     (ddr_cas_n),
    .ddr2_ck_n                      (ddr_ck_n),
    .ddr2_ck_p                      (ddr_ck_p),
    .ddr2_cke                       (ddr_cke),
    .ddr2_ras_n                     (ddr_ras_n),
    .ddr2_we_n                      (ddr_we_n),
    .ddr2_dq                        (ddr_dq),
    .ddr2_dqs_n                     (ddr_dqs_n),
    .ddr2_dqs_p                     (ddr_dqs_p),
    .ddr2_cs_n                      (ddr_cs_n),
    .ddr2_dm                        (ddr_dm),
    .ddr2_odt                       (ddr_odt),
`endif // endif NEXYS4DDR_BOARD

    .init_calib_complete            (init_calib_complete),

    // Application interface ports
    .app_addr                       (app_addr),
    .app_cmd                        (app_cmd),
    .app_en                         (app_en),
    .app_wdf_data                   (app_wdf_data),
    .app_wdf_end                    (app_wdf_end),
    .app_wdf_wren                   (app_wdf_wren),
    .app_rd_data                    (app_rd_data),
    .app_rd_data_end                (app_rd_data_end),
    .app_rd_data_valid              (app_rd_data_valid),
    .app_rdy                        (app_rdy),
    .app_wdf_rdy                    (app_wdf_rdy),
    .app_sr_req                     (app_sr_req),
    .app_ref_req                    (app_ref_req),
    .app_zq_req                     (app_zq_req),
    .app_sr_active                  (app_sr_active),
    .app_ref_ack                    (app_ref_ack),
    .app_zq_ack                     (app_zq_ack),
    .ui_clk                         (ui_clk),
    .ui_clk_sync_rst                (ui_clk_sync_rst),
    .app_wdf_mask                   (app_wdf_mask),

    // System Clock Ports
    .sys_clk_i                      (sys_clk),
    .sys_rst                        (sys_rst_n)
);
`endif // VCU118_BOARD

`else // ifdef AXI4_MEM, use AXI, works only with VC707

    // AXI Write Address Channel Signals
    wire [`C_M_AXI4_ID_WIDTH     -1:0]    m_axi_awid;
    wire [`C_M_AXI4_ADDR_WIDTH   -1:0]    m_axi_awaddr;
    wire [`C_M_AXI4_LEN_WIDTH    -1:0]    m_axi_awlen;
    wire [`C_M_AXI4_SIZE_WIDTH   -1:0]    m_axi_awsize;
    wire [`C_M_AXI4_BURST_WIDTH  -1:0]    m_axi_awburst;
    wire                                  m_axi_awlock;
    wire [`C_M_AXI4_CACHE_WIDTH  -1:0]    m_axi_awcache;
    wire [`C_M_AXI4_PROT_WIDTH   -1:0]    m_axi_awprot;
    wire [`C_M_AXI4_QOS_WIDTH    -1:0]    m_axi_awqos;
    wire [`C_M_AXI4_REGION_WIDTH -1:0]    m_axi_awregion;
    wire [`C_M_AXI4_USER_WIDTH   -1:0]    m_axi_awuser;
    wire                                  m_axi_awvalid;
    wire                                  m_axi_awready;

    // AXI Write Data Channel Signals
    wire  [`C_M_AXI4_ID_WIDTH     -1:0]    m_axi_wid;
    wire  [`C_M_AXI4_DATA_WIDTH   -1:0]    m_axi_wdata;
    wire  [`C_M_AXI4_STRB_WIDTH   -1:0]    m_axi_wstrb;
    wire                                   m_axi_wlast;
    wire  [`C_M_AXI4_USER_WIDTH   -1:0]    m_axi_wuser;
    wire                                   m_axi_wvalid;
    wire                                   m_axi_wready;

    // AXI Read Address Channel Signals
    wire  [`C_M_AXI4_ID_WIDTH     -1:0]    m_axi_arid;
    wire  [`C_M_AXI4_ADDR_WIDTH   -1:0]    m_axi_araddr;
    wire  [`C_M_AXI4_LEN_WIDTH    -1:0]    m_axi_arlen;
    wire  [`C_M_AXI4_SIZE_WIDTH   -1:0]    m_axi_arsize;
    wire  [`C_M_AXI4_BURST_WIDTH  -1:0]    m_axi_arburst;
    wire                                   m_axi_arlock;
    wire  [`C_M_AXI4_CACHE_WIDTH  -1:0]    m_axi_arcache;
    wire  [`C_M_AXI4_PROT_WIDTH   -1:0]    m_axi_arprot;
    wire  [`C_M_AXI4_QOS_WIDTH    -1:0]    m_axi_arqos;
    wire  [`C_M_AXI4_REGION_WIDTH -1:0]    m_axi_arregion;
    wire  [`C_M_AXI4_USER_WIDTH   -1:0]    m_axi_aruser;
    wire                                   m_axi_arvalid;
    wire                                   m_axi_arready;

    // AXI Read Data Channel Signals
    wire  [`C_M_AXI4_ID_WIDTH     -1:0]    m_axi_rid;
    wire  [`C_M_AXI4_DATA_WIDTH   -1:0]    m_axi_rdata;
    wire  [`C_M_AXI4_RESP_WIDTH   -1:0]    m_axi_rresp;
    wire                                   m_axi_rlast;
    wire  [`C_M_AXI4_USER_WIDTH   -1:0]    m_axi_ruser;
    wire                                   m_axi_rvalid;
    wire                                   m_axi_rready;

    // AXI Write Response Channel Signals
    wire  [`C_M_AXI4_ID_WIDTH     -1:0]    m_axi_bid;
    wire  [`C_M_AXI4_RESP_WIDTH   -1:0]    m_axi_bresp;
    wire  [`C_M_AXI4_USER_WIDTH   -1:0]    m_axi_buser;
    wire                                   m_axi_bvalid;
    wire                                   m_axi_bready;


    noc_axi4_bridge noc_axi4_bridge  (
        .clk                (ui_clk               ),  
        .rst_n              (~noc_mig_bridge_rst  ), 
        .uart_boot_en       (uart_boot_en         ),

        .splitter_bridge_val(fifo_trans_val),
        .splitter_bridge_data(fifo_trans_data),
        .splitter_bridge_rdy(fifo_trans_rdy),

        .bridge_splitter_val(trans_fifo_val),
        .bridge_splitter_data(trans_fifo_data),
        .bridge_splitter_rdy(trans_fifo_rdy),

        .m_axi_awid(m_axi_awid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awregion(m_axi_awregion),
        .m_axi_awuser(m_axi_awuser),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_awready(m_axi_awready),

        .m_axi_wid(m_axi_wid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wuser(m_axi_wuser),
        .m_axi_wvalid(m_axi_wvalid),
        .m_axi_wready(m_axi_wready),

        .m_axi_bid(m_axi_bid),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_buser(m_axi_buser),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_bready(m_axi_bready),

        .m_axi_arid(m_axi_arid),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlock(m_axi_arlock),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_arregion(m_axi_arregion),
        .m_axi_aruser(m_axi_aruser),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_arready(m_axi_arready),

        .m_axi_rid(m_axi_rid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_ruser(m_axi_ruser),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_rready(m_axi_rready)

    );

    mig_7series_axi4 u_mig_7series_axi4 (

        // Memory interface ports
        .ddr3_addr                      (ddr_addr),  // output [13:0]      ddr3_addr
        .ddr3_ba                        (ddr_ba),  // output [2:0]     ddr3_ba
        .ddr3_cas_n                     (ddr_cas_n),  // output            ddr3_cas_n
        .ddr3_ck_n                      (ddr_ck_n),  // output [0:0]       ddr3_ck_n
        .ddr3_ck_p                      (ddr_ck_p),  // output [0:0]       ddr3_ck_p
        .ddr3_cke                       (ddr_cke),  // output [0:0]        ddr3_cke
        .ddr3_ras_n                     (ddr_ras_n),  // output            ddr3_ras_n
        .ddr3_reset_n                   (ddr_reset_n),  // output          ddr3_reset_n
        .ddr3_we_n                      (ddr_we_n),  // output         ddr3_we_n
        .ddr3_dq                        (ddr_dq),  // inout [63:0]     ddr3_dq
        .ddr3_dqs_n                     (ddr_dqs_n),  // inout [7:0]       ddr3_dqs_n
        .ddr3_dqs_p                     (ddr_dqs_p),  // inout [7:0]       ddr3_dqs_p
        .init_calib_complete            (init_calib_complete),  // output           init_calib_complete
          
        .ddr3_cs_n                      (ddr_cs_n),  // output [0:0]       ddr3_cs_n
        .ddr3_dm                        (ddr_dm),  // output [7:0]     ddr3_dm
        .ddr3_odt                       (ddr_odt),  // output [0:0]        ddr3_odt

        // Application interface ports
        .ui_clk                         (ui_clk),  // output            ui_clk
        .ui_clk_sync_rst                (ui_clk_sync_rst),  // output           ui_clk_sync_rst
        .mmcm_locked                    (),  // output           mmcm_locked
        .aresetn                        (sys_rst_n),  // input            aresetn
        .app_sr_req                     (app_sr_req),  // input         app_sr_req
        .app_ref_req                    (app_ref_req),  // input            app_ref_req
        .app_zq_req                     (app_zq_req),  // input         app_zq_req
        .app_sr_active                  (),  // output         app_sr_active
        .app_ref_ack                    (),  // output           app_ref_ack
        .app_zq_ack                     (),  // output            app_zq_ack

        // Slave Interface Write Address Ports
        .s_axi_awid                     (m_axi_awid),  // input [15:0]          s_axi_awid
        .s_axi_awaddr                   (m_axi_awaddr[29:0]),  // input [29:0]            s_axi_awaddr
        .s_axi_awlen                    (m_axi_awlen),  // input [7:0]          s_axi_awlen
        .s_axi_awsize                   (m_axi_awsize),  // input [2:0]         s_axi_awsize
        .s_axi_awburst                  (m_axi_awburst),  // input [1:0]            s_axi_awburst
        .s_axi_awlock                   (m_axi_awlock),  // input [0:0]         s_axi_awlock
        .s_axi_awcache                  (m_axi_awcache),  // input [3:0]            s_axi_awcache
        .s_axi_awprot                   (m_axi_awprot),  // input [2:0]         s_axi_awprot
        .s_axi_awqos                    (m_axi_awqos),  // input [3:0]          s_axi_awqos
        .s_axi_awvalid                  (m_axi_awvalid),  // input          s_axi_awvalid
        .s_axi_awready                  (m_axi_awready),  // output         s_axi_awready
        // Slave Interface Write Data Ports
        .s_axi_wdata                    (m_axi_wdata),  // input [511:0]            s_axi_wdata
        .s_axi_wstrb                    (m_axi_wstrb),  // input [63:0]         s_axi_wstrb
        .s_axi_wlast                    (m_axi_wlast),  // input            s_axi_wlast
        .s_axi_wvalid                   (m_axi_wvalid),  // input           s_axi_wvalid
        .s_axi_wready                   (m_axi_wready),  // output          s_axi_wready
        // Slave Interface Write Response Ports
        .s_axi_bid                      (m_axi_bid),  // output [15:0]          s_axi_bid
        .s_axi_bresp                    (m_axi_bresp),  // output [1:0]         s_axi_bresp
        .s_axi_bvalid                   (m_axi_bvalid),  // output          s_axi_bvalid
        .s_axi_bready                   (m_axi_bready),  // input           s_axi_bready
        // Slave Interface Read Address Ports
        .s_axi_arid                     (m_axi_arid),  // input [15:0]          s_axi_arid
        .s_axi_araddr                   (m_axi_araddr[29:0]),  // input [29:0]            s_axi_araddr
        .s_axi_arlen                    (m_axi_arlen),  // input [7:0]          s_axi_arlen
        .s_axi_arsize                   (m_axi_arsize),  // input [2:0]         s_axi_arsize
        .s_axi_arburst                  (m_axi_arburst),  // input [1:0]            s_axi_arburst
        .s_axi_arlock                   (m_axi_arlock),  // input [0:0]         s_axi_arlock
        .s_axi_arcache                  (m_axi_arcache),  // input [3:0]            s_axi_arcache
        .s_axi_arprot                   (m_axi_arprot),  // input [2:0]         s_axi_arprot
        .s_axi_arqos                    (m_axi_arqos),  // input [3:0]          s_axi_arqos
        .s_axi_arvalid                  (m_axi_arvalid),  // input          s_axi_arvalid
        .s_axi_arready                  (m_axi_arready),  // output         s_axi_arready
        // Slave Interface Read Data Ports
        .s_axi_rid                      (m_axi_rid),  // output [15:0]          s_axi_rid
        .s_axi_rdata                    (m_axi_rdata),  // output [511:0]           s_axi_rdata
        .s_axi_rresp                    (m_axi_rresp),  // output [1:0]         s_axi_rresp
        .s_axi_rlast                    (m_axi_rlast),  // output           s_axi_rlast
        .s_axi_rvalid                   (m_axi_rvalid),  // output          s_axi_rvalid
        .s_axi_rready                   (m_axi_rready),  // input           s_axi_rready

        // System Clock Ports
        .sys_clk_i                      (sys_clk),
        .sys_rst                        (sys_rst_n) // input sys_rst
    );



`endif


`ifdef PITON_PROTO
`ifndef PITON_PROTO_NO_MON

    always @(posedge ui_clk) begin
        if (app_en) begin
            $display("MC_TOP: command to MIG. Addr: 0x%x, cmd: 0x%x at", app_addr, app_cmd, $time);
        end

        if (app_wdf_wren) begin
            $display("MC_TOP: writing data 0x%x to memory at", app_wdf_data, $time);
        end

        if (app_rd_data_valid) begin
            $display("MC_TOP: read data 0x%x from memory at", app_rd_data, $time);
        end
    end

`endif  // PITON_PROTO_NO_MON
`endif  // PITON_PROTO

endmodule 
