# Five-Stage-Pipelined-Processor
A **five-stage pipelined RISC processor** implemented in **Verilog**, featuring arithmetic, logic, memory, and branching operations. Includes a testbench for simulation. Future improvements: hazard detection, forwarding, and instruction set expansion. ðŸš€
