Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Jan 27 21:39:58 2024
| Host         : THE-HILL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.428        0.000                      0                  131        0.287        0.000                      0                  131        4.500        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.428        0.000                      0                  131        0.287        0.000                      0                  131        4.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 C2/U1/count_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/U1/count_value_reg[125]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.617ns  (logic 7.109ns (73.925%)  route 2.508ns (26.076%))
  Logic Levels:           45  (CARRY4=43 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.714     5.317    C2/U1/CLK
    SLICE_X2Y68          FDCE                                         r  C2/U1/count_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  C2/U1/count_value_reg[2]/Q
                         net (fo=2, routed)           1.154     6.989    C2/U1/count_value_reg[2]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.124     7.113 r  C2/U1/count_value1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.113    C2/U1/count_value1_carry_i_4_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.645 r  C2/U1/count_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.645    C2/U1/count_value1_carry_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  C2/U1/count_value1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.759    C2/U1/count_value1_carry__0_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  C2/U1/count_value1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.873    C2/U1/count_value1_carry__1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  C2/U1/count_value1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.987    C2/U1/count_value1_carry__2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  C2/U1/count_value1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.101    C2/U1/count_value1_carry__3_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 r  C2/U1/count_value1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.215    C2/U1/count_value1_carry__4_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.329 r  C2/U1/count_value1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.329    C2/U1/count_value1_carry__5_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  C2/U1/count_value1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.443    C2/U1/count_value1_carry__6_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  C2/U1/count_value1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.557    C2/U1/count_value1_carry__7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  C2/U1/count_value1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.671    C2/U1/count_value1_carry__8_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.921 f  C2/U1/count_value1_carry__9/CO[2]
                         net (fo=130, routed)         1.344    10.265    C2/U1/load
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.313    10.578 r  C2/U1/count_value[0]_i_6/O
                         net (fo=1, routed)           0.000    10.578    C2/U1/count_value[0]_i_6_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.091 r  C2/U1/count_value_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.091    C2/U1/count_value_reg[0]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.208 r  C2/U1/count_value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.208    C2/U1/count_value_reg[4]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.325 r  C2/U1/count_value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.325    C2/U1/count_value_reg[8]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  C2/U1/count_value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.442    C2/U1/count_value_reg[12]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  C2/U1/count_value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.559    C2/U1/count_value_reg[16]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  C2/U1/count_value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    C2/U1/count_value_reg[20]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  C2/U1/count_value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.802    C2/U1/count_value_reg[24]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.919 r  C2/U1/count_value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.919    C2/U1/count_value_reg[28]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.036 r  C2/U1/count_value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.036    C2/U1/count_value_reg[32]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.153 r  C2/U1/count_value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.153    C2/U1/count_value_reg[36]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.270 r  C2/U1/count_value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    C2/U1/count_value_reg[40]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  C2/U1/count_value_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    C2/U1/count_value_reg[44]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  C2/U1/count_value_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    C2/U1/count_value_reg[48]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  C2/U1/count_value_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    C2/U1/count_value_reg[52]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  C2/U1/count_value_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    C2/U1/count_value_reg[56]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  C2/U1/count_value_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    C2/U1/count_value_reg[60]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  C2/U1/count_value_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    C2/U1/count_value_reg[64]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  C2/U1/count_value_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    C2/U1/count_value_reg[68]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  C2/U1/count_value_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.206    C2/U1/count_value_reg[72]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  C2/U1/count_value_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    C2/U1/count_value_reg[76]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  C2/U1/count_value_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    C2/U1/count_value_reg[80]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  C2/U1/count_value_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    C2/U1/count_value_reg[84]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  C2/U1/count_value_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    C2/U1/count_value_reg[88]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  C2/U1/count_value_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    C2/U1/count_value_reg[92]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  C2/U1/count_value_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    C2/U1/count_value_reg[96]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  C2/U1/count_value_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    C2/U1/count_value_reg[100]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.142 r  C2/U1/count_value_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.142    C2/U1/count_value_reg[104]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.259 r  C2/U1/count_value_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.259    C2/U1/count_value_reg[108]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.376 r  C2/U1/count_value_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.376    C2/U1/count_value_reg[112]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.493 r  C2/U1/count_value_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.493    C2/U1/count_value_reg[116]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  C2/U1/count_value_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.610    C2/U1/count_value_reg[120]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.933 r  C2/U1/count_value_reg[124]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.933    C2/U1/count_value_reg[124]_i_1_n_6
    SLICE_X2Y99          FDCE                                         r  C2/U1/count_value_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.606    15.029    C2/U1/CLK
    SLICE_X2Y99          FDCE                                         r  C2/U1/count_value_reg[125]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y99          FDCE (Setup_fdce_C_D)        0.109    15.361    C2/U1/count_value_reg[125]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -14.933    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 C2/U1/count_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/U1/count_value_reg[127]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.609ns  (logic 7.101ns (73.903%)  route 2.508ns (26.097%))
  Logic Levels:           45  (CARRY4=43 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.714     5.317    C2/U1/CLK
    SLICE_X2Y68          FDCE                                         r  C2/U1/count_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  C2/U1/count_value_reg[2]/Q
                         net (fo=2, routed)           1.154     6.989    C2/U1/count_value_reg[2]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.124     7.113 r  C2/U1/count_value1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.113    C2/U1/count_value1_carry_i_4_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.645 r  C2/U1/count_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.645    C2/U1/count_value1_carry_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  C2/U1/count_value1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.759    C2/U1/count_value1_carry__0_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  C2/U1/count_value1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.873    C2/U1/count_value1_carry__1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  C2/U1/count_value1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.987    C2/U1/count_value1_carry__2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  C2/U1/count_value1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.101    C2/U1/count_value1_carry__3_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 r  C2/U1/count_value1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.215    C2/U1/count_value1_carry__4_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.329 r  C2/U1/count_value1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.329    C2/U1/count_value1_carry__5_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  C2/U1/count_value1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.443    C2/U1/count_value1_carry__6_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  C2/U1/count_value1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.557    C2/U1/count_value1_carry__7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  C2/U1/count_value1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.671    C2/U1/count_value1_carry__8_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.921 f  C2/U1/count_value1_carry__9/CO[2]
                         net (fo=130, routed)         1.344    10.265    C2/U1/load
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.313    10.578 r  C2/U1/count_value[0]_i_6/O
                         net (fo=1, routed)           0.000    10.578    C2/U1/count_value[0]_i_6_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.091 r  C2/U1/count_value_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.091    C2/U1/count_value_reg[0]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.208 r  C2/U1/count_value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.208    C2/U1/count_value_reg[4]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.325 r  C2/U1/count_value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.325    C2/U1/count_value_reg[8]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  C2/U1/count_value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.442    C2/U1/count_value_reg[12]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  C2/U1/count_value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.559    C2/U1/count_value_reg[16]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  C2/U1/count_value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    C2/U1/count_value_reg[20]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  C2/U1/count_value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.802    C2/U1/count_value_reg[24]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.919 r  C2/U1/count_value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.919    C2/U1/count_value_reg[28]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.036 r  C2/U1/count_value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.036    C2/U1/count_value_reg[32]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.153 r  C2/U1/count_value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.153    C2/U1/count_value_reg[36]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.270 r  C2/U1/count_value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    C2/U1/count_value_reg[40]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  C2/U1/count_value_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    C2/U1/count_value_reg[44]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  C2/U1/count_value_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    C2/U1/count_value_reg[48]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  C2/U1/count_value_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    C2/U1/count_value_reg[52]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  C2/U1/count_value_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    C2/U1/count_value_reg[56]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  C2/U1/count_value_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    C2/U1/count_value_reg[60]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  C2/U1/count_value_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    C2/U1/count_value_reg[64]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  C2/U1/count_value_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    C2/U1/count_value_reg[68]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  C2/U1/count_value_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.206    C2/U1/count_value_reg[72]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  C2/U1/count_value_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    C2/U1/count_value_reg[76]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  C2/U1/count_value_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    C2/U1/count_value_reg[80]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  C2/U1/count_value_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    C2/U1/count_value_reg[84]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  C2/U1/count_value_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    C2/U1/count_value_reg[88]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  C2/U1/count_value_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    C2/U1/count_value_reg[92]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  C2/U1/count_value_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    C2/U1/count_value_reg[96]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  C2/U1/count_value_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    C2/U1/count_value_reg[100]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.142 r  C2/U1/count_value_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.142    C2/U1/count_value_reg[104]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.259 r  C2/U1/count_value_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.259    C2/U1/count_value_reg[108]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.376 r  C2/U1/count_value_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.376    C2/U1/count_value_reg[112]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.493 r  C2/U1/count_value_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.493    C2/U1/count_value_reg[116]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  C2/U1/count_value_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.610    C2/U1/count_value_reg[120]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.925 r  C2/U1/count_value_reg[124]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.925    C2/U1/count_value_reg[124]_i_1_n_4
    SLICE_X2Y99          FDCE                                         r  C2/U1/count_value_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.606    15.029    C2/U1/CLK
    SLICE_X2Y99          FDCE                                         r  C2/U1/count_value_reg[127]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y99          FDCE (Setup_fdce_C_D)        0.109    15.361    C2/U1/count_value_reg[127]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -14.925    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 C2/U1/count_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/U1/count_value_reg[126]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 7.025ns (73.695%)  route 2.508ns (26.305%))
  Logic Levels:           45  (CARRY4=43 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.714     5.317    C2/U1/CLK
    SLICE_X2Y68          FDCE                                         r  C2/U1/count_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  C2/U1/count_value_reg[2]/Q
                         net (fo=2, routed)           1.154     6.989    C2/U1/count_value_reg[2]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.124     7.113 r  C2/U1/count_value1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.113    C2/U1/count_value1_carry_i_4_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.645 r  C2/U1/count_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.645    C2/U1/count_value1_carry_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  C2/U1/count_value1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.759    C2/U1/count_value1_carry__0_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  C2/U1/count_value1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.873    C2/U1/count_value1_carry__1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  C2/U1/count_value1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.987    C2/U1/count_value1_carry__2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  C2/U1/count_value1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.101    C2/U1/count_value1_carry__3_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 r  C2/U1/count_value1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.215    C2/U1/count_value1_carry__4_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.329 r  C2/U1/count_value1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.329    C2/U1/count_value1_carry__5_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  C2/U1/count_value1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.443    C2/U1/count_value1_carry__6_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  C2/U1/count_value1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.557    C2/U1/count_value1_carry__7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  C2/U1/count_value1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.671    C2/U1/count_value1_carry__8_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.921 f  C2/U1/count_value1_carry__9/CO[2]
                         net (fo=130, routed)         1.344    10.265    C2/U1/load
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.313    10.578 r  C2/U1/count_value[0]_i_6/O
                         net (fo=1, routed)           0.000    10.578    C2/U1/count_value[0]_i_6_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.091 r  C2/U1/count_value_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.091    C2/U1/count_value_reg[0]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.208 r  C2/U1/count_value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.208    C2/U1/count_value_reg[4]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.325 r  C2/U1/count_value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.325    C2/U1/count_value_reg[8]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  C2/U1/count_value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.442    C2/U1/count_value_reg[12]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  C2/U1/count_value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.559    C2/U1/count_value_reg[16]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  C2/U1/count_value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    C2/U1/count_value_reg[20]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  C2/U1/count_value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.802    C2/U1/count_value_reg[24]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.919 r  C2/U1/count_value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.919    C2/U1/count_value_reg[28]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.036 r  C2/U1/count_value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.036    C2/U1/count_value_reg[32]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.153 r  C2/U1/count_value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.153    C2/U1/count_value_reg[36]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.270 r  C2/U1/count_value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    C2/U1/count_value_reg[40]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  C2/U1/count_value_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    C2/U1/count_value_reg[44]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  C2/U1/count_value_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    C2/U1/count_value_reg[48]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  C2/U1/count_value_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    C2/U1/count_value_reg[52]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  C2/U1/count_value_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    C2/U1/count_value_reg[56]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  C2/U1/count_value_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    C2/U1/count_value_reg[60]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  C2/U1/count_value_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    C2/U1/count_value_reg[64]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  C2/U1/count_value_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    C2/U1/count_value_reg[68]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  C2/U1/count_value_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.206    C2/U1/count_value_reg[72]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  C2/U1/count_value_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    C2/U1/count_value_reg[76]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  C2/U1/count_value_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    C2/U1/count_value_reg[80]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  C2/U1/count_value_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    C2/U1/count_value_reg[84]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  C2/U1/count_value_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    C2/U1/count_value_reg[88]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  C2/U1/count_value_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    C2/U1/count_value_reg[92]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  C2/U1/count_value_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    C2/U1/count_value_reg[96]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  C2/U1/count_value_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    C2/U1/count_value_reg[100]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.142 r  C2/U1/count_value_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.142    C2/U1/count_value_reg[104]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.259 r  C2/U1/count_value_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.259    C2/U1/count_value_reg[108]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.376 r  C2/U1/count_value_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.376    C2/U1/count_value_reg[112]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.493 r  C2/U1/count_value_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.493    C2/U1/count_value_reg[116]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  C2/U1/count_value_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.610    C2/U1/count_value_reg[120]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.849 r  C2/U1/count_value_reg[124]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.849    C2/U1/count_value_reg[124]_i_1_n_5
    SLICE_X2Y99          FDCE                                         r  C2/U1/count_value_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.606    15.029    C2/U1/CLK
    SLICE_X2Y99          FDCE                                         r  C2/U1/count_value_reg[126]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y99          FDCE (Setup_fdce_C_D)        0.109    15.361    C2/U1/count_value_reg[126]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -14.849    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 C2/U1/count_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/U1/count_value_reg[124]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.513ns  (logic 7.005ns (73.640%)  route 2.508ns (26.361%))
  Logic Levels:           45  (CARRY4=43 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.714     5.317    C2/U1/CLK
    SLICE_X2Y68          FDCE                                         r  C2/U1/count_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  C2/U1/count_value_reg[2]/Q
                         net (fo=2, routed)           1.154     6.989    C2/U1/count_value_reg[2]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.124     7.113 r  C2/U1/count_value1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.113    C2/U1/count_value1_carry_i_4_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.645 r  C2/U1/count_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.645    C2/U1/count_value1_carry_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  C2/U1/count_value1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.759    C2/U1/count_value1_carry__0_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  C2/U1/count_value1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.873    C2/U1/count_value1_carry__1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  C2/U1/count_value1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.987    C2/U1/count_value1_carry__2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  C2/U1/count_value1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.101    C2/U1/count_value1_carry__3_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 r  C2/U1/count_value1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.215    C2/U1/count_value1_carry__4_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.329 r  C2/U1/count_value1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.329    C2/U1/count_value1_carry__5_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  C2/U1/count_value1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.443    C2/U1/count_value1_carry__6_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  C2/U1/count_value1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.557    C2/U1/count_value1_carry__7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  C2/U1/count_value1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.671    C2/U1/count_value1_carry__8_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.921 f  C2/U1/count_value1_carry__9/CO[2]
                         net (fo=130, routed)         1.344    10.265    C2/U1/load
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.313    10.578 r  C2/U1/count_value[0]_i_6/O
                         net (fo=1, routed)           0.000    10.578    C2/U1/count_value[0]_i_6_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.091 r  C2/U1/count_value_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.091    C2/U1/count_value_reg[0]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.208 r  C2/U1/count_value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.208    C2/U1/count_value_reg[4]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.325 r  C2/U1/count_value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.325    C2/U1/count_value_reg[8]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  C2/U1/count_value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.442    C2/U1/count_value_reg[12]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  C2/U1/count_value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.559    C2/U1/count_value_reg[16]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  C2/U1/count_value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    C2/U1/count_value_reg[20]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  C2/U1/count_value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.802    C2/U1/count_value_reg[24]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.919 r  C2/U1/count_value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.919    C2/U1/count_value_reg[28]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.036 r  C2/U1/count_value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.036    C2/U1/count_value_reg[32]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.153 r  C2/U1/count_value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.153    C2/U1/count_value_reg[36]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.270 r  C2/U1/count_value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    C2/U1/count_value_reg[40]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  C2/U1/count_value_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    C2/U1/count_value_reg[44]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  C2/U1/count_value_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    C2/U1/count_value_reg[48]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  C2/U1/count_value_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    C2/U1/count_value_reg[52]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  C2/U1/count_value_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    C2/U1/count_value_reg[56]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  C2/U1/count_value_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    C2/U1/count_value_reg[60]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  C2/U1/count_value_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    C2/U1/count_value_reg[64]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  C2/U1/count_value_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    C2/U1/count_value_reg[68]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  C2/U1/count_value_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.206    C2/U1/count_value_reg[72]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  C2/U1/count_value_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    C2/U1/count_value_reg[76]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  C2/U1/count_value_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    C2/U1/count_value_reg[80]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  C2/U1/count_value_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    C2/U1/count_value_reg[84]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  C2/U1/count_value_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    C2/U1/count_value_reg[88]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  C2/U1/count_value_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    C2/U1/count_value_reg[92]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  C2/U1/count_value_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    C2/U1/count_value_reg[96]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  C2/U1/count_value_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    C2/U1/count_value_reg[100]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.142 r  C2/U1/count_value_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.142    C2/U1/count_value_reg[104]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.259 r  C2/U1/count_value_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.259    C2/U1/count_value_reg[108]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.376 r  C2/U1/count_value_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.376    C2/U1/count_value_reg[112]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.493 r  C2/U1/count_value_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.493    C2/U1/count_value_reg[116]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.610 r  C2/U1/count_value_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.610    C2/U1/count_value_reg[120]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.829 r  C2/U1/count_value_reg[124]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.829    C2/U1/count_value_reg[124]_i_1_n_7
    SLICE_X2Y99          FDCE                                         r  C2/U1/count_value_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.606    15.029    C2/U1/CLK
    SLICE_X2Y99          FDCE                                         r  C2/U1/count_value_reg[124]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y99          FDCE (Setup_fdce_C_D)        0.109    15.361    C2/U1/count_value_reg[124]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -14.829    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 C2/U1/count_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/U1/count_value_reg[121]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.500ns  (logic 6.992ns (73.603%)  route 2.508ns (26.397%))
  Logic Levels:           44  (CARRY4=42 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.714     5.317    C2/U1/CLK
    SLICE_X2Y68          FDCE                                         r  C2/U1/count_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  C2/U1/count_value_reg[2]/Q
                         net (fo=2, routed)           1.154     6.989    C2/U1/count_value_reg[2]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.124     7.113 r  C2/U1/count_value1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.113    C2/U1/count_value1_carry_i_4_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.645 r  C2/U1/count_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.645    C2/U1/count_value1_carry_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  C2/U1/count_value1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.759    C2/U1/count_value1_carry__0_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  C2/U1/count_value1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.873    C2/U1/count_value1_carry__1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  C2/U1/count_value1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.987    C2/U1/count_value1_carry__2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  C2/U1/count_value1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.101    C2/U1/count_value1_carry__3_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 r  C2/U1/count_value1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.215    C2/U1/count_value1_carry__4_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.329 r  C2/U1/count_value1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.329    C2/U1/count_value1_carry__5_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  C2/U1/count_value1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.443    C2/U1/count_value1_carry__6_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  C2/U1/count_value1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.557    C2/U1/count_value1_carry__7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  C2/U1/count_value1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.671    C2/U1/count_value1_carry__8_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.921 f  C2/U1/count_value1_carry__9/CO[2]
                         net (fo=130, routed)         1.344    10.265    C2/U1/load
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.313    10.578 r  C2/U1/count_value[0]_i_6/O
                         net (fo=1, routed)           0.000    10.578    C2/U1/count_value[0]_i_6_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.091 r  C2/U1/count_value_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.091    C2/U1/count_value_reg[0]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.208 r  C2/U1/count_value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.208    C2/U1/count_value_reg[4]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.325 r  C2/U1/count_value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.325    C2/U1/count_value_reg[8]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  C2/U1/count_value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.442    C2/U1/count_value_reg[12]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  C2/U1/count_value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.559    C2/U1/count_value_reg[16]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  C2/U1/count_value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    C2/U1/count_value_reg[20]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  C2/U1/count_value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.802    C2/U1/count_value_reg[24]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.919 r  C2/U1/count_value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.919    C2/U1/count_value_reg[28]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.036 r  C2/U1/count_value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.036    C2/U1/count_value_reg[32]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.153 r  C2/U1/count_value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.153    C2/U1/count_value_reg[36]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.270 r  C2/U1/count_value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    C2/U1/count_value_reg[40]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  C2/U1/count_value_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    C2/U1/count_value_reg[44]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  C2/U1/count_value_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    C2/U1/count_value_reg[48]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  C2/U1/count_value_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    C2/U1/count_value_reg[52]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  C2/U1/count_value_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    C2/U1/count_value_reg[56]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  C2/U1/count_value_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    C2/U1/count_value_reg[60]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  C2/U1/count_value_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    C2/U1/count_value_reg[64]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  C2/U1/count_value_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    C2/U1/count_value_reg[68]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  C2/U1/count_value_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.206    C2/U1/count_value_reg[72]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  C2/U1/count_value_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    C2/U1/count_value_reg[76]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  C2/U1/count_value_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    C2/U1/count_value_reg[80]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  C2/U1/count_value_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    C2/U1/count_value_reg[84]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  C2/U1/count_value_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    C2/U1/count_value_reg[88]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  C2/U1/count_value_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    C2/U1/count_value_reg[92]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  C2/U1/count_value_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    C2/U1/count_value_reg[96]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  C2/U1/count_value_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    C2/U1/count_value_reg[100]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.142 r  C2/U1/count_value_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.142    C2/U1/count_value_reg[104]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.259 r  C2/U1/count_value_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.259    C2/U1/count_value_reg[108]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.376 r  C2/U1/count_value_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.376    C2/U1/count_value_reg[112]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.493 r  C2/U1/count_value_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.493    C2/U1/count_value_reg[116]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.816 r  C2/U1/count_value_reg[120]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.816    C2/U1/count_value_reg[120]_i_1_n_6
    SLICE_X2Y98          FDCE                                         r  C2/U1/count_value_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.606    15.029    C2/U1/CLK
    SLICE_X2Y98          FDCE                                         r  C2/U1/count_value_reg[121]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y98          FDCE (Setup_fdce_C_D)        0.109    15.361    C2/U1/count_value_reg[121]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -14.816    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 C2/U1/count_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/U1/count_value_reg[123]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 6.984ns (73.581%)  route 2.508ns (26.419%))
  Logic Levels:           44  (CARRY4=42 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.714     5.317    C2/U1/CLK
    SLICE_X2Y68          FDCE                                         r  C2/U1/count_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  C2/U1/count_value_reg[2]/Q
                         net (fo=2, routed)           1.154     6.989    C2/U1/count_value_reg[2]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.124     7.113 r  C2/U1/count_value1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.113    C2/U1/count_value1_carry_i_4_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.645 r  C2/U1/count_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.645    C2/U1/count_value1_carry_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  C2/U1/count_value1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.759    C2/U1/count_value1_carry__0_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  C2/U1/count_value1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.873    C2/U1/count_value1_carry__1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  C2/U1/count_value1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.987    C2/U1/count_value1_carry__2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  C2/U1/count_value1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.101    C2/U1/count_value1_carry__3_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 r  C2/U1/count_value1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.215    C2/U1/count_value1_carry__4_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.329 r  C2/U1/count_value1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.329    C2/U1/count_value1_carry__5_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  C2/U1/count_value1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.443    C2/U1/count_value1_carry__6_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  C2/U1/count_value1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.557    C2/U1/count_value1_carry__7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  C2/U1/count_value1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.671    C2/U1/count_value1_carry__8_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.921 f  C2/U1/count_value1_carry__9/CO[2]
                         net (fo=130, routed)         1.344    10.265    C2/U1/load
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.313    10.578 r  C2/U1/count_value[0]_i_6/O
                         net (fo=1, routed)           0.000    10.578    C2/U1/count_value[0]_i_6_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.091 r  C2/U1/count_value_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.091    C2/U1/count_value_reg[0]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.208 r  C2/U1/count_value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.208    C2/U1/count_value_reg[4]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.325 r  C2/U1/count_value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.325    C2/U1/count_value_reg[8]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  C2/U1/count_value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.442    C2/U1/count_value_reg[12]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  C2/U1/count_value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.559    C2/U1/count_value_reg[16]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  C2/U1/count_value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    C2/U1/count_value_reg[20]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  C2/U1/count_value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.802    C2/U1/count_value_reg[24]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.919 r  C2/U1/count_value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.919    C2/U1/count_value_reg[28]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.036 r  C2/U1/count_value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.036    C2/U1/count_value_reg[32]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.153 r  C2/U1/count_value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.153    C2/U1/count_value_reg[36]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.270 r  C2/U1/count_value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    C2/U1/count_value_reg[40]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  C2/U1/count_value_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    C2/U1/count_value_reg[44]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  C2/U1/count_value_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    C2/U1/count_value_reg[48]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  C2/U1/count_value_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    C2/U1/count_value_reg[52]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  C2/U1/count_value_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    C2/U1/count_value_reg[56]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  C2/U1/count_value_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    C2/U1/count_value_reg[60]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  C2/U1/count_value_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    C2/U1/count_value_reg[64]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  C2/U1/count_value_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    C2/U1/count_value_reg[68]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  C2/U1/count_value_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.206    C2/U1/count_value_reg[72]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  C2/U1/count_value_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    C2/U1/count_value_reg[76]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  C2/U1/count_value_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    C2/U1/count_value_reg[80]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  C2/U1/count_value_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    C2/U1/count_value_reg[84]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  C2/U1/count_value_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    C2/U1/count_value_reg[88]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  C2/U1/count_value_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    C2/U1/count_value_reg[92]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  C2/U1/count_value_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    C2/U1/count_value_reg[96]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  C2/U1/count_value_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    C2/U1/count_value_reg[100]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.142 r  C2/U1/count_value_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.142    C2/U1/count_value_reg[104]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.259 r  C2/U1/count_value_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.259    C2/U1/count_value_reg[108]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.376 r  C2/U1/count_value_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.376    C2/U1/count_value_reg[112]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.493 r  C2/U1/count_value_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.493    C2/U1/count_value_reg[116]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.808 r  C2/U1/count_value_reg[120]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.808    C2/U1/count_value_reg[120]_i_1_n_4
    SLICE_X2Y98          FDCE                                         r  C2/U1/count_value_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.606    15.029    C2/U1/CLK
    SLICE_X2Y98          FDCE                                         r  C2/U1/count_value_reg[123]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y98          FDCE (Setup_fdce_C_D)        0.109    15.361    C2/U1/count_value_reg[123]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -14.808    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 C2/U1/count_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/U1/count_value_reg[122]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 6.908ns (73.368%)  route 2.508ns (26.632%))
  Logic Levels:           44  (CARRY4=42 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.714     5.317    C2/U1/CLK
    SLICE_X2Y68          FDCE                                         r  C2/U1/count_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  C2/U1/count_value_reg[2]/Q
                         net (fo=2, routed)           1.154     6.989    C2/U1/count_value_reg[2]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.124     7.113 r  C2/U1/count_value1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.113    C2/U1/count_value1_carry_i_4_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.645 r  C2/U1/count_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.645    C2/U1/count_value1_carry_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  C2/U1/count_value1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.759    C2/U1/count_value1_carry__0_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  C2/U1/count_value1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.873    C2/U1/count_value1_carry__1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  C2/U1/count_value1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.987    C2/U1/count_value1_carry__2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  C2/U1/count_value1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.101    C2/U1/count_value1_carry__3_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 r  C2/U1/count_value1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.215    C2/U1/count_value1_carry__4_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.329 r  C2/U1/count_value1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.329    C2/U1/count_value1_carry__5_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  C2/U1/count_value1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.443    C2/U1/count_value1_carry__6_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  C2/U1/count_value1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.557    C2/U1/count_value1_carry__7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  C2/U1/count_value1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.671    C2/U1/count_value1_carry__8_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.921 f  C2/U1/count_value1_carry__9/CO[2]
                         net (fo=130, routed)         1.344    10.265    C2/U1/load
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.313    10.578 r  C2/U1/count_value[0]_i_6/O
                         net (fo=1, routed)           0.000    10.578    C2/U1/count_value[0]_i_6_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.091 r  C2/U1/count_value_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.091    C2/U1/count_value_reg[0]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.208 r  C2/U1/count_value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.208    C2/U1/count_value_reg[4]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.325 r  C2/U1/count_value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.325    C2/U1/count_value_reg[8]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  C2/U1/count_value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.442    C2/U1/count_value_reg[12]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  C2/U1/count_value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.559    C2/U1/count_value_reg[16]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  C2/U1/count_value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    C2/U1/count_value_reg[20]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  C2/U1/count_value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.802    C2/U1/count_value_reg[24]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.919 r  C2/U1/count_value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.919    C2/U1/count_value_reg[28]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.036 r  C2/U1/count_value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.036    C2/U1/count_value_reg[32]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.153 r  C2/U1/count_value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.153    C2/U1/count_value_reg[36]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.270 r  C2/U1/count_value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    C2/U1/count_value_reg[40]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  C2/U1/count_value_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    C2/U1/count_value_reg[44]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  C2/U1/count_value_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    C2/U1/count_value_reg[48]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  C2/U1/count_value_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    C2/U1/count_value_reg[52]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  C2/U1/count_value_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    C2/U1/count_value_reg[56]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  C2/U1/count_value_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    C2/U1/count_value_reg[60]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  C2/U1/count_value_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    C2/U1/count_value_reg[64]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  C2/U1/count_value_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    C2/U1/count_value_reg[68]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  C2/U1/count_value_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.206    C2/U1/count_value_reg[72]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  C2/U1/count_value_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    C2/U1/count_value_reg[76]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  C2/U1/count_value_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    C2/U1/count_value_reg[80]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  C2/U1/count_value_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    C2/U1/count_value_reg[84]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  C2/U1/count_value_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    C2/U1/count_value_reg[88]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  C2/U1/count_value_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    C2/U1/count_value_reg[92]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  C2/U1/count_value_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    C2/U1/count_value_reg[96]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  C2/U1/count_value_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    C2/U1/count_value_reg[100]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.142 r  C2/U1/count_value_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.142    C2/U1/count_value_reg[104]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.259 r  C2/U1/count_value_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.259    C2/U1/count_value_reg[108]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.376 r  C2/U1/count_value_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.376    C2/U1/count_value_reg[112]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.493 r  C2/U1/count_value_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.493    C2/U1/count_value_reg[116]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.732 r  C2/U1/count_value_reg[120]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.732    C2/U1/count_value_reg[120]_i_1_n_5
    SLICE_X2Y98          FDCE                                         r  C2/U1/count_value_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.606    15.029    C2/U1/CLK
    SLICE_X2Y98          FDCE                                         r  C2/U1/count_value_reg[122]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y98          FDCE (Setup_fdce_C_D)        0.109    15.361    C2/U1/count_value_reg[122]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -14.732    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 C2/U1/count_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/U1/count_value_reg[120]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.396ns  (logic 6.888ns (73.311%)  route 2.508ns (26.689%))
  Logic Levels:           44  (CARRY4=42 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.714     5.317    C2/U1/CLK
    SLICE_X2Y68          FDCE                                         r  C2/U1/count_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  C2/U1/count_value_reg[2]/Q
                         net (fo=2, routed)           1.154     6.989    C2/U1/count_value_reg[2]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.124     7.113 r  C2/U1/count_value1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.113    C2/U1/count_value1_carry_i_4_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.645 r  C2/U1/count_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.645    C2/U1/count_value1_carry_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  C2/U1/count_value1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.759    C2/U1/count_value1_carry__0_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  C2/U1/count_value1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.873    C2/U1/count_value1_carry__1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  C2/U1/count_value1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.987    C2/U1/count_value1_carry__2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  C2/U1/count_value1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.101    C2/U1/count_value1_carry__3_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 r  C2/U1/count_value1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.215    C2/U1/count_value1_carry__4_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.329 r  C2/U1/count_value1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.329    C2/U1/count_value1_carry__5_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  C2/U1/count_value1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.443    C2/U1/count_value1_carry__6_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  C2/U1/count_value1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.557    C2/U1/count_value1_carry__7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  C2/U1/count_value1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.671    C2/U1/count_value1_carry__8_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.921 f  C2/U1/count_value1_carry__9/CO[2]
                         net (fo=130, routed)         1.344    10.265    C2/U1/load
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.313    10.578 r  C2/U1/count_value[0]_i_6/O
                         net (fo=1, routed)           0.000    10.578    C2/U1/count_value[0]_i_6_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.091 r  C2/U1/count_value_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.091    C2/U1/count_value_reg[0]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.208 r  C2/U1/count_value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.208    C2/U1/count_value_reg[4]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.325 r  C2/U1/count_value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.325    C2/U1/count_value_reg[8]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  C2/U1/count_value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.442    C2/U1/count_value_reg[12]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  C2/U1/count_value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.559    C2/U1/count_value_reg[16]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  C2/U1/count_value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    C2/U1/count_value_reg[20]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  C2/U1/count_value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.802    C2/U1/count_value_reg[24]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.919 r  C2/U1/count_value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.919    C2/U1/count_value_reg[28]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.036 r  C2/U1/count_value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.036    C2/U1/count_value_reg[32]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.153 r  C2/U1/count_value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.153    C2/U1/count_value_reg[36]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.270 r  C2/U1/count_value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    C2/U1/count_value_reg[40]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  C2/U1/count_value_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    C2/U1/count_value_reg[44]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  C2/U1/count_value_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    C2/U1/count_value_reg[48]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  C2/U1/count_value_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    C2/U1/count_value_reg[52]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  C2/U1/count_value_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    C2/U1/count_value_reg[56]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  C2/U1/count_value_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    C2/U1/count_value_reg[60]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  C2/U1/count_value_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    C2/U1/count_value_reg[64]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  C2/U1/count_value_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    C2/U1/count_value_reg[68]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  C2/U1/count_value_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.206    C2/U1/count_value_reg[72]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  C2/U1/count_value_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    C2/U1/count_value_reg[76]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  C2/U1/count_value_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    C2/U1/count_value_reg[80]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  C2/U1/count_value_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    C2/U1/count_value_reg[84]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  C2/U1/count_value_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    C2/U1/count_value_reg[88]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  C2/U1/count_value_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    C2/U1/count_value_reg[92]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  C2/U1/count_value_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    C2/U1/count_value_reg[96]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  C2/U1/count_value_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    C2/U1/count_value_reg[100]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.142 r  C2/U1/count_value_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.142    C2/U1/count_value_reg[104]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.259 r  C2/U1/count_value_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.259    C2/U1/count_value_reg[108]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.376 r  C2/U1/count_value_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.376    C2/U1/count_value_reg[112]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.493 r  C2/U1/count_value_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.493    C2/U1/count_value_reg[116]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.712 r  C2/U1/count_value_reg[120]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.712    C2/U1/count_value_reg[120]_i_1_n_7
    SLICE_X2Y98          FDCE                                         r  C2/U1/count_value_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.606    15.029    C2/U1/CLK
    SLICE_X2Y98          FDCE                                         r  C2/U1/count_value_reg[120]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y98          FDCE (Setup_fdce_C_D)        0.109    15.361    C2/U1/count_value_reg[120]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -14.712    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 C2/U1/count_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/U1/count_value_reg[117]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 6.875ns (73.274%)  route 2.508ns (26.726%))
  Logic Levels:           43  (CARRY4=41 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.714     5.317    C2/U1/CLK
    SLICE_X2Y68          FDCE                                         r  C2/U1/count_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  C2/U1/count_value_reg[2]/Q
                         net (fo=2, routed)           1.154     6.989    C2/U1/count_value_reg[2]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.124     7.113 r  C2/U1/count_value1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.113    C2/U1/count_value1_carry_i_4_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.645 r  C2/U1/count_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.645    C2/U1/count_value1_carry_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  C2/U1/count_value1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.759    C2/U1/count_value1_carry__0_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  C2/U1/count_value1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.873    C2/U1/count_value1_carry__1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  C2/U1/count_value1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.987    C2/U1/count_value1_carry__2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  C2/U1/count_value1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.101    C2/U1/count_value1_carry__3_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 r  C2/U1/count_value1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.215    C2/U1/count_value1_carry__4_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.329 r  C2/U1/count_value1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.329    C2/U1/count_value1_carry__5_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  C2/U1/count_value1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.443    C2/U1/count_value1_carry__6_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  C2/U1/count_value1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.557    C2/U1/count_value1_carry__7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  C2/U1/count_value1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.671    C2/U1/count_value1_carry__8_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.921 f  C2/U1/count_value1_carry__9/CO[2]
                         net (fo=130, routed)         1.344    10.265    C2/U1/load
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.313    10.578 r  C2/U1/count_value[0]_i_6/O
                         net (fo=1, routed)           0.000    10.578    C2/U1/count_value[0]_i_6_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.091 r  C2/U1/count_value_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.091    C2/U1/count_value_reg[0]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.208 r  C2/U1/count_value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.208    C2/U1/count_value_reg[4]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.325 r  C2/U1/count_value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.325    C2/U1/count_value_reg[8]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  C2/U1/count_value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.442    C2/U1/count_value_reg[12]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  C2/U1/count_value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.559    C2/U1/count_value_reg[16]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  C2/U1/count_value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    C2/U1/count_value_reg[20]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  C2/U1/count_value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.802    C2/U1/count_value_reg[24]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.919 r  C2/U1/count_value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.919    C2/U1/count_value_reg[28]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.036 r  C2/U1/count_value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.036    C2/U1/count_value_reg[32]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.153 r  C2/U1/count_value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.153    C2/U1/count_value_reg[36]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.270 r  C2/U1/count_value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    C2/U1/count_value_reg[40]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  C2/U1/count_value_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    C2/U1/count_value_reg[44]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  C2/U1/count_value_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    C2/U1/count_value_reg[48]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  C2/U1/count_value_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    C2/U1/count_value_reg[52]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  C2/U1/count_value_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    C2/U1/count_value_reg[56]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  C2/U1/count_value_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    C2/U1/count_value_reg[60]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  C2/U1/count_value_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    C2/U1/count_value_reg[64]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  C2/U1/count_value_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    C2/U1/count_value_reg[68]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  C2/U1/count_value_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.206    C2/U1/count_value_reg[72]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  C2/U1/count_value_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    C2/U1/count_value_reg[76]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  C2/U1/count_value_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    C2/U1/count_value_reg[80]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  C2/U1/count_value_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    C2/U1/count_value_reg[84]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  C2/U1/count_value_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    C2/U1/count_value_reg[88]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  C2/U1/count_value_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    C2/U1/count_value_reg[92]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  C2/U1/count_value_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    C2/U1/count_value_reg[96]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  C2/U1/count_value_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    C2/U1/count_value_reg[100]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.142 r  C2/U1/count_value_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.142    C2/U1/count_value_reg[104]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.259 r  C2/U1/count_value_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.259    C2/U1/count_value_reg[108]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.376 r  C2/U1/count_value_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.376    C2/U1/count_value_reg[112]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.699 r  C2/U1/count_value_reg[116]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.699    C2/U1/count_value_reg[116]_i_1_n_6
    SLICE_X2Y97          FDCE                                         r  C2/U1/count_value_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.606    15.029    C2/U1/CLK
    SLICE_X2Y97          FDCE                                         r  C2/U1/count_value_reg[117]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y97          FDCE (Setup_fdce_C_D)        0.109    15.361    C2/U1/count_value_reg[117]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -14.699    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 C2/U1/count_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/U1/count_value_reg[119]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 6.867ns (73.251%)  route 2.508ns (26.749%))
  Logic Levels:           43  (CARRY4=41 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.714     5.317    C2/U1/CLK
    SLICE_X2Y68          FDCE                                         r  C2/U1/count_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  C2/U1/count_value_reg[2]/Q
                         net (fo=2, routed)           1.154     6.989    C2/U1/count_value_reg[2]
    SLICE_X3Y78          LUT3 (Prop_lut3_I0_O)        0.124     7.113 r  C2/U1/count_value1_carry_i_4/O
                         net (fo=1, routed)           0.000     7.113    C2/U1/count_value1_carry_i_4_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.645 r  C2/U1/count_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.645    C2/U1/count_value1_carry_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.759 r  C2/U1/count_value1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.759    C2/U1/count_value1_carry__0_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.873 r  C2/U1/count_value1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.873    C2/U1/count_value1_carry__1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.987 r  C2/U1/count_value1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.987    C2/U1/count_value1_carry__2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.101 r  C2/U1/count_value1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.101    C2/U1/count_value1_carry__3_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.215 r  C2/U1/count_value1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.215    C2/U1/count_value1_carry__4_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.329 r  C2/U1/count_value1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.329    C2/U1/count_value1_carry__5_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.443 r  C2/U1/count_value1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.443    C2/U1/count_value1_carry__6_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.557 r  C2/U1/count_value1_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.557    C2/U1/count_value1_carry__7_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.671 r  C2/U1/count_value1_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.671    C2/U1/count_value1_carry__8_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.921 f  C2/U1/count_value1_carry__9/CO[2]
                         net (fo=130, routed)         1.344    10.265    C2/U1/load
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.313    10.578 r  C2/U1/count_value[0]_i_6/O
                         net (fo=1, routed)           0.000    10.578    C2/U1/count_value[0]_i_6_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.091 r  C2/U1/count_value_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.091    C2/U1/count_value_reg[0]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.208 r  C2/U1/count_value_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.208    C2/U1/count_value_reg[4]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.325 r  C2/U1/count_value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.325    C2/U1/count_value_reg[8]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.442 r  C2/U1/count_value_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.442    C2/U1/count_value_reg[12]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.559 r  C2/U1/count_value_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.559    C2/U1/count_value_reg[16]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.676 r  C2/U1/count_value_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.676    C2/U1/count_value_reg[20]_i_1_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.793 r  C2/U1/count_value_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.802    C2/U1/count_value_reg[24]_i_1_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.919 r  C2/U1/count_value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.919    C2/U1/count_value_reg[28]_i_1_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.036 r  C2/U1/count_value_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.036    C2/U1/count_value_reg[32]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.153 r  C2/U1/count_value_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.153    C2/U1/count_value_reg[36]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.270 r  C2/U1/count_value_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.270    C2/U1/count_value_reg[40]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.387 r  C2/U1/count_value_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.387    C2/U1/count_value_reg[44]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.504 r  C2/U1/count_value_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.504    C2/U1/count_value_reg[48]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.621 r  C2/U1/count_value_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.621    C2/U1/count_value_reg[52]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.738 r  C2/U1/count_value_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.738    C2/U1/count_value_reg[56]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.855 r  C2/U1/count_value_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.855    C2/U1/count_value_reg[60]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.972 r  C2/U1/count_value_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.972    C2/U1/count_value_reg[64]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.089 r  C2/U1/count_value_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.089    C2/U1/count_value_reg[68]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.206 r  C2/U1/count_value_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.206    C2/U1/count_value_reg[72]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.323 r  C2/U1/count_value_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    C2/U1/count_value_reg[76]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.440 r  C2/U1/count_value_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.440    C2/U1/count_value_reg[80]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.557 r  C2/U1/count_value_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.557    C2/U1/count_value_reg[84]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.674 r  C2/U1/count_value_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.674    C2/U1/count_value_reg[88]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.791 r  C2/U1/count_value_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.791    C2/U1/count_value_reg[92]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.908 r  C2/U1/count_value_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.908    C2/U1/count_value_reg[96]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.025 r  C2/U1/count_value_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.025    C2/U1/count_value_reg[100]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.142 r  C2/U1/count_value_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.142    C2/U1/count_value_reg[104]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.259 r  C2/U1/count_value_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.259    C2/U1/count_value_reg[108]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.376 r  C2/U1/count_value_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.376    C2/U1/count_value_reg[112]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.691 r  C2/U1/count_value_reg[116]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.691    C2/U1/count_value_reg[116]_i_1_n_4
    SLICE_X2Y97          FDCE                                         r  C2/U1/count_value_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.606    15.029    C2/U1/CLK
    SLICE_X2Y97          FDCE                                         r  C2/U1/count_value_reg[119]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y97          FDCE (Setup_fdce_C_D)        0.109    15.361    C2/U1/count_value_reg[119]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -14.691    
  -------------------------------------------------------------------
                         slack                                  0.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 C2/U1/count_value_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/U1/count_value_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.599     1.518    C2/U1/CLK
    SLICE_X2Y83          FDCE                                         r  C2/U1/count_value_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  C2/U1/count_value_reg[63]/Q
                         net (fo=2, routed)           0.148     1.831    C2/U1/count_value_reg[63]
    SLICE_X2Y83          LUT2 (Prop_lut2_I0_O)        0.045     1.876 r  C2/U1/count_value[60]_i_2/O
                         net (fo=1, routed)           0.000     1.876    C2/U1/count_value[60]_i_2_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.940 r  C2/U1/count_value_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    C2/U1/count_value_reg[60]_i_1_n_4
    SLICE_X2Y83          FDCE                                         r  C2/U1/count_value_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.870     2.035    C2/U1/CLK
    SLICE_X2Y83          FDCE                                         r  C2/U1/count_value_reg[63]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.134     1.652    C2/U1/count_value_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 C2/U1/count_value_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/U1/count_value_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.598     1.517    C2/U1/CLK
    SLICE_X2Y82          FDCE                                         r  C2/U1/count_value_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDCE (Prop_fdce_C_Q)         0.164     1.681 r  C2/U1/count_value_reg[59]/Q
                         net (fo=2, routed)           0.148     1.830    C2/U1/count_value_reg[59]
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  C2/U1/count_value[56]_i_2/O
                         net (fo=1, routed)           0.000     1.875    C2/U1/count_value[56]_i_2_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.939 r  C2/U1/count_value_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    C2/U1/count_value_reg[56]_i_1_n_4
    SLICE_X2Y82          FDCE                                         r  C2/U1/count_value_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.869     2.034    C2/U1/CLK
    SLICE_X2Y82          FDCE                                         r  C2/U1/count_value_reg[59]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y82          FDCE (Hold_fdce_C_D)         0.134     1.651    C2/U1/count_value_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 C2/U1/count_value_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/U1/count_value_reg[67]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.600     1.519    C2/U1/CLK
    SLICE_X2Y84          FDCE                                         r  C2/U1/count_value_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  C2/U1/count_value_reg[67]/Q
                         net (fo=2, routed)           0.149     1.833    C2/U1/count_value_reg[67]
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  C2/U1/count_value[64]_i_2/O
                         net (fo=1, routed)           0.000     1.878    C2/U1/count_value[64]_i_2_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.942 r  C2/U1/count_value_reg[64]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    C2/U1/count_value_reg[64]_i_1_n_4
    SLICE_X2Y84          FDCE                                         r  C2/U1/count_value_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.871     2.036    C2/U1/CLK
    SLICE_X2Y84          FDCE                                         r  C2/U1/count_value_reg[67]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDCE (Hold_fdce_C_D)         0.134     1.653    C2/U1/count_value_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 C2/U1/count_value_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/U1/count_value_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.597     1.516    C2/U1/CLK
    SLICE_X2Y81          FDCE                                         r  C2/U1/count_value_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDCE (Prop_fdce_C_Q)         0.164     1.680 r  C2/U1/count_value_reg[55]/Q
                         net (fo=2, routed)           0.149     1.830    C2/U1/count_value_reg[55]
    SLICE_X2Y81          LUT2 (Prop_lut2_I0_O)        0.045     1.875 r  C2/U1/count_value[52]_i_2/O
                         net (fo=1, routed)           0.000     1.875    C2/U1/count_value[52]_i_2_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.939 r  C2/U1/count_value_reg[52]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    C2/U1/count_value_reg[52]_i_1_n_4
    SLICE_X2Y81          FDCE                                         r  C2/U1/count_value_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.868     2.033    C2/U1/CLK
    SLICE_X2Y81          FDCE                                         r  C2/U1/count_value_reg[55]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y81          FDCE (Hold_fdce_C_D)         0.134     1.650    C2/U1/count_value_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 C2/U1/count_value_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/U1/count_value_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.594     1.513    C2/U1/CLK
    SLICE_X2Y78          FDCE                                         r  C2/U1/count_value_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  C2/U1/count_value_reg[43]/Q
                         net (fo=2, routed)           0.149     1.827    C2/U1/count_value_reg[43]
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.872 r  C2/U1/count_value[40]_i_2/O
                         net (fo=1, routed)           0.000     1.872    C2/U1/count_value[40]_i_2_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.936 r  C2/U1/count_value_reg[40]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    C2/U1/count_value_reg[40]_i_1_n_4
    SLICE_X2Y78          FDCE                                         r  C2/U1/count_value_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.865     2.030    C2/U1/CLK
    SLICE_X2Y78          FDCE                                         r  C2/U1/count_value_reg[43]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDCE (Hold_fdce_C_D)         0.134     1.647    C2/U1/count_value_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 C2/U1/count_value_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/U1/count_value_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.591     1.510    C2/U1/CLK
    SLICE_X2Y74          FDCE                                         r  C2/U1/count_value_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.164     1.674 r  C2/U1/count_value_reg[27]/Q
                         net (fo=2, routed)           0.149     1.824    C2/U1/count_value_reg[27]
    SLICE_X2Y74          LUT2 (Prop_lut2_I0_O)        0.045     1.869 r  C2/U1/count_value[24]_i_2/O
                         net (fo=1, routed)           0.000     1.869    C2/U1/count_value[24]_i_2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.933 r  C2/U1/count_value_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.933    C2/U1/count_value_reg[24]_i_1_n_4
    SLICE_X2Y74          FDCE                                         r  C2/U1/count_value_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.861     2.026    C2/U1/CLK
    SLICE_X2Y74          FDCE                                         r  C2/U1/count_value_reg[27]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X2Y74          FDCE (Hold_fdce_C_D)         0.134     1.644    C2/U1/count_value_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 C2/U1/count_value_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/U1/count_value_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.595     1.514    C2/U1/CLK
    SLICE_X2Y79          FDCE                                         r  C2/U1/count_value_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDCE (Prop_fdce_C_Q)         0.164     1.678 r  C2/U1/count_value_reg[47]/Q
                         net (fo=2, routed)           0.149     1.828    C2/U1/count_value_reg[47]
    SLICE_X2Y79          LUT2 (Prop_lut2_I0_O)        0.045     1.873 r  C2/U1/count_value[44]_i_2/O
                         net (fo=1, routed)           0.000     1.873    C2/U1/count_value[44]_i_2_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.937 r  C2/U1/count_value_reg[44]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    C2/U1/count_value_reg[44]_i_1_n_4
    SLICE_X2Y79          FDCE                                         r  C2/U1/count_value_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.866     2.031    C2/U1/CLK
    SLICE_X2Y79          FDCE                                         r  C2/U1/count_value_reg[47]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y79          FDCE (Hold_fdce_C_D)         0.134     1.648    C2/U1/count_value_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 C2/U1/count_value_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/U1/count_value_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.596     1.515    C2/U1/CLK
    SLICE_X2Y80          FDCE                                         r  C2/U1/count_value_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.164     1.679 r  C2/U1/count_value_reg[51]/Q
                         net (fo=2, routed)           0.149     1.829    C2/U1/count_value_reg[51]
    SLICE_X2Y80          LUT2 (Prop_lut2_I0_O)        0.045     1.874 r  C2/U1/count_value[48]_i_2/O
                         net (fo=1, routed)           0.000     1.874    C2/U1/count_value[48]_i_2_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.938 r  C2/U1/count_value_reg[48]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    C2/U1/count_value_reg[48]_i_1_n_4
    SLICE_X2Y80          FDCE                                         r  C2/U1/count_value_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.867     2.032    C2/U1/CLK
    SLICE_X2Y80          FDCE                                         r  C2/U1/count_value_reg[51]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.134     1.649    C2/U1/count_value_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 C2/U1/count_value_reg[79]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/U1/count_value_reg[79]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.601     1.520    C2/U1/CLK
    SLICE_X2Y87          FDCE                                         r  C2/U1/count_value_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  C2/U1/count_value_reg[79]/Q
                         net (fo=2, routed)           0.149     1.834    C2/U1/count_value_reg[79]
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.045     1.879 r  C2/U1/count_value[76]_i_2/O
                         net (fo=1, routed)           0.000     1.879    C2/U1/count_value[76]_i_2_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.943 r  C2/U1/count_value_reg[76]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    C2/U1/count_value_reg[76]_i_1_n_4
    SLICE_X2Y87          FDCE                                         r  C2/U1/count_value_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.873     2.038    C2/U1/CLK
    SLICE_X2Y87          FDCE                                         r  C2/U1/count_value_reg[79]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDCE (Hold_fdce_C_D)         0.134     1.654    C2/U1/count_value_reg[79]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 C2/U1/count_value_reg[87]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/U1/count_value_reg[87]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.602     1.521    C2/U1/CLK
    SLICE_X2Y89          FDCE                                         r  C2/U1/count_value_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  C2/U1/count_value_reg[87]/Q
                         net (fo=2, routed)           0.149     1.835    C2/U1/count_value_reg[87]
    SLICE_X2Y89          LUT2 (Prop_lut2_I0_O)        0.045     1.880 r  C2/U1/count_value[84]_i_2/O
                         net (fo=1, routed)           0.000     1.880    C2/U1/count_value[84]_i_2_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.944 r  C2/U1/count_value_reg[84]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.944    C2/U1/count_value_reg[84]_i_1_n_4
    SLICE_X2Y89          FDCE                                         r  C2/U1/count_value_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.875     2.040    C2/U1/CLK
    SLICE_X2Y89          FDCE                                         r  C2/U1/count_value_reg[87]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.134     1.655    C2/U1/count_value_reg[87]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     C2/U1/Timer_pulse_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y68     C2/U1/count_value_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     C2/U1/count_value_reg[100]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     C2/U1/count_value_reg[101]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     C2/U1/count_value_reg[102]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     C2/U1/count_value_reg[103]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     C2/U1/count_value_reg[104]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     C2/U1/count_value_reg[105]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     C2/U1/count_value_reg[106]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     C2/U1/Timer_pulse_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     C2/U1/Timer_pulse_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     C2/U1/count_value_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     C2/U1/count_value_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     C2/U1/count_value_reg[100]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     C2/U1/count_value_reg[100]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     C2/U1/count_value_reg[101]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     C2/U1/count_value_reg[101]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     C2/U1/count_value_reg[102]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     C2/U1/count_value_reg[102]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     C2/U1/Timer_pulse_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     C2/U1/Timer_pulse_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     C2/U1/count_value_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68     C2/U1/count_value_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     C2/U1/count_value_reg[100]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     C2/U1/count_value_reg[100]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     C2/U1/count_value_reg[101]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     C2/U1/count_value_reg[101]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     C2/U1/count_value_reg[102]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     C2/U1/count_value_reg[102]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.110ns  (logic 7.574ns (37.661%)  route 12.536ns (62.339%))
  Logic Levels:           13  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           4.842     5.824    C1/A1/B_IBUF[0]
    SLICE_X5Y82          LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  C1/A1/__5_carry_i_4/O
                         net (fo=1, routed)           0.000     5.948    C1/A1/__5_carry_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.480 r  C1/A1/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     6.480    C1/A1/__5_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.793 f  C1/A1/__5_carry__0/O[3]
                         net (fo=1, routed)           0.863     7.656    C1/A1/data0[7]
    SLICE_X4Y83          LUT6 (Prop_lut6_I2_O)        0.306     7.962 r  C1/A1/bcd_out1_carry_i_12/O
                         net (fo=13, routed)          0.699     8.661    C1/A1/bcd_out1_carry_i_12_1[3]
    SLICE_X4Y82          LUT2 (Prop_lut2_I1_O)        0.124     8.785 r  C1/A1/bcd_out1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.785    C1/A2/S[2]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.183 r  C1/A2/bcd_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.183    C1/A2/bcd_out1_carry_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.517 r  C1/A2/bcd_out1_carry__0/O[1]
                         net (fo=6, routed)           0.883    10.399    C1/A2/bcd_out1_carry__0_n_6
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.303    10.702 r  C1/A2/seg_OBUF[6]_inst_i_14/O
                         net (fo=5, routed)           0.847    11.550    C1/A2/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X6Y83          LUT5 (Prop_lut5_I2_O)        0.124    11.674 r  C1/A2/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.013    12.687    C1/A2/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.124    12.811 r  C1/A2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.475    13.285    C1/A2/C2/digit_out[1]
    SLICE_X6Y84          LUT4 (Prop_lut4_I2_O)        0.150    13.435 r  C1/A2/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.915    16.350    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.759    20.110 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.110    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.860ns  (logic 7.365ns (37.085%)  route 12.495ns (62.915%))
  Logic Levels:           13  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           4.842     5.824    C1/A1/B_IBUF[0]
    SLICE_X5Y82          LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  C1/A1/__5_carry_i_4/O
                         net (fo=1, routed)           0.000     5.948    C1/A1/__5_carry_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.480 r  C1/A1/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     6.480    C1/A1/__5_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.793 f  C1/A1/__5_carry__0/O[3]
                         net (fo=1, routed)           0.863     7.656    C1/A1/data0[7]
    SLICE_X4Y83          LUT6 (Prop_lut6_I2_O)        0.306     7.962 r  C1/A1/bcd_out1_carry_i_12/O
                         net (fo=13, routed)          0.699     8.661    C1/A1/bcd_out1_carry_i_12_1[3]
    SLICE_X4Y82          LUT2 (Prop_lut2_I1_O)        0.124     8.785 r  C1/A1/bcd_out1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.785    C1/A2/S[2]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.183 r  C1/A2/bcd_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.183    C1/A2/bcd_out1_carry_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.517 r  C1/A2/bcd_out1_carry__0/O[1]
                         net (fo=6, routed)           0.883    10.399    C1/A2/bcd_out1_carry__0_n_6
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.303    10.702 r  C1/A2/seg_OBUF[6]_inst_i_14/O
                         net (fo=5, routed)           0.811    11.514    C1/A2/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I1_O)        0.124    11.638 r  C1/A2/seg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.662    12.300    C1/A2/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I2_O)        0.124    12.424 r  C1/A2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.829    13.253    C1/A2/C2/digit_out[2]
    SLICE_X6Y84          LUT4 (Prop_lut4_I0_O)        0.124    13.377 r  C1/A2/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.906    16.283    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    19.860 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.860    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.807ns  (logic 7.579ns (38.264%)  route 12.228ns (61.736%))
  Logic Levels:           13  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           4.842     5.824    C1/A1/B_IBUF[0]
    SLICE_X5Y82          LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  C1/A1/__5_carry_i_4/O
                         net (fo=1, routed)           0.000     5.948    C1/A1/__5_carry_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.480 r  C1/A1/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     6.480    C1/A1/__5_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.793 f  C1/A1/__5_carry__0/O[3]
                         net (fo=1, routed)           0.863     7.656    C1/A1/data0[7]
    SLICE_X4Y83          LUT6 (Prop_lut6_I2_O)        0.306     7.962 r  C1/A1/bcd_out1_carry_i_12/O
                         net (fo=13, routed)          0.699     8.661    C1/A1/bcd_out1_carry_i_12_1[3]
    SLICE_X4Y82          LUT2 (Prop_lut2_I1_O)        0.124     8.785 r  C1/A1/bcd_out1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.785    C1/A2/S[2]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.183 r  C1/A2/bcd_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.183    C1/A2/bcd_out1_carry_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.517 r  C1/A2/bcd_out1_carry__0/O[1]
                         net (fo=6, routed)           0.883    10.399    C1/A2/bcd_out1_carry__0_n_6
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.303    10.702 r  C1/A2/seg_OBUF[6]_inst_i_14/O
                         net (fo=5, routed)           0.811    11.514    C1/A2/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I1_O)        0.124    11.638 r  C1/A2/seg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.662    12.300    C1/A2/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I2_O)        0.124    12.424 r  C1/A2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.957    13.381    C1/A2/C2/digit_out[2]
    SLICE_X5Y84          LUT4 (Prop_lut4_I3_O)        0.152    13.533 r  C1/A2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.511    16.044    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763    19.807 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.807    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.502ns  (logic 7.517ns (38.545%)  route 11.985ns (61.455%))
  Logic Levels:           13  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           4.842     5.824    C1/A1/B_IBUF[0]
    SLICE_X5Y82          LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  C1/A1/__5_carry_i_4/O
                         net (fo=1, routed)           0.000     5.948    C1/A1/__5_carry_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.480 r  C1/A1/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     6.480    C1/A1/__5_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.793 f  C1/A1/__5_carry__0/O[3]
                         net (fo=1, routed)           0.863     7.656    C1/A1/data0[7]
    SLICE_X4Y83          LUT6 (Prop_lut6_I2_O)        0.306     7.962 r  C1/A1/bcd_out1_carry_i_12/O
                         net (fo=13, routed)          0.699     8.661    C1/A1/bcd_out1_carry_i_12_1[3]
    SLICE_X4Y82          LUT2 (Prop_lut2_I1_O)        0.124     8.785 r  C1/A1/bcd_out1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.785    C1/A2/S[2]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.183 r  C1/A2/bcd_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.183    C1/A2/bcd_out1_carry_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.517 r  C1/A2/bcd_out1_carry__0/O[1]
                         net (fo=6, routed)           0.883    10.399    C1/A2/bcd_out1_carry__0_n_6
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.303    10.702 r  C1/A2/seg_OBUF[6]_inst_i_14/O
                         net (fo=5, routed)           0.811    11.514    C1/A2/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I1_O)        0.124    11.638 r  C1/A2/seg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.662    12.300    C1/A2/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I2_O)        0.124    12.424 r  C1/A2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.956    13.380    C1/A2/C2/digit_out[2]
    SLICE_X5Y84          LUT4 (Prop_lut4_I3_O)        0.152    13.532 r  C1/A2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.269    15.801    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.701    19.502 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.502    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.431ns  (logic 7.338ns (37.766%)  route 12.093ns (62.234%))
  Logic Levels:           13  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           4.842     5.824    C1/A1/B_IBUF[0]
    SLICE_X5Y82          LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  C1/A1/__5_carry_i_4/O
                         net (fo=1, routed)           0.000     5.948    C1/A1/__5_carry_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.480 r  C1/A1/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     6.480    C1/A1/__5_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.793 f  C1/A1/__5_carry__0/O[3]
                         net (fo=1, routed)           0.863     7.656    C1/A1/data0[7]
    SLICE_X4Y83          LUT6 (Prop_lut6_I2_O)        0.306     7.962 r  C1/A1/bcd_out1_carry_i_12/O
                         net (fo=13, routed)          0.699     8.661    C1/A1/bcd_out1_carry_i_12_1[3]
    SLICE_X4Y82          LUT2 (Prop_lut2_I1_O)        0.124     8.785 r  C1/A1/bcd_out1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.785    C1/A2/S[2]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.183 r  C1/A2/bcd_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.183    C1/A2/bcd_out1_carry_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.517 r  C1/A2/bcd_out1_carry__0/O[1]
                         net (fo=6, routed)           0.883    10.399    C1/A2/bcd_out1_carry__0_n_6
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.303    10.702 r  C1/A2/seg_OBUF[6]_inst_i_14/O
                         net (fo=5, routed)           0.847    11.550    C1/A2/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X6Y83          LUT5 (Prop_lut5_I2_O)        0.124    11.674 r  C1/A2/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.013    12.687    C1/A2/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.124    12.811 r  C1/A2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.475    13.285    C1/A2/C2/digit_out[1]
    SLICE_X6Y84          LUT4 (Prop_lut4_I1_O)        0.124    13.409 r  C1/A2/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.471    15.881    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    19.431 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.431    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.977ns  (logic 7.322ns (38.581%)  route 11.655ns (61.419%))
  Logic Levels:           13  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           4.842     5.824    C1/A1/B_IBUF[0]
    SLICE_X5Y82          LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  C1/A1/__5_carry_i_4/O
                         net (fo=1, routed)           0.000     5.948    C1/A1/__5_carry_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.480 r  C1/A1/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     6.480    C1/A1/__5_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.793 f  C1/A1/__5_carry__0/O[3]
                         net (fo=1, routed)           0.863     7.656    C1/A1/data0[7]
    SLICE_X4Y83          LUT6 (Prop_lut6_I2_O)        0.306     7.962 r  C1/A1/bcd_out1_carry_i_12/O
                         net (fo=13, routed)          0.699     8.661    C1/A1/bcd_out1_carry_i_12_1[3]
    SLICE_X4Y82          LUT2 (Prop_lut2_I1_O)        0.124     8.785 r  C1/A1/bcd_out1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.785    C1/A2/S[2]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.183 r  C1/A2/bcd_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.183    C1/A2/bcd_out1_carry_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.517 r  C1/A2/bcd_out1_carry__0/O[1]
                         net (fo=6, routed)           0.883    10.399    C1/A2/bcd_out1_carry__0_n_6
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.303    10.702 r  C1/A2/seg_OBUF[6]_inst_i_14/O
                         net (fo=5, routed)           0.811    11.514    C1/A2/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I1_O)        0.124    11.638 r  C1/A2/seg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.662    12.300    C1/A2/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I2_O)        0.124    12.424 r  C1/A2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.956    13.380    C1/A2/C2/digit_out[2]
    SLICE_X5Y84          LUT4 (Prop_lut4_I3_O)        0.124    13.504 r  C1/A2/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.939    15.443    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    18.977 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.977    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.942ns  (logic 7.325ns (38.672%)  route 11.617ns (61.328%))
  Logic Levels:           13  (CARRY4=4 IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  B_IBUF[0]_inst/O
                         net (fo=3, routed)           4.842     5.824    C1/A1/B_IBUF[0]
    SLICE_X5Y82          LUT3 (Prop_lut3_I1_O)        0.124     5.948 r  C1/A1/__5_carry_i_4/O
                         net (fo=1, routed)           0.000     5.948    C1/A1/__5_carry_i_4_n_0
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.480 r  C1/A1/__5_carry/CO[3]
                         net (fo=1, routed)           0.000     6.480    C1/A1/__5_carry_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.793 f  C1/A1/__5_carry__0/O[3]
                         net (fo=1, routed)           0.863     7.656    C1/A1/data0[7]
    SLICE_X4Y83          LUT6 (Prop_lut6_I2_O)        0.306     7.962 r  C1/A1/bcd_out1_carry_i_12/O
                         net (fo=13, routed)          0.699     8.661    C1/A1/bcd_out1_carry_i_12_1[3]
    SLICE_X4Y82          LUT2 (Prop_lut2_I1_O)        0.124     8.785 r  C1/A1/bcd_out1_carry_i_6/O
                         net (fo=1, routed)           0.000     8.785    C1/A2/S[2]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.183 r  C1/A2/bcd_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.183    C1/A2/bcd_out1_carry_n_0
    SLICE_X4Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.517 r  C1/A2/bcd_out1_carry__0/O[1]
                         net (fo=6, routed)           0.883    10.399    C1/A2/bcd_out1_carry__0_n_6
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.303    10.702 r  C1/A2/seg_OBUF[6]_inst_i_14/O
                         net (fo=5, routed)           0.811    11.514    C1/A2/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I1_O)        0.124    11.638 r  C1/A2/seg_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.662    12.300    C1/A2/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I2_O)        0.124    12.424 r  C1/A2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.957    13.381    C1/A2/C2/digit_out[2]
    SLICE_X5Y84          LUT4 (Prop_lut4_I3_O)        0.124    13.505 r  C1/A2/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.900    15.405    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    18.942 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.942    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.327ns  (logic 1.748ns (52.535%)  route 1.579ns (47.465%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           0.623     0.871    C1/A1/A_IBUF[1]
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.916 r  C1/A1/bcd_out1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.916    C1/A2/S[1]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.981 r  C1/A2/bcd_out1_carry/O[1]
                         net (fo=6, routed)           0.369     1.350    C1/A2/bcd_out1[1]
    SLICE_X6Y84          LUT5 (Prop_lut5_I1_O)        0.107     1.457 r  C1/A2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.157     1.614    C1/A2/C2/digit_out[1]
    SLICE_X5Y84          LUT4 (Prop_lut4_I2_O)        0.045     1.659 r  C1/A2/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.429     2.088    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.327 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.327    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.368ns  (logic 1.744ns (51.776%)  route 1.624ns (48.224%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           0.623     0.871    C1/A1/A_IBUF[1]
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.916 r  C1/A1/bcd_out1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.916    C1/A2/S[1]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.981 r  C1/A2/bcd_out1_carry/O[1]
                         net (fo=6, routed)           0.369     1.350    C1/A2/bcd_out1[1]
    SLICE_X6Y84          LUT5 (Prop_lut5_I1_O)        0.107     1.457 r  C1/A2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.158     1.615    C1/A2/C2/digit_out[1]
    SLICE_X5Y84          LUT4 (Prop_lut4_I2_O)        0.045     1.660 r  C1/A2/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.473     2.134    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.368 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.368    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.508ns  (logic 1.760ns (50.187%)  route 1.747ns (49.813%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           0.623     0.871    C1/A1/A_IBUF[1]
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.916 r  C1/A1/bcd_out1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.916    C1/A2/S[1]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.981 r  C1/A2/bcd_out1_carry/O[1]
                         net (fo=6, routed)           0.314     1.295    C1/A2/bcd_out1[1]
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.107     1.402 r  C1/A2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.160     1.562    C1/A2/C2/digit_out[2]
    SLICE_X6Y84          LUT4 (Prop_lut4_I0_O)        0.045     1.607 r  C1/A2/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.649     2.257    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.508 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.508    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.514ns  (logic 1.775ns (50.511%)  route 1.739ns (49.489%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           0.623     0.871    C1/A1/A_IBUF[1]
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.916 r  C1/A1/bcd_out1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.916    C1/A2/S[1]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.981 r  C1/A2/bcd_out1_carry/O[1]
                         net (fo=6, routed)           0.369     1.350    C1/A2/bcd_out1[1]
    SLICE_X6Y84          LUT5 (Prop_lut5_I1_O)        0.107     1.457 r  C1/A2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.158     1.615    C1/A2/C2/digit_out[1]
    SLICE_X5Y84          LUT4 (Prop_lut4_I2_O)        0.049     1.664 r  C1/A2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.588     2.252    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.261     3.514 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.514    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.692ns  (logic 1.836ns (49.715%)  route 1.857ns (50.285%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           0.623     0.871    C1/A1/A_IBUF[1]
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.916 r  C1/A1/bcd_out1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.916    C1/A2/S[1]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.981 r  C1/A2/bcd_out1_carry/O[1]
                         net (fo=6, routed)           0.369     1.350    C1/A2/bcd_out1[1]
    SLICE_X6Y84          LUT5 (Prop_lut5_I1_O)        0.107     1.457 r  C1/A2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.157     1.614    C1/A2/C2/digit_out[1]
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.048     1.662 r  C1/A2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.707     2.369    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.323     3.692 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.692    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.712ns  (logic 1.787ns (48.139%)  route 1.925ns (51.861%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           0.623     0.871    C1/A1/A_IBUF[1]
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.916 r  C1/A1/bcd_out1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.916    C1/A2/S[1]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.981 r  C1/A2/bcd_out1_carry/O[1]
                         net (fo=6, routed)           0.369     1.350    C1/A2/bcd_out1[1]
    SLICE_X6Y84          LUT5 (Prop_lut5_I1_O)        0.107     1.457 r  C1/A2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.077     1.534    C1/A2/C2/digit_out[1]
    SLICE_X6Y84          LUT4 (Prop_lut4_I1_O)        0.045     1.579 r  C1/A2/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.855     2.434    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.712 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.712    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.807ns  (logic 1.835ns (48.185%)  route 1.973ns (51.815%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           0.623     0.871    C1/A1/A_IBUF[1]
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.916 r  C1/A1/bcd_out1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.916    C1/A2/S[1]
    SLICE_X4Y82          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.981 r  C1/A2/bcd_out1_carry/O[1]
                         net (fo=6, routed)           0.314     1.295    C1/A2/bcd_out1[1]
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.107     1.402 r  C1/A2/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.160     1.562    C1/A2/C2/digit_out[2]
    SLICE_X6Y84          LUT4 (Prop_lut4_I3_O)        0.048     1.610 r  C1/A2/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.875     2.485    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.322     3.807 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.807    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C2/U2/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.166ns  (logic 4.751ns (46.737%)  route 5.415ns (53.263%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.719     5.322    C2/U2/CLK
    SLICE_X5Y85          FDCE                                         r  C2/U2/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  C2/U2/FSM_sequential_PS_reg[1]/Q
                         net (fo=10, routed)          1.012     6.753    C1/A2/Q[1]
    SLICE_X6Y83          LUT5 (Prop_lut5_I3_O)        0.299     7.052 r  C1/A2/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.013     8.065    C1/A2/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.124     8.189 r  C1/A2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.475     8.664    C1/A2/C2/digit_out[1]
    SLICE_X6Y84          LUT4 (Prop_lut4_I2_O)        0.150     8.814 r  C1/A2/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.915    11.729    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.759    15.488 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.488    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/U2/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.684ns  (logic 4.723ns (48.770%)  route 4.961ns (51.230%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.719     5.322    C2/U2/CLK
    SLICE_X5Y85          FDCE                                         r  C2/U2/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  C2/U2/FSM_sequential_PS_reg[1]/Q
                         net (fo=10, routed)          1.012     6.753    C1/A2/Q[1]
    SLICE_X6Y83          LUT5 (Prop_lut5_I3_O)        0.299     7.052 r  C1/A2/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.013     8.065    C1/A2/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.124     8.189 r  C1/A2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.425     8.614    C1/A2/C2/digit_out[1]
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.118     8.732 r  C1/A2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.511    11.243    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763    15.005 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.005    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/U2/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.658ns  (logic 4.543ns (47.038%)  route 5.115ns (52.962%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.719     5.322    C2/U2/CLK
    SLICE_X5Y85          FDCE                                         r  C2/U2/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  C2/U2/FSM_sequential_PS_reg[1]/Q
                         net (fo=10, routed)          1.012     6.753    C1/A2/Q[1]
    SLICE_X6Y83          LUT5 (Prop_lut5_I3_O)        0.299     7.052 r  C1/A2/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.013     8.065    C1/A2/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.124     8.189 r  C1/A2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.184     8.373    C1/A2/C2/digit_out[1]
    SLICE_X6Y84          LUT4 (Prop_lut4_I1_O)        0.124     8.497 r  C1/A2/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.906    11.403    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.980 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.980    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/U2/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.488ns  (logic 4.516ns (47.601%)  route 4.971ns (52.399%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.719     5.322    C2/U2/CLK
    SLICE_X5Y85          FDCE                                         r  C2/U2/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  C2/U2/FSM_sequential_PS_reg[1]/Q
                         net (fo=10, routed)          1.012     6.753    C1/A2/Q[1]
    SLICE_X6Y83          LUT5 (Prop_lut5_I3_O)        0.299     7.052 r  C1/A2/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.013     8.065    C1/A2/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.124     8.189 r  C1/A2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.475     8.664    C1/A2/C2/digit_out[1]
    SLICE_X6Y84          LUT4 (Prop_lut4_I1_O)        0.124     8.788 r  C1/A2/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.471    11.259    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.809 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.809    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/U2/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.385ns  (logic 4.662ns (49.675%)  route 4.723ns (50.325%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.719     5.322    C2/U2/CLK
    SLICE_X5Y85          FDCE                                         r  C2/U2/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  C2/U2/FSM_sequential_PS_reg[1]/Q
                         net (fo=10, routed)          1.012     6.753    C1/A2/Q[1]
    SLICE_X6Y83          LUT5 (Prop_lut5_I3_O)        0.299     7.052 r  C1/A2/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.013     8.065    C1/A2/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.124     8.189 r  C1/A2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.429     8.618    C1/A2/C2/digit_out[1]
    SLICE_X5Y84          LUT4 (Prop_lut4_I2_O)        0.119     8.737 r  C1/A2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.269    11.006    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.701    14.707 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.707    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/U2/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.893ns  (logic 4.500ns (50.597%)  route 4.393ns (49.403%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.719     5.322    C2/U2/CLK
    SLICE_X5Y85          FDCE                                         r  C2/U2/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  C2/U2/FSM_sequential_PS_reg[1]/Q
                         net (fo=10, routed)          1.012     6.753    C1/A2/Q[1]
    SLICE_X6Y83          LUT5 (Prop_lut5_I3_O)        0.299     7.052 r  C1/A2/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.013     8.065    C1/A2/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.124     8.189 r  C1/A2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.429     8.618    C1/A2/C2/digit_out[1]
    SLICE_X5Y84          LUT4 (Prop_lut4_I2_O)        0.124     8.742 r  C1/A2/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.939    10.681    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.215 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.215    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/U2/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.853ns  (logic 4.503ns (50.865%)  route 4.350ns (49.135%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.719     5.322    C2/U2/CLK
    SLICE_X5Y85          FDCE                                         r  C2/U2/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  C2/U2/FSM_sequential_PS_reg[1]/Q
                         net (fo=10, routed)          1.012     6.753    C1/A2/Q[1]
    SLICE_X6Y83          LUT5 (Prop_lut5_I3_O)        0.299     7.052 r  C1/A2/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.013     8.065    C1/A2/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.124     8.189 r  C1/A2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.425     8.614    C1/A2/C2/digit_out[1]
    SLICE_X5Y84          LUT4 (Prop_lut4_I2_O)        0.124     8.738 r  C1/A2/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.900    10.638    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.175 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.175    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/U2/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.922ns  (logic 4.292ns (54.182%)  route 3.630ns (45.818%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.719     5.322    C2/U2/CLK
    SLICE_X5Y85          FDCE                                         r  C2/U2/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.419     5.741 f  C2/U2/FSM_sequential_PS_reg[1]/Q
                         net (fo=10, routed)          0.875     6.616    C2/U2/Q[1]
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.299     6.915 r  C2/U2/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.755     9.670    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.244 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.244    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/U2/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.832ns  (logic 4.490ns (57.324%)  route 3.342ns (42.676%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.719     5.322    C2/U2/CLK
    SLICE_X5Y85          FDCE                                         r  C2/U2/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.419     5.741 r  C2/U2/FSM_sequential_PS_reg[1]/Q
                         net (fo=10, routed)          0.875     6.616    C2/U2/Q[1]
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.327     6.943 r  C2/U2/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.467     9.410    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744    13.154 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.154    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/U2/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.746ns  (logic 4.504ns (58.137%)  route 3.243ns (41.863%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.719     5.322    C2/U2/CLK
    SLICE_X5Y85          FDCE                                         r  C2/U2/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.419     5.741 f  C2/U2/FSM_sequential_PS_reg[1]/Q
                         net (fo=10, routed)          0.815     6.555    C2/U2/Q[1]
    SLICE_X6Y84          LUT2 (Prop_lut2_I1_O)        0.325     6.880 r  C2/U2/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.428     9.309    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.760    13.068 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.068    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C2/U2/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.469ns (66.392%)  route 0.744ns (33.608%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.599     1.518    C2/U2/CLK
    SLICE_X5Y85          FDCE                                         r  C2/U2/FSM_sequential_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  C2/U2/FSM_sequential_PS_reg[0]/Q
                         net (fo=10, routed)          0.158     1.817    C1/A2/Q[0]
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.045     1.862 r  C1/A2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.157     2.019    C1/A2/C2/digit_out[1]
    SLICE_X5Y84          LUT4 (Prop_lut4_I2_O)        0.045     2.064 r  C1/A2/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.429     2.493    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.731 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.731    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/U2/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.465ns (65.004%)  route 0.789ns (34.997%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.599     1.518    C2/U2/CLK
    SLICE_X5Y85          FDCE                                         r  C2/U2/FSM_sequential_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  C2/U2/FSM_sequential_PS_reg[0]/Q
                         net (fo=10, routed)          0.158     1.817    C1/A2/Q[0]
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.045     1.862 r  C1/A2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.158     2.020    C1/A2/C2/digit_out[1]
    SLICE_X5Y84          LUT4 (Prop_lut4_I2_O)        0.045     2.065 r  C1/A2/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.473     2.538    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.773 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.773    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/U2/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.498ns (65.309%)  route 0.796ns (34.691%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.599     1.518    C2/U2/CLK
    SLICE_X5Y85          FDCE                                         r  C2/U2/FSM_sequential_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  C2/U2/FSM_sequential_PS_reg[0]/Q
                         net (fo=10, routed)          0.158     1.817    C2/U2/Q[0]
    SLICE_X6Y84          LUT2 (Prop_lut2_I0_O)        0.048     1.865 r  C2/U2/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.638     2.503    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.309     3.813 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.813    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/U2/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.487ns (63.503%)  route 0.855ns (36.497%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.599     1.518    C2/U2/CLK
    SLICE_X5Y85          FDCE                                         r  C2/U2/FSM_sequential_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 f  C2/U2/FSM_sequential_PS_reg[0]/Q
                         net (fo=10, routed)          0.182     1.842    C2/U2/Q[0]
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.043     1.885 r  C2/U2/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.672     2.557    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     3.861 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.861    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/U2/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.496ns (62.350%)  route 0.904ns (37.650%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.599     1.518    C2/U2/CLK
    SLICE_X5Y85          FDCE                                         r  C2/U2/FSM_sequential_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  C2/U2/FSM_sequential_PS_reg[0]/Q
                         net (fo=10, routed)          0.158     1.817    C1/A2/Q[0]
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.045     1.862 r  C1/A2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.158     2.020    C1/A2/C2/digit_out[1]
    SLICE_X5Y84          LUT4 (Prop_lut4_I2_O)        0.049     2.069 r  C1/A2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.588     2.657    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.261     3.918 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.918    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/U2/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.482ns (60.440%)  route 0.970ns (39.560%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.599     1.518    C2/U2/CLK
    SLICE_X5Y85          FDCE                                         r  C2/U2/FSM_sequential_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  C2/U2/FSM_sequential_PS_reg[0]/Q
                         net (fo=10, routed)          0.158     1.817    C1/A2/Q[0]
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.045     1.862 r  C1/A2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.163     2.025    C1/A2/C2/digit_out[1]
    SLICE_X6Y84          LUT4 (Prop_lut4_I1_O)        0.045     2.070 r  C1/A2/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.649     2.719    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.970 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.970    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/U2/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.461ns (59.549%)  route 0.992ns (40.451%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.599     1.518    C2/U2/CLK
    SLICE_X5Y85          FDCE                                         r  C2/U2/FSM_sequential_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 f  C2/U2/FSM_sequential_PS_reg[0]/Q
                         net (fo=10, routed)          0.182     1.842    C2/U2/Q[0]
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.045     1.887 r  C2/U2/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.810     2.697    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.971 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.971    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/U2/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.579ns  (logic 1.557ns (60.389%)  route 1.021ns (39.611%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.599     1.518    C2/U2/CLK
    SLICE_X5Y85          FDCE                                         r  C2/U2/FSM_sequential_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  C2/U2/FSM_sequential_PS_reg[0]/Q
                         net (fo=10, routed)          0.158     1.817    C1/A2/Q[0]
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.045     1.862 r  C1/A2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.157     2.019    C1/A2/C2/digit_out[1]
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.048     2.067 r  C1/A2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.707     2.774    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.323     4.097 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.097    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/U2/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.508ns (58.058%)  route 1.090ns (41.942%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.599     1.518    C2/U2/CLK
    SLICE_X5Y85          FDCE                                         r  C2/U2/FSM_sequential_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  C2/U2/FSM_sequential_PS_reg[0]/Q
                         net (fo=10, routed)          0.158     1.817    C1/A2/Q[0]
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.045     1.862 r  C1/A2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.077     1.939    C1/A2/C2/digit_out[1]
    SLICE_X6Y84          LUT4 (Prop_lut4_I1_O)        0.045     1.984 r  C1/A2/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.855     2.839    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.117 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.117    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/U2/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.750ns  (logic 1.554ns (56.522%)  route 1.195ns (43.478%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.599     1.518    C2/U2/CLK
    SLICE_X5Y85          FDCE                                         r  C2/U2/FSM_sequential_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  C2/U2/FSM_sequential_PS_reg[0]/Q
                         net (fo=10, routed)          0.158     1.817    C1/A2/Q[0]
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.045     1.862 r  C1/A2/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.163     2.025    C1/A2/C2/digit_out[1]
    SLICE_X6Y84          LUT4 (Prop_lut4_I2_O)        0.046     2.071 r  C1/A2/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.875     2.946    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.322     4.268 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.268    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            C2/U1/count_value_reg[124]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.952ns  (logic 1.480ns (29.886%)  route 3.472ns (70.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  RST_IBUF_inst/O
                         net (fo=131, routed)         3.472     4.952    C2/U1/AR[0]
    SLICE_X2Y99          FDCE                                         f  C2/U1/count_value_reg[124]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.606     5.029    C2/U1/CLK
    SLICE_X2Y99          FDCE                                         r  C2/U1/count_value_reg[124]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            C2/U1/count_value_reg[125]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.952ns  (logic 1.480ns (29.886%)  route 3.472ns (70.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  RST_IBUF_inst/O
                         net (fo=131, routed)         3.472     4.952    C2/U1/AR[0]
    SLICE_X2Y99          FDCE                                         f  C2/U1/count_value_reg[125]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.606     5.029    C2/U1/CLK
    SLICE_X2Y99          FDCE                                         r  C2/U1/count_value_reg[125]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            C2/U1/count_value_reg[126]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.952ns  (logic 1.480ns (29.886%)  route 3.472ns (70.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  RST_IBUF_inst/O
                         net (fo=131, routed)         3.472     4.952    C2/U1/AR[0]
    SLICE_X2Y99          FDCE                                         f  C2/U1/count_value_reg[126]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.606     5.029    C2/U1/CLK
    SLICE_X2Y99          FDCE                                         r  C2/U1/count_value_reg[126]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            C2/U1/count_value_reg[127]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.952ns  (logic 1.480ns (29.886%)  route 3.472ns (70.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  RST_IBUF_inst/O
                         net (fo=131, routed)         3.472     4.952    C2/U1/AR[0]
    SLICE_X2Y99          FDCE                                         f  C2/U1/count_value_reg[127]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.606     5.029    C2/U1/CLK
    SLICE_X2Y99          FDCE                                         r  C2/U1/count_value_reg[127]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            C2/U1/count_value_reg[120]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 1.480ns (30.745%)  route 3.334ns (69.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  RST_IBUF_inst/O
                         net (fo=131, routed)         3.334     4.814    C2/U1/AR[0]
    SLICE_X2Y98          FDCE                                         f  C2/U1/count_value_reg[120]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.606     5.029    C2/U1/CLK
    SLICE_X2Y98          FDCE                                         r  C2/U1/count_value_reg[120]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            C2/U1/count_value_reg[121]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 1.480ns (30.745%)  route 3.334ns (69.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  RST_IBUF_inst/O
                         net (fo=131, routed)         3.334     4.814    C2/U1/AR[0]
    SLICE_X2Y98          FDCE                                         f  C2/U1/count_value_reg[121]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.606     5.029    C2/U1/CLK
    SLICE_X2Y98          FDCE                                         r  C2/U1/count_value_reg[121]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            C2/U1/count_value_reg[122]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 1.480ns (30.745%)  route 3.334ns (69.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  RST_IBUF_inst/O
                         net (fo=131, routed)         3.334     4.814    C2/U1/AR[0]
    SLICE_X2Y98          FDCE                                         f  C2/U1/count_value_reg[122]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.606     5.029    C2/U1/CLK
    SLICE_X2Y98          FDCE                                         r  C2/U1/count_value_reg[122]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            C2/U1/count_value_reg[123]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 1.480ns (30.745%)  route 3.334ns (69.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  RST_IBUF_inst/O
                         net (fo=131, routed)         3.334     4.814    C2/U1/AR[0]
    SLICE_X2Y98          FDCE                                         f  C2/U1/count_value_reg[123]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.606     5.029    C2/U1/CLK
    SLICE_X2Y98          FDCE                                         r  C2/U1/count_value_reg[123]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            C2/U1/count_value_reg[116]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.665ns  (logic 1.480ns (31.722%)  route 3.185ns (68.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  RST_IBUF_inst/O
                         net (fo=131, routed)         3.185     4.665    C2/U1/AR[0]
    SLICE_X2Y97          FDCE                                         f  C2/U1/count_value_reg[116]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.606     5.029    C2/U1/CLK
    SLICE_X2Y97          FDCE                                         r  C2/U1/count_value_reg[116]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            C2/U1/count_value_reg[117]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.665ns  (logic 1.480ns (31.722%)  route 3.185ns (68.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  RST_IBUF_inst/O
                         net (fo=131, routed)         3.185     4.665    C2/U1/AR[0]
    SLICE_X2Y97          FDCE                                         f  C2/U1/count_value_reg[117]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.606     5.029    C2/U1/CLK
    SLICE_X2Y97          FDCE                                         r  C2/U1/count_value_reg[117]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            C2/U1/count_value_reg[52]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.248ns (36.106%)  route 0.439ns (63.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  RST_IBUF_inst/O
                         net (fo=131, routed)         0.439     0.686    C2/U1/AR[0]
    SLICE_X2Y81          FDCE                                         f  C2/U1/count_value_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.868     2.033    C2/U1/CLK
    SLICE_X2Y81          FDCE                                         r  C2/U1/count_value_reg[52]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            C2/U1/count_value_reg[53]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.248ns (36.106%)  route 0.439ns (63.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  RST_IBUF_inst/O
                         net (fo=131, routed)         0.439     0.686    C2/U1/AR[0]
    SLICE_X2Y81          FDCE                                         f  C2/U1/count_value_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.868     2.033    C2/U1/CLK
    SLICE_X2Y81          FDCE                                         r  C2/U1/count_value_reg[53]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            C2/U1/count_value_reg[54]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.248ns (36.106%)  route 0.439ns (63.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  RST_IBUF_inst/O
                         net (fo=131, routed)         0.439     0.686    C2/U1/AR[0]
    SLICE_X2Y81          FDCE                                         f  C2/U1/count_value_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.868     2.033    C2/U1/CLK
    SLICE_X2Y81          FDCE                                         r  C2/U1/count_value_reg[54]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            C2/U1/count_value_reg[55]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.248ns (36.106%)  route 0.439ns (63.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  RST_IBUF_inst/O
                         net (fo=131, routed)         0.439     0.686    C2/U1/AR[0]
    SLICE_X2Y81          FDCE                                         f  C2/U1/count_value_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.868     2.033    C2/U1/CLK
    SLICE_X2Y81          FDCE                                         r  C2/U1/count_value_reg[55]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            C2/U1/count_value_reg[48]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.248ns (33.478%)  route 0.492ns (66.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  RST_IBUF_inst/O
                         net (fo=131, routed)         0.492     0.740    C2/U1/AR[0]
    SLICE_X2Y80          FDCE                                         f  C2/U1/count_value_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.867     2.032    C2/U1/CLK
    SLICE_X2Y80          FDCE                                         r  C2/U1/count_value_reg[48]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            C2/U1/count_value_reg[49]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.248ns (33.478%)  route 0.492ns (66.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  RST_IBUF_inst/O
                         net (fo=131, routed)         0.492     0.740    C2/U1/AR[0]
    SLICE_X2Y80          FDCE                                         f  C2/U1/count_value_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.867     2.032    C2/U1/CLK
    SLICE_X2Y80          FDCE                                         r  C2/U1/count_value_reg[49]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            C2/U1/count_value_reg[50]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.248ns (33.478%)  route 0.492ns (66.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  RST_IBUF_inst/O
                         net (fo=131, routed)         0.492     0.740    C2/U1/AR[0]
    SLICE_X2Y80          FDCE                                         f  C2/U1/count_value_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.867     2.032    C2/U1/CLK
    SLICE_X2Y80          FDCE                                         r  C2/U1/count_value_reg[50]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            C2/U1/count_value_reg[51]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.248ns (33.478%)  route 0.492ns (66.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  RST_IBUF_inst/O
                         net (fo=131, routed)         0.492     0.740    C2/U1/AR[0]
    SLICE_X2Y80          FDCE                                         f  C2/U1/count_value_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.867     2.032    C2/U1/CLK
    SLICE_X2Y80          FDCE                                         r  C2/U1/count_value_reg[51]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            C2/U1/count_value_reg[56]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.248ns (33.058%)  route 0.502ns (66.942%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  RST_IBUF_inst/O
                         net (fo=131, routed)         0.502     0.750    C2/U1/AR[0]
    SLICE_X2Y82          FDCE                                         f  C2/U1/count_value_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.869     2.034    C2/U1/CLK
    SLICE_X2Y82          FDCE                                         r  C2/U1/count_value_reg[56]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            C2/U1/count_value_reg[57]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.248ns (33.058%)  route 0.502ns (66.942%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  RST_IBUF_inst/O
                         net (fo=131, routed)         0.502     0.750    C2/U1/AR[0]
    SLICE_X2Y82          FDCE                                         f  C2/U1/count_value_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.869     2.034    C2/U1/CLK
    SLICE_X2Y82          FDCE                                         r  C2/U1/count_value_reg[57]/C





