// Seed: 1838576096
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_12;
  assign id_8 = 1;
  assign id_4 = id_10;
  assign id_5 = 1;
  wire id_13;
  wire id_14;
  assign id_11 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1
);
  wire id_3;
  wire id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3, id_4, id_3, id_3, id_4
  );
endmodule
