/*lwswexceptæ¨¡å—
	LHæŒ‡ä»¤çš„è®¿å­˜åœ°å?ä¸æ˜¯2çš„æ•´æ•°å?æˆ–LWæŒ‡ä»¤çš„è®¿å­˜åœ°å?ä¸æ˜¯4çš„æ•´æ•°å?ä¼šè§¦å‘åœ°å€é”™ä¾‹å¤–adelM
    SHæŒ‡ä»¤çš„è®¿å­˜åœ°å?ä¸æ˜¯2çš„æ•´æ•°å?æˆ–SWæŒ‡ä»¤çš„è®¿å­˜åœ°å?ä¸æ˜¯4çš„æ•´æ•°å?ä¼šè§¦å‘åœ°å€é”™ä¾‹å¤–adesM
    adelM: address exception of load instruction in MEM stage
    adesM: address exception of save instruction in MEM stage
*/
`timescale 1ns / 1ps
`include "defines.vh"

module addr_except(
    input [31:0] addrs,     //è®¿å­˜åœ°å€
    input [5:0] alucontrolM,//è®¿å­˜ç±»å‹
    output reg adelM,       //LHã€LWæŒ‡ä»¤åœ°å€é”™ä¾‹å¤?
    output reg adesM        //LHã€LWæŒ‡ä»¤åœ°å€é”™ä¾‹å¤?
    );
    
    always@(*) begin
        adelM <= 1'b0;      //èµ‹åˆå€?,å¦åˆ™ç”Ÿæˆlatch
        adesM <= 1'b0;
        case (alucontrolM)
             6'b010001: if (addrs[1:0] != 2'b00 & addrs[1:0] != 2'b10 ) begin
                adelM <= 1'b1;
            end
             6'b010001: if ( addrs[1:0] != 2'b00 & addrs[1:0] != 2'b10 ) begin
                adelM <= 1'b1;
            end
             6'b010001: if ( addrs[1:0] != 2'b00 ) begin
                adelM <= 1'b1;
            end
             6'b010001: if (addrs[1:0] != 2'b00 & addrs[1:0] != 2'b10 ) begin
                adesM <= 1'b1;
            end
             6'b010001: if ( addrs[1:0] != 2'b00 ) begin
                adesM <= 1'b1;
            end
            default: begin
                adelM <= 1'b0;
                adesM <= 1'b0;
            end
        endcase
    end
endmodule
