# Tue Sep  7 12:44:54 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: SVMM

Implementation : synthesis
Synopsys Generic Technology Mapper, Version map202003act, Build 160R, Built Oct 22 2020 12:05:41, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 129MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 129MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 189MB peak: 189MB)

@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3233:39:3233:56|Tristate driver ARVALID_IS15 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARVALID_IS15 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3232:39:3232:55|Tristate driver ARPROT_IS15_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARPROT_IS15_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3232:39:3232:55|Tristate driver ARPROT_IS15_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARPROT_IS15_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3232:39:3232:55|Tristate driver ARPROT_IS15_3 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARPROT_IS15_3 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3231:39:3231:56|Tristate driver ARCACHE_IS15_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARCACHE_IS15_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3231:39:3231:56|Tristate driver ARCACHE_IS15_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARCACHE_IS15_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3231:39:3231:56|Tristate driver ARCACHE_IS15_3 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARCACHE_IS15_3 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3231:39:3231:56|Tristate driver ARCACHE_IS15_4 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARCACHE_IS15_4 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3230:39:3230:55|Tristate driver ARLOCK_IS15_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARLOCK_IS15_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3230:39:3230:55|Tristate driver ARLOCK_IS15_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARLOCK_IS15_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":553:8:553:9|Removing sequential instance top_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1 because it is equivalent to instance top_sb_0.CORERESETP_0.sm1_areset_n_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":781:8:781:9|Removing sequential instance top_sb_0.CORERESETP_0.sm1_areset_n_clk_base because it is equivalent to instance top_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":3992:3:3992:8|Removing sequential instance genblk61\.cnt0_outstndg[31:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":2676:3:2676:8|Removing sequential instance genblk29\.cnt0_id[31:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":2104:3:2104:8|Removing sequential instance genblk13\.cnt3[31:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1912:3:1912:8|Removing sequential instance genblk9\.cnt2[31:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1721:3:1721:8|Removing sequential instance genblk5\.cnt1[31:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":3992:3:3992:8|Removing sequential instance genblk61\.outstnd_wr0_waddr[15:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":2676:3:2676:8|Removing sequential instance genblk29\.pending_id_wr0_waddr[15:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":3992:3:3992:8|Removing sequential instance genblk61\.outstnd_wr0[3:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":2676:3:2676:8|Removing sequential instance genblk29\.pending_id_wr0[3:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":2026:3:2026:8|Removing sequential instance inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.SLAVE_SELECT_WADDRCH_M_r[16:12] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":2309:3:2309:8|Removing sequential instance genblk3\.master_stage0.genblk10\.AWID_msb_lat[7:0] (in view: COREAXI_LIB.top_sb_COREAXI_0_COREAXI_Z1_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":2447:3:2447:8|Removing sequential instance genblk3\.master_stage0.ID_cnt[31:0] (in view: COREAXI_LIB.top_sb_COREAXI_0_COREAXI_Z1_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_reset_sync.vhd":59:6:59:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_RST_H.reset_sync_2 because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_RST_A.reset_sync_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_reset_sync.vhd":59:6:59:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_RST_H.reset_sync_1 because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_RST_A.reset_sync_1. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":1810:6:1810:9|ROM SLAVE_SELECT_RADDRCH_M_cnst[16:12] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":1810:6:1810:9|ROM SLAVE_SELECT_RADDRCH_M_cnst[16:12] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":1810:6:1810:9|Found ROM SLAVE_SELECT_RADDRCH_M_cnst[16:12] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) with 16 words by 5 bits.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_3(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_3(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|Found ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_3(rtl)) with 1 words by 6 bits.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_2(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_2(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|Found ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_2(rtl)) with 1 words by 6 bits.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_1(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_1(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|Found ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_1(rtl)) with 1 words by 6 bits.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_0(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_0(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|Found ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_0(rtl)) with 1 words by 6 bits.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\synchronizer_ahbtoaxi.vhd":78:6:78:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBtoAXI_sync.synchronizer_2[1:0] because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_AHBtoAXI_sync.synchronizer_1[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":502:3:502:8|Removing sequential instance rd_wdcntr[3:0] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":524:3:524:8|Removing sequential instance rd_rdcntr[3:0] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":2009:3:2009:8|Removing sequential instance SLAVE_SELECT_RADDRCH_M_r[16:12] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 188MB peak: 200MB)

Encoding state machine COREAXI_0.genblk2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[5:0] (in view: work.top_sb(rtl))
original code -> new code
   00000 -> 000001
   01101 -> 000010
   01110 -> 000100
   01111 -> 001000
   10000 -> 010000
   10001 -> 100000
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_16sto1m.v":611:3:611:8|Register bit COREAXI_0.genblk2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[4] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_16sto1m.v":611:3:611:8|Register bit COREAXI_0.genblk2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[3] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_16sto1m.v":611:3:611:8|Register bit COREAXI_0.genblk2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[2] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_16sto1m.v":611:3:611:8|Register bit COREAXI_0.genblk2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[1] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO230 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1527:3:1527:8|Found up-down counter in view:work.top_sb(rtl) instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.cnt0[31:0]  
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance COREAXI_0.genblk23\.slave_stage16.genblk1\.AWADDR_S[0] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance COREAXI_0.genblk23\.slave_stage16.genblk1\.AWSIZE_S[2] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance COREAXI_0.genblk23\.slave_stage16.genblk1\.ARADDR_S[0] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance COREAXI_0.genblk23\.slave_stage16.genblk1\.ARSIZE_S[2] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":2654:3:2654:8|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.pending_wraddr_gnt[0] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":2654:3:2654:8|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.pending_wraddr_gnt[1] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":582:3:582:8|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.AWADDR_IS[0] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":582:3:582:8|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.AWSIZE_IS[2] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":629:9:629:14|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.genblk1\.AWADDR_IS_int[0] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":629:9:629:14|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.genblk1\.AWSIZE_IS_int[2] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance COREAXI_0.genblk3\.master_stage0.genblk4\.AWADDR_M_INPFF1[0] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance COREAXI_0.genblk3\.master_stage0.genblk4\.AWSIZE_M_INPFF1[2] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Register bit COREAXI_0.genblk3\.master_stage0.genblk4\.ARLOCK_M_INPFF1[0] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Register bit COREAXI_0.genblk3\.master_stage0.genblk4\.AWLOCK_M_INPFF1[0] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":240:8:240:9|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1647:9:1647:14|Register bit COREAXI_0.genblk3\.master_stage0.genblk4\.BRESP_M_pulse[1] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":2236:9:2236:14|Sequential instance top_sb_0.COREAXI_0.genblk3.master_stage0.genblk8.BRESP_M[1] is reduced to a combinational gate by constant propagation.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing instance top_sb_0.COREAXI_0.genblk3.master_stage0.genblk4.ARLEN_M_INPFF1[1] because it is equivalent to instance top_sb_0.COREAXI_0.genblk3.master_stage0.genblk4.ARLEN_M_INPFF1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine current_state[0:7] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(translated))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance HTRANS_d_xhdl16[0] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HTRANS_undef_d[0] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: FX403 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":87:10:87:13|Property "block_ram" or "no_rw_check" found for RAM U_WRCH_RAM.mem2[63:32] with specified coding style. Inferring block RAM.
@N: FX403 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":86:10:86:13|Property "block_ram" or "no_rw_check" found for RAM U_WRCH_RAM.mem1[31:0] with specified coding style. Inferring block RAM.
@N: FX403 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":86:10:86:13|Property "block_ram" or "no_rw_check" found for RAM U_WRCH_RAM.mem1[31:0] with specified coding style. Inferring block RAM.
@N: FX403 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":87:10:87:13|Property "block_ram" or "no_rw_check" found for RAM U_WRCH_RAM.mem2[63:32] with specified coding style. Inferring block RAM.
@N: FX403 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":87:10:87:13|Property "block_ram" or "no_rw_check" found for RAM U_WRCH_RAM.mem2[63:32] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":87:10:87:13|RAM U_WRCH_RAM.mem2[63:32] (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX_32_64_32(translated)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":86:10:86:13|Property "block_ram" or "no_rw_check" found for RAM U_WRCH_RAM.mem1[31:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":86:10:86:13|RAM U_WRCH_RAM.mem1[31:0] (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX_32_64_32(translated)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrchannelfifo.vhd":358:57:359:50|Found 31 by 31 bit equality operator ('==') un13_writefull (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX_32_64_32(translated))
@N: MF179 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrchannelfifo.vhd":348:44:348:66|Found 33 by 33 bit equality operator ('==') Gen_Empty\.fifo_empty_xhdl3 (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX_32_64_32(translated))
Encoding state machine axi_current_state[0:5] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX_32_32_32_64_0_0(translated))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine axi_wstrb[0:25] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX_32_32_32_64_0_0(translated))
original code -> new code
   00000000 -> 00000000000000000000000001
   00000001 -> 00000000000000000000000010
   00000010 -> 00000000000000000000000100
   00000011 -> 00000000000000000000001000
   00000100 -> 00000000000000000000010000
   00000110 -> 00000000000000000000100000
   00001000 -> 00000000000000000001000000
   00001100 -> 00000000000000000010000000
   00001111 -> 00000000000000000100000000
   00010000 -> 00000000000000001000000000
   00011000 -> 00000000000000010000000000
   00011110 -> 00000000000000100000000000
   00100000 -> 00000000000001000000000000
   00110000 -> 00000000000010000000000000
   00111100 -> 00000000000100000000000000
   01000000 -> 00000000001000000000000000
   01100000 -> 00000000010000000000000000
   01111000 -> 00000000100000000000000000
   10000000 -> 00000001000000000000000000
   11000000 -> 00000010000000000000000000
   11100000 -> 00000100000000000000000000
   11110000 -> 00001000000000000000000000
   11111000 -> 00010000000000000000000000
   11111100 -> 00100000000000000000000000
   11111110 -> 01000000000000000000000000
   11111111 -> 10000000000000000000000000
@N: FX403 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_rdch_ram.vhd":84:10:84:13|Property "block_ram" or "no_rw_check" found for RAM U_RDCH_RAM.mem1[31:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_rdch_ram.vhd":84:10:84:13|RAM U_RDCH_RAM.mem1[31:0] (in view: work.CoreAHBLtoAXI_RDCHANNELFIFOHX_32_64_32(translated)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_rdchannelfifo.vhd":313:57:314:50|Found 31 by 31 bit equality operator ('==') un13_writefull (in view: work.CoreAHBLtoAXI_RDCHANNELFIFOHX_32_64_32(translated))
@N: MF179 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_rdchannelfifo.vhd":303:44:303:66|Found 33 by 33 bit equality operator ('==') Gen_Empty\.fifo_empty_xhdl3 (in view: work.CoreAHBLtoAXI_RDCHANNELFIFOHX_32_64_32(translated))
Encoding state machine wr_curr_state[9:0] (in view: COREAXI_LIB.axi_WA_ARBITER_Z8_layer1(verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   1010 -> 0001000000
   1011 -> 0010000000
   1100 -> 0100000000
   1101 -> 1000000000
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":258:3:258:8|Removing sequential instance wr_curr_state[7] (in view: COREAXI_LIB.axi_WA_ARBITER_Z8_layer1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":258:3:258:8|Removing sequential instance wr_curr_state[8] (in view: COREAXI_LIB.axi_WA_ARBITER_Z8_layer1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":258:3:258:8|Removing sequential instance wr_curr_state[9] (in view: COREAXI_LIB.axi_WA_ARBITER_Z8_layer1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":258:3:258:8|Removing sequential instance wr_curr_state[3] (in view: COREAXI_LIB.axi_WA_ARBITER_Z8_layer1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":258:3:258:8|Removing sequential instance wr_curr_state[4] (in view: COREAXI_LIB.axi_WA_ARBITER_Z8_layer1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":258:3:258:8|Removing sequential instance wr_curr_state[5] (in view: COREAXI_LIB.axi_WA_ARBITER_Z8_layer1(verilog)) because it does not drive other instances.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":266:4:266:9|Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_wa_channel.genblk1.inst_wrmatrix_4Mto1S.UWA_ARBITER.wr_owner_r[3] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_wa_channel.genblk1.inst_wrmatrix_4Mto1S.UWA_ARBITER.wr_owner_r[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":266:4:266:9|Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_wa_channel.genblk1.inst_wrmatrix_4Mto1S.UWA_ARBITER.wr_owner_r[2] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_wa_channel.genblk1.inst_wrmatrix_4Mto1S.UWA_ARBITER.wr_owner_r[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine rd_curr_state[13:0] (in view: COREAXI_LIB.axi_RA_ARBITER_Z13_layer1(verilog))
original code -> new code
   0000 -> 00000000000001
   0001 -> 00000000000010
   0010 -> 00000000000100
   0011 -> 00000000001000
   0100 -> 00000000010000
   0101 -> 00000000100000
   0110 -> 00000001000000
   0111 -> 00000010000000
   1000 -> 00000100000000
   1001 -> 00001000000000
   1010 -> 00010000000000
   1011 -> 00100000000000
   1100 -> 01000000000000
   1101 -> 10000000000000
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Sequential instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.rd_curr_state[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Sequential instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.rd_curr_state[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Sequential instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.rd_curr_state[9] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Removing sequential instance rd_curr_state[11] (in view: COREAXI_LIB.axi_RA_ARBITER_Z13_layer1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Removing sequential instance rd_curr_state[12] (in view: COREAXI_LIB.axi_RA_ARBITER_Z13_layer1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Removing sequential instance rd_curr_state[13] (in view: COREAXI_LIB.axi_RA_ARBITER_Z13_layer1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Removing sequential instance rd_curr_state[3] (in view: COREAXI_LIB.axi_RA_ARBITER_Z13_layer1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Removing sequential instance rd_curr_state[4] (in view: COREAXI_LIB.axi_RA_ARBITER_Z13_layer1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Removing sequential instance rd_curr_state[5] (in view: COREAXI_LIB.axi_RA_ARBITER_Z13_layer1(verilog)) because it does not drive other instances.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":222:7:222:12|Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.genblk1.AR_MASGNT_MI[3] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.genblk1.AR_MASGNT_MI[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":222:7:222:12|Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.genblk1.AR_MASGNT_MI[2] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.genblk1.AR_MASGNT_MI[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine axi_state[0:9] (in view: coresdr_axi_lib.CORESDR_AXI_19_3_10_13_2_4_16_5_2_2_2_8_8_2_2_2_10000_390_0_0(trans))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1343:6:1343:7|Register bit B_SIZE_reg[3] (in view view:coresdr_axi_lib.CORESDR_AXI_19_3_10_13_2_4_16_5_2_2_2_8_8_2_2_2_10000_390_0_0(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[9] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[8] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[7] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[6] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[5] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[4] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[3] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[2] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[1] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.p_shift[0] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.m_shift[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.p_req because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.m_shift[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":410:16:410:101|Found 16 by 16 bit equality operator ('==') cmd_p\.0\.un1_line_i_0 (in view: coresdr_axi_lib.fastsdram_31_3_10_14_2_4(rtl))
@N: MF179 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":410:16:410:101|Found 16 by 16 bit equality operator ('==') cmd_p\.1\.un1_rowaddr_int (in view: coresdr_axi_lib.fastsdram_31_3_10_14_2_4(rtl))
@N: MF179 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":410:16:410:101|Found 16 by 16 bit equality operator ('==') cmd_p\.2\.un1_rowaddr_int (in view: coresdr_axi_lib.fastsdram_31_3_10_14_2_4(rtl))
@N: MF179 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":410:16:410:101|Found 16 by 16 bit equality operator ('==') cmd_p\.3\.un1_rowaddr_int (in view: coresdr_axi_lib.fastsdram_31_3_10_14_2_4(rtl))
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[5] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[1] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":349:4:349:5|Removing sequential instance pcable_shift[2] (in view: coresdr_axi_lib.openbank_2_14(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":95:4:95:5|Register bit line[13] (in view view:coresdr_axi_lib.openbank_2_14(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.3.openbank_r1_i.ras_shift[4] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.0.openbank_r1_i.ras_shift[4] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.1.openbank_r1_i.ras_shift[4] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.2.openbank_r1_i.ras_shift[4] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.3.openbank_r1_i.ras_shift[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.0.openbank_r1_i.ras_shift[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.1.openbank_r1_i.ras_shift[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.2.openbank_r1_i.ras_shift[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.3.openbank_r1_i.ras_shift[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.0.openbank_r1_i.ras_shift[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.1.openbank_r1_i.ras_shift[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.2.openbank_r1_i.ras_shift[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.3.openbank_r1_i.ras_shift[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.0.openbank_r1_i.ras_shift[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.1.openbank_r1_i.ras_shift[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.2.openbank_r1_i.ras_shift[1] is reduced to a combinational gate by constant propagation. 

Starting factoring (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 211MB peak: 271MB)

@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance U_AHBAccCntrl.HSIZE_undef_d[2] (in view: work.top_sb_COREAHBLTOAXI_0_COREAHBLTOAXI_19_32_32_32_64_0_0(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1388:6:1388:7|Removing sequential instance U_AXIAccCntrl.latch_wr_resp[1] (in view: work.top_sb_COREAHBLTOAXI_0_COREAHBLTOAXI_19_32_32_32_64_0_0(translated)) because it does not drive other instances.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":238:4:238:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.3.openbank_r1_i.rc_shift[8] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.cke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":238:4:238:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.0.openbank_r1_i.rc_shift[8] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.cke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":238:4:238:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.1.openbank_r1_i.rc_shift[8] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.cke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":238:4:238:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.2.openbank_r1_i.rc_shift[8] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.cke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":432:4:432:5|Removing sequential instance bcount[3] (in view: coresdr_axi_lib.fastsdram_31_3_10_14_2_4(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr.vhd":256:8:256:9|Removing sequential instance SA[13] (in view: coresdr_axi_lib.CORESDR_work_top_rtl_0layer0(rtl)) because it does not drive other instances.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":621:9:621:14|Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.genblk1.ARLEN_IS_int[1] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.genblk1.ARLEN_IS_int[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":556:3:556:8|Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.ARLEN_IS[1] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.ARLEN_IS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing instance top_sb_0.COREAXI_0.genblk23.slave_stage16.genblk1.ARLEN_S[1] because it is equivalent to instance top_sb_0.COREAXI_0.genblk23.slave_stage16.genblk1.ARLEN_S[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":556:3:556:8|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_ra_channel.genblk1\.inst_rdmatrix_4Mto1S.ARADDR_IS[0] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":556:3:556:8|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_ra_channel.genblk1\.inst_rdmatrix_4Mto1S.ARSIZE_IS[2] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":621:9:621:14|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_ra_channel.genblk1\.inst_rdmatrix_4Mto1S.genblk1\.ARADDR_IS_int[0] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":621:9:621:14|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_ra_channel.genblk1\.inst_rdmatrix_4Mto1S.genblk1\.ARSIZE_IS_int[2] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance COREAXI_0.genblk3\.master_stage0.genblk4\.ARADDR_M_INPFF1[0] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance COREAXI_0.genblk3\.master_stage0.genblk4\.ARSIZE_M_INPFF1[2] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":266:4:266:9|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.UWA_ARBITER.wr_owner_r[1] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":222:7:222:12|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_ra_channel.genblk1\.inst_rdmatrix_4Mto1S.URA_ARBITER0.genblk1\.AR_MASGNT_MI[1] (in view: work.top_sb(rtl)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 229MB peak: 271MB)

@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":820:6:820:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.HSIZE_sync[2] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HSIZE_d_xhdl17[2] (in view: work.top(rtl)) because it does not drive other instances.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wresp_channel.v":600:3:600:8|Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.inst_matrix_m0.inst_wresp_channel.BRESP_IM[0] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[8] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[4] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[5] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[3] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[2] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":880:4:880:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.wshift[7] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.rshift[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":880:4:880:5|Removing sequential instance rshift[10] (in view: coresdr_axi_lib.fastsdram_31_3_10_14_2_4(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[1] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":291:6:291:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.wr_resp_reg[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":291:6:291:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.wr_resp_reg[1] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":459:6:459:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.current_state[3] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1388:6:1388:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.latch_wr_resp[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":2236:9:2236:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk8\.BRESP_M[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1549:9:1549:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.BRESP_M_INPFF1[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1647:9:1647:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.BRESP_M_pulse[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[1] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1143:6:1143:7|Removing sequential instance top_sb_0.MSS_SMC_0.SA[13] (in view: work.top(rtl)) because it does not drive other instances.
@A: BN291 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1143:6:1143:7|Boundary register top_sb_0.MSS_SMC_0.SA[13] (in view: work.top(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 233MB peak: 271MB)

@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[10] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[6] (in view: work.top(rtl)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 233MB peak: 271MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 235MB peak: 271MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:16s; Memory used current: 235MB peak: 271MB)

@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1527:3:1527:8|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[9] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1527:3:1527:8|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[8] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1527:3:1527:8|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[5] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1527:3:1527:8|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[4] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1527:3:1527:8|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[1] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1527:3:1527:8|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1527:3:1527:8|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[13] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1527:3:1527:8|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[12] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":588:6:588:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.axi_wstrb[25] (in view: work.top(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:18s; Memory used current: 235MB peak: 271MB)


Finished technology mapping (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 283MB peak: 283MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:20s		   -15.04ns		3573 /      2629
   2		0h:00m:20s		   -14.93ns		3391 /      2629
@N: FX271 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\work\top_sb\top_sb.vhd":2730:0:2730:14|Replicating instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.m58_N_6_i (in view: work.top(rtl)) with 40 loads 3 times to improve timing.
@N: FX271 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":657:8:657:9|Replicating instance top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel (in view: work.top(rtl)) with 74 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   3		0h:00m:22s		   -14.80ns		3398 /      2631
   4		0h:00m:22s		   -13.23ns		3399 /      2631
   5		0h:00m:22s		   -13.11ns		3400 /      2631
@N: FX271 :|Replicating instance top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.m58 (in view: work.top(rtl)) with 41 loads 2 times to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 2 LUTs via timing driven replication


   6		0h:00m:23s		   -13.31ns		3403 /      2631
   7		0h:00m:23s		   -12.60ns		3406 /      2631
   8		0h:00m:23s		   -13.05ns		3407 /      2631
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":629:9:629:14|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.genblk1\.AWADDR_IS_int[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":629:9:629:14|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.genblk1\.AWADDR_IS_int[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":629:9:629:14|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.genblk1\.AWADDR_IS_int[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":629:9:629:14|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.genblk1\.AWADDR_IS_int[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.AWADDR_M_INPFF1[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.AWADDR_M_INPFF1[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.AWADDR_M_INPFF1[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.AWADDR_M_INPFF1[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.ARADDR_M_INPFF1[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.ARADDR_M_INPFF1[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.ARADDR_M_INPFF1[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.ARADDR_M_INPFF1[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.ARADDR_S[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.ARADDR_S[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.ARADDR_S[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.ARADDR_S[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.AWADDR_S[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.AWADDR_S[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.AWADDR_S[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.AWADDR_S[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":582:3:582:8|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.AWADDR_IS[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":582:3:582:8|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.AWADDR_IS[30] (in view: work.top(rtl)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synlog\top_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N: FP130 |Promoting Net top_sb_0.MSS_HPMS_READY_int_arst on CLKINT  I_823 
@N: FP130 |Promoting Net top_sb_0.COREAHBLTOAXI_0.reset_sync_1_arst_0 on CLKINT  I_824 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 287MB peak: 287MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 287MB peak: 287MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 2603 clock pin(s) of sequential element(s)
0 instances converted, 2603 sequential instances remain driven by gated/generated clocks

======================================================================= Gated/Generated Clocks =======================================================================
Clock Tree ID     Driving Element             Drive Element Type     Fanout     Sample Instance                Explanation                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_sb_0.CCC_0.CCC_INST     CCC                    2603       top_sb_0.MSS_SMC_0.R_VALID     No gated clock conversion method for cell cell:ACG4.SLE
======================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 247MB peak: 287MB)

Writing Analyst data base C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synwork\top_m.srm
Warning: Found 1 combinational loops!
@W: BN137 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":506:6:506:9|Found combinational loop during mapping at net top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNIG6UE
1) instance HREADYOUT_iv (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(netlist)), output net HREADYOUT_iv_RNIG6UE (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(netlist))
    net        top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNIG6UE
    input  pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU/B
    instance   top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU (cell CFG4)
    output pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU/Y
    net        top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un13_valid_ahbcmd_rd_undef
    input  pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1/D
    instance   top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1 (cell CFG4)
    output pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1/Y
    net        top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1
    input  pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv/B
    instance   top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv (cell CFG4)
    output pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv/Y
    net        top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.HREADYOUT_iv_RNIG6UE
End of loops

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:27s; Memory used current: 276MB peak: 287MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\top.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
Writing FDC file C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\top_synplify.fdc

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:28s; Memory used current: 279MB peak: 287MB)


Start final timing analysis (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 273MB peak: 287MB)

Warning: Found 1 combinational loops!
@W: BN137 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":506:6:506:9|Found combinational loop during mapping at net top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNIG6UE
1) instance HREADYOUT_iv (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(netlist)), output net HREADYOUT_iv_RNIG6UE (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(netlist))
    net        top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNIG6UE
    input  pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU/B
    instance   top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU (cell CFG4)
    output pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU/Y
    net        top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un13_valid_ahbcmd_rd_undef
    input  pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1/D
    instance   top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1 (cell CFG4)
    output pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1/Y
    net        top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1
    input  pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv/B
    instance   top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv (cell CFG4)
    output pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv/Y
    net        top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.HREADYOUT_iv_RNIG6UE
End of loops
@W: MT246 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\work\top_sb\osc_0\top_sb_osc_0_osc.vhd":36:4:36:11|Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\work\top_sb\ccc_0\top_sb_ccc_0_fccc.vhd":106:4:106:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock top_sb_CCC_0_FCCC|GL2_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_sb_0.CCC_0.GL2_net.


##### START OF TIMING REPORT #####[
# Timing report written on Tue Sep  7 12:45:25 2021
#


Top view:               top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\designer\top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -9.768

                                             Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                               Frequency     Frequency     Period        Period        Slack      Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_CCC_0_FCCC|GL2_net_inferred_clock     100.0 MHz     50.6 MHz      10.000        19.768        -9.768     inferred     Inferred_clkgroup_0
System                                       100.0 MHz     895.2 MHz     10.000        1.117         8.883      system       system_clkgroup    
================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                  Ending                                    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                    System                                    |  10.000      8.883   |  No paths    -      |  No paths    -      |  No paths    -    
top_sb_CCC_0_FCCC|GL2_net_inferred_clock  top_sb_CCC_0_FCCC|GL2_net_inferred_clock  |  10.000      -9.768  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_sb_CCC_0_FCCC|GL2_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                          Starting                                                                                                                             Arrival           
Instance                                                                  Reference                                    Type        Pin                      Net                                                Time        Slack 
                                                                          Clock                                                                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                      top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_025     F_BRESP_HRESP0[1]        top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HTRANS[1]     4.945       -9.768
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                      top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_025     F_RDATA_HRDATA01[29]     top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HADDR[29]     3.830       -9.194
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                      top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_025     F_RDATA_HRDATA01[30]     top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HADDR[30]     3.857       -9.157
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                      top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_025     F_BRESP_HRESP0[0]        top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HTRANS[0]     4.343       -9.088
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                      top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_025     F_RDATA_HRDATA01[31]     top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HADDR[31]     3.837       -8.503
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                      top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_025     F_RDATA_HRDATA01[28]     top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HADDR[28]     4.105       -8.369
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                      top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_025     F_BVALID                 top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HLOCK         3.969       -8.139
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_fast     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE         Q                        masterRegAddrSel_fast                              0.108       -5.726
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[29]              top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE         Q                        regHADDR[29]                                       0.108       -5.269
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[30]              top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE         Q                        regHADDR[30]                                       0.108       -5.180
=================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                                                         Required           
Instance                                                     Reference                                    Type     Pin     Net                Time         Slack 
                                                             Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[3]        top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       SUM_N_8_i          9.745        -9.768
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[4]        top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       SUM_1[4]           9.745        -9.726
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[0]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      m58_N_6_i_fast     9.662        -9.378
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[1]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      m58_N_6_i_fast     9.662        -9.378
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[2]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      m58_N_6_i_fast     9.662        -9.378
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[3]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      m58_N_6_i_fast     9.662        -9.378
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[4]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      m58_N_6_i_fast     9.662        -9.378
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[5]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      m58_N_6_i_fast     9.662        -9.378
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[6]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      m58_N_6_i_fast     9.662        -9.378
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[7]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      m58_N_6_i_fast     9.662        -9.378
=================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      19.513
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.768

    Number of logic level(s):                14
    Starting point:                          top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST / F_BRESP_HRESP0[1]
    Ending point:                            top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[3] / D
    The start point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                   Pin                   Pin               Arrival      No. of    
Name                                                                                                 Type        Name                  Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                                                 MSS_025     F_BRESP_HRESP0[1]     Out     4.945     4.945 f      -         
top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HTRANS[1]                                                       Net         -                     -       0.815     -            4         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_rep1_RNIP56D1                       CFG4        D                     In      -         5.760 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_rep1_RNIP56D1                       CFG4        Y                     Out     0.288     6.047 f      -         
masterRegAddrSel_rep1_RNIP56D1                                                                       Net         -                     -       0.745     -            3         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNI9K173[28]                           CFG4        D                     In      -         6.793 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNI9K173[28]                           CFG4        Y                     Out     0.288     7.080 f      -         
xhdl1221[10]                                                                                         Net         -                     -       0.977     -            9         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNI9BVG3[0]     CFG4        B                     In      -         8.057 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNI9BVG3[0]     CFG4        Y                     Out     0.164     8.221 f      -         
CoreAHBLite_0_AHBmslave10_HSELx                                                                      Net         -                     -       1.834     -            79        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNIP56F4[0]     CFG4        D                     In      -         10.055 f     -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNIP56F4[0]     CFG4        Y                     Out     0.288     10.343 f     -         
N_56_i                                                                                               Net         -                     -       1.110     -            12        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.g0_4                                                          CFG4        D                     In      -         11.453 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.g0_4                                                          CFG4        Y                     Out     0.317     11.770 r     -         
g0_4                                                                                                 Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        A                     In      -         12.019 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        Y                     Out     0.077     12.096 r     -         
un13_valid_ahbcmd_rd_undef                                                                           Net         -                     -       1.119     -            13        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1                                                CFG4        D                     In      -         13.215 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1                                                CFG4        Y                     Out     0.326     13.541 f     -         
HREADYOUT_iv_1                                                                                       Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv                                                  CFG4        B                     In      -         13.789 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv                                                  CFG4        Y                     Out     0.148     13.938 r     -         
HREADYOUT_iv_RNIG6UE                                                                                 Net         -                     -       1.117     -            18        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        B                     In      -         15.055 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        Y                     Out     0.165     15.220 r     -         
un13_valid_ahbcmd_rd_undef                                                                           Net         -                     -       1.119     -            13        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1_N_2L1                                     CFG4        D                     In      -         16.338 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1_N_2L1                                     CFG4        Y                     Out     0.326     16.664 f     -         
un1_burst_num_r_1_1_N_2L1                                                                            Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1[4]                                        CFG4        C                     In      -         16.913 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1[4]                                        CFG4        Y                     Out     0.223     17.136 r     -         
un1_burst_num_r_1_1[4]                                                                               Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1[4]                                          CFG4        D                     In      -         17.384 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1[4]                                          CFG4        Y                     Out     0.326     17.711 r     -         
un1_burst_num_r_1[4]                                                                                 Net         -                     -       0.815     -            4         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_m6_i                                  CFG4        D                     In      -         18.525 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_m6_i                                  CFG4        Y                     Out     0.326     18.851 r     -         
SUM_N_4                                                                                              Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_N_8_i                                 CFG4        B                     In      -         19.100 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_N_8_i                                 CFG4        Y                     Out     0.165     19.264 r     -         
SUM_N_8_i                                                                                            Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[3]                                                SLE         D                     In      -         19.513 r     -         
================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.768 is 8.628(43.6%) logic and 11.140(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      19.471
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.726

    Number of logic level(s):                14
    Starting point:                          top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST / F_BRESP_HRESP0[1]
    Ending point:                            top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[4] / D
    The start point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                   Pin                   Pin               Arrival      No. of    
Name                                                                                                 Type        Name                  Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                                                 MSS_025     F_BRESP_HRESP0[1]     Out     4.945     4.945 f      -         
top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HTRANS[1]                                                       Net         -                     -       0.815     -            4         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_rep1_RNIP56D1                       CFG4        D                     In      -         5.760 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_rep1_RNIP56D1                       CFG4        Y                     Out     0.288     6.047 f      -         
masterRegAddrSel_rep1_RNIP56D1                                                                       Net         -                     -       0.745     -            3         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNI9K173[28]                           CFG4        D                     In      -         6.793 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNI9K173[28]                           CFG4        Y                     Out     0.288     7.080 f      -         
xhdl1221[10]                                                                                         Net         -                     -       0.977     -            9         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNI9BVG3[0]     CFG4        B                     In      -         8.057 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNI9BVG3[0]     CFG4        Y                     Out     0.164     8.221 f      -         
CoreAHBLite_0_AHBmslave10_HSELx                                                                      Net         -                     -       1.834     -            79        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNIP56F4[0]     CFG4        D                     In      -         10.055 f     -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNIP56F4[0]     CFG4        Y                     Out     0.288     10.343 f     -         
N_56_i                                                                                               Net         -                     -       1.110     -            12        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.g0_4                                                          CFG4        D                     In      -         11.453 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.g0_4                                                          CFG4        Y                     Out     0.317     11.770 r     -         
g0_4                                                                                                 Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        A                     In      -         12.019 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        Y                     Out     0.077     12.096 r     -         
un13_valid_ahbcmd_rd_undef                                                                           Net         -                     -       1.119     -            13        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1                                                CFG4        D                     In      -         13.215 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1                                                CFG4        Y                     Out     0.326     13.541 f     -         
HREADYOUT_iv_1                                                                                       Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv                                                  CFG4        B                     In      -         13.789 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv                                                  CFG4        Y                     Out     0.148     13.938 r     -         
HREADYOUT_iv_RNIG6UE                                                                                 Net         -                     -       1.117     -            18        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        B                     In      -         15.055 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        Y                     Out     0.165     15.220 r     -         
un13_valid_ahbcmd_rd_undef                                                                           Net         -                     -       1.119     -            13        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1_N_2L1                                     CFG4        D                     In      -         16.338 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1_N_2L1                                     CFG4        Y                     Out     0.326     16.664 f     -         
un1_burst_num_r_1_1_N_2L1                                                                            Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1[4]                                        CFG4        C                     In      -         16.913 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1[4]                                        CFG4        Y                     Out     0.223     17.136 r     -         
un1_burst_num_r_1_1[4]                                                                               Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1[4]                                          CFG4        D                     In      -         17.384 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1[4]                                          CFG4        Y                     Out     0.326     17.711 r     -         
un1_burst_num_r_1[4]                                                                                 Net         -                     -       0.815     -            4         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1_1_0[4]                              CFG4        C                     In      -         18.525 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1_1_0[4]                              CFG4        Y                     Out     0.226     18.751 f     -         
SUM_1_1[4]                                                                                           Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1[4]                                  CFG4        C                     In      -         18.999 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1[4]                                  CFG4        Y                     Out     0.223     19.222 r     -         
SUM_1[4]                                                                                             Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[4]                                                SLE         D                     In      -         19.471 r     -         
================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.726 is 8.586(43.5%) logic and 11.140(56.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      19.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.691

    Number of logic level(s):                14
    Starting point:                          top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST / F_BRESP_HRESP0[1]
    Ending point:                            top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[3] / D
    The start point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                   Pin                   Pin               Arrival      No. of    
Name                                                                                                 Type        Name                  Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                                                 MSS_025     F_BRESP_HRESP0[1]     Out     4.945     4.945 f      -         
top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HTRANS[1]                                                       Net         -                     -       0.815     -            4         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_rep1_RNIP56D1                       CFG4        D                     In      -         5.760 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_rep1_RNIP56D1                       CFG4        Y                     Out     0.288     6.047 f      -         
masterRegAddrSel_rep1_RNIP56D1                                                                       Net         -                     -       0.745     -            3         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNI9K173[28]                           CFG4        D                     In      -         6.793 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNI9K173[28]                           CFG4        Y                     Out     0.288     7.080 f      -         
xhdl1221[10]                                                                                         Net         -                     -       0.977     -            9         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNI9BVG3[0]     CFG4        B                     In      -         8.057 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNI9BVG3[0]     CFG4        Y                     Out     0.164     8.221 f      -         
CoreAHBLite_0_AHBmslave10_HSELx                                                                      Net         -                     -       1.834     -            79        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNIQ66F4[0]     CFG4        D                     In      -         10.055 f     -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNIQ66F4[0]     CFG4        Y                     Out     0.288     10.343 f     -         
N_58_i                                                                                               Net         -                     -       1.127     -            14        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.g0_4                                                          CFG4        C                     In      -         11.470 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.g0_4                                                          CFG4        Y                     Out     0.223     11.693 r     -         
g0_4                                                                                                 Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        A                     In      -         11.941 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        Y                     Out     0.077     12.019 r     -         
un13_valid_ahbcmd_rd_undef                                                                           Net         -                     -       1.119     -            13        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1                                                CFG4        D                     In      -         13.137 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1                                                CFG4        Y                     Out     0.326     13.463 f     -         
HREADYOUT_iv_1                                                                                       Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv                                                  CFG4        B                     In      -         13.712 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv                                                  CFG4        Y                     Out     0.148     13.860 r     -         
HREADYOUT_iv_RNIG6UE                                                                                 Net         -                     -       1.117     -            18        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        B                     In      -         14.977 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        Y                     Out     0.165     15.142 r     -         
un13_valid_ahbcmd_rd_undef                                                                           Net         -                     -       1.119     -            13        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1_N_2L1                                     CFG4        D                     In      -         16.261 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1_N_2L1                                     CFG4        Y                     Out     0.326     16.587 f     -         
un1_burst_num_r_1_1_N_2L1                                                                            Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1[4]                                        CFG4        C                     In      -         16.835 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1[4]                                        CFG4        Y                     Out     0.223     17.058 r     -         
un1_burst_num_r_1_1[4]                                                                               Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1[4]                                          CFG4        D                     In      -         17.307 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1[4]                                          CFG4        Y                     Out     0.326     17.633 r     -         
un1_burst_num_r_1[4]                                                                                 Net         -                     -       0.815     -            4         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_m6_i                                  CFG4        D                     In      -         18.448 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_m6_i                                  CFG4        Y                     Out     0.326     18.774 r     -         
SUM_N_4                                                                                              Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_N_8_i                                 CFG4        B                     In      -         19.022 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_N_8_i                                 CFG4        Y                     Out     0.165     19.187 r     -         
SUM_N_8_i                                                                                            Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[3]                                                SLE         D                     In      -         19.435 r     -         
================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.691 is 8.534(43.3%) logic and 11.157(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.175
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.825

    - Propagation time:                      19.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.668

    Number of logic level(s):                14
    Starting point:                          top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST / F_BRESP_HRESP0[1]
    Ending point:                            top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[4] / D
    The start point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                   Pin                   Pin               Arrival      No. of    
Name                                                                                                 Type        Name                  Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                                                 MSS_025     F_BRESP_HRESP0[1]     Out     4.945     4.945 f      -         
top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HTRANS[1]                                                       Net         -                     -       0.815     -            4         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_rep1_RNIP56D1                       CFG4        D                     In      -         5.760 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_rep1_RNIP56D1                       CFG4        Y                     Out     0.288     6.047 f      -         
masterRegAddrSel_rep1_RNIP56D1                                                                       Net         -                     -       0.745     -            3         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNI9K173[28]                           CFG4        D                     In      -         6.793 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNI9K173[28]                           CFG4        Y                     Out     0.288     7.080 f      -         
xhdl1221[10]                                                                                         Net         -                     -       0.977     -            9         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNI9BVG3[0]     CFG4        B                     In      -         8.057 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNI9BVG3[0]     CFG4        Y                     Out     0.164     8.221 f      -         
CoreAHBLite_0_AHBmslave10_HSELx                                                                      Net         -                     -       1.834     -            79        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNIP56F4[0]     CFG4        D                     In      -         10.055 f     -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNIP56F4[0]     CFG4        Y                     Out     0.288     10.343 f     -         
N_56_i                                                                                               Net         -                     -       1.110     -            12        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.g0_4                                                          CFG4        D                     In      -         11.453 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.g0_4                                                          CFG4        Y                     Out     0.317     11.770 r     -         
g0_4                                                                                                 Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        A                     In      -         12.019 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        Y                     Out     0.077     12.096 r     -         
un13_valid_ahbcmd_rd_undef                                                                           Net         -                     -       1.119     -            13        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1                                                CFG4        D                     In      -         13.215 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1                                                CFG4        Y                     Out     0.326     13.541 f     -         
HREADYOUT_iv_1                                                                                       Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv                                                  CFG4        B                     In      -         13.789 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv                                                  CFG4        Y                     Out     0.148     13.938 r     -         
HREADYOUT_iv_RNIG6UE                                                                                 Net         -                     -       1.117     -            18        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNIL22VG_0                                       CFG4        B                     In      -         15.055 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNIL22VG_0                                       CFG4        Y                     Out     0.165     15.220 r     -         
valid_ahbcmd_undef                                                                                   Net         -                     -       0.896     -            6         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_count_load_xhdl37_1_iv_1_N_3L3                          CFG4        D                     In      -         16.115 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_count_load_xhdl37_1_iv_1_N_3L3                          CFG4        Y                     Out     0.326     16.441 f     -         
burst_count_load_xhdl37_1_iv_1_1                                                                     Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_count_load_xhdl37_1_iv_1                                CFG4        C                     In      -         16.690 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_count_load_xhdl37_1_iv_1                                CFG4        Y                     Out     0.210     16.899 f     -         
burst_count_load_xhdl37_1_iv_1_0                                                                     Net         -                     -       1.017     -            9         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_m5                                    CFG4        D                     In      -         17.917 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_m5                                    CFG4        Y                     Out     0.288     18.204 f     -         
SUM_1_0[4]                                                                                           Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1_1_0[4]                              CFG4        D                     In      -         18.453 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1_1_0[4]                              CFG4        Y                     Out     0.317     18.770 r     -         
SUM_1_1[4]                                                                                           Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1[4]                                  CFG4        C                     In      -         19.019 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1[4]                                  CFG4        Y                     Out     0.226     19.244 f     -         
SUM_1[4]                                                                                             Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[4]                                                SLE         D                     In      -         19.493 f     -         
================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.668 is 8.548(43.5%) logic and 11.120(56.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      19.393
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.649

    Number of logic level(s):                14
    Starting point:                          top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST / F_BRESP_HRESP0[1]
    Ending point:                            top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[4] / D
    The start point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                   Pin                   Pin               Arrival      No. of    
Name                                                                                                 Type        Name                  Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                                                 MSS_025     F_BRESP_HRESP0[1]     Out     4.945     4.945 f      -         
top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HTRANS[1]                                                       Net         -                     -       0.815     -            4         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_rep1_RNIP56D1                       CFG4        D                     In      -         5.760 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_rep1_RNIP56D1                       CFG4        Y                     Out     0.288     6.047 f      -         
masterRegAddrSel_rep1_RNIP56D1                                                                       Net         -                     -       0.745     -            3         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNI9K173[28]                           CFG4        D                     In      -         6.793 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNI9K173[28]                           CFG4        Y                     Out     0.288     7.080 f      -         
xhdl1221[10]                                                                                         Net         -                     -       0.977     -            9         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNI9BVG3[0]     CFG4        B                     In      -         8.057 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNI9BVG3[0]     CFG4        Y                     Out     0.164     8.221 f      -         
CoreAHBLite_0_AHBmslave10_HSELx                                                                      Net         -                     -       1.834     -            79        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNIQ66F4[0]     CFG4        D                     In      -         10.055 f     -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNIQ66F4[0]     CFG4        Y                     Out     0.288     10.343 f     -         
N_58_i                                                                                               Net         -                     -       1.127     -            14        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.g0_4                                                          CFG4        C                     In      -         11.470 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.g0_4                                                          CFG4        Y                     Out     0.223     11.693 r     -         
g0_4                                                                                                 Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        A                     In      -         11.941 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        Y                     Out     0.077     12.019 r     -         
un13_valid_ahbcmd_rd_undef                                                                           Net         -                     -       1.119     -            13        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1                                                CFG4        D                     In      -         13.137 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1                                                CFG4        Y                     Out     0.326     13.463 f     -         
HREADYOUT_iv_1                                                                                       Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv                                                  CFG4        B                     In      -         13.712 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv                                                  CFG4        Y                     Out     0.148     13.860 r     -         
HREADYOUT_iv_RNIG6UE                                                                                 Net         -                     -       1.117     -            18        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        B                     In      -         14.977 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        Y                     Out     0.165     15.142 r     -         
un13_valid_ahbcmd_rd_undef                                                                           Net         -                     -       1.119     -            13        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1_N_2L1                                     CFG4        D                     In      -         16.261 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1_N_2L1                                     CFG4        Y                     Out     0.326     16.587 f     -         
un1_burst_num_r_1_1_N_2L1                                                                            Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1[4]                                        CFG4        C                     In      -         16.835 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1[4]                                        CFG4        Y                     Out     0.223     17.058 r     -         
un1_burst_num_r_1_1[4]                                                                               Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1[4]                                          CFG4        D                     In      -         17.307 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1[4]                                          CFG4        Y                     Out     0.326     17.633 r     -         
un1_burst_num_r_1[4]                                                                                 Net         -                     -       0.815     -            4         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1_1_0[4]                              CFG4        C                     In      -         18.448 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1_1_0[4]                              CFG4        Y                     Out     0.226     18.673 f     -         
SUM_1_1[4]                                                                                           Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1[4]                                  CFG4        C                     In      -         18.922 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1[4]                                  CFG4        Y                     Out     0.223     19.145 r     -         
SUM_1[4]                                                                                             Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[4]                                                SLE         D                     In      -         19.393 r     -         
================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.649 is 8.492(43.2%) logic and 11.157(56.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                Arrival          
Instance                    Reference     Type       Pin        Net                                 Time        Slack
                            Clock                                                                                    
---------------------------------------------------------------------------------------------------------------------
top_sb_0.OSC_0.I_XTLOSC     System        XTLOSC     CLKOUT     OSC_0_XTLOSC_CCC_OUT_XTLOSC_CCC     0.000       8.883
=====================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                              Required          
Instance                    Reference     Type     Pin        Net                                 Time         Slack
                            Clock                                                                                   
--------------------------------------------------------------------------------------------------------------------
top_sb_0.CCC_0.CCC_INST     System        CCC      XTLOSC     OSC_0_XTLOSC_CCC_OUT_XTLOSC_CCC     10.000       8.883
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      1.117
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.883

    Number of logic level(s):                0
    Starting point:                          top_sb_0.OSC_0.I_XTLOSC / CLKOUT
    Ending point:                            top_sb_0.CCC_0.CCC_INST / XTLOSC
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                 Pin        Pin               Arrival     No. of    
Name                                Type       Name       Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
top_sb_0.OSC_0.I_XTLOSC             XTLOSC     CLKOUT     Out     0.000     0.000 r     -         
OSC_0_XTLOSC_CCC_OUT_XTLOSC_CCC     Net        -          -       1.117     -           1         
top_sb_0.CCC_0.CCC_INST             CCC        XTLOSC     In      -         1.117 r     -         
==================================================================================================
Total path delay (propagation time + setup) of 1.117 is 0.000(0.0%) logic and 1.117(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:29s; Memory used current: 274MB peak: 287MB)


Finished timing report (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:29s; Memory used current: 274MB peak: 287MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: m2s025vf400std
Cell usage:
CCC             1 use
CLKINT          3 uses
MSS_025         1 use
SYSRESET        1 use
XTLOSC          1 use
CFG1           13 uses
CFG2           547 uses
CFG3           686 uses
CFG4           1241 uses

Carry cells:
ARI1            337 uses - used for arithmetic functions


Sequential Cells: 
SLE            2584 uses

DSP Blocks:    0 of 34 (0%)

I/O ports: 76
I/O primitives: 74
BIBUF          41 uses
INBUF          3 uses
OUTBUF         26 uses
TRIBUFF        4 uses


Global Clock Buffers: 3

RAM/ROM usage summary
Total Block RAMs (RAM64x18) : 6 of 34 (17%)

Total LUTs:    2824

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 216; LUTs = 216;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  2584 + 216 + 0 + 0 = 2800;
Total number of LUTs after P&R:  2824 + 216 + 0 + 0 = 3040;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:30s; Memory used current: 84MB peak: 287MB)

Process took 0h:00m:31s realtime, 0h:00m:30s cputime
# Tue Sep  7 12:45:25 2021

###########################################################]
