// Seed: 184962624
module module_0 #(
    parameter id_1 = 32'd59
) (
    _id_1
);
  output wire _id_1;
  logic [id_1 : 1] id_2;
  ;
endmodule
module module_1 #(
    parameter \id_1 = 32'd89,
    parameter id_5  = 32'd74
);
  wire _ \id_1 ;
  ;
  logic [7:0][\id_1 : 1 'd0] id_2;
  logic [7:0] id_3;
  tri0 id_4;
  parameter id_5 = 1;
  assign id_2[id_5] = id_3[1-id_5 :-1];
  assign id_4 = {{\id_1 == id_5, (1)}} == 1;
  module_0 modCall_1 (id_5);
  logic [1 : \id_1 ] id_6;
  ;
endmodule
