{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 08:01:58 2019 " "Info: Processing started: Wed Jun 05 08:01:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Cycle_lsl -c Cycle_lsl --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Cycle_lsl -c Cycle_lsl --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY2 " "Info: Assuming node \"KEY2\" is an undefined clock" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 6 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY1 " "Info: Assuming node \"KEY1\" is an undefined clock" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 5 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 4 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|clkc2_data " "Info: Detected ripple clock \"Timer_lsl:U1\|clkc2_data\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 105 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|clkc2_data" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|clkc1_data " "Info: Detected ripple clock \"Timer_lsl:U1\|clkc1_data\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 91 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|clkc1_data" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|clk_data " "Info: Detected ripple clock \"Timer_lsl:U1\|clk_data\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 50 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|clk_data" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|clk1_data " "Info: Detected ripple clock \"Timer_lsl:U1\|clk1_data\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 63 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|clk1_data" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|clk2_data " "Info: Detected ripple clock \"Timer_lsl:U1\|clk2_data\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 77 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|clk2_data" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux21a:U2\|Mux0~3 " "Info: Detected gated clock \"mux21a:U2\|Mux0~3\" as buffer" {  } { { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux21a:U2\|Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux21a:U2\|Mux0~0 " "Info: Detected gated clock \"mux21a:U2\|Mux0~0\" as buffer" {  } { { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux21a:U2\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux21a:U2\|Mux0~1 " "Info: Detected gated clock \"mux21a:U2\|Mux0~1\" as buffer" {  } { { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux21a:U2\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux21a:U2\|Mux0~2 " "Info: Detected gated clock \"mux21a:U2\|Mux0~2\" as buffer" {  } { { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux21a:U2\|Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Timer_lsl:U1\|Add0~3 " "Info: Detected gated clock \"Timer_lsl:U1\|Add0~3\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|Add0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|NUM1\[2\] " "Info: Detected ripple clock \"Timer_lsl:U1\|NUM1\[2\]\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 32 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|NUM1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|NUM2\[2\] " "Info: Detected ripple clock \"Timer_lsl:U1\|NUM2\[2\]\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|NUM2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|NUM1\[0\] " "Info: Detected ripple clock \"Timer_lsl:U1\|NUM1\[0\]\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 32 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|NUM1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|NUM1\[1\] " "Info: Detected ripple clock \"Timer_lsl:U1\|NUM1\[1\]\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 32 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|NUM1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|NUM2\[0\] " "Info: Detected ripple clock \"Timer_lsl:U1\|NUM2\[0\]\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|NUM2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Timer_lsl:U1\|Add0~1 " "Info: Detected gated clock \"Timer_lsl:U1\|Add0~1\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|Add0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Timer_lsl:U1\|Add0~0 " "Info: Detected gated clock \"Timer_lsl:U1\|Add0~0\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|Add0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Timer_lsl:U1\|Add0~2 " "Info: Detected gated clock \"Timer_lsl:U1\|Add0~2\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|Add0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Timer_lsl:U1\|NUM2\[1\] " "Info: Detected ripple clock \"Timer_lsl:U1\|NUM2\[1\]\" as buffer" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Timer_lsl:U1\|NUM2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY2 register Timer_lsl:U1\|NUM2\[1\] register Timer_lsl:U1\|NUM2\[1\] 360.49 MHz 2.774 ns Internal " "Info: Clock \"KEY2\" has Internal fmax of 360.49 MHz between source register \"Timer_lsl:U1\|NUM2\[1\]\" and destination register \"Timer_lsl:U1\|NUM2\[1\]\" (period= 2.774 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.560 ns + Longest register register " "Info: + Longest register to register delay is 2.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Timer_lsl:U1\|NUM2\[1\] 1 REG LCFF_X32_Y18_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y18_N11; Fanout = 4; REG Node = 'Timer_lsl:U1\|NUM2\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Timer_lsl:U1|NUM2[1] } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.275 ns) 0.804 ns Timer_lsl:U1\|Add0~2 2 COMB LCCOMB_X31_Y18_N20 9 " "Info: 2: + IC(0.529 ns) + CELL(0.275 ns) = 0.804 ns; Loc. = LCCOMB_X31_Y18_N20; Fanout = 9; COMB Node = 'Timer_lsl:U1\|Add0~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { Timer_lsl:U1|NUM2[1] Timer_lsl:U1|Add0~2 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.438 ns) 1.535 ns Timer_lsl:U1\|LessThan1~0 3 COMB LCCOMB_X31_Y18_N30 2 " "Info: 3: + IC(0.293 ns) + CELL(0.438 ns) = 1.535 ns; Loc. = LCCOMB_X31_Y18_N30; Fanout = 2; COMB Node = 'Timer_lsl:U1\|LessThan1~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { Timer_lsl:U1|Add0~2 Timer_lsl:U1|LessThan1~0 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.660 ns) 2.560 ns Timer_lsl:U1\|NUM2\[1\] 4 REG LCFF_X32_Y18_N11 4 " "Info: 4: + IC(0.365 ns) + CELL(0.660 ns) = 2.560 ns; Loc. = LCFF_X32_Y18_N11; Fanout = 4; REG Node = 'Timer_lsl:U1\|NUM2\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { Timer_lsl:U1|LessThan1~0 Timer_lsl:U1|NUM2[1] } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.373 ns ( 53.63 % ) " "Info: Total cell delay = 1.373 ns ( 53.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.187 ns ( 46.37 % ) " "Info: Total interconnect delay = 1.187 ns ( 46.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { Timer_lsl:U1|NUM2[1] Timer_lsl:U1|Add0~2 Timer_lsl:U1|LessThan1~0 Timer_lsl:U1|NUM2[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.560 ns" { Timer_lsl:U1|NUM2[1] {} Timer_lsl:U1|Add0~2 {} Timer_lsl:U1|LessThan1~0 {} Timer_lsl:U1|NUM2[1] {} } { 0.000ns 0.529ns 0.293ns 0.365ns } { 0.000ns 0.275ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY2 destination 3.112 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY2\" to destination register is 3.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY2 1 CLK PIN_P23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 3; CLK Node = 'KEY2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY2 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.733 ns) + CELL(0.537 ns) 3.112 ns Timer_lsl:U1\|NUM2\[1\] 2 REG LCFF_X32_Y18_N11 4 " "Info: 2: + IC(1.733 ns) + CELL(0.537 ns) = 3.112 ns; Loc. = LCFF_X32_Y18_N11; Fanout = 4; REG Node = 'Timer_lsl:U1\|NUM2\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.270 ns" { KEY2 Timer_lsl:U1|NUM2[1] } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 44.31 % ) " "Info: Total cell delay = 1.379 ns ( 44.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.733 ns ( 55.69 % ) " "Info: Total interconnect delay = 1.733 ns ( 55.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.112 ns" { KEY2 Timer_lsl:U1|NUM2[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.112 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[1] {} } { 0.000ns 0.000ns 1.733ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY2 source 3.112 ns - Longest register " "Info: - Longest clock path from clock \"KEY2\" to source register is 3.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY2 1 CLK PIN_P23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 3; CLK Node = 'KEY2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY2 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.733 ns) + CELL(0.537 ns) 3.112 ns Timer_lsl:U1\|NUM2\[1\] 2 REG LCFF_X32_Y18_N11 4 " "Info: 2: + IC(1.733 ns) + CELL(0.537 ns) = 3.112 ns; Loc. = LCFF_X32_Y18_N11; Fanout = 4; REG Node = 'Timer_lsl:U1\|NUM2\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.270 ns" { KEY2 Timer_lsl:U1|NUM2[1] } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 44.31 % ) " "Info: Total cell delay = 1.379 ns ( 44.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.733 ns ( 55.69 % ) " "Info: Total interconnect delay = 1.733 ns ( 55.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.112 ns" { KEY2 Timer_lsl:U1|NUM2[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.112 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[1] {} } { 0.000ns 0.000ns 1.733ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.112 ns" { KEY2 Timer_lsl:U1|NUM2[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.112 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[1] {} } { 0.000ns 0.000ns 1.733ns } { 0.000ns 0.842ns 0.537ns } "" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.112 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[1] {} } { 0.000ns 0.000ns 1.733ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.560 ns" { Timer_lsl:U1|NUM2[1] Timer_lsl:U1|Add0~2 Timer_lsl:U1|LessThan1~0 Timer_lsl:U1|NUM2[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.560 ns" { Timer_lsl:U1|NUM2[1] {} Timer_lsl:U1|Add0~2 {} Timer_lsl:U1|LessThan1~0 {} Timer_lsl:U1|NUM2[1] {} } { 0.000ns 0.529ns 0.293ns 0.365ns } { 0.000ns 0.275ns 0.438ns 0.660ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.112 ns" { KEY2 Timer_lsl:U1|NUM2[1] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.112 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[1] {} } { 0.000ns 0.000ns 1.733ns } { 0.000ns 0.842ns 0.537ns } "" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.112 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[1] {} } { 0.000ns 0.000ns 1.733ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY1 register C_STATE.S1 register C_STATE.S2 387.0 MHz 2.584 ns Internal " "Info: Clock \"KEY1\" has Internal fmax of 387.0 MHz between source register \"C_STATE.S1\" and destination register \"C_STATE.S2\" (period= 2.584 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.104 ns + Longest register register " "Info: + Longest register to register delay is 1.104 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C_STATE.S1 1 REG LCFF_X64_Y8_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y8_N17; Fanout = 3; REG Node = 'C_STATE.S1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_STATE.S1 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.275 ns) 0.626 ns WideOr0~0 2 COMB LCCOMB_X64_Y8_N22 2 " "Info: 2: + IC(0.351 ns) + CELL(0.275 ns) = 0.626 ns; Loc. = LCCOMB_X64_Y8_N22; Fanout = 2; COMB Node = 'WideOr0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { C_STATE.S1 WideOr0~0 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 1.020 ns C_STATE.S2~0 3 COMB LCCOMB_X64_Y8_N20 1 " "Info: 3: + IC(0.244 ns) + CELL(0.150 ns) = 1.020 ns; Loc. = LCCOMB_X64_Y8_N20; Fanout = 1; COMB Node = 'C_STATE.S2~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { WideOr0~0 C_STATE.S2~0 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.104 ns C_STATE.S2 4 REG LCFF_X64_Y8_N21 7 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.104 ns; Loc. = LCFF_X64_Y8_N21; Fanout = 7; REG Node = 'C_STATE.S2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { C_STATE.S2~0 C_STATE.S2 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.509 ns ( 46.11 % ) " "Info: Total cell delay = 0.509 ns ( 46.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.595 ns ( 53.89 % ) " "Info: Total interconnect delay = 0.595 ns ( 53.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { C_STATE.S1 WideOr0~0 C_STATE.S2~0 C_STATE.S2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.104 ns" { C_STATE.S1 {} WideOr0~0 {} C_STATE.S2~0 {} C_STATE.S2 {} } { 0.000ns 0.351ns 0.244ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.266 ns - Smallest " "Info: - Smallest clock skew is -1.266 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY1 destination 7.794 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY1\" to destination register is 7.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY1 1 CLK PIN_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 3; CLK Node = 'KEY1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY1 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.787 ns) 3.445 ns Timer_lsl:U1\|NUM1\[2\] 2 REG LCFF_X31_Y18_N25 4 " "Info: 2: + IC(1.816 ns) + CELL(0.787 ns) = 3.445 ns; Loc. = LCFF_X31_Y18_N25; Fanout = 4; REG Node = 'Timer_lsl:U1\|NUM1\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { KEY1 Timer_lsl:U1|NUM1[2] } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.275 ns) 4.060 ns Timer_lsl:U1\|Add0~3 3 COMB LCCOMB_X31_Y18_N0 2 " "Info: 3: + IC(0.340 ns) + CELL(0.275 ns) = 4.060 ns; Loc. = LCCOMB_X31_Y18_N0; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { Timer_lsl:U1|NUM1[2] Timer_lsl:U1|Add0~3 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.457 ns mux21a:U2\|Mux0 4 COMB LCCOMB_X31_Y18_N12 1 " "Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 4.457 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.241 ns mux21a:U2\|Mux0~clkctrl 5 COMB CLKCTRL_G3 7 " "Info: 5: + IC(1.784 ns) + CELL(0.000 ns) = 6.241 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'mux21a:U2\|Mux0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 7.794 ns C_STATE.S2 6 REG LCFF_X64_Y8_N21 7 " "Info: 6: + IC(1.016 ns) + CELL(0.537 ns) = 7.794 ns; Loc. = LCFF_X64_Y8_N21; Fanout = 7; REG Node = 'C_STATE.S2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { mux21a:U2|Mux0~clkctrl C_STATE.S2 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.591 ns ( 33.24 % ) " "Info: Total cell delay = 2.591 ns ( 33.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.203 ns ( 66.76 % ) " "Info: Total interconnect delay = 5.203 ns ( 66.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { KEY1 Timer_lsl:U1|NUM1[2] Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[2] {} Timer_lsl:U1|Add0~3 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S2 {} } { 0.000ns 0.000ns 1.816ns 0.340ns 0.247ns 1.784ns 1.016ns } { 0.000ns 0.842ns 0.787ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY1 source 9.060 ns - Longest register " "Info: - Longest clock path from clock \"KEY1\" to source register is 9.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY1 1 CLK PIN_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 3; CLK Node = 'KEY1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY1 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.787 ns) 3.459 ns Timer_lsl:U1\|NUM1\[0\] 2 REG LCFF_X30_Y18_N15 8 " "Info: 2: + IC(1.830 ns) + CELL(0.787 ns) = 3.459 ns; Loc. = LCFF_X30_Y18_N15; Fanout = 8; REG Node = 'Timer_lsl:U1\|NUM1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { KEY1 Timer_lsl:U1|NUM1[0] } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.150 ns) 4.096 ns Timer_lsl:U1\|Add0~0 3 COMB LCCOMB_X31_Y18_N8 8 " "Info: 3: + IC(0.487 ns) + CELL(0.150 ns) = 4.096 ns; Loc. = LCCOMB_X31_Y18_N8; Fanout = 8; COMB Node = 'Timer_lsl:U1\|Add0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Timer_lsl:U1|NUM1[0] Timer_lsl:U1|Add0~0 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.275 ns) 4.646 ns mux21a:U2\|Mux0~3 4 COMB LCCOMB_X31_Y18_N4 1 " "Info: 4: + IC(0.275 ns) + CELL(0.275 ns) = 4.646 ns; Loc. = LCCOMB_X31_Y18_N4; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.271 ns) 5.183 ns mux21a:U2\|Mux0~4 5 COMB LCCOMB_X31_Y18_N16 1 " "Info: 5: + IC(0.266 ns) + CELL(0.271 ns) = 5.183 ns; Loc. = LCCOMB_X31_Y18_N16; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.271 ns) 5.723 ns mux21a:U2\|Mux0 6 COMB LCCOMB_X31_Y18_N12 1 " "Info: 6: + IC(0.269 ns) + CELL(0.271 ns) = 5.723 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { mux21a:U2|Mux0~4 mux21a:U2|Mux0 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 7.507 ns mux21a:U2\|Mux0~clkctrl 7 COMB CLKCTRL_G3 7 " "Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 7.507 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'mux21a:U2\|Mux0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 9.060 ns C_STATE.S1 8 REG LCFF_X64_Y8_N17 3 " "Info: 8: + IC(1.016 ns) + CELL(0.537 ns) = 9.060 ns; Loc. = LCFF_X64_Y8_N17; Fanout = 3; REG Node = 'C_STATE.S1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.133 ns ( 34.58 % ) " "Info: Total cell delay = 3.133 ns ( 34.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.927 ns ( 65.42 % ) " "Info: Total interconnect delay = 5.927 ns ( 65.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.060 ns" { KEY1 Timer_lsl:U1|NUM1[0] Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.060 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[0] {} Timer_lsl:U1|Add0~0 {} mux21a:U2|Mux0~3 {} mux21a:U2|Mux0~4 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S1 {} } { 0.000ns 0.000ns 1.830ns 0.487ns 0.275ns 0.266ns 0.269ns 1.784ns 1.016ns } { 0.000ns 0.842ns 0.787ns 0.150ns 0.275ns 0.271ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { KEY1 Timer_lsl:U1|NUM1[2] Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[2] {} Timer_lsl:U1|Add0~3 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S2 {} } { 0.000ns 0.000ns 1.816ns 0.340ns 0.247ns 1.784ns 1.016ns } { 0.000ns 0.842ns 0.787ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.060 ns" { KEY1 Timer_lsl:U1|NUM1[0] Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.060 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[0] {} Timer_lsl:U1|Add0~0 {} mux21a:U2|Mux0~3 {} mux21a:U2|Mux0~4 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S1 {} } { 0.000ns 0.000ns 1.830ns 0.487ns 0.275ns 0.266ns 0.269ns 1.784ns 1.016ns } { 0.000ns 0.842ns 0.787ns 0.150ns 0.275ns 0.271ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { C_STATE.S1 WideOr0~0 C_STATE.S2~0 C_STATE.S2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.104 ns" { C_STATE.S1 {} WideOr0~0 {} C_STATE.S2~0 {} C_STATE.S2 {} } { 0.000ns 0.351ns 0.244ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.084ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { KEY1 Timer_lsl:U1|NUM1[2] Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[2] {} Timer_lsl:U1|Add0~3 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S2 {} } { 0.000ns 0.000ns 1.816ns 0.340ns 0.247ns 1.784ns 1.016ns } { 0.000ns 0.842ns 0.787ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.060 ns" { KEY1 Timer_lsl:U1|NUM1[0] Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.060 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[0] {} Timer_lsl:U1|Add0~0 {} mux21a:U2|Mux0~3 {} mux21a:U2|Mux0~4 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S1 {} } { 0.000ns 0.000ns 1.830ns 0.487ns 0.275ns 0.266ns 0.269ns 1.784ns 1.016ns } { 0.000ns 0.842ns 0.787ns 0.150ns 0.275ns 0.271ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Timer_lsl:U1\|\\clkc1:countc1\[16\] register Timer_lsl:U1\|\\clkc1:countc1\[24\] 238.55 MHz 4.192 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 238.55 MHz between source register \"Timer_lsl:U1\|\\clkc1:countc1\[16\]\" and destination register \"Timer_lsl:U1\|\\clkc1:countc1\[24\]\" (period= 4.192 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.977 ns + Longest register register " "Info: + Longest register to register delay is 3.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Timer_lsl:U1\|\\clkc1:countc1\[16\] 1 REG LCFF_X30_Y16_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y16_N29; Fanout = 3; REG Node = 'Timer_lsl:U1\|\\clkc1:countc1\[16\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Timer_lsl:U1|\clkc1:countc1[16] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.415 ns) 1.127 ns Timer_lsl:U1\|Equal7~2 2 COMB LCCOMB_X28_Y16_N18 1 " "Info: 2: + IC(0.712 ns) + CELL(0.415 ns) = 1.127 ns; Loc. = LCCOMB_X28_Y16_N18; Fanout = 1; COMB Node = 'Timer_lsl:U1\|Equal7~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { Timer_lsl:U1|\clkc1:countc1[16] Timer_lsl:U1|Equal7~2 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.393 ns) 1.957 ns Timer_lsl:U1\|Equal7~4 3 COMB LCCOMB_X29_Y16_N30 1 " "Info: 3: + IC(0.437 ns) + CELL(0.393 ns) = 1.957 ns; Loc. = LCCOMB_X29_Y16_N30; Fanout = 1; COMB Node = 'Timer_lsl:U1\|Equal7~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { Timer_lsl:U1|Equal7~2 Timer_lsl:U1|Equal7~4 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.150 ns) 2.864 ns Timer_lsl:U1\|Equal7~7 4 COMB LCCOMB_X29_Y17_N6 10 " "Info: 4: + IC(0.757 ns) + CELL(0.150 ns) = 2.864 ns; Loc. = LCCOMB_X29_Y17_N6; Fanout = 10; COMB Node = 'Timer_lsl:U1\|Equal7~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { Timer_lsl:U1|Equal7~4 Timer_lsl:U1|Equal7~7 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.275 ns) 3.893 ns Timer_lsl:U1\|countc1~0 5 COMB LCCOMB_X29_Y16_N26 1 " "Info: 5: + IC(0.754 ns) + CELL(0.275 ns) = 3.893 ns; Loc. = LCCOMB_X29_Y16_N26; Fanout = 1; COMB Node = 'Timer_lsl:U1\|countc1~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { Timer_lsl:U1|Equal7~7 Timer_lsl:U1|countc1~0 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.977 ns Timer_lsl:U1\|\\clkc1:countc1\[24\] 6 REG LCFF_X29_Y16_N27 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.977 ns; Loc. = LCFF_X29_Y16_N27; Fanout = 2; REG Node = 'Timer_lsl:U1\|\\clkc1:countc1\[24\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Timer_lsl:U1|countc1~0 Timer_lsl:U1|\clkc1:countc1[24] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.317 ns ( 33.12 % ) " "Info: Total cell delay = 1.317 ns ( 33.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.660 ns ( 66.88 % ) " "Info: Total interconnect delay = 2.660 ns ( 66.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { Timer_lsl:U1|\clkc1:countc1[16] Timer_lsl:U1|Equal7~2 Timer_lsl:U1|Equal7~4 Timer_lsl:U1|Equal7~7 Timer_lsl:U1|countc1~0 Timer_lsl:U1|\clkc1:countc1[24] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { Timer_lsl:U1|\clkc1:countc1[16] {} Timer_lsl:U1|Equal7~2 {} Timer_lsl:U1|Equal7~4 {} Timer_lsl:U1|Equal7~7 {} Timer_lsl:U1|countc1~0 {} Timer_lsl:U1|\clkc1:countc1[24] {} } { 0.000ns 0.712ns 0.437ns 0.757ns 0.754ns 0.000ns } { 0.000ns 0.415ns 0.393ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.693 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 120 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'CLK~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.693 ns Timer_lsl:U1\|\\clkc1:countc1\[24\] 3 REG LCFF_X29_Y16_N27 2 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X29_Y16_N27; Fanout = 2; REG Node = 'Timer_lsl:U1\|\\clkc1:countc1\[24\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { CLK~clkctrl Timer_lsl:U1|\clkc1:countc1[24] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.04 % ) " "Info: Total cell delay = 1.536 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.157 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.157 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { CLK CLK~clkctrl Timer_lsl:U1|\clkc1:countc1[24] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|\clkc1:countc1[24] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.694 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 120 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 120; COMB Node = 'CLK~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns Timer_lsl:U1\|\\clkc1:countc1\[16\] 3 REG LCFF_X30_Y16_N29 3 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X30_Y16_N29; Fanout = 3; REG Node = 'Timer_lsl:U1\|\\clkc1:countc1\[16\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { CLK~clkctrl Timer_lsl:U1|\clkc1:countc1[16] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLK CLK~clkctrl Timer_lsl:U1|\clkc1:countc1[16] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|\clkc1:countc1[16] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { CLK CLK~clkctrl Timer_lsl:U1|\clkc1:countc1[24] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|\clkc1:countc1[24] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLK CLK~clkctrl Timer_lsl:U1|\clkc1:countc1[16] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|\clkc1:countc1[16] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { Timer_lsl:U1|\clkc1:countc1[16] Timer_lsl:U1|Equal7~2 Timer_lsl:U1|Equal7~4 Timer_lsl:U1|Equal7~7 Timer_lsl:U1|countc1~0 Timer_lsl:U1|\clkc1:countc1[24] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.977 ns" { Timer_lsl:U1|\clkc1:countc1[16] {} Timer_lsl:U1|Equal7~2 {} Timer_lsl:U1|Equal7~4 {} Timer_lsl:U1|Equal7~7 {} Timer_lsl:U1|countc1~0 {} Timer_lsl:U1|\clkc1:countc1[24] {} } { 0.000ns 0.712ns 0.437ns 0.757ns 0.754ns 0.000ns } { 0.000ns 0.415ns 0.393ns 0.150ns 0.275ns 0.084ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { CLK CLK~clkctrl Timer_lsl:U1|\clkc1:countc1[24] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|\clkc1:countc1[24] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { CLK CLK~clkctrl Timer_lsl:U1|\clkc1:countc1[16] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Timer_lsl:U1|\clkc1:countc1[16] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "KEY2 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"KEY2\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "C_STATE.S0 C_STATE.S1 KEY2 524 ps " "Info: Found hold time violation between source  pin or register \"C_STATE.S0\" and destination pin or register \"C_STATE.S1\" for clock \"KEY2\" (Hold time is 524 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.053 ns + Largest " "Info: + Largest clock skew is 1.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY2 destination 9.107 ns + Longest register " "Info: + Longest clock path from clock \"KEY2\" to destination register is 9.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY2 1 CLK PIN_P23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 3; CLK Node = 'KEY2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY2 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.730 ns) + CELL(0.787 ns) 3.359 ns Timer_lsl:U1\|NUM2\[0\] 2 REG LCFF_X31_Y18_N11 6 " "Info: 2: + IC(1.730 ns) + CELL(0.787 ns) = 3.359 ns; Loc. = LCFF_X31_Y18_N11; Fanout = 6; REG Node = 'Timer_lsl:U1\|NUM2\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.517 ns" { KEY2 Timer_lsl:U1|NUM2[0] } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.438 ns) 4.143 ns Timer_lsl:U1\|Add0~0 3 COMB LCCOMB_X31_Y18_N8 8 " "Info: 3: + IC(0.346 ns) + CELL(0.438 ns) = 4.143 ns; Loc. = LCCOMB_X31_Y18_N8; Fanout = 8; COMB Node = 'Timer_lsl:U1\|Add0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { Timer_lsl:U1|NUM2[0] Timer_lsl:U1|Add0~0 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.275 ns) 4.693 ns mux21a:U2\|Mux0~3 4 COMB LCCOMB_X31_Y18_N4 1 " "Info: 4: + IC(0.275 ns) + CELL(0.275 ns) = 4.693 ns; Loc. = LCCOMB_X31_Y18_N4; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.271 ns) 5.230 ns mux21a:U2\|Mux0~4 5 COMB LCCOMB_X31_Y18_N16 1 " "Info: 5: + IC(0.266 ns) + CELL(0.271 ns) = 5.230 ns; Loc. = LCCOMB_X31_Y18_N16; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.271 ns) 5.770 ns mux21a:U2\|Mux0 6 COMB LCCOMB_X31_Y18_N12 1 " "Info: 6: + IC(0.269 ns) + CELL(0.271 ns) = 5.770 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { mux21a:U2|Mux0~4 mux21a:U2|Mux0 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 7.554 ns mux21a:U2\|Mux0~clkctrl 7 COMB CLKCTRL_G3 7 " "Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 7.554 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'mux21a:U2\|Mux0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 9.107 ns C_STATE.S1 8 REG LCFF_X64_Y8_N17 3 " "Info: 8: + IC(1.016 ns) + CELL(0.537 ns) = 9.107 ns; Loc. = LCFF_X64_Y8_N17; Fanout = 3; REG Node = 'C_STATE.S1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.421 ns ( 37.56 % ) " "Info: Total cell delay = 3.421 ns ( 37.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.686 ns ( 62.44 % ) " "Info: Total interconnect delay = 5.686 ns ( 62.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.107 ns" { KEY2 Timer_lsl:U1|NUM2[0] Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.107 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[0] {} Timer_lsl:U1|Add0~0 {} mux21a:U2|Mux0~3 {} mux21a:U2|Mux0~4 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S1 {} } { 0.000ns 0.000ns 1.730ns 0.346ns 0.275ns 0.266ns 0.269ns 1.784ns 1.016ns } { 0.000ns 0.842ns 0.787ns 0.438ns 0.275ns 0.271ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY2 source 8.054 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY2\" to source register is 8.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY2 1 CLK PIN_P23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 3; CLK Node = 'KEY2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY2 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.733 ns) + CELL(0.787 ns) 3.362 ns Timer_lsl:U1\|NUM2\[2\] 2 REG LCFF_X32_Y18_N13 4 " "Info: 2: + IC(1.733 ns) + CELL(0.787 ns) = 3.362 ns; Loc. = LCFF_X32_Y18_N13; Fanout = 4; REG Node = 'Timer_lsl:U1\|NUM2\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.520 ns" { KEY2 Timer_lsl:U1|NUM2[2] } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.419 ns) 4.320 ns Timer_lsl:U1\|Add0~3 3 COMB LCCOMB_X31_Y18_N0 2 " "Info: 3: + IC(0.539 ns) + CELL(0.419 ns) = 4.320 ns; Loc. = LCCOMB_X31_Y18_N0; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { Timer_lsl:U1|NUM2[2] Timer_lsl:U1|Add0~3 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.717 ns mux21a:U2\|Mux0 4 COMB LCCOMB_X31_Y18_N12 1 " "Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 4.717 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.501 ns mux21a:U2\|Mux0~clkctrl 5 COMB CLKCTRL_G3 7 " "Info: 5: + IC(1.784 ns) + CELL(0.000 ns) = 6.501 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'mux21a:U2\|Mux0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 8.054 ns C_STATE.S0 6 REG LCFF_X64_Y8_N7 3 " "Info: 6: + IC(1.016 ns) + CELL(0.537 ns) = 8.054 ns; Loc. = LCFF_X64_Y8_N7; Fanout = 3; REG Node = 'C_STATE.S0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { mux21a:U2|Mux0~clkctrl C_STATE.S0 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.735 ns ( 33.96 % ) " "Info: Total cell delay = 2.735 ns ( 33.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.319 ns ( 66.04 % ) " "Info: Total interconnect delay = 5.319 ns ( 66.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.054 ns" { KEY2 Timer_lsl:U1|NUM2[2] Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.054 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[2] {} Timer_lsl:U1|Add0~3 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 1.733ns 0.539ns 0.247ns 1.784ns 1.016ns } { 0.000ns 0.842ns 0.787ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.107 ns" { KEY2 Timer_lsl:U1|NUM2[0] Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.107 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[0] {} Timer_lsl:U1|Add0~0 {} mux21a:U2|Mux0~3 {} mux21a:U2|Mux0~4 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S1 {} } { 0.000ns 0.000ns 1.730ns 0.346ns 0.275ns 0.266ns 0.269ns 1.784ns 1.016ns } { 0.000ns 0.842ns 0.787ns 0.438ns 0.275ns 0.271ns 0.271ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.054 ns" { KEY2 Timer_lsl:U1|NUM2[2] Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.054 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[2] {} Timer_lsl:U1|Add0~3 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 1.733ns 0.539ns 0.247ns 1.784ns 1.016ns } { 0.000ns 0.842ns 0.787ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.545 ns - Shortest register register " "Info: - Shortest register to register delay is 0.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C_STATE.S0 1 REG LCFF_X64_Y8_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y8_N7; Fanout = 3; REG Node = 'C_STATE.S0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_STATE.S0 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.150 ns) 0.461 ns C_STATE.S1~0 2 COMB LCCOMB_X64_Y8_N16 1 " "Info: 2: + IC(0.311 ns) + CELL(0.150 ns) = 0.461 ns; Loc. = LCCOMB_X64_Y8_N16; Fanout = 1; COMB Node = 'C_STATE.S1~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { C_STATE.S0 C_STATE.S1~0 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.545 ns C_STATE.S1 3 REG LCFF_X64_Y8_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.545 ns; Loc. = LCFF_X64_Y8_N17; Fanout = 3; REG Node = 'C_STATE.S1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { C_STATE.S1~0 C_STATE.S1 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.94 % ) " "Info: Total cell delay = 0.234 ns ( 42.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.311 ns ( 57.06 % ) " "Info: Total interconnect delay = 0.311 ns ( 57.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { C_STATE.S0 C_STATE.S1~0 C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { C_STATE.S0 {} C_STATE.S1~0 {} C_STATE.S1 {} } { 0.000ns 0.311ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.107 ns" { KEY2 Timer_lsl:U1|NUM2[0] Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.107 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[0] {} Timer_lsl:U1|Add0~0 {} mux21a:U2|Mux0~3 {} mux21a:U2|Mux0~4 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S1 {} } { 0.000ns 0.000ns 1.730ns 0.346ns 0.275ns 0.266ns 0.269ns 1.784ns 1.016ns } { 0.000ns 0.842ns 0.787ns 0.438ns 0.275ns 0.271ns 0.271ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.054 ns" { KEY2 Timer_lsl:U1|NUM2[2] Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.054 ns" { KEY2 {} KEY2~combout {} Timer_lsl:U1|NUM2[2] {} Timer_lsl:U1|Add0~3 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 1.733ns 0.539ns 0.247ns 1.784ns 1.016ns } { 0.000ns 0.842ns 0.787ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { C_STATE.S0 C_STATE.S1~0 C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { C_STATE.S0 {} C_STATE.S1~0 {} C_STATE.S1 {} } { 0.000ns 0.311ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "KEY1 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"KEY1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "C_STATE.S0 C_STATE.S1 KEY1 737 ps " "Info: Found hold time violation between source  pin or register \"C_STATE.S0\" and destination pin or register \"C_STATE.S1\" for clock \"KEY1\" (Hold time is 737 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.266 ns + Largest " "Info: + Largest clock skew is 1.266 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY1 destination 9.060 ns + Longest register " "Info: + Longest clock path from clock \"KEY1\" to destination register is 9.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY1 1 CLK PIN_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 3; CLK Node = 'KEY1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY1 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.787 ns) 3.459 ns Timer_lsl:U1\|NUM1\[0\] 2 REG LCFF_X30_Y18_N15 8 " "Info: 2: + IC(1.830 ns) + CELL(0.787 ns) = 3.459 ns; Loc. = LCFF_X30_Y18_N15; Fanout = 8; REG Node = 'Timer_lsl:U1\|NUM1\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { KEY1 Timer_lsl:U1|NUM1[0] } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.150 ns) 4.096 ns Timer_lsl:U1\|Add0~0 3 COMB LCCOMB_X31_Y18_N8 8 " "Info: 3: + IC(0.487 ns) + CELL(0.150 ns) = 4.096 ns; Loc. = LCCOMB_X31_Y18_N8; Fanout = 8; COMB Node = 'Timer_lsl:U1\|Add0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Timer_lsl:U1|NUM1[0] Timer_lsl:U1|Add0~0 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.275 ns) 4.646 ns mux21a:U2\|Mux0~3 4 COMB LCCOMB_X31_Y18_N4 1 " "Info: 4: + IC(0.275 ns) + CELL(0.275 ns) = 4.646 ns; Loc. = LCCOMB_X31_Y18_N4; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.271 ns) 5.183 ns mux21a:U2\|Mux0~4 5 COMB LCCOMB_X31_Y18_N16 1 " "Info: 5: + IC(0.266 ns) + CELL(0.271 ns) = 5.183 ns; Loc. = LCCOMB_X31_Y18_N16; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.271 ns) 5.723 ns mux21a:U2\|Mux0 6 COMB LCCOMB_X31_Y18_N12 1 " "Info: 6: + IC(0.269 ns) + CELL(0.271 ns) = 5.723 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { mux21a:U2|Mux0~4 mux21a:U2|Mux0 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 7.507 ns mux21a:U2\|Mux0~clkctrl 7 COMB CLKCTRL_G3 7 " "Info: 7: + IC(1.784 ns) + CELL(0.000 ns) = 7.507 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'mux21a:U2\|Mux0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 9.060 ns C_STATE.S1 8 REG LCFF_X64_Y8_N17 3 " "Info: 8: + IC(1.016 ns) + CELL(0.537 ns) = 9.060 ns; Loc. = LCFF_X64_Y8_N17; Fanout = 3; REG Node = 'C_STATE.S1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.133 ns ( 34.58 % ) " "Info: Total cell delay = 3.133 ns ( 34.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.927 ns ( 65.42 % ) " "Info: Total interconnect delay = 5.927 ns ( 65.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.060 ns" { KEY1 Timer_lsl:U1|NUM1[0] Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.060 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[0] {} Timer_lsl:U1|Add0~0 {} mux21a:U2|Mux0~3 {} mux21a:U2|Mux0~4 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S1 {} } { 0.000ns 0.000ns 1.830ns 0.487ns 0.275ns 0.266ns 0.269ns 1.784ns 1.016ns } { 0.000ns 0.842ns 0.787ns 0.150ns 0.275ns 0.271ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY1 source 7.794 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY1\" to source register is 7.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY1 1 CLK PIN_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 3; CLK Node = 'KEY1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY1 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.816 ns) + CELL(0.787 ns) 3.445 ns Timer_lsl:U1\|NUM1\[2\] 2 REG LCFF_X31_Y18_N25 4 " "Info: 2: + IC(1.816 ns) + CELL(0.787 ns) = 3.445 ns; Loc. = LCFF_X31_Y18_N25; Fanout = 4; REG Node = 'Timer_lsl:U1\|NUM1\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { KEY1 Timer_lsl:U1|NUM1[2] } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.275 ns) 4.060 ns Timer_lsl:U1\|Add0~3 3 COMB LCCOMB_X31_Y18_N0 2 " "Info: 3: + IC(0.340 ns) + CELL(0.275 ns) = 4.060 ns; Loc. = LCCOMB_X31_Y18_N0; Fanout = 2; COMB Node = 'Timer_lsl:U1\|Add0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { Timer_lsl:U1|NUM1[2] Timer_lsl:U1|Add0~3 } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.457 ns mux21a:U2\|Mux0 4 COMB LCCOMB_X31_Y18_N12 1 " "Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 4.457 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 6.241 ns mux21a:U2\|Mux0~clkctrl 5 COMB CLKCTRL_G3 7 " "Info: 5: + IC(1.784 ns) + CELL(0.000 ns) = 6.241 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'mux21a:U2\|Mux0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 7.794 ns C_STATE.S0 6 REG LCFF_X64_Y8_N7 3 " "Info: 6: + IC(1.016 ns) + CELL(0.537 ns) = 7.794 ns; Loc. = LCFF_X64_Y8_N7; Fanout = 3; REG Node = 'C_STATE.S0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { mux21a:U2|Mux0~clkctrl C_STATE.S0 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.591 ns ( 33.24 % ) " "Info: Total cell delay = 2.591 ns ( 33.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.203 ns ( 66.76 % ) " "Info: Total interconnect delay = 5.203 ns ( 66.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { KEY1 Timer_lsl:U1|NUM1[2] Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[2] {} Timer_lsl:U1|Add0~3 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 1.816ns 0.340ns 0.247ns 1.784ns 1.016ns } { 0.000ns 0.842ns 0.787ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.060 ns" { KEY1 Timer_lsl:U1|NUM1[0] Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.060 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[0] {} Timer_lsl:U1|Add0~0 {} mux21a:U2|Mux0~3 {} mux21a:U2|Mux0~4 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S1 {} } { 0.000ns 0.000ns 1.830ns 0.487ns 0.275ns 0.266ns 0.269ns 1.784ns 1.016ns } { 0.000ns 0.842ns 0.787ns 0.150ns 0.275ns 0.271ns 0.271ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { KEY1 Timer_lsl:U1|NUM1[2] Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[2] {} Timer_lsl:U1|Add0~3 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 1.816ns 0.340ns 0.247ns 1.784ns 1.016ns } { 0.000ns 0.842ns 0.787ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.545 ns - Shortest register register " "Info: - Shortest register to register delay is 0.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C_STATE.S0 1 REG LCFF_X64_Y8_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y8_N7; Fanout = 3; REG Node = 'C_STATE.S0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_STATE.S0 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.150 ns) 0.461 ns C_STATE.S1~0 2 COMB LCCOMB_X64_Y8_N16 1 " "Info: 2: + IC(0.311 ns) + CELL(0.150 ns) = 0.461 ns; Loc. = LCCOMB_X64_Y8_N16; Fanout = 1; COMB Node = 'C_STATE.S1~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { C_STATE.S0 C_STATE.S1~0 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.545 ns C_STATE.S1 3 REG LCFF_X64_Y8_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.545 ns; Loc. = LCFF_X64_Y8_N17; Fanout = 3; REG Node = 'C_STATE.S1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { C_STATE.S1~0 C_STATE.S1 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.94 % ) " "Info: Total cell delay = 0.234 ns ( 42.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.311 ns ( 57.06 % ) " "Info: Total interconnect delay = 0.311 ns ( 57.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { C_STATE.S0 C_STATE.S1~0 C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { C_STATE.S0 {} C_STATE.S1~0 {} C_STATE.S1 {} } { 0.000ns 0.311ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.060 ns" { KEY1 Timer_lsl:U1|NUM1[0] Timer_lsl:U1|Add0~0 mux21a:U2|Mux0~3 mux21a:U2|Mux0~4 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.060 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[0] {} Timer_lsl:U1|Add0~0 {} mux21a:U2|Mux0~3 {} mux21a:U2|Mux0~4 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S1 {} } { 0.000ns 0.000ns 1.830ns 0.487ns 0.275ns 0.266ns 0.269ns 1.784ns 1.016ns } { 0.000ns 0.842ns 0.787ns 0.150ns 0.275ns 0.271ns 0.271ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.794 ns" { KEY1 Timer_lsl:U1|NUM1[2] Timer_lsl:U1|Add0~3 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.794 ns" { KEY1 {} KEY1~combout {} Timer_lsl:U1|NUM1[2] {} Timer_lsl:U1|Add0~3 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 1.816ns 0.340ns 0.247ns 1.784ns 1.016ns } { 0.000ns 0.842ns 0.787ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { C_STATE.S0 C_STATE.S1~0 C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { C_STATE.S0 {} C_STATE.S1~0 {} C_STATE.S1 {} } { 0.000ns 0.311ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "C_STATE.S0 C_STATE.S1 CLK 240 ps " "Info: Found hold time violation between source  pin or register \"C_STATE.S0\" and destination pin or register \"C_STATE.S1\" for clock \"CLK\" (Hold time is 240 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.769 ns + Largest " "Info: + Largest clock skew is 0.769 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.365 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 9.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.787 ns) 3.286 ns Timer_lsl:U1\|clk2_data 2 REG LCFF_X30_Y16_N23 2 " "Info: 2: + IC(1.500 ns) + CELL(0.787 ns) = 3.286 ns; Loc. = LCFF_X30_Y16_N23; Fanout = 2; REG Node = 'Timer_lsl:U1\|clk2_data'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { CLK Timer_lsl:U1|clk2_data } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.416 ns) 4.489 ns mux21a:U2\|Mux0~1 3 COMB LCCOMB_X31_Y18_N6 1 " "Info: 3: + IC(0.787 ns) + CELL(0.416 ns) = 4.489 ns; Loc. = LCCOMB_X31_Y18_N6; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { Timer_lsl:U1|clk2_data mux21a:U2|Mux0~1 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.275 ns) 5.386 ns mux21a:U2\|Mux0~2 4 COMB LCCOMB_X31_Y18_N28 1 " "Info: 4: + IC(0.622 ns) + CELL(0.275 ns) = 5.386 ns; Loc. = LCCOMB_X31_Y18_N28; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { mux21a:U2|Mux0~1 mux21a:U2|Mux0~2 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.393 ns) 6.028 ns mux21a:U2\|Mux0 5 COMB LCCOMB_X31_Y18_N12 1 " "Info: 5: + IC(0.249 ns) + CELL(0.393 ns) = 6.028 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { mux21a:U2|Mux0~2 mux21a:U2|Mux0 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 7.812 ns mux21a:U2\|Mux0~clkctrl 6 COMB CLKCTRL_G3 7 " "Info: 6: + IC(1.784 ns) + CELL(0.000 ns) = 7.812 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'mux21a:U2\|Mux0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 9.365 ns C_STATE.S1 7 REG LCFF_X64_Y8_N17 3 " "Info: 7: + IC(1.016 ns) + CELL(0.537 ns) = 9.365 ns; Loc. = LCFF_X64_Y8_N17; Fanout = 3; REG Node = 'C_STATE.S1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.407 ns ( 36.38 % ) " "Info: Total cell delay = 3.407 ns ( 36.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.958 ns ( 63.62 % ) " "Info: Total interconnect delay = 5.958 ns ( 63.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.365 ns" { CLK Timer_lsl:U1|clk2_data mux21a:U2|Mux0~1 mux21a:U2|Mux0~2 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.365 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clk2_data {} mux21a:U2|Mux0~1 {} mux21a:U2|Mux0~2 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S1 {} } { 0.000ns 0.000ns 1.500ns 0.787ns 0.622ns 0.249ns 1.784ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.416ns 0.275ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.596 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 8.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.787 ns) 3.286 ns Timer_lsl:U1\|clk_data 2 REG LCFF_X30_Y16_N19 2 " "Info: 2: + IC(1.500 ns) + CELL(0.787 ns) = 3.286 ns; Loc. = LCFF_X30_Y16_N19; Fanout = 2; REG Node = 'Timer_lsl:U1\|clk_data'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { CLK Timer_lsl:U1|clk_data } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.150 ns) 4.225 ns mux21a:U2\|Mux0~0 3 COMB LCCOMB_X31_Y18_N26 1 " "Info: 3: + IC(0.789 ns) + CELL(0.150 ns) = 4.225 ns; Loc. = LCCOMB_X31_Y18_N26; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { Timer_lsl:U1|clk_data mux21a:U2|Mux0~0 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 4.617 ns mux21a:U2\|Mux0~2 4 COMB LCCOMB_X31_Y18_N28 1 " "Info: 4: + IC(0.242 ns) + CELL(0.150 ns) = 4.617 ns; Loc. = LCCOMB_X31_Y18_N28; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { mux21a:U2|Mux0~0 mux21a:U2|Mux0~2 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.393 ns) 5.259 ns mux21a:U2\|Mux0 5 COMB LCCOMB_X31_Y18_N12 1 " "Info: 5: + IC(0.249 ns) + CELL(0.393 ns) = 5.259 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { mux21a:U2|Mux0~2 mux21a:U2|Mux0 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 7.043 ns mux21a:U2\|Mux0~clkctrl 6 COMB CLKCTRL_G3 7 " "Info: 6: + IC(1.784 ns) + CELL(0.000 ns) = 7.043 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'mux21a:U2\|Mux0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 8.596 ns C_STATE.S0 7 REG LCFF_X64_Y8_N7 3 " "Info: 7: + IC(1.016 ns) + CELL(0.537 ns) = 8.596 ns; Loc. = LCFF_X64_Y8_N7; Fanout = 3; REG Node = 'C_STATE.S0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { mux21a:U2|Mux0~clkctrl C_STATE.S0 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.016 ns ( 35.09 % ) " "Info: Total cell delay = 3.016 ns ( 35.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.580 ns ( 64.91 % ) " "Info: Total interconnect delay = 5.580 ns ( 64.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.596 ns" { CLK Timer_lsl:U1|clk_data mux21a:U2|Mux0~0 mux21a:U2|Mux0~2 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.596 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clk_data {} mux21a:U2|Mux0~0 {} mux21a:U2|Mux0~2 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 1.500ns 0.789ns 0.242ns 0.249ns 1.784ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.365 ns" { CLK Timer_lsl:U1|clk2_data mux21a:U2|Mux0~1 mux21a:U2|Mux0~2 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.365 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clk2_data {} mux21a:U2|Mux0~1 {} mux21a:U2|Mux0~2 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S1 {} } { 0.000ns 0.000ns 1.500ns 0.787ns 0.622ns 0.249ns 1.784ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.416ns 0.275ns 0.393ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.596 ns" { CLK Timer_lsl:U1|clk_data mux21a:U2|Mux0~0 mux21a:U2|Mux0~2 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.596 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clk_data {} mux21a:U2|Mux0~0 {} mux21a:U2|Mux0~2 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 1.500ns 0.789ns 0.242ns 0.249ns 1.784ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.545 ns - Shortest register register " "Info: - Shortest register to register delay is 0.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C_STATE.S0 1 REG LCFF_X64_Y8_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y8_N7; Fanout = 3; REG Node = 'C_STATE.S0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_STATE.S0 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.150 ns) 0.461 ns C_STATE.S1~0 2 COMB LCCOMB_X64_Y8_N16 1 " "Info: 2: + IC(0.311 ns) + CELL(0.150 ns) = 0.461 ns; Loc. = LCCOMB_X64_Y8_N16; Fanout = 1; COMB Node = 'C_STATE.S1~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { C_STATE.S0 C_STATE.S1~0 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.545 ns C_STATE.S1 3 REG LCFF_X64_Y8_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.545 ns; Loc. = LCFF_X64_Y8_N17; Fanout = 3; REG Node = 'C_STATE.S1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { C_STATE.S1~0 C_STATE.S1 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.94 % ) " "Info: Total cell delay = 0.234 ns ( 42.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.311 ns ( 57.06 % ) " "Info: Total interconnect delay = 0.311 ns ( 57.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { C_STATE.S0 C_STATE.S1~0 C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { C_STATE.S0 {} C_STATE.S1~0 {} C_STATE.S1 {} } { 0.000ns 0.311ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.365 ns" { CLK Timer_lsl:U1|clk2_data mux21a:U2|Mux0~1 mux21a:U2|Mux0~2 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.365 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clk2_data {} mux21a:U2|Mux0~1 {} mux21a:U2|Mux0~2 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S1 {} } { 0.000ns 0.000ns 1.500ns 0.787ns 0.622ns 0.249ns 1.784ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.416ns 0.275ns 0.393ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.596 ns" { CLK Timer_lsl:U1|clk_data mux21a:U2|Mux0~0 mux21a:U2|Mux0~2 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.596 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clk_data {} mux21a:U2|Mux0~0 {} mux21a:U2|Mux0~2 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S0 {} } { 0.000ns 0.000ns 1.500ns 0.789ns 0.242ns 0.249ns 1.784ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.393ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { C_STATE.S0 C_STATE.S1~0 C_STATE.S1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.545 ns" { C_STATE.S0 {} C_STATE.S1~0 {} C_STATE.S1 {} } { 0.000ns 0.311ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK HEX4\[2\] C_STATE.S6 18.092 ns register " "Info: tco from clock \"CLK\" to destination pin \"HEX4\[2\]\" through register \"C_STATE.S6\" is 18.092 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.365 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 9.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(0.787 ns) 3.286 ns Timer_lsl:U1\|clk2_data 2 REG LCFF_X30_Y16_N23 2 " "Info: 2: + IC(1.500 ns) + CELL(0.787 ns) = 3.286 ns; Loc. = LCFF_X30_Y16_N23; Fanout = 2; REG Node = 'Timer_lsl:U1\|clk2_data'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.287 ns" { CLK Timer_lsl:U1|clk2_data } "NODE_NAME" } } { "Timer_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Timer_lsl.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.416 ns) 4.489 ns mux21a:U2\|Mux0~1 3 COMB LCCOMB_X31_Y18_N6 1 " "Info: 3: + IC(0.787 ns) + CELL(0.416 ns) = 4.489 ns; Loc. = LCCOMB_X31_Y18_N6; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { Timer_lsl:U1|clk2_data mux21a:U2|Mux0~1 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.275 ns) 5.386 ns mux21a:U2\|Mux0~2 4 COMB LCCOMB_X31_Y18_N28 1 " "Info: 4: + IC(0.622 ns) + CELL(0.275 ns) = 5.386 ns; Loc. = LCCOMB_X31_Y18_N28; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { mux21a:U2|Mux0~1 mux21a:U2|Mux0~2 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.393 ns) 6.028 ns mux21a:U2\|Mux0 5 COMB LCCOMB_X31_Y18_N12 1 " "Info: 5: + IC(0.249 ns) + CELL(0.393 ns) = 6.028 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 1; COMB Node = 'mux21a:U2\|Mux0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { mux21a:U2|Mux0~2 mux21a:U2|Mux0 } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.000 ns) 7.812 ns mux21a:U2\|Mux0~clkctrl 6 COMB CLKCTRL_G3 7 " "Info: 6: + IC(1.784 ns) + CELL(0.000 ns) = 7.812 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'mux21a:U2\|Mux0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl } "NODE_NAME" } } { "mux21a.vhd" "" { Text "D:/EDA实验/Cycle_final/mux21a.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 9.365 ns C_STATE.S6 7 REG LCFF_X64_Y8_N11 6 " "Info: 7: + IC(1.016 ns) + CELL(0.537 ns) = 9.365 ns; Loc. = LCFF_X64_Y8_N11; Fanout = 6; REG Node = 'C_STATE.S6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { mux21a:U2|Mux0~clkctrl C_STATE.S6 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.407 ns ( 36.38 % ) " "Info: Total cell delay = 3.407 ns ( 36.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.958 ns ( 63.62 % ) " "Info: Total interconnect delay = 5.958 ns ( 63.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.365 ns" { CLK Timer_lsl:U1|clk2_data mux21a:U2|Mux0~1 mux21a:U2|Mux0~2 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S6 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.365 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clk2_data {} mux21a:U2|Mux0~1 {} mux21a:U2|Mux0~2 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S6 {} } { 0.000ns 0.000ns 1.500ns 0.787ns 0.622ns 0.249ns 1.784ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.416ns 0.275ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.477 ns + Longest register pin " "Info: + Longest register to pin delay is 8.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns C_STATE.S6 1 REG LCFF_X64_Y8_N11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y8_N11; Fanout = 6; REG Node = 'C_STATE.S6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { C_STATE.S6 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.420 ns) 0.941 ns HEX4~1 2 COMB LCCOMB_X64_Y8_N2 1 " "Info: 2: + IC(0.521 ns) + CELL(0.420 ns) = 0.941 ns; Loc. = LCCOMB_X64_Y8_N2; Fanout = 1; COMB Node = 'HEX4~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { C_STATE.S6 HEX4~1 } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.894 ns) + CELL(2.642 ns) 8.477 ns HEX4\[2\] 3 PIN PIN_U2 0 " "Info: 3: + IC(4.894 ns) + CELL(2.642 ns) = 8.477 ns; Loc. = PIN_U2; Fanout = 0; PIN Node = 'HEX4\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.536 ns" { HEX4~1 HEX4[2] } "NODE_NAME" } } { "Cycle_lsl.vhd" "" { Text "D:/EDA实验/Cycle_final/Cycle_lsl.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 36.12 % ) " "Info: Total cell delay = 3.062 ns ( 36.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.415 ns ( 63.88 % ) " "Info: Total interconnect delay = 5.415 ns ( 63.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.477 ns" { C_STATE.S6 HEX4~1 HEX4[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.477 ns" { C_STATE.S6 {} HEX4~1 {} HEX4[2] {} } { 0.000ns 0.521ns 4.894ns } { 0.000ns 0.420ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.365 ns" { CLK Timer_lsl:U1|clk2_data mux21a:U2|Mux0~1 mux21a:U2|Mux0~2 mux21a:U2|Mux0 mux21a:U2|Mux0~clkctrl C_STATE.S6 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.365 ns" { CLK {} CLK~combout {} Timer_lsl:U1|clk2_data {} mux21a:U2|Mux0~1 {} mux21a:U2|Mux0~2 {} mux21a:U2|Mux0 {} mux21a:U2|Mux0~clkctrl {} C_STATE.S6 {} } { 0.000ns 0.000ns 1.500ns 0.787ns 0.622ns 0.249ns 1.784ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.416ns 0.275ns 0.393ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.477 ns" { C_STATE.S6 HEX4~1 HEX4[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.477 ns" { C_STATE.S6 {} HEX4~1 {} HEX4[2] {} } { 0.000ns 0.521ns 4.894ns } { 0.000ns 0.420ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 08:01:58 2019 " "Info: Processing ended: Wed Jun 05 08:01:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
