rd_("Ck30 bit numerator (A) of fractional loop divider (signed \xe2\x80\xa6Bl30 bit numerator of fractional loop divider.Cf30 bit numerator of fractional loop divider(Signed \xe2\x80\xa6Ce30 bit denominator (B) of fractional loop divider \xe2\x80\xa6Bn30 bit denominator of fractional loop divider.Bn30 bit Denominator of fractional loop divider.Aj9-Bit or 8-Bit Mode SelectBdData result register for HW triggers0CgIndicates number of horizontal PIXELS in the output \xe2\x80\xa6ChThis field indicates the upper left X-coordinate (in \xe2\x80\xa6CiThis field indicates the lower right X-coordinate (in \xe2\x80\xa610CiIndicates the number of vertical PIXELS in the output \xe2\x80\xa6ChThis field indicates the upper left Y-coordinate (in \xe2\x80\xa6CiThis field indicates the lower right Y-coordinate (in \xe2\x80\xa610AaAddress hold time0lAddress Mode0AbAddress setup time0BhAsynchronous Schedule Status - Read OnlylBase Address00000000ChButton Interrupt Signal ipi_snvs_btn_int_b was asserted.lBurst Length0000CjTwo\xe2\x80\x99s compliment Y multiplier coefficient. YUV=0x100 \xe2\x80\xa6CgTwo\xe2\x80\x99s compliment Red V/Cr multiplier coefficient. \xe2\x80\xa6CiTwo\xe2\x80\x99s complement Green V/Cr multiplier coefficient. \xe2\x80\xa6CiTwo\xe2\x80\x99s complement Green U/Cb multiplier coefficient. \xe2\x80\xa6ChTwo\xe2\x80\x99s compliment Blue U/Cb multiplier coefficient. \xe2\x80\xa6A`Command CompleteCjConfigure Flag Host software sets this bit as the last \xe2\x80\xa6kCAS LatencyjCount Mode000AfController Mode - R/WOA`Control Register0AdGPT Control Register011BdWatchdog Control and Status Register0AfCompare value register0oCancel TransferClDevice Capable. Indicating whether device operation mode \xe2\x80\xa6CiDevice Capable When this bit is 1, this controller is \xe2\x80\xa6AiData Pulsing - Read/WriteAbGPIO data register0bDRCfDeep Sleep Mode. Low leakage mode, maintain memory \xe2\x80\xa6hDeadtimeAhComparator Module EnablelEnable TimerjGPT EnableBaEnable pigeon Mode on this signal00000000000oWatchdog EnableCeEmergency Off This bit is set when a power off is \xe2\x80\xa6AeError Status Register0AjEndian Select - Read/WritekFRAME BEGIN00000000000jFRAME DATA00000000000iFRAME END00000000000AbFraming Error FlagjFIFO Reset0jFRAME SYNC00000000000AhGeneral control register0AgGeneral status register0BfControl register for hardware triggers0CkHost Capable. Indicating whether host operation mode is \xe2\x80\xa6CgHost Capable When this bit is 1, this controller is \xe2\x80\xa6AoStatus register for HW triggers0AgIdentification register0AdConfiguration numberBnUSB ID - Read Only. 0 = A device, 1 = B deviceAfGPT Interrupt Register0jLINE BEGIN00000000000nLate CollisionAaLC Interrupt MaskmLatency count0iLINE DATA00000000000hLINE END00000000000iLINE SYNC00000000000CgLight Sleep Mode. Low leakage mode, maintain memory \xe2\x80\xa6AeLine Status-Read OnlyAa7-Bit Mode SelectiMSB First0CkThese bits mask the Mailbox filter bits as shown in the \xe2\x80\xa6AmRx Mailboxes Global Mask BitsCmThese bits mask both Mailbox filter and Rx FIFO ID Filter \xe2\x80\xa6AdIndividual Mask BitskMemory size00000000jNoise FlagnOperation CodeB`sigout = sig_another OR this_sig00000000000AeReceiver Overrun FlagAlOTG Termination - Read/WritekPHY AddressmParity EnableB`Port Enabled/Disabled-Read/WriteAaParity Error FlagClPeriodic Interrupt Indicates that periodic interrupt has \xe2\x80\xa6ClPort Indicators (P INDICATOR) This bit indicates whether \xe2\x80\xa6AePort Owner-Read/WriteBgPort Power (PP)-Read/Write or Read OnlyAfGPT Prescaler Register0BdPort Reset - Read/Write or Read OnlyiPort Size0000BdPeriodic Schedule Status - Read OnlykParity TypeBdData result register for HW triggers0A`Register AddressoRead cycle time0oReceiver Enable0kReload FlagAeCollision Retry LimitAaRL Interrupt MaskAjRun/Stop (RS) - Read/WriteAdRefresh timer periodCiThis bit indicates if FlexCAN is receiving a message. \xe2\x80\xa6AdFlexCAN In ReceptionBaUSB PHY Receiver Control Register0AfSecure access register0mSlave addressCkShut Down Mode. Shut Down periphery and core, no memory \xe2\x80\xa6mSample EnableCgCluster SM%s, containing SM?CNT, SM?INIT, SM?CTRL2, \xe2\x80\xa6B`Serial interface mode capabilityAcGPT Status Register0oStatus Register0nSoftware Reset0AhStart Of Frame DelimiterCiAfter a power-up request (pup_req assertion), the PGC \xe2\x80\xa6BlThere are two different silicon revisions: 1ClROMC AHB Multiple Address Comparator matches Indicator - \xe2\x80\xa6kTurn AroundoTurnaround timeAeTurnaround time cycle0AjTransmission Complete FlagAaTransfer CompleteAbTransmitter Enable0jTimer Flag000CjTuning Pass:(only for SD3.0 SDR104 mode and EMMC HS200 \xe2\x80\xa6AjHigh Resolution Time StampCcThis bit indicates if FLEXCAN is transmitting a \xe2\x80\xa6AgFlexCAN In TransmissionBdUSB PHY Transmitter Control Register0ClUSB Interrupt Enable When this bit is one and the UI bit \xe2\x80\xa6AmUSB Interrupt (USBINT) - R/WCAfTransmit FIFO UnderrunAaUN Interrupt MaskAlCounting Direction Indicator000AhRefresh urgent thresholdAhVBUS Charge - Read/WriteCmVBUS_Discharge - Read/Write. Setting this bit causes VBus \xe2\x80\xa6AaWord Addressable.A`Windowing EnablebWTCj4-bit monochrome pixels (1-plane Y luma, 4 bit truncation)0000000Bo8-bit monochrome pixels (1-plane Y luma output)0000000CkAsync Advance Interrupt Enable When this bit is one and \xe2\x80\xa6BaInterrupt on Async Advance - R/WCCl64-bit Addressing Capability This bit is set \xe2\x80\x980b\xe2\x80\x99 in \xe2\x80\xa6ChThis bit is supplied for backwards compatibility reasonslAbort EnableCnAuto Focus Spread. Selects which green pixels are used for \xe2\x80\xa6AeArbitration Lost FlagBasigout = sig_another AND this_sig00000000000AaAddress Not ValidAoArbitration Process in ProgressBiAsynchronous Schedule Enable - Read/WriteClAsynchronous Schedule Park Capability If this bit is set \xe2\x80\xa6CbAsynchronous Schedule Park Mode Count - Read/WriteCnA Session Valid - Read Only. Indicates VBus is above the A \xe2\x80\xa6AbAddress Valid FlagCkA VBus Valid - Read Only. Indicates VBus is above the A \xe2\x80\xa6mBus Busy Flag0AcBit Clock Direction0A`Bit Clock Enable0oBit Clock Input0AbBit Clock Polarity0nBit Clock Swap0h55 - BEE0AeBus Encryption EnginenBit Error FlagoBlock Gap EventcBGR0000000BdByte Mask for Byte 0 (IPTXD bit 7:0)BeByte Mask for Byte 1 (IPTXD bit 15:8)BfByte Mask for Byte 2 (IPTXD bit 23:16)BfByte Mask for Byte 3 (IPTXD bit 31:24)BfBase Register 0 (For SDRAM CS0 device)0BfBase Register 1 (For SDRAM CS1 device)0BfBase Register 2 (For SDRAM CS2 device)0BfBase Register 3 (For SDRAM CS3 device)0BaBase Register 4 (For NAND device)0B`Base Register 5 (For NOR device)0BbBase Register 6 (For PSRAM device)0CjBase Register 7 (For DBI-B (MIPI Display Bus Interface \xe2\x80\xa60BaBase Register 8 (For NAND device)0cBRG0000000AaBuffer Read ReadyCmBit Rate Switch. This bit defines whether the bit rate is \xe2\x80\xa6000000000000000000000000000000000000000000000000000000000000000000000000ClB Session End - Read Only. Indicates VBus is below the B \xe2\x80\xa6CnB Session Valid - Read Only. Indicates VBus is above the B \xe2\x80\xa6AkBit Timing Expansion enableAhBit Timing Format EnableAmButton Value of the BTN inputAbBus timeout cyclesCiBayer Tile Start. Controls the Bayer pattern starting \xe2\x80\xa6AaBandwidth ControlAbBuffer Write ReadyAjCalibration value register0kCalibrationAdColumn Address Size.cCBCnCAN Bit NumberAgCAN Bit Timing Register0AaCommand CRC ErrorcCCMAdCCM Control Register0AlClock Configuration Register0B`Current Connect Status-Read OnlylCE hold timeAnCE hold min time (CEH+1) cycle0mCSX Hold TimemCE setup timeAcCE setup time cycle0nCSX Setup TimeAnAnalog Comparator Flag FallingAfConfiguration register0AmAnalog Comparator Flag RisingAbChannel FIFO Reset0Beaips_tz1 clocks (aips_tz1_clk_enable)Balpspi1 clocks (lpspi1_clk_enable)Bhocram_exsc clock (ocram_exsc_clk_enable)Bcflexio2 clocks (flexio2_clk_enable)Cfsim_m7 register access clock (sim_m7_mainclk_r_enable)Ajrom clock (rom_clk_enable)B`usboh3 clock (usboh3_clk_enable)A`enet2_clk_enableBeaips_tz2 clocks (aips_tz2_clk_enable)Balpspi2 clocks (lpspi2_clk_enable)Ajcsi clock (csi_clk_enable)Bblpuart5 clock (lpuart5_clk_enable)B`iomuxc clock (iomuxc_clk_enable)Bbflexio1 clock (flexio1_clk_enable)Bausdhc1 clocks (usdhc1_clk_enable)Acflexspi2_clk_enableBcmqs clock ( mqs_hmclk_clock_enable)Balpspi3 clocks (lpspi3_clk_enable)Bjiomuxc_snvs clock (iomuxc_snvs_clk_enable)Amsemc clocks (semc_clk_enable)Bhiomuxc gpr clock (iomuxc_gpr_clk_enable)Anwdog3 clock (wdog3_clk_enable)Bausdhc2 clocks (usdhc2_clk_enable)Aaaxbs_l_clk_enableBlflexspi_exsc clock (flexspi_exsc_clk_enable)Balpspi4 clocks (lpspi4_clk_enable)B`lpi2c1 clock (lpi2c1_clk_enable)Bblpuart6 clock (lpuart6_clk_enable)Aibee clock(bee_clk_enable)Ajdma clock (dma_clk_enable)Amdcdc clocks (dcdc_clk_enable)ocan3_clk_enableBksim_m or sim_main register access clock \xe2\x80\xa6Aladc2 clock (adc2_clk_enable)B`lpi2c2 clock (lpi2c2_clk_enable)Alaoi1 clock (aoi1_clk_enable)B`sim_m7 clock (sim_m7_clk_enable)Ajkpp clock (kpp_clk_enable)B`ipmux4 clock (ipmux4_clk_enable)Afcan3_serial_clk_enableAjdcp clock (dcp_clk_enable)Alenet clock (enet_clk_enable)B`lpi2c3 clock (lpi2c3_clk_enable)Bflcdif pix clock (lcdif_pix_clk_enable)Antsc_dig clock (tsc_clk_enable)Anwdog2 clock (wdog2_clk_enable)Cjflexspi clocks (flexspi_clk_enable) sim_ems_clk_enable \xe2\x80\xa6Adaips_lite_clk_enableBblpuart3 clock (lpuart3_clk_enable)Akpit clocks (pit_clk_enable)BaOCOTP_CTRL clock (iim_clk_enable)Angpio4 clock (gpio4_clk_enable)Aosim_m clocks (sim_m_clk_enable)Bdaipstz4 clocks (aips_tz4_clk_enable)Altrng clock (trng_clk_enable)Abflexio3_clk_enableAlcan1 clock (can1_clk_enable)Amaoi2 clocks (aoi2_clk_enable)Anxbar3 clock (xbar3_clk_enable)Akewm clocks (ewm_clk_enable)Bcsim_ems clocks (sim_ems_clk_enable)Anspdif clock (spdif_clk_enable)Bclpuart8 clocks (lpuart8_clk_enable)Bjcan1_serial clock (can1_serial_clk_enable)Aladc1 clock (adc1_clk_enable)B`ipmux1 clock (ipmux1_clk_enable)Anwdog1 clock (wdog1_clk_enable)Ampwm1 clocks (pwm1_clk_enable)Bdsim_main clock (sim_main_clk_enable)Batimer4 clocks (timer4_clk_enable)Alcan2 clock (can2_clk_enable)Bfsemc_exsc clock (semc_exsc_clk_enable)B`ipmux2 clock (ipmux2_clk_enable)Bbflexram clock (flexram_clk_enable)Ampwm2 clocks (pwm2_clk_enable)Alsai1 clock (sai1_clk_enable)Bdaips_tz3 clock (aips_tz3_clk_enable)cCH00000000000000000000cCH10000000000000000000cCH20000000000000000000cCH30000000000000000000jChain ModeAcCommand Index ErrorAfCompare Load Control 1000AfCompare Load Control 2000oNAND CLE OptionnWatchdog ClockAdContinuous Link ModelCommand DataCjSDRAM Commands: 0x8: READ 0x9: WRITE 0xA: MODESET 0xB: \xe2\x80\xa6AcTimer Compare ValueAdGPT Counter Register0AeCounter Register BitsAiWatchdog Counter Register0AiColumn address bit number0AhColumn Address bit width00BdCorrection Counter Wrap-Around ValueAhComparator Output SelectAfChannel Priority ErrorAfCMP Control Register 00AfCMP Control Register 10lCard RemovalAlMessage Buffer 0 CS Register0AlMessage Buffer 1 CS Register0AlMessage Buffer 2 CS Register0AlMessage Buffer 3 CS Register0AlMessage Buffer 4 CS Register0AlMessage Buffer 5 CS Register0AlMessage Buffer 6 CS Register0AlMessage Buffer 7 CS Register0AlMessage Buffer 8 CS Register0AlMessage Buffer 9 CS Register0AjConnect Status Change-R/WCh43 - CSI0cCSIAnConfig security level register0AcCCM Status Register0h49 - CSU0mCSU registersB`Command Execution timeout cyclesoCompare Value 1oCompare Value 2AiDestination Address ErrorAhno description available0AeDestination Bus ErrorlDebug EnableAgDelay Between TransfersnData CRC Errorh50 - DCP0AlDCP register reference indexCmDevice Endpoint Number This field indicates the number of \xe2\x80\xa6AcDMA Enable Register0BaWatchdog Timeout Interrupt EnableAdCount Direction FlagoCount Direction000AbNo logic operation00000000000CjROMC Disable \xe2\x80\x93 This bit, when set, disables all ROMC \xe2\x80\xa6A`Bit Clock Divide0A`Data Line ActiveBlLength of the data to be stored/transmitted.000000000000000000000000000000000000000000000000000000000000000000000000jDMA EnablecDMAoData Match Flag0AhDestination Offset ErrorC`Disable Preempt Ability. This field resets to 0.0000000000000000000000000000000BcData Bus Pulsing Status - Read OnlyCiDouble Resolution Mode. Controls size of statistics grid.AkDisable Receive On TransmitAdDrive Strength Field0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AcData Transfer WidthgDivisorcECBCbEnable Channel Preemption. This field resets to 0.0000000000000000000000000000000AfError Counter Register0mError Counter0AiEthernet Control Register0AeError Cancel TransferAaTransfer CanceledClExtended Data Length. This bit distinguishes between CAN \xe2\x80\xa6000000000000000000000000000000000000000000000000000000000000000000000000A`EDO mode enabledAoEnable Error Interrupt Register0AhInterrupt Event Register0AeEntropy Read Register0mEntropy ValueoEnd Packet FlagBgShows the compile options for the TRNG.AgEnable Request Register0nError Register0AbRead: Error statusB`Enable Scatter/Gather ProcessingCdError State Indicator. This bit indicates if the \xe2\x80\xa6000000000000000000000000000000000000000000000000000000000000000000000000h94 - EWM0cEWMCjContains extended (LOW word) identifier of message buffer.000000000000000000000000000000000000000000000000000000000000000000000000AaFirst Bit Shifted0AbFIFO Clear ControlAcFlow Control EnableAcFrame Complete FlagAeFIFO Control Register0oFIFO Error Flag000AcFilter Element BitsCjThese bits mask the ID Filter Table elements bits in a \xe2\x80\xa6AoLegacy Rx FIFO Global Mask BitsAgFault Interrupt EnablesAgWatchdog Interrupt FlaggSee F030CgFO3 Force Output Compare Channel 3 FO2 Force Output \xe2\x80\xa6A`Fast PLL enable.AjCMP Filter Period Register0AmForce Port Resume -Read/WriteCmFrame List Rollover Interrupt Enable When this bit is one \xe2\x80\xa6AaFIFO Request Flag0AjFrame List Rollover - R/WCAhFree-Run or Restart modeClThe FRZ bit specifies the FLEXCAN behavior when the HALT \xe2\x80\xa6mFreeze EnablefFreezeAdFrame Sync Direction0A`Frame Sync Early0AcFrame Sync Polarity0AdFIFO Status Register0AaFIFO Warning Flag0cGBR0000000AaGeneral Call FlagCnValue of OTP Bank4 Word6 (General Purpose Customer Defined \xe2\x80\xa60cGP1CnValue of OTP Bank4 Word7 (General Purpose Customer Defined \xe2\x80\xa60cGP2cGP3cGP4h97 - GPC0cGPCAdGroup Priority ErrorCnGeneral Purpose Register When GPR_SL or GPR_HL bit is set, \xe2\x80\xa600AfGraceful Stop CompleteAbGRA Interrupt MaskcGRB0000000AhGraceful Receive StoppedAfGraceful Transmit StopBfControl register for hardware triggers0AdHCHaIted - Read OnlyAeHOME Interrupt EnableCiEnable HOME to Initialize Position Counters UPOS and LPOSAoUse Negative Edge of HOME InputmHalt On ErrorlHP0 register0B`Hardware Request Status Register0AeHorizontal Skip CountAkHigh-Speed Port - Read OnlyAbHigh Speed SupportAbHyst. Enable Field0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C`Interrupt on Async Advance Doorbell - Read/WriteAlGPT Input Capture Register 10AlMessage Buffer 0 ID Register0AlMessage Buffer 1 ID Register0AlMessage Buffer 2 ID Register0AlMessage Buffer 3 ID Register0AlMessage Buffer 4 ID Register0AlMessage Buffer 5 ID Register0AlMessage Buffer 6 ID Register0AlMessage Buffer 7 ID Register0AlMessage Buffer 8 ID Register0AlMessage Buffer 9 ID Register0CiID Extended. One/zero for extended/standard format frame.000000000000000000000000000000000000000000000000000000000000000000000000CjCHAIN0 IE 2\xe2\x80\x99b00: No interrupt when finished 2\xe2\x80\x99b01: \xe2\x80\xa60000000CjCHAIN1 IE 2\xe2\x80\x99b00: No interrupt when finished 2\xe2\x80\x99b01: \xe2\x80\xa60000000iCHAIN2 IE0000000iCHAIN3 IE0000000iCHAIN4 IE0000000iCHAIN5 IE0000000iCHAIN6 IE0000000iCHAIN7 IE0000000BcComparator Interrupt Enable FallingoInput Edge Flag000BbComparator Interrupt Enable RisingAiInterrupt Enable Register0gSee IF2CmIF2 Input capture 2 Flag IF1 Input capture 1 Flag The IFn \xe2\x80\xa6AeIdle Line Type SelectgSee IM2ClIM2 (bits 19-18, Input Capture Channel 2 operating mode) \xe2\x80\xa6CnIf ESR2[VPS] is asserted, this bit indicates whether there \xe2\x80\xa6A`Inactive MailboxAfInput Monitor Register0AlGPIO interrupt mask register0cIMRCfClock Period Of The Timestamping Clock (ts_clk) In \xe2\x80\xa6AjInterrupt Request Register0AbWatchdog InterruptAaComparator INVERTAiTransmit Inter-Packet GapAeInput Polarity Select000ChIndicates which channels have pending interrupt requests000BfIndicates current PXP interrupt status000CkAfter a power-down request (pdn_req assertion), the PGC \xe2\x80\xa60AnGPIO interrupt status register0cISRB`Isochronous Scheduling ThresholdBgInterrupt Threshold Control -Read/WriteAbSDRAM Idle timeoutAbKeypad Column DataBfKeypad Column Strobe Open-Drain EnablemDCP key index0AnThe Key to lock or unlock LUT.BlKey needed to unlock HW_OCOTP_DATA register.CmThis field should be written with 0xA55A when trigging an \xe2\x80\xa6h39 - KPP0mKPP RegistersoKeypad Row DataAaKeypad Row EnableCjThis bit configures FLEXCAN to operate in Listen Only ModeA`Listen-Only ModeChThis bit configures FlexCAN to operate in Loop-Back ModenLoop Back ModeCmSetting the low power mode that system will enter on next \xe2\x80\xa6CjLP Section is Secured Indicates that the LP section is \xe2\x80\xa6A`Life Timer value0eLUT 00Ab10-bit Mode selectoMatch Address 1oMatch Address 2A`Master Busy FlagA`Module Busy FlagA`Max Block LengthAmModule Configuration Register000AgMaster Control Register0AkPIT Module Control Register0AgModule Control Register0AjMonotonic Counter RollovermMaster EnablemModule EnablenMII Interrupt.AbMII Interrupt MaskAfEnable Modulo CountingCeThis read/write register contains the upper (most \xe2\x80\xa6CfThis read/write register contains the lower (least \xe2\x80\xa6AlMatching Process in ProgressAkMaster Priviledge Registers0CkIf this bit is set the matching process starts from the \xe2\x80\xa6AlMailboxes Reception PriorityAfMaster Status Register0CcReceiver and transmitter use 8-bit data characters.CcReceiver and transmitter use 9-bit data characters.B`NBYTES/CITER Configuration ErrorA`NACK Detect FlagBjNumber of Enhanced Rx FIFO Filter ElementsAhComplement version of IDAlPayload Length Check DisablelNo Op enable0000000cnPSAmOver-current Active-Read OnlyAhOver-current Change-R/WCAmGPT Output Compare Register 10AgOpen Drain Enable Field0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000mOutput Enable000gSee OF30CkOF3 Output Compare 3 Flag OF2 Output Compare 2 Flag OF1 \xe2\x80\xa6B`Offset correction value register0lOffset valuegSee OM30CjOM3 (bits 28-26) controls the Output Compare Channel 3 \xe2\x80\xa6AnOpcode/Pause Duration Register0AlComparator Output Pin EnableAfOutput Polarity Select000AbOversampling RatioClPort Change Detect Interrupt Enable When this bit is one \xe2\x80\xa6AiPort Change Detect - R/WCCmPower Control PCR must not change from power-down request \xe2\x80\xa60AfPeripheral Chip SelectAdPrimary Count Source000cPDEnPin Data InputAoPort Enable/Disable Change-R/WCClProgrammable Frame List Flag If this bit is set to zero, \xe2\x80\xa6cPGCClPower Supply Glitch Detected 0 No power supply glitch. 1 \xe2\x80\xa6AkPower Glitch Detector ValueAnEnable Signal Phase Count ModeAmThis is the raw PHASEA input.AmThis is the raw PHASEB input.BcPort Indicator Control - Read/WriteAbPin State Register0jPin Numberi122 - PIT0cPITAhPull / Keep Enable Field0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AePayload Receive ErrorAbPLR Interrupt MaskcPMUAiPolarity of signal output00000000000cPORCeThis read/write register contains the upper (most \xe2\x80\xa6CfThis read/write register contains the lower (least \xe2\x80\xa6ClPort Power Control This field indicates whether the host \xe2\x80\xa6BdPeriodic Schedule Enable- Read/WriteAhGPIO pad status register0cPSRlPower status0AnPort Test Control - Read/WriteChParallel Transceiver Width This bit has no effect if \xe2\x80\xa6AhPull / Keep Select Field0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AlPull Up / Down Config. Field0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AkUSB PHY Power-Down Register0h44 - PXP0BaPXP v2.0 Register Reference IndexBbQuadrature Decoder Negative SignalAdReceiver Active FlagcRBG0000000AfReceive Channel EnableAgReclamation - Read OnlyAgReceive Channel PointerAhReceive Control Register0AgReconfiguration SuccessAaReceive Data Flag00AjRead Data Hold cycle time.AdRead cycle hold time0AeReceive Data Register0AiSAI Receive Data Register01AkRead Data Setup cycle time.AbReceive Error FlagAaReload Error FlagmRE# HIGH timeAjRE HIGH time (REH+1) cycle0mRDX High TimelRE# LOW timeAiRE LOW time (REL+1) cycle0lRDX Low TimenRefresh enableAkRevolution Counter Register0BaEnable Reverse Direction CountingCnThis read/write register contains the current value of the \xe2\x80\xa6AaRead FIFO Pointer0AiSAI Receive FIFO Register0AfReceive FIFO WatermarkcRGB0000000AiReceiver Interrupt EnableAgReload Interrupt EnableCnThis 2-bit field defines the maximum number of time quanta \xe2\x80\xa6AaResync Jump WidthAcRx Matching PointerAiSAI Receive Mask Register0AaReload on Capture000CdIndicates a raster operation to perform when enabledmRollover FlagAbReset Receive FIFO00CmIf this bit is asserted Remote Request Frame is submitted \xe2\x80\xa6AfRemote Request StoringAcRepeated Start FlagAgReceive Status Register0nSoftware Reset000BeController Reset (RESET) - Read/WriteAdRead Transfer ActiveClHP Real Time Counter The most-significant 15 bits of the \xe2\x80\xa6BnHP Real Time Counter least-significant 32 bitsCiRe-Tuning Event: (only for SD3.0 SDR104 mode and EMMC \xe2\x80\xa6AcReset Transmit FIFO00CiRemote Transmission Request. One/zero for remote/data \xe2\x80\xa6000000000000000000000000000000000000000000000000000000000000000000000000CjRe-Tuning Request (only for SD3.0 SDR104 mode and EMMC \xe2\x80\xa6AfRegisters Updated FlagCjWhen this bit is set by software, the LCDIF will begin \xe2\x80\xa6000cRunAaReceive Word MaskAgReceiver Wakeup ControlAhReceive Buffer InterruptAbRXB Interrupt MaskCiRX Endpoint Data Sink - Read/Write 0 Dual Port Memory \xe2\x80\xa6CiRX Endpoint Enable 1 Enabled Endpoint0 is always enabled.ChRX Endpoint Enable 0 Disabled [Default] 1 Enabled An \xe2\x80\xa6AgReceive Frame InterruptAbRXF Interrupt MaskCnRX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This \xe2\x80\xa6CjRX Data Toggle Reset (WS) Write 1 - Reset PID Sequence \xe2\x80\xa6BmRX Endpoint Stall - Read/Write 0 End Point OK0CiRX Endpoint Type - Read/Write 00 Control Endpoint0 is \xe2\x80\xa6CnRX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 \xe2\x80\xa6AdSource Address ErrorA`Source Bus ErroroSlave Busy FlagjSend BreakAiBaud Rate Modulo Divisor.CiSkip Count Enable. Enables or disables the skip count \xe2\x80\xa6AoCMP Status and Control Register0AfSlave Control Register0AlSPDIF Configuration Register0AdSRC Control Register0BfSoftware Controllable Signals Register0AfSecondary Count Source000A`STOP Detect Flag0AbScan Exit DetectedCnSystem Error Interrupt Enable When this bit is one and the \xe2\x80\xa6AcShifter Error FlagsoSync Error Flag0AbSystem Error- R/WClSlave EnableBbScatter/Gather Configuration ErrorAgInterruptClear Register0AdInterruptEn Register0CkSleep Interrupt Enable When this bit is one and the SLI \xe2\x80\xa6A`DCSuspend - R/WCCiThis bit defines the sampling mode of CAN bits at the \xe2\x80\xa6A`CAN Bit SamplingAcSource Offset ErrornStart Of Frame0CmSet Power Off The SPO bit is set when the power button is \xe2\x80\xa6h98 - SRC0cSRCoSlew Rate Field0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CnSOF Received Interrupt Enable When this bit is one and the \xe2\x80\xa6Cgsoftware reset extension, an option way to generate \xe2\x80\xa6AcSOF Received - R/WCAdSPDIFRxLeft Register0AcQchannelRx Register0CjSubstitute Remote Request. Contains a fixed recessive bit.000000000000000000000000000000000000000000000000000000000000000000000000AeSPDIFRxRight Register0AhSuspend / Resume SupportcSRSAcUchannelRx Register0AcShifter Status FlagAeSlave Status Register0AcSPDIFTxClk Register0ChContains standard/extended (HIGH word) identifier of \xe2\x80\xa6000000000000000000000000000000000000000000000000000000000000000000000000AdSPDIFTxLeft Register0AeSPDIFTxRight Register0CjSerial Transceiver Select 1 Serial Interface Engine is \xe2\x80\xa6CeSecurity Violation 0 security violation was detected.CeSecurity Violation 1 security violation was detected.CeSecurity Violation 2 security violation was detected.CeSecurity Violation 3 security violation was detected.CeSecurity Violation 4 security violation was detected.CeSecurity Violation 5 security violation was detected.nSoftware resetAaTransmit ACK FlagjPacket TagCkIndicates the tag from the last completed packet in the \xe2\x80\xa6000000000000000AfTx Arbitration PointerAeTimer Capture Compare000CiCluster TCD%s, containing TCD*_SADDR, TCD*_SOFF, TCD*_\xe2\x80\xa6AcTest Counter EnableAgTransmit Channel EnableAfTransfer Complete FlagAbTimer Compare Flag000BfTriggered Count Initialization Control000AiTransmit Control Register0AiTransmit Command Register0AbTransmit Data Flag00AfTransmit Data Register0AjSAI Transmit Data Register01AcTransmit Error FlagA`Test Mode EnablelTimer EnableB`Copy Of Timer Flag For Channel 0B`Copy Of Timer Flag For Channel 1B`Copy Of Timer Flag For Channel 2B`Copy Of Timer Flag For Channel 3CfTest Fail, Poker. If TFP=1, the Poker Test has failed.AjSAI Transmit FIFO Register0AgTransmit FIFO WatermarkCaGeneral Purpose Timer Interrupt 0(GPTINT0)\xe2\x80\x93R/WCCaGeneral Purpose Timer Interrupt 1(GPTINT1)\xe2\x80\x93R/WCAfTimer Interrupt Enable000AiTransmit Interrupt Enable1AdTimer Interrupt FlagAjSAI Transmit Mask Register0ClTuning Error: (only for SD3.0 SDR104 mode and EMMC HS200 \xe2\x80\xa6AhTransmitter narrow pulseAcTimer Overflow Flag000ClTurn off System Power Asserting this bit causes a signal \xe2\x80\xa6BnAccesses from an untrusted master are allowed.000000000000000000000000000000000ClAccesses from an untrusted master are not allowed. If an \xe2\x80\xa6000000000000000000000000000000000CkTarget value of VDD_SOC, 25 mV each step 0x0: 0.8V 0xE: \xe2\x80\xa6BlSetting this bit will trigger an IP Command.AnReady to RE# LOW min wait timeAgTouch Screen ControllerAbTimer Status FlagsmTest Register0mWatchdog TestAaTimer Start ValueAcCurrent Timer ValueAjWE# HIGH to busy wait timeAbTransmit Word MaskAiTransmit Buffer InterruptAbTXB Interrupt MaskCkTX Endpoint Data Source - Read/Write 0 Dual Port Memory \xe2\x80\xa6CiTX Endpoint Enable 1 Enabled Endpoint0 is always enabled.ChTX Endpoint Enable 0 Disabled [Default] 1 Enabled An \xe2\x80\xa6AhTransmit Frame InterruptAbTXF Interrupt MaskBoTX Data Toggle Inhibit 0 PID Sequencing EnabledCjTX Data Toggle Reset (WS) Write 1 - Reset PID Sequence \xe2\x80\xa6CmTX Endpoint Stall - Read/Write 0 End Point OK [Default] 1 \xe2\x80\xa6CmTX Endpoint Stall - Read/Write 0 End Point OK 1 End Point \xe2\x80\xa6CkTX Endpoint Type - Read/Write 00 - Control Endpoint0 is \xe2\x80\xa6CnTX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 \xe2\x80\xa6CkUSB Error Interrupt Enable When this bit is one and the \xe2\x80\xa6BfUSB Error Interrupt (USBERRINT) - R/WCmUnlock statusCkUSB Reset Interrupt Enable When this bit is one and the \xe2\x80\xa6AiUSB Reset Received - R/WCAbForced OFLAG Value000cVLDeValid00000000ChThis bit indicates whether IMB and LPTM contents are \xe2\x80\xa6AeValid Priority StatusCmVertical Skip Count. Contains the number of rows to skip. \xe2\x80\xa6lWord 0 Width0AgWeight of Bank RotationAbWord Complete FlagAeWrite Channel PointerAiWatchdog Control Register0cWDAoWatchdog EnablecWDEAkWrite Data Hold cycle time.AnWrite Data hold time WDH cycleAlWrite Data Setup cycle time.BcWrite Data setup time (WDS+1) cyclecWDTcWDWmWE# HIGH timeAjWE HIGH time (WEH+1) cycle0mWRX High TimelWE# LOW timeAiWE LOW time (WEL+1) cycle0lWRX Low TimeAbWrite FIFO Pointer0CnOTG1 Wake-up Interrupt Enable This bit enables or disables \xe2\x80\xa6cWIEAhWatchdog Window Register0oWatchdog WindowClOTG1 Wake-up Interrupt Request This bit indicates that a \xe2\x80\xa6lWord N Width0AbWeight of Page HitAcWrite recovery timeoWord Start Flag0BjWeight of Slave Hit (no read/write switch)AiWatchdog Service Register0cWSRAeWrite Transfer ActiveAiWatchdog Timeout Register0AlINDEX Pulse Interrupt EnableClINDEX Triggered Initialization of Position Counters UPOS \xe2\x80\xa6B`Use Negative Edge of INDEX PulseCmZeroizable Master Key Each of these registers contains 32 \xe2\x80\xa6DkCreate an arbitrary <code>Instance</code> from a pointer to <code>T</code>.AgCompare Function Enablei67 - ADC10AkAnalog-to-Digital Converteri68 - ADC201AdInput Channel Select0AlContinuous Conversion EnableAgContext pointer addressAeNext pointer registerAmSource buffer address pointerBbDestination buffer address pointerCmThis regiser reflects the payload pointer for the current \xe2\x80\xa6CkPointer to the descriptor structure to be processed for \xe2\x80\xa6000ChAddress of the current frame being transmitted by LCDIF.CiAddress of the next frame that will be transmitted by \xe2\x80\xa6CcVirtual address at which bus master error occurred.AkLUT indexed address pointer0dADDR000CcCurrent address pointer for the output frame buffer0ChAddress pointer for the PS RGB or Y (luma) input buffer.CnAddress pointer for the PS U/Cb or 2 plane UV Chroma input \xe2\x80\xa6CdAddress pointer for the PS V/Cr Chroma input buffer.BoAddress pointer for the alpha surface 0 buffer.AcClock Divide SelectBlADV# level control during address hold state0mADV# polarity0BfAddress hold time for synchronous readCdConversion Complete Interrupt Enable/Disable Control0BaArbitration Lost Interrupt EnableClSelect mux mode: ALT0 mux port: SEMC_DATA00 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_DATA01 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_DATA02 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_DATA03 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_DATA04 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_DATA05 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_DATA06 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_DATA07 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: SEMC_DM00 of instance: semcClSelect mux mode: ALT0 mux port: SEMC_ADDR00 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_ADDR01 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_ADDR02 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_ADDR03 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_ADDR04 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_ADDR05 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_ADDR06 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_ADDR07 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_ADDR08 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_ADDR09 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_ADDR11 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_ADDR12 of instance: \xe2\x80\xa6CjSelect mux mode: ALT0 mux port: SEMC_BA0 of instance: semcCjSelect mux mode: ALT0 mux port: SEMC_BA1 of instance: semcClSelect mux mode: ALT0 mux port: SEMC_ADDR10 of instance: \xe2\x80\xa6CjSelect mux mode: ALT0 mux port: SEMC_CAS of instance: semcCjSelect mux mode: ALT0 mux port: SEMC_RAS of instance: semcCjSelect mux mode: ALT0 mux port: SEMC_CLK of instance: semcCjSelect mux mode: ALT0 mux port: SEMC_CKE of instance: semcCiSelect mux mode: ALT0 mux port: SEMC_WE of instance: semcCjSelect mux mode: ALT0 mux port: SEMC_CS0 of instance: semcClSelect mux mode: ALT0 mux port: SEMC_DATA08 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_DATA09 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_DATA10 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_DATA11 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_DATA12 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_DATA13 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_DATA14 of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: SEMC_DATA15 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: SEMC_DM01 of instance: semcCjSelect mux mode: ALT0 mux port: SEMC_DQS of instance: semcCjSelect mux mode: ALT0 mux port: SEMC_RDY of instance: semcCkSelect mux mode: ALT0 mux port: SEMC_CSX00 of instance: \xe2\x80\xa6CfSelect mux mode: ALT0 mux port: FLEXPWM2_PWMA03 of \xe2\x80\xa6CfSelect mux mode: ALT0 mux port: FLEXPWM2_PWMB03 of \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: FLEXCAN2_TX of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: FLEXCAN2_RX of instance: \xe2\x80\xa6CfSelect mux mode: ALT0 mux port: SRC_BOOT_MODE00 of \xe2\x80\xa6CfSelect mux mode: ALT0 mux port: SRC_BOOT_MODE01 of \xe2\x80\xa6CiSelect mux mode: ALT0 mux port: JTAG_TMS of instance: \xe2\x80\xa6CiSelect mux mode: ALT0 mux port: JTAG_TCK of instance: \xe2\x80\xa6CiSelect mux mode: ALT0 mux port: JTAG_MOD of instance: \xe2\x80\xa6CiSelect mux mode: ALT0 mux port: JTAG_TDI of instance: \xe2\x80\xa6CiSelect mux mode: ALT0 mux port: JTAG_TDO of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: JTAG_TRSTB of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LPI2C4_SCL of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LPI2C4_SDA of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: USB_OTG2_OC of instance: \xe2\x80\xa6CmSelect mux mode: ALT0 mux port: USB_OTG2_PWR of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: USB_OTG2_ID of instance: \xe2\x80\xa6CmSelect mux mode: ALT0 mux port: USB_OTG1_PWR of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: USB_OTG1_ID of instance: \xe2\x80\xa6ClSelect mux mode: ALT0 mux port: USB_OTG1_OC of instance: \xe2\x80\xa6CfSelect mux mode: ALT0 mux port: FLEXSPIB_DATA03 of \xe2\x80\xa6CfSelect mux mode: ALT0 mux port: FLEXSPIB_DATA02 of \xe2\x80\xa6CfSelect mux mode: ALT0 mux port: FLEXSPIB_DATA01 of \xe2\x80\xa6CfSelect mux mode: ALT0 mux port: FLEXSPIB_DATA00 of \xe2\x80\xa6CeSelect mux mode: ALT0 mux port: FLEXSPIA_SS1_B of \xe2\x80\xa6CmSelect mux mode: ALT0 mux port: FLEXSPIA_DQS of instance: \xe2\x80\xa6CfSelect mux mode: ALT0 mux port: FLEXSPIA_DATA03 of \xe2\x80\xa6CfSelect mux mode: ALT0 mux port: FLEXSPIA_DATA02 of \xe2\x80\xa6CfSelect mux mode: ALT0 mux port: FLEXSPIA_DATA01 of \xe2\x80\xa6CfSelect mux mode: ALT0 mux port: FLEXSPIA_DATA00 of \xe2\x80\xa6CnSelect mux mode: ALT0 mux port: FLEXSPIA_SCLK of instance: \xe2\x80\xa6CeSelect mux mode: ALT0 mux port: FLEXSPIA_SS0_B of \xe2\x80\xa6CjSelect mux mode: ALT0 mux port: LCD_CLK of instance: lcdifCkSelect mux mode: ALT0 mux port: LCD_ENABLE of instance: \xe2\x80\xa6CjSelect mux mode: ALT0 mux port: LCD_HSYNC of instance: \xe2\x80\xa6CjSelect mux mode: ALT0 mux port: LCD_VSYNC of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA00 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA01 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA02 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA03 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA04 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA05 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA06 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA07 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA08 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA09 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA10 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA11 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA12 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA13 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA14 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA15 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA16 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA17 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA18 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA19 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA20 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA21 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA22 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: LCD_DATA23 of instance: \xe2\x80\xa6CjSelect mux mode: ALT0 mux port: WDOG1_B of instance: wdog1CjSelect mux mode: ALT0 mux port: ENET_MDC of instance: enetCkSelect mux mode: ALT0 mux port: ENET_MDIO of instance: enetCkSelect mux mode: ALT0 mux port: USDHC1_CMD of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: USDHC1_CLK of instance: \xe2\x80\xa6CmSelect mux mode: ALT0 mux port: USDHC1_DATA0 of instance: \xe2\x80\xa6CmSelect mux mode: ALT0 mux port: USDHC1_DATA1 of instance: \xe2\x80\xa6CmSelect mux mode: ALT0 mux port: USDHC1_DATA2 of instance: \xe2\x80\xa6CmSelect mux mode: ALT0 mux port: USDHC1_DATA3 of instance: \xe2\x80\xa6CmSelect mux mode: ALT0 mux port: USDHC2_DATA3 of instance: \xe2\x80\xa6CmSelect mux mode: ALT0 mux port: USDHC2_DATA2 of instance: \xe2\x80\xa6CmSelect mux mode: ALT0 mux port: USDHC2_DATA1 of instance: \xe2\x80\xa6CmSelect mux mode: ALT0 mux port: USDHC2_DATA0 of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: USDHC2_CLK of instance: \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: USDHC2_CMD of instance: \xe2\x80\xa6CeSelect mux mode: ALT0 mux port: USDHC2_RESET_B of \xe2\x80\xa6CkSelect mux mode: ALT0 mux port: SEMC_CSX01 of instance: \xe2\x80\xa6CmSelect mux mode: ALT0 mux port: USDHC2_DATA4 of instance: \xe2\x80\xa6CmSelect mux mode: ALT0 mux port: USDHC2_DATA5 of instance: \xe2\x80\xa6CmSelect mux mode: ALT0 mux port: USDHC2_DATA6 of instance: \xe2\x80\xa6CmSelect mux mode: ALT0 mux port: USDHC2_DATA7 of instance: \xe2\x80\xa6CfSelect mux mode: ALT0 mux port: FLEXSPI2_B_SCLK of \xe2\x80\xa6ChSelect mux mode: ALT0 mux port: FLEXSPI2_A_DATA00 of \xe2\x80\xa6ChSelect mux mode: ALT0 mux port: FLEXSPI2_B_DATA02 of \xe2\x80\xa6ChSelect mux mode: ALT0 mux port: FLEXSPI2_B_DATA03 of \xe2\x80\xa6CgSelect mux mode: ALT0 mux port: FLEXSPI2_A_SS0_B of \xe2\x80\xa6ChSelect mux mode: ALT0 mux port: FLEXSPI2_A_DATA02 of \xe2\x80\xa6ChSelect mux mode: ALT0 mux port: FLEXSPI2_B_DATA01 of \xe2\x80\xa6CfSelect mux mode: ALT0 mux port: FLEXSPI2_A_SCLK of \xe2\x80\xa6CeSelect mux mode: ALT0 mux port: FLEXSPI2_A_DQS of \xe2\x80\xa6ChSelect mux mode: ALT0 mux port: FLEXSPI2_A_DATA03 of \xe2\x80\xa6ChSelect mux mode: ALT0 mux port: FLEXSPI2_B_DATA00 of \xe2\x80\xa6ChSelect mux mode: ALT0 mux port: FLEXSPI2_A_DATA01 of \xe2\x80\xa63260:47CjSelect mux mode: ALT0 mux port: SNVS_LP_PMIC_ON_REQ of \xe2\x80\xa6CiSelect mux mode: ALT0 mux port: CCM_PMIC_VSTBY_REQ of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM4_PWMA00 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM4_PWMB00 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM4_PWMA01 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM4_PWMB01 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM4_PWMA02 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM4_PWMB02 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM2_PWMA00 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM2_PWMB00 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM2_PWMA01 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM2_PWMB01 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM2_PWMA02 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM2_PWMB02 of \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: XBAR1_IN24 of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: XBAR1_IN25 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: XBAR1_INOUT19 of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: XBAR1_IN20 of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: XBAR1_IN21 of instance: \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM4_PWMA03 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM4_PWMB03 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM2_PWMA03 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM2_PWMB03 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM3_PWMA03 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM3_PWMB03 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM1_PWMA00 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM1_PWMB00 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM1_PWMA01 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM1_PWMB01 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM1_PWMA02 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM1_PWMB02 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM3_PWMA00 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM3_PWMB00 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM3_PWMA01 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM3_PWMB01 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM3_PWMA02 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM3_PWMB02 of \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: XBAR1_INOUT18 of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: XBAR1_IN22 of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: XBAR1_IN23 of instance: \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM1_PWMA03 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM1_PWMB03 of \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: GPT2_CAPTURE2 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: GPT2_CAPTURE1 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: XBAR1_INOUT14 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: XBAR1_INOUT15 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: XBAR1_INOUT16 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: XBAR1_INOUT17 of instance: \xe2\x80\xa6CjSelect mux mode: ALT1 mux port: MQS_RIGHT of instance: mqsCiSelect mux mode: ALT1 mux port: MQS_LEFT of instance: mqsCnSelect mux mode: ALT1 mux port: GPT2_COMPARE1 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: GPT2_COMPARE2 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: GPT2_COMPARE3 of instance: \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM2_PWMA03 of \xe2\x80\xa6=<CeSelect mux mode: ALT1 mux port: CCM_PMIC_READY of \xe2\x80\xa6CjSelect mux mode: ALT1 mux port: GPT1_CLK of instance: gpt1CkSelect mux mode: ALT1 mux port: XBAR1_IN24 of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: XBAR1_IN25 of instance: \xe2\x80\xa6CeSelect mux mode: ALT1 mux port: QTIMER3_TIMER0 of \xe2\x80\xa6CeSelect mux mode: ALT1 mux port: QTIMER3_TIMER1 of \xe2\x80\xa6CeSelect mux mode: ALT1 mux port: QTIMER3_TIMER2 of \xe2\x80\xa6CeSelect mux mode: ALT1 mux port: QTIMER3_TIMER3 of \xe2\x80\xa6CjSelect mux mode: ALT1 mux port: ENET_MDC of instance: enetCkSelect mux mode: ALT1 mux port: ENET_MDIO of instance: enetCkSelect mux mode: ALT1 mux port: LPI2C3_SDA of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: LPI2C3_SCL of instance: \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM4_PWMA00 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM4_PWMA01 of \xe2\x80\xa6CjSelect mux mode: ALT1 mux port: WDOG1_B of instance: wdog1CjSelect mux mode: ALT1 mux port: EWM_OUT_B of instance: ewmCkSelect mux mode: ALT1 mux port: ACMP_OUT00 of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: ACMP_OUT01 of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: ACMP_OUT02 of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: ACMP_OUT03 of instance: \xe2\x80\xa6CeSelect mux mode: ALT1 mux port: QTIMER1_TIMER0 of \xe2\x80\xa6CeSelect mux mode: ALT1 mux port: QTIMER1_TIMER1 of \xe2\x80\xa6CeSelect mux mode: ALT1 mux port: QTIMER1_TIMER2 of \xe2\x80\xa6CeSelect mux mode: ALT1 mux port: QTIMER2_TIMER0 of \xe2\x80\xa6CeSelect mux mode: ALT1 mux port: QTIMER2_TIMER1 of \xe2\x80\xa6CeSelect mux mode: ALT1 mux port: QTIMER2_TIMER2 of \xe2\x80\xa6CeSelect mux mode: ALT1 mux port: QTIMER3_TIMER0 of \xe2\x80\xa6CeSelect mux mode: ALT1 mux port: QTIMER3_TIMER1 of \xe2\x80\xa6CeSelect mux mode: ALT1 mux port: QTIMER3_TIMER2 of \xe2\x80\xa6CeSelect mux mode: ALT1 mux port: QTIMER4_TIMER0 of \xe2\x80\xa6CeSelect mux mode: ALT1 mux port: QTIMER4_TIMER1 of \xe2\x80\xa6CeSelect mux mode: ALT1 mux port: QTIMER4_TIMER2 of \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: XBAR1_INOUT10 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: XBAR1_INOUT11 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: XBAR1_INOUT12 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: XBAR1_INOUT13 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: XBAR1_INOUT14 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: XBAR1_INOUT15 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: XBAR1_INOUT16 of instance: \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: XBAR1_INOUT17 of instance: \xe2\x80\xa6ClSelect mux mode: ALT1 mux port: LPSPI4_PCS0 of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: LPSPI4_SDI of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: LPSPI4_SDO of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: LPSPI4_SCK of instance: \xe2\x80\xa6CeSelect mux mode: ALT1 mux port: QTIMER1_TIMER3 of \xe2\x80\xa6CeSelect mux mode: ALT1 mux port: QTIMER2_TIMER3 of \xe2\x80\xa6CeSelect mux mode: ALT1 mux port: QTIMER3_TIMER3 of \xe2\x80\xa6CeSelect mux mode: ALT1 mux port: QTIMER4_TIMER3 of \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: LPUART5_TX of instance: \xe2\x80\xa6CkSelect mux mode: ALT1 mux port: LPUART5_RX of instance: \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM4_PWMA02 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM4_PWMA03 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM1_PWMA00 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM1_PWMB00 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM1_PWMA01 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM1_PWMB01 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM1_PWMA02 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXPWM1_PWMB02 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXSPIB_DATA03 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXSPIB_DATA02 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXSPIB_DATA01 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXSPIB_DATA00 of \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: FLEXSPIB_SCLK of instance: \xe2\x80\xa6CmSelect mux mode: ALT1 mux port: FLEXSPIA_DQS of instance: \xe2\x80\xa6CeSelect mux mode: ALT1 mux port: FLEXSPIA_SS0_B of \xe2\x80\xa6CnSelect mux mode: ALT1 mux port: FLEXSPIA_SCLK of instance: \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXSPIA_DATA00 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXSPIA_DATA01 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXSPIA_DATA02 of \xe2\x80\xa6CfSelect mux mode: ALT1 mux port: FLEXSPIA_DATA03 of \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPSPI2_SCK of instance: \xe2\x80\xa6ClSelect mux mode: ALT2 mux port: LPSPI2_PCS0 of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPSPI2_SDO of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPSPI2_SDI of instance: \xe2\x80\xa6CmSelect mux mode: ALT2 mux port: SAI2_TX_DATA of instance: \xe2\x80\xa6CmSelect mux mode: ALT2 mux port: SAI2_TX_SYNC of instance: \xe2\x80\xa6CmSelect mux mode: ALT2 mux port: SAI2_TX_BCLK of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: SAI2_MCLK of instance: sai2CmSelect mux mode: ALT2 mux port: SAI2_RX_DATA of instance: \xe2\x80\xa6CmSelect mux mode: ALT2 mux port: SAI2_RX_SYNC of instance: \xe2\x80\xa6CmSelect mux mode: ALT2 mux port: SAI2_RX_BCLK of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPI2C4_SDA of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPI2C4_SCL of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART3_TX of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART3_RX of instance: \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: LPUART3_CTS_B of instance: \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: LPUART3_RTS_B of instance: \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: LPUART4_CTS_B of instance: \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: LPUART4_RTS_B of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART4_TX of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART4_RX of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPI2C3_SDA of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPI2C3_SCL of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART5_TX of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART5_RX of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART6_TX of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART6_RX of instance: \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: LPUART5_RTS_B of instance: \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: LPUART5_CTS_B of instance: \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: LPUART6_RTS_B of instance: \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: LPUART6_CTS_B of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART7_TX of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART7_RX of instance: \xe2\x80\xa6CeSelect mux mode: ALT2 mux port: USDHC1_RESET_B of \xe2\x80\xa6CeSelect mux mode: ALT2 mux port: USDHC1_VSELECT of \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: GPT1_COMPARE1 of instance: \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: GPT1_COMPARE2 of instance: \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: GPT1_COMPARE3 of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART8_TX of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART8_RX of instance: \xe2\x80\xa6ClSelect mux mode: ALT2 mux port: LPSPI1_PCS2 of instance: \xe2\x80\xa6ClSelect mux mode: ALT2 mux port: LPSPI1_PCS3 of instance: \xe2\x80\xa6ClSelect mux mode: ALT2 mux port: REF_CLK_32K of instance: \xe2\x80\xa6ClSelect mux mode: ALT2 mux port: REF_CLK_24M of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART6_TX of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART6_RX of instance: \xe2\x80\xa6CeSelect mux mode: ALT2 mux port: ENET_TX_DATA03 of \xe2\x80\xa6CeSelect mux mode: ALT2 mux port: ENET_TX_DATA02 of \xe2\x80\xa6ClSelect mux mode: ALT2 mux port: ENET_RX_CLK of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: ENET_TX_ER of instance: \xe2\x80\xa6CeSelect mux mode: ALT2 mux port: ENET_RX_DATA03 of \xe2\x80\xa6CeSelect mux mode: ALT2 mux port: ENET_RX_DATA02 of \xe2\x80\xa6CjSelect mux mode: ALT2 mux port: ENET_CRS of instance: enetCjSelect mux mode: ALT2 mux port: ENET_COL of instance: enetCkSelect mux mode: ALT2 mux port: LPUART1_TX of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART1_RX of instance: \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: LPUART1_CTS_B of instance: \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: LPUART1_RTS_B of instance: \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: LPUART2_CTS_B of instance: \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: LPUART2_RTS_B of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART2_TX of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART2_RX of instance: \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: LPUART3_CTS_B of instance: \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: LPUART3_RTS_B of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART3_TX of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART3_RX of instance: \xe2\x80\xa6ClSelect mux mode: ALT2 mux port: FLEXCAN1_TX of instance: \xe2\x80\xa6ClSelect mux mode: ALT2 mux port: FLEXCAN1_RX of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART8_TX of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART8_RX of instance: \xe2\x80\xa6ClSelect mux mode: ALT2 mux port: LPSPI3_PCS0 of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPSPI3_SDI of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPSPI3_SDO of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPSPI3_SCK of instance: \xe2\x80\xa6CjSelect mux mode: ALT2 mux port: MQS_RIGHT of instance: mqsCiSelect mux mode: ALT2 mux port: MQS_LEFT of instance: mqs98CkSelect mux mode: ALT2 mux port: LPI2C2_SCL of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPI2C2_SDA of instance: \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM2_PWMA00 of \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM2_PWMB00 of \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM2_PWMA01 of \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM2_PWMB01 of \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM2_PWMA02 of \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM2_PWMB02 of \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: ARM_TRACE_CLK of instance: \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: ARM_TRACE_SWO of instance: \xe2\x80\xa6CiSelect mux mode: ALT2 mux port: ARM_TXEV of instance: \xe2\x80\xa6CiSelect mux mode: ALT2 mux port: ARM_RXEV of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART4_TX of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART4_RX of instance: \xe2\x80\xa6ClSelect mux mode: ALT2 mux port: LPSPI4_PCS2 of instance: \xe2\x80\xa6ClSelect mux mode: ALT2 mux port: LPSPI4_PCS1 of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: CSI_DATA15 of instance: csiCkSelect mux mode: ALT2 mux port: CSI_DATA14 of instance: csiCkSelect mux mode: ALT2 mux port: CSI_DATA13 of instance: csiCkSelect mux mode: ALT2 mux port: CSI_DATA12 of instance: csiCkSelect mux mode: ALT2 mux port: CSI_DATA11 of instance: csiCkSelect mux mode: ALT2 mux port: CSI_DATA10 of instance: csiCkSelect mux mode: ALT2 mux port: CSI_DATA00 of instance: csiCkSelect mux mode: ALT2 mux port: CSI_DATA01 of instance: csiCkSelect mux mode: ALT2 mux port: CSI_PIXCLK of instance: csiCjSelect mux mode: ALT2 mux port: CSI_VSYNC of instance: csiCjSelect mux mode: ALT2 mux port: CSI_HSYNC of instance: csiCiSelect mux mode: ALT2 mux port: CSI_MCLK of instance: csiCkSelect mux mode: ALT2 mux port: LPI2C3_SCL of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPI2C3_SDA of instance: \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: LPUART8_CTS_B of instance: \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: LPUART8_RTS_B of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART8_TX of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART8_RX of instance: \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM1_PWMA03 of \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM1_PWMB03 of \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM2_PWMA03 of \xe2\x80\xa6CfSelect mux mode: ALT2 mux port: FLEXPWM2_PWMB03 of \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPI2C1_SCL of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPI2C1_SDA of instance: \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: LPUART7_CTS_B of instance: \xe2\x80\xa6CnSelect mux mode: ALT2 mux port: LPUART7_RTS_B of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART7_TX of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART7_RX of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART2_RX of instance: \xe2\x80\xa6CkSelect mux mode: ALT2 mux port: LPUART2_TX of instance: \xe2\x80\xa6CfSelect mux mode: ALT3 mux port: XBAR1_XBAR_IN02 of \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: XBAR1_IN03 of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: XBAR1_INOUT04 of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: XBAR1_INOUT05 of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: XBAR1_INOUT06 of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: XBAR1_INOUT07 of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: XBAR1_INOUT08 of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: XBAR1_INOUT09 of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: XBAR1_INOUT17 of instance: \xe2\x80\xa6ClSelect mux mode: ALT3 mux port: FLEXCAN2_TX of instance: \xe2\x80\xa6ClSelect mux mode: ALT3 mux port: FLEXCAN2_RX of instance: \xe2\x80\xa6CeSelect mux mode: ALT3 mux port: USDHC2_RESET_B of \xe2\x80\xa6CjSelect mux mode: ALT3 mux port: USDHC1_WP of instance: \xe2\x80\xa6CjSelect mux mode: ALT3 mux port: MQS_RIGHT of instance: mqsCiSelect mux mode: ALT3 mux port: MQS_LEFT of instance: mqsCjSelect mux mode: ALT3 mux port: SPDIF_OUT of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: SPDIF_IN of instance: spdifClSelect mux mode: ALT3 mux port: FLEXCAN1_TX of instance: \xe2\x80\xa6ClSelect mux mode: ALT3 mux port: FLEXCAN1_RX of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: ENET_RDATA01 of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: ENET_RDATA00 of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: ENET_TDATA01 of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: ENET_TDATA00 of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: ENET_RX_EN of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: ENET_TX_EN of instance: \xe2\x80\xa6ClSelect mux mode: ALT3 mux port: ENET_TX_CLK of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: ENET_RX_ER of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: LPSPI1_SCK of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: LPSPI1_SDO of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: LPSPI1_SDI of instance: \xe2\x80\xa6ClSelect mux mode: ALT3 mux port: LPSPI1_PCS0 of instance: \xe2\x80\xa6ClSelect mux mode: ALT3 mux port: LPSPI1_PCS1 of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: CCM_PMIC_RDY of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: SAI3_RX_DATA of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: SAI3_RX_SYNC of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: SAI3_RX_BCLK of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: SAI3_TX_DATA of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: SAI3_MCLK of instance: sai3CmSelect mux mode: ALT3 mux port: SAI3_TX_BCLK of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: SAI3_TX_SYNC of instance: \xe2\x80\xa6ClSelect mux mode: ALT3 mux port: USB_OTG2_OC of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: USB_OTG2_PWR of instance: \xe2\x80\xa6ClSelect mux mode: ALT3 mux port: USB_OTG2_ID of instance: \xe2\x80\xa6ClSelect mux mode: ALT3 mux port: USB_OTG1_ID of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: USB_OTG1_PWR of instance: \xe2\x80\xa6ClSelect mux mode: ALT3 mux port: USB_OTG1_OC of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: SAI2_TX_SYNC of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: SAI2_TX_BCLK of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: SAI2_RX_BCLK of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: SAI2_RX_SYNC of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: SAI2_RX_DATA of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: SAI2_TX_DATA of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: SAI2_MCLK of instance: sai2CmSelect mux mode: ALT3 mux port: WDOG1_WDOG_B of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: WDOG2_WDOG_B of instance: \xe2\x80\xa6CjSelect mux mode: ALT3 mux port: EWM_OUT_B of instance: ewmCkSelect mux mode: ALT3 mux port: ENET_1588_EVENT0_OUT of \xe2\x80\xa6CjSelect mux mode: ALT3 mux port: ENET_1588_EVENT0_IN of \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: LPI2C1_SCL of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: LPI2C1_SDA of instance: \xe2\x80\xa6CjSelect mux mode: ALT3 mux port: SPDIF_OUT of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: SPDIF_IN of instance: spdifCmSelect mux mode: ALT3 mux port: SPDIF_SR_CLK of instance: \xe2\x80\xa62CkSelect mux mode: ALT3 mux port: SPDIF_LOCK of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: SPDIF_EXT_CLK of instance: \xe2\x80\xa6CeSelect mux mode: ALT3 mux port: CCM_PMIC_READY of \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: SAI1_MCLK of instance: sai1CmSelect mux mode: ALT3 mux port: SAI1_RX_SYNC of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: SAI1_RX_BCLK of instance: \xe2\x80\xa6CeSelect mux mode: ALT3 mux port: SAI1_RX_DATA00 of \xe2\x80\xa6CeSelect mux mode: ALT3 mux port: SAI1_TX_DATA00 of \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: SAI1_TX_BCLK of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: SAI1_TX_SYNC of instance: \xe2\x80\xa6ClSelect mux mode: ALT3 mux port: LPSPI4_PCS0 of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: LPSPI4_SDI of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: LPSPI4_SDO of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: LPSPI4_SCK of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: ARM_TRACE0 of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: ARM_TRACE1 of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: ARM_TRACE2 of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: ARM_TRACE3 of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: LPUART3_TX of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: LPUART3_RX of instance: \xe2\x80\xa6CeSelect mux mode: ALT3 mux port: SAI1_TX_DATA03 of \xe2\x80\xa6CeSelect mux mode: ALT3 mux port: SAI1_TX_DATA02 of \xe2\x80\xa6CeSelect mux mode: ALT3 mux port: SAI1_TX_DATA01 of \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: SAI1_MCLK of instance: sai1CmSelect mux mode: ALT3 mux port: SAI1_RX_SYNC of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: SAI1_RX_BCLK of instance: \xe2\x80\xa6CeSelect mux mode: ALT3 mux port: SAI1_RX_DATA00 of \xe2\x80\xa6CeSelect mux mode: ALT3 mux port: SAI1_TX_DATA00 of \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: SAI1_TX_BCLK of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: SAI1_TX_SYNC of instance: \xe2\x80\xa6CeSelect mux mode: ALT3 mux port: ENET_RX_DATA00 of \xe2\x80\xa6CeSelect mux mode: ALT3 mux port: ENET_RX_DATA01 of \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: ENET_RX_EN of instance: \xe2\x80\xa6CeSelect mux mode: ALT3 mux port: ENET_TX_DATA00 of \xe2\x80\xa6CeSelect mux mode: ALT3 mux port: ENET_TX_DATA01 of \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: ENET_TX_EN of instance: \xe2\x80\xa6ClSelect mux mode: ALT3 mux port: ENET_TX_CLK of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: ENET_RX_ER of instance: \xe2\x80\xa6CjSelect mux mode: ALT3 mux port: ENET_1588_EVENT0_IN of \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: ENET_1588_EVENT0_OUT of \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: XBAR1_IN02 of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: XBAR1_IN03 of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: XBAR1_INOUT04 of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: XBAR1_INOUT05 of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: XBAR1_INOUT06 of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: XBAR1_INOUT07 of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: XBAR1_INOUT08 of instance: \xe2\x80\xa6CnSelect mux mode: ALT3 mux port: XBAR1_INOUT09 of instance: \xe2\x80\xa6CeSelect mux mode: ALT3 mux port: SAI1_TX_DATA03 of \xe2\x80\xa6CeSelect mux mode: ALT3 mux port: SAI1_TX_DATA02 of \xe2\x80\xa6CeSelect mux mode: ALT3 mux port: SAI1_TX_DATA01 of \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: SAI1_MCLK of instance: sai1CmSelect mux mode: ALT3 mux port: SAI1_RX_SYNC of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: SAI1_RX_BCLK of instance: \xe2\x80\xa6CeSelect mux mode: ALT3 mux port: SAI1_RX_DATA00 of \xe2\x80\xa6CeSelect mux mode: ALT3 mux port: SAI1_TX_DATA00 of \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: SAI1_TX_BCLK of instance: \xe2\x80\xa6CmSelect mux mode: ALT3 mux port: SAI1_TX_SYNC of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: LPI2C2_SDA of instance: \xe2\x80\xa6CkSelect mux mode: ALT3 mux port: LPI2C2_SCL of instance: \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO1_FLEXIO00 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO1_FLEXIO01 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO1_FLEXIO02 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO1_FLEXIO03 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO1_FLEXIO04 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO1_FLEXIO05 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO1_FLEXIO06 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO1_FLEXIO07 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO1_FLEXIO08 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO1_FLEXIO09 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO1_FLEXIO10 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO1_FLEXIO11 of \xe2\x80\xa6CfSelect mux mode: ALT4 mux port: FLEXPWM1_PWMA03 of \xe2\x80\xa6CfSelect mux mode: ALT4 mux port: FLEXPWM1_PWMB03 of \xe2\x80\xa6ClSelect mux mode: ALT4 mux port: LPSPI2_PCS1 of instance: \xe2\x80\xa6CeSelect mux mode: ALT4 mux port: QTIMER3_TIMER0 of \xe2\x80\xa6CeSelect mux mode: ALT4 mux port: QTIMER3_TIMER1 of \xe2\x80\xa6CeSelect mux mode: ALT4 mux port: QTIMER3_TIMER2 of \xe2\x80\xa6CeSelect mux mode: ALT4 mux port: QTIMER3_TIMER3 of \xe2\x80\xa6CeSelect mux mode: ALT4 mux port: QTIMER2_TIMER0 of \xe2\x80\xa6CeSelect mux mode: ALT4 mux port: QTIMER2_TIMER1 of \xe2\x80\xa6CeSelect mux mode: ALT4 mux port: QTIMER2_TIMER2 of \xe2\x80\xa6CeSelect mux mode: ALT4 mux port: QTIMER2_TIMER3 of \xe2\x80\xa6CnSelect mux mode: ALT4 mux port: GPT1_CAPTURE2 of instance: \xe2\x80\xa6CnSelect mux mode: ALT4 mux port: GPT1_CAPTURE1 of instance: \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: ENET_REF_CLK of instance: \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO1_FLEXIO12 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO1_FLEXIO13 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO1_FLEXIO14 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO1_FLEXIO15 of \xe2\x80\xa6CkSelect mux mode: ALT4 mux port: CSI_DATA23 of instance: csiCkSelect mux mode: ALT4 mux port: CSI_DATA22 of instance: csiCkSelect mux mode: ALT4 mux port: CSI_DATA21 of instance: csiCkSelect mux mode: ALT4 mux port: CSI_DATA20 of instance: csiCkSelect mux mode: ALT4 mux port: CSI_DATA19 of instance: csiCkSelect mux mode: ALT4 mux port: CSI_DATA18 of instance: csiCkSelect mux mode: ALT4 mux port: CSI_DATA17 of instance: csiCkSelect mux mode: ALT4 mux port: CSI_DATA16 of instance: csiCjSelect mux mode: ALT4 mux port: CSI_FIELD of instance: csiCmSelect mux mode: ALT4 mux port: WDOG1_WDOG_B of instance: \xe2\x80\xa6CjSelect mux mode: ALT4 mux port: ENET_MDC of instance: enetCkSelect mux mode: ALT4 mux port: ENET_MDIO of instance: enetClSelect mux mode: ALT4 mux port: LPI2C1_SCLS of instance: \xe2\x80\xa6ClSelect mux mode: ALT4 mux port: LPI2C1_SDAS of instance: \xe2\x80\xa6CfSelect mux mode: ALT4 mux port: FLEXPWM1_PWMX00 of \xe2\x80\xa6CfSelect mux mode: ALT4 mux port: FLEXPWM1_PWMX01 of \xe2\x80\xa6CkSelect mux mode: ALT4 mux port: CSI_DATA09 of instance: csiCkSelect mux mode: ALT4 mux port: CSI_DATA08 of instance: csiCkSelect mux mode: ALT4 mux port: CSI_DATA07 of instance: csiCkSelect mux mode: ALT4 mux port: CSI_DATA06 of instance: csiCkSelect mux mode: ALT4 mux port: CSI_DATA05 of instance: csiCkSelect mux mode: ALT4 mux port: CSI_DATA04 of instance: csiCkSelect mux mode: ALT4 mux port: CSI_DATA03 of instance: csiCkSelect mux mode: ALT4 mux port: CSI_DATA02 of instance: csiCfSelect mux mode: ALT4 mux port: FLEXPWM1_PWMX02 of \xe2\x80\xa6CfSelect mux mode: ALT4 mux port: FLEXPWM1_PWMX03 of \xe2\x80\xa6CjSelect mux mode: ALT4 mux port: CSI_VSYNC of instance: csiCjSelect mux mode: ALT4 mux port: CSI_HSYNC of instance: csiCjSelect mux mode: ALT4 mux port: WDOG1_B of instance: wdog1CeSelect mux mode: ALT4 mux port: CCM_PMIC_READY of \xe2\x80\xa6CkSelect mux mode: ALT4 mux port: ENET_1588_EVENT2_OUT of \xe2\x80\xa6CjSelect mux mode: ALT4 mux port: ENET_1588_EVENT2_IN of \xe2\x80\xa6CkSelect mux mode: ALT4 mux port: CSI_PIXCLK of instance: csiCiSelect mux mode: ALT4 mux port: CSI_MCLK of instance: csi76CkSelect mux mode: ALT4 mux port: CSI_DATA09 of instance: csiCkSelect mux mode: ALT4 mux port: CSI_DATA08 of instance: csiCkSelect mux mode: ALT4 mux port: CSI_DATA07 of instance: csiCkSelect mux mode: ALT4 mux port: CSI_DATA06 of instance: csiCkSelect mux mode: ALT4 mux port: CSI_DATA05 of instance: csiCkSelect mux mode: ALT4 mux port: CSI_DATA04 of instance: csiCkSelect mux mode: ALT4 mux port: CSI_DATA03 of instance: csiCkSelect mux mode: ALT4 mux port: CSI_DATA02 of instance: csiCgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO00 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO01 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO02 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO03 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO04 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO05 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO06 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO07 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO08 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO09 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO10 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO11 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO12 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO13 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO14 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO15 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO16 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO17 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO18 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO19 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO20 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO21 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO22 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO23 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO24 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO25 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO26 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO27 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO28 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO29 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO30 of \xe2\x80\xa6CgSelect mux mode: ALT4 mux port: FLEXIO2_FLEXIO31 of \xe2\x80\xa6CkSelect mux mode: ALT4 mux port: LPSPI1_SCK of instance: \xe2\x80\xa6ClSelect mux mode: ALT4 mux port: LPSPI1_PCS0 of instance: \xe2\x80\xa6CkSelect mux mode: ALT4 mux port: LPSPI1_SDO of instance: \xe2\x80\xa6CkSelect mux mode: ALT4 mux port: LPSPI1_SDI of instance: \xe2\x80\xa6CeSelect mux mode: ALT4 mux port: FLEXSPIB_SS0_B of \xe2\x80\xa6CmSelect mux mode: ALT4 mux port: FLEXSPIB_DQS of instance: \xe2\x80\xa6CkSelect mux mode: ALT4 mux port: LPUART4_TX of instance: \xe2\x80\xa6CkSelect mux mode: ALT4 mux port: LPUART4_RX of instance: \xe2\x80\xa6ClSelect mux mode: ALT4 mux port: FLEXCAN1_TX of instance: \xe2\x80\xa6ClSelect mux mode: ALT4 mux port: FLEXCAN1_RX of instance: \xe2\x80\xa6CeSelect mux mode: ALT4 mux port: FLEXSPIA_SS1_B of \xe2\x80\xa66ClSelect mux mode: ALT4 mux port: LPSPI2_PCS0 of instance: \xe2\x80\xa6CkSelect mux mode: ALT4 mux port: LPSPI2_SCK of instance: \xe2\x80\xa6CkSelect mux mode: ALT4 mux port: LPSPI2_SD0 of instance: \xe2\x80\xa6CkSelect mux mode: ALT4 mux port: LPSPI2_SDI of instance: \xe2\x80\xa6ClSelect mux mode: ALT4 mux port: LPSPI2_PCS2 of instance: \xe2\x80\xa6ClSelect mux mode: ALT4 mux port: LPSPI2_PCS3 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO00 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO01 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO02 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO03 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO04 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO05 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO06 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO07 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO08 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO09 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO10 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO11 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO12 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO13 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO14 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO15 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO16 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO17 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO18 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO19 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO20 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO21 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO22 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO23 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO24 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO25 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO26 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO27 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO28 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO29 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO30 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO4_IO31 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO18 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO19 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO20 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO21 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO22 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO23 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO24 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO25 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO26 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO27 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO00 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO01 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO02 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO03 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO04 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO05 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO06 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO07 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO08 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO09 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO10 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO11 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO12 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO13 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO14 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO15 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO16 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO17 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO18 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO19 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO20 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO21 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO22 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO23 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO24 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO25 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO26 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO27 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO28 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO29 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO30 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO1_IO31 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO00 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO01 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO02 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO03 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO04 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO05 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO06 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO07 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO08 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO09 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO10 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO11 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO12 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO13 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO14 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO15 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO16 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO17 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO18 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO19 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO20 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO21 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO22 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO23 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO24 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO25 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO26 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO27 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO28 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO29 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO30 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO2_IO31 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO12 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO13 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO14 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO15 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO16 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO17 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO00 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO01 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO02 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO03 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO04 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO05 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO06 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO07 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO08 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO09 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO10 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO3_IO11 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO5_IO00 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO5_IO01 of instance: \xe2\x80\xa6CkSelect mux mode: ALT5 mux port: GPIO5_IO02 of instance: \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: SNVS_VIO_5_CTL of \xe2\x80\xa6CkSelect mux mode: ALT6 mux port: SNVS_VIO_5 of instance: \xe2\x80\xa6ClSelect mux mode: ALT6 mux port: USDHC1_CD_B of instance: \xe2\x80\xa6CjSelect mux mode: ALT6 mux port: USDHC1_WP of instance: \xe2\x80\xa6CjSelect mux mode: ALT6 mux port: USDHC2_WP of instance: \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: USDHC2_VSELECT of \xe2\x80\xa6ClSelect mux mode: ALT6 mux port: USDHC2_CD_B of instance: \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: USDHC2_RESET_B of \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: USDHC1_VSELECT of \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: USDHC1_RESET_B of \xe2\x80\xa6CjSelect mux mode: ALT6 mux port: EWM_OUT_B of instance: ewmClSelect mux mode: ALT6 mux port: LPI2C1_HREQ of instance: \xe2\x80\xa6ClSelect mux mode: ALT6 mux port: REF_CLK_24M of instance: \xe2\x80\xa6CnSelect mux mode: ALT6 mux port: PIT_TRIGGER00 of instance: \xe2\x80\xa6CnSelect mux mode: ALT6 mux port: XBAR1_INOUT17 of instance: \xe2\x80\xa6CnSelect mux mode: ALT6 mux port: XBAR1_INOUT18 of instance: \xe2\x80\xa6CnSelect mux mode: ALT6 mux port: XBAR1_INOUT19 of instance: \xe2\x80\xa6CkSelect mux mode: ALT6 mux port: XBAR1_IN20 of instance: \xe2\x80\xa6CkSelect mux mode: ALT6 mux port: XBAR1_IN21 of instance: \xe2\x80\xa6CkSelect mux mode: ALT6 mux port: XBAR1_IN22 of instance: \xe2\x80\xa6CkSelect mux mode: ALT6 mux port: XBAR1_IN23 of instance: \xe2\x80\xa6CkSelect mux mode: ALT6 mux port: ENET_1588_EVENT1_OUT of \xe2\x80\xa6CjSelect mux mode: ALT6 mux port: ENET_1588_EVENT1_IN of \xe2\x80\xa6ClSelect mux mode: ALT6 mux port: FLEXCAN2_TX of instance: \xe2\x80\xa6ClSelect mux mode: ALT6 mux port: FLEXCAN2_RX of instance: \xe2\x80\xa6CjSelect mux mode: ALT6 mux port: USDHC1_WP of instance: \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: USDHC1_VSELECT of \xe2\x80\xa6ClSelect mux mode: ALT6 mux port: USDHC1_CD_B of instance: \xe2\x80\xa6ClSelect mux mode: ALT6 mux port: USDHC2_CD_B of instance: \xe2\x80\xa6CmSelect mux mode: ALT6 mux port: USDHC2_DATA0 of instance: \xe2\x80\xa6CmSelect mux mode: ALT6 mux port: USDHC2_DATA1 of instance: \xe2\x80\xa6CmSelect mux mode: ALT6 mux port: USDHC2_DATA2 of instance: \xe2\x80\xa6CmSelect mux mode: ALT6 mux port: USDHC2_DATA3 of instance: \xe2\x80\xa6CkSelect mux mode: ALT6 mux port: USDHC2_CMD of instance: \xe2\x80\xa6CkSelect mux mode: ALT6 mux port: USDHC2_CLK of instance: \xe2\x80\xa6CjSelect mux mode: ALT6 mux port: USDHC2_WP of instance: \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: USDHC2_RESET_B of \xe2\x80\xa6CmSelect mux mode: ALT6 mux port: USDHC2_DATA4 of instance: \xe2\x80\xa6CmSelect mux mode: ALT6 mux port: USDHC2_DATA5 of instance: \xe2\x80\xa6CmSelect mux mode: ALT6 mux port: USDHC2_DATA6 of instance: \xe2\x80\xa6CmSelect mux mode: ALT6 mux port: USDHC2_DATA7 of instance: \xe2\x80\xa6CkSelect mux mode: ALT6 mux port: SEMC_CSX01 of instance: \xe2\x80\xa6CkSelect mux mode: ALT6 mux port: SEMC_CSX02 of instance: \xe2\x80\xa6CkSelect mux mode: ALT6 mux port: SEMC_CSX03 of instance: \xe2\x80\xa6ChSelect mux mode: ALT6 mux port: WDOG2_RESET_B_DEB of \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: SRC_BOOT_CFG00 of \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: SRC_BOOT_CFG01 of \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: SRC_BOOT_CFG02 of \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: SRC_BOOT_CFG03 of \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: SRC_BOOT_CFG04 of \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: SRC_BOOT_CFG05 of \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: SRC_BOOT_CFG06 of \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: SRC_BOOT_CFG07 of \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: SRC_BOOT_CFG08 of \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: SRC_BOOT_CFG09 of \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: SRC_BOOT_CFG10 of \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: SRC_BOOT_CFG11 of \xe2\x80\xa6CfSelect mux mode: ALT6 mux port: FLEXPWM1_PWMA03 of \xe2\x80\xa6CfSelect mux mode: ALT6 mux port: FLEXPWM1_PWMB03 of \xe2\x80\xa6CfSelect mux mode: ALT6 mux port: FLEXPWM2_PWMA03 of \xe2\x80\xa6CfSelect mux mode: ALT6 mux port: FLEXPWM2_PWMB03 of \xe2\x80\xa6ClSelect mux mode: ALT6 mux port: FLEXCAN2_TX of instance: \xe2\x80\xa6ClSelect mux mode: ALT6 mux port: FLEXCAN2_RX of instance: \xe2\x80\xa6CmSelect mux mode: ALT6 mux port: ENET_REF_CLK of instance: \xe2\x80\xa6ClSelect mux mode: ALT6 mux port: LPSPI4_PCS3 of instance: \xe2\x80\xa6ClSelect mux mode: ALT6 mux port: USDHC1_CD_B of instance: \xe2\x80\xa6CjSelect mux mode: ALT6 mux port: USDHC1_WP of instance: \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: USDHC1_VSELECT of \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: USDHC1_RESET_B of \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: FLEXSPIA_SS1_B of \xe2\x80\xa6CeSelect mux mode: ALT6 mux port: FLEXSPIB_SS1_B of \xe2\x80\xa6CjSelect mux mode: ALT6 mux port: CCM_CLKO1 of instance: ccmCjSelect mux mode: ALT6 mux port: CCM_CLKO2 of instance: ccmCiSelect mux mode: ALT6 mux port: CCM_WAIT of instance: ccmCeSelect mux mode: ALT6 mux port: CCM_PMIC_READY of \xe2\x80\xa6CiSelect mux mode: ALT6 mux port: CCM_STOP of instance: ccmCkSelect mux mode: ALT6 mux port: SEMC_CSX02 of instance: \xe2\x80\xa6CkSelect mux mode: ALT7 mux port: LPSPI3_SCK of instance: \xe2\x80\xa6CkSelect mux mode: ALT7 mux port: LPSPI3_SDO of instance: \xe2\x80\xa6CkSelect mux mode: ALT7 mux port: LPSPI3_SDI of instance: \xe2\x80\xa6ClSelect mux mode: ALT7 mux port: LPSPI3_PCS0 of instance: \xe2\x80\xa6ClSelect mux mode: ALT7 mux port: LPSPI3_PCS1 of instance: \xe2\x80\xa6ClSelect mux mode: ALT7 mux port: LPSPI3_PCS2 of instance: \xe2\x80\xa6ClSelect mux mode: ALT7 mux port: LPSPI3_PCS3 of instance: \xe2\x80\xa6CkSelect mux mode: ALT7 mux port: ENET_1588_EVENT3_OUT of \xe2\x80\xa6CjSelect mux mode: ALT7 mux port: ENET_1588_EVENT3_IN of \xe2\x80\xa6CjSelect mux mode: ALT7 mux port: GPT2_CLK of instance: gpt2CkSelect mux mode: ALT7 mux port: ENET_1588_EVENT0_OUT of \xe2\x80\xa6CjSelect mux mode: ALT7 mux port: ENET_1588_EVENT0_IN of \xe2\x80\xa6CmSelect mux mode: ALT7 mux port: NMI_GLUE_NMI of instance: \xe2\x80\xa6ClSelect mux mode: ALT7 mux port: REF_CLK_24M of instance: \xe2\x80\xa6CkSelect mux mode: ALT7 mux port: WDOG1_WDOG_RST_B_DEB of \xe2\x80\xa6CjSelect mux mode: ALT7 mux port: KPP_ROW07 of instance: kppCjSelect mux mode: ALT7 mux port: KPP_COL07 of instance: kppCjSelect mux mode: ALT7 mux port: KPP_ROW06 of instance: kppCjSelect mux mode: ALT7 mux port: KPP_COL06 of instance: kppCjSelect mux mode: ALT7 mux port: KPP_ROW05 of instance: kppCjSelect mux mode: ALT7 mux port: KPP_COL05 of instance: kppCjSelect mux mode: ALT7 mux port: KPP_ROW04 of instance: kppCjSelect mux mode: ALT7 mux port: KPP_COL04 of instance: kppCjSelect mux mode: ALT7 mux port: KPP_ROW03 of instance: kppCjSelect mux mode: ALT7 mux port: KPP_COL03 of instance: kppCjSelect mux mode: ALT7 mux port: KPP_ROW02 of instance: kppCjSelect mux mode: ALT7 mux port: KPP_COL02 of instance: kppCjSelect mux mode: ALT7 mux port: KPP_ROW01 of instance: kppCjSelect mux mode: ALT7 mux port: KPP_COL01 of instance: kppCjSelect mux mode: ALT7 mux port: KPP_ROW00 of instance: kppCjSelect mux mode: ALT7 mux port: KPP_COL00 of instance: kppCmSelect mux mode: ALT7 mux port: NMI_GLUE_NMI of instance: \xe2\x80\xa6CgSelect mux mode: ALT8 mux port: FLEXSPI2_B_SS1_B of \xe2\x80\xa6CgSelect mux mode: ALT8 mux port: FLEXSPI2_B_SS0_B of \xe2\x80\xa6CeSelect mux mode: ALT8 mux port: FLEXSPI2_B_DQS of \xe2\x80\xa6CfSelect mux mode: ALT8 mux port: FLEXSPI2_B_SCLK of \xe2\x80\xa6ChSelect mux mode: ALT8 mux port: FLEXSPI2_B_DATA00 of \xe2\x80\xa6ChSelect mux mode: ALT8 mux port: FLEXSPI2_B_DATA01 of \xe2\x80\xa6ChSelect mux mode: ALT8 mux port: FLEXSPI2_B_DATA02 of \xe2\x80\xa6ChSelect mux mode: ALT8 mux port: FLEXSPI2_B_DATA03 of \xe2\x80\xa6CgSelect mux mode: ALT8 mux port: FLEXSPI2_A_SS1_B of \xe2\x80\xa6CeSelect mux mode: ALT8 mux port: FLEXSPI2_A_DQS of \xe2\x80\xa6CgSelect mux mode: ALT8 mux port: FLEXSPI2_A_SS0_B of \xe2\x80\xa6CfSelect mux mode: ALT8 mux port: FLEXSPI2_A_SCLK of \xe2\x80\xa6ChSelect mux mode: ALT8 mux port: FLEXSPI2_A_DATA00 of \xe2\x80\xa6ChSelect mux mode: ALT8 mux port: FLEXSPI2_A_DATA01 of \xe2\x80\xa6ChSelect mux mode: ALT8 mux port: FLEXSPI2_A_DATA02 of \xe2\x80\xa6ChSelect mux mode: ALT8 mux port: FLEXSPI2_A_DATA03 of \xe2\x80\xa6CnSelect mux mode: ALT8 mux port: ENET2_TDATA00 of instance: \xe2\x80\xa6CnSelect mux mode: ALT8 mux port: ENET2_TDATA01 of instance: \xe2\x80\xa6ClSelect mux mode: ALT8 mux port: ENET2_TX_EN of instance: \xe2\x80\xa6CmSelect mux mode: ALT8 mux port: ENET2_TX_CLK of instance: \xe2\x80\xa6ClSelect mux mode: ALT8 mux port: ENET2_RX_ER of instance: \xe2\x80\xa6CnSelect mux mode: ALT8 mux port: ENET2_RDATA00 of instance: \xe2\x80\xa6CnSelect mux mode: ALT8 mux port: ENET2_RDATA01 of instance: \xe2\x80\xa6ClSelect mux mode: ALT8 mux port: ENET2_RX_EN of instance: \xe2\x80\xa6CjSelect mux mode: ALT8 mux port: ENET2_MDC of instance: \xe2\x80\xa6CkSelect mux mode: ALT8 mux port: ENET2_MDIO of instance: \xe2\x80\xa6ClSelect mux mode: ALT8 mux port: FLEXCAN3_TX of instance: \xe2\x80\xa6ClSelect mux mode: ALT8 mux port: FLEXCAN3_RX of instance: \xe2\x80\xa610ClSelect mux mode: ALT8 mux port: ENET2_1588_EVENT0_OUT of \xe2\x80\xa6CkSelect mux mode: ALT8 mux port: ENET2_1588_EVENT0_IN of \xe2\x80\xa6CjSelect mux mode: ALT8 mux port: GPT2_CLK of instance: gpt2CnSelect mux mode: ALT8 mux port: GPT2_CAPTURE1 of instance: \xe2\x80\xa6CnSelect mux mode: ALT8 mux port: GPT2_CAPTURE2 of instance: \xe2\x80\xa6CnSelect mux mode: ALT8 mux port: GPT2_COMPARE1 of instance: \xe2\x80\xa6CnSelect mux mode: ALT8 mux port: GPT2_COMPARE2 of instance: \xe2\x80\xa6CnSelect mux mode: ALT8 mux port: GPT2_COMPARE3 of instance: \xe2\x80\xa6ClSelect mux mode: ALT8 mux port: ENET2_1588_EVENT1_OUT of \xe2\x80\xa6CkSelect mux mode: ALT8 mux port: ENET2_1588_EVENT1_IN of \xe2\x80\xa6ClSelect mux mode: ALT8 mux port: ENET2_1588_EVENT2_OUT of \xe2\x80\xa6CkSelect mux mode: ALT8 mux port: ENET2_1588_EVENT2_IN of \xe2\x80\xa6ClSelect mux mode: ALT8 mux port: ENET2_1588_EVENT3_OUT of \xe2\x80\xa6CkSelect mux mode: ALT8 mux port: ENET2_1588_EVENT3_IN of \xe2\x80\xa6CjSelect mux mode: ALT8 mux port: ENET2_MDC of instance: \xe2\x80\xa6CkSelect mux mode: ALT8 mux port: ENET2_MDIO of instance: \xe2\x80\xa6?>CnSelect mux mode: ALT8 mux port: ENET2_TDATA03 of instance: \xe2\x80\xa6CnSelect mux mode: ALT8 mux port: ENET2_TDATA02 of instance: \xe2\x80\xa6CmSelect mux mode: ALT8 mux port: ENET2_RX_CLK of instance: \xe2\x80\xa6ClSelect mux mode: ALT8 mux port: ENET2_TX_ER of instance: \xe2\x80\xa6CnSelect mux mode: ALT8 mux port: ENET2_RDATA03 of instance: \xe2\x80\xa6CnSelect mux mode: ALT8 mux port: ENET2_RDATA02 of instance: \xe2\x80\xa6CjSelect mux mode: ALT8 mux port: ENET2_CRS of instance: \xe2\x80\xa6CjSelect mux mode: ALT8 mux port: ENET2_COL of instance: \xe2\x80\xa6CnSelect mux mode: ALT8 mux port: ENET2_TDATA00 of instance: \xe2\x80\xa6CnSelect mux mode: ALT8 mux port: ENET2_TDATA01 of instance: \xe2\x80\xa6ClSelect mux mode: ALT8 mux port: ENET2_TX_EN of instance: \xe2\x80\xa6CmSelect mux mode: ALT8 mux port: ENET2_TX_CLK of instance: \xe2\x80\xa6ClSelect mux mode: ALT8 mux port: ENET2_RX_ER of instance: \xe2\x80\xa6CnSelect mux mode: ALT8 mux port: ENET2_RDATA00 of instance: \xe2\x80\xa6CnSelect mux mode: ALT8 mux port: ENET2_RDATA01 of instance: \xe2\x80\xa6ClSelect mux mode: ALT8 mux port: ENET2_RX_EN of instance: \xe2\x80\xa6CjSelect mux mode: ALT8 mux port: GPT1_CLK of instance: gpt1CnSelect mux mode: ALT8 mux port: GPT1_CAPTURE1 of instance: \xe2\x80\xa6CnSelect mux mode: ALT8 mux port: GPT1_CAPTURE2 of instance: \xe2\x80\xa6CnSelect mux mode: ALT8 mux port: GPT1_COMPARE1 of instance: \xe2\x80\xa6CnSelect mux mode: ALT8 mux port: GPT1_COMPARE2 of instance: \xe2\x80\xa6CnSelect mux mode: ALT8 mux port: GPT1_COMPARE3 of instance: \xe2\x80\xa6CkSelect mux mode: ALT8 mux port: SEMC_DQS4 of instance: semc>=<;:987CmSelect mux mode: ALT8 mux port: SAI3_RX_DATA of instance: \xe2\x80\xa6CmSelect mux mode: ALT8 mux port: SAI3_TX_DATA of instance: \xe2\x80\xa6CmSelect mux mode: ALT8 mux port: SAI3_TX_SYNC of instance: \xe2\x80\xa6CmSelect mux mode: ALT8 mux port: SAI3_TX_BCLK of instance: \xe2\x80\xa6CkSelect mux mode: ALT8 mux port: SAI3_MCLK of instance: sai3CmSelect mux mode: ALT8 mux port: SAI3_RX_SYNC of instance: \xe2\x80\xa6CmSelect mux mode: ALT8 mux port: SAI3_RX_BCLK of instance: \xe2\x80\xa6CeSelect mux mode: ALT9 mux port: ENET2_REF_CLK2 of \xe2\x80\xa6ClSelect mux mode: ALT9 mux port: FLEXCAN3_TX of instance: \xe2\x80\xa6ClSelect mux mode: ALT9 mux port: FLEXCAN3_RX of instance: \xe2\x80\xa6CkSelect mux mode: ALT9 mux port: SEMC_DQS4 of instance: semcCkSelect mux mode: ALT9 mux port: SEMC_CLK5 of instance: semc1CnSelect mux mode: ALT9 mux port: ARM_TRACE_SWO of instance: \xe2\x80\xa6CkSelect mux mode: ALT9 mux port: SEMC_CLK6 of instance: semcCgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO00 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO01 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO02 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO03 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO04 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO05 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO06 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO07 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO08 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO09 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO10 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO11 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO12 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO13 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO14 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO15 of \xe2\x80\xa6CeSelect mux mode: ALT9 mux port: ENET2_REF_CLK2 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO16 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO17 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO18 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO19 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO20 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO21 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO22 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO23 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO24 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO25 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO26 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO27 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO28 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO29 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO30 of \xe2\x80\xa6CgSelect mux mode: ALT9 mux port: FLEXIO3_FLEXIO31 of \xe2\x80\xa6CkSelect mux mode: ALT9 mux port: SEMC_DQS4 of instance: semcCeSelect mux mode: ALT9 mux port: ENET2_REF_CLK2 of \xe2\x80\xa6CkSelect mux mode: ALT9 mux port: SEMC_CLK5 of instance: semcCkSelect mux mode: ALT9 mux port: SEMC_CLK6 of instance: semcAdAddress Match 0 FlagAdAddress Match 1 FlagAeAddress/Data MUX mode0AnAdvanced Address/Data MUX mode0AiAddress/Data non-MUX mode000BoValue of OTP Bank1 Word5 (Memory Related Info.)0CnValue of OTP Bank1 Word6 (General Purpose Customer Defined \xe2\x80\xa60CnValue of OTP Bank1 Word7 (General Purpose Customer Defined \xe2\x80\xa60AdAND/OR/INVERT module0eArm AeArm BeArm XCcAsynchronous Schedule Park Mode Enable - Read/WriteBgAddress setup time for synchronous readBaAdjustable Timer Control Register0AdTimer Value Register0AhAddress Valid DMA EnableAgHardware average enableAgHardware Average selectAnAddress Valid Interrupt EnableBeAddress to write data hold time cycle0AiDMA Channel Always EnableCjCHAIN0 B2B 1\xe2\x80\x99b0: Disable B2B, wait until interval is \xe2\x80\xa60000000CjCHAIN1 B2B 1\xe2\x80\x99b0: Disable B2B, wait until interval is \xe2\x80\xa60000000jCHAIN2 B2B0000000jCHAIN3 B2B0000000jCHAIN4 B2B0000000jCHAIN5 B2B0000000jCHAIN6 B2B0000000jCHAIN7 B2B0000000AfBabbling Receive ErrorAcBABR Interrupt MaskAgBabbling Transmit ErrorAcBABT Interrupt MaskAgPage table base addressAiLPUART Baud Rate Register0AbBlock Count EnableAjBit Error Interrupt EnabledBITS00000000000000000000000000000000000000000000000000000000000000a10000a20000a40000a800000b160001b320002b6400030000CkBMOD[1:0] shows the latched state of the BOOT_MODE1 and \xe2\x80\xa6AbBuffer Read EnabledBUSY000AcBuffer Write EnableiByte SwapAdClears All DONE BitsBaClear All Enable Error InterruptsAjClear All Error IndicatorsAiClear All Enable RequestsAlClear All Interrupt RequestsAgCalibration Failed Flagi36 - CAN10gFLEXCANi37 - CAN201j154 - CAN30cCANmCapture ValueAkCCM Clock Switcher Register0AdCommand not completeA`Command completeAnClear DONE Status Bit Register0nClear DONE BitAeCard Detect Pin LevelAlCard Detect Signal SelectionAfCard Detect Test LevelAeCommand End Bit ErrorBeClear Enable Error Interrupt Register0AlClear Enable Error InterruptAmClear Enable Request Register0AdClear Enable RequestAdClear Error Register0AeClear Error IndicatoroCapture Flag A0oCapture Flag A1oCapture Flag B0oCapture Flag B1AhMAC Control Frame EnableCmValue of OTP Bank0 Word1 (Configuration and Manufacturing \xe2\x80\xa60CmValue of OTP Bank0 Word2 (Configuration and Manufacturing \xe2\x80\xa60CmValue of OTP Bank0 Word3 (Configuration and Manufacturing \xe2\x80\xa60CmValue of OTP Bank0 Word4 (Configuration and Manufacturing \xe2\x80\xa60CmValue of OTP Bank0 Word5 (Configuration and Manufacturing \xe2\x80\xa60CmValue of OTP Bank0 Word6 (Configuration and Manufacturing \xe2\x80\xa60CmValue of OTP Bank0 Word7 (Configuration and Manufacturing \xe2\x80\xa60AhCAN Finite State MachineoCapture Flag X0oCapture Flag X1CmPort routing control logic default-routes each port to an \xe2\x80\xa6CjPort routing control logic default-routes all ports to \xe2\x80\xa6Bjcan2_serial clock (can2_serial_clk_enable)Aogpt1 bus clock (gpt_clk_enable)B`ipmux3 clock (ipmux3_clk_enable)Aoacmp1 clocks (acmp1_clk_enable)Ampwm3 clocks (pwm3_clk_enable)Alsai2 clock (sai2_clk_enable)Aesim_axbs_p_clk_enableAntrace clock (trace_clk_enable)Bigpt1 serial clock (gpt_serial_clk_enable)Anxbar1 clock (xbar1_clk_enable)Aoacmp2 clocks (acmp2_clk_enable)Ampwm4 clocks (pwm4_clk_enable)Alsai3 clock (sai3_clk_enable)Baanadig clocks (anadig_clk_enable)Begpt2 bus clocks (gpt2_bus_clk_enable)Bblpuart4 clock (lpuart4_clk_enable)Anxbar2 clock (xbar2_clk_enable)Aoacmp3 clocks (acmp3_clk_enable)Amenc1 clocks (enc1_clk_enable)Bblpuart1 clock (lpuart1_clk_enable)Bnlpi2c4 serial clock (lpi2c4_serial_clk_enable)Bkgpt2 serial clocks (gpt2_serial_clk_enable)Angpio1 clock (gpio1_clk_enable)Angpio3 clock (gpio3_clk_enable)Aoacmp4 clocks (acmp4_clk_enable)Amenc2 clocks (enc2_clk_enable)Bblpuart7 clock (lpuart7_clk_enable)Batimer1 clocks (timer1_clk_enable)Bblpuart2 clock (lpuart2_clk_enable)Ajcsu clock (csu_clk_enable)Aklcd clocks (lcd_clk_enable)CmThe OCRAM clock cannot be turned off when the CM cache is \xe2\x80\xa6Amenc3 clocks (enc3_clk_enable)Bbsnvs_hp clock (snvs_hp_clk_enable)Batimer2 clocks (timer2_clk_enable)Aogpio2_clocks (gpio2_clk_enable)Angpio5 clock (gpio5_clk_enable)Akpxp clocks (pxp_clk_enable)Cbiomuxc_snvs_gpr clock (iomuxc_snvs_gpr_clk_enable)Amenc4 clocks (enc4_clk_enable)Bbsnvs_lp clock (snvs_lp_clk_enable)Batimer3 clocks (timer3_clk_enable)AlCCM General Purpose Register0AeCommand Inhibit (CMD)AkCCM Interrupt Mask Register0nCard InsertionB`Clear Interrupt Request Register0AgClear Interrupt RequestnCard InterruptAmCCM Interrupt Status Register0BeSelect the CLK1_N / CLK1_P as source.000000000000000000000000000AeCMD Line Signal Levela10a2a3CiHigh-Speed Comparator (CMP), Voltage Reference (VREF) \xe2\x80\xa6000mCompare FlagsAeCompare High Register0AdCompare Low Register0lNo operation000BjIdle [Default for combination host/device]ChCount rising edges of primary sourceRising edges are \xe2\x80\xa6000CjCount rising and falling edges of primary sourceIP bus \xe2\x80\xa6000CfDevice Controller [Default for device only controller]CnCount rising edges of primary source while secondary input \xe2\x80\xa6000CbHost Controller [Default for host only controller]CiQuadrature count mode, uses primary and secondary sources000CjCount rising edges of primary source; secondary source \xe2\x80\xa6000CiEdge of secondary source triggers primary count until \xe2\x80\xa6000CkCascaded counter mode (up/down)The primary count source \xe2\x80\xa6000C`SPDIF receive change in value of control channel0AnGPC Interface control register0CiMessage Buffer Code. This 4-bit field can be accessed \xe2\x80\xa6000000000000000000000000000000000000000000000000000000000000000000000000AfColumn 8 selection bitCeThis read/write register contains the upper (most \xe2\x80\xa6CfThis read/write register contains the lower (least \xe2\x80\xa6mCompare ValueAcContinuous TransferAhAnalog Comparator OutputkClock PhasenClock PolaritylCRC Register000A`Continue RequestAmMessage Buffer 10 CS Register0AmMessage Buffer 11 CS Register0AmMessage Buffer 12 CS Register0AmMessage Buffer 13 CS Register0AmMessage Buffer 14 CS Register0AmMessage Buffer 15 CS Register0AmMessage Buffer 16 CS Register0AmMessage Buffer 17 CS Register0AmMessage Buffer 18 CS Register0AmMessage Buffer 19 CS Register0AmMessage Buffer 20 CS Register0AmMessage Buffer 21 CS Register0AmMessage Buffer 22 CS Register0AmMessage Buffer 23 CS Register0AmMessage Buffer 24 CS Register0AmMessage Buffer 25 CS Register0AmMessage Buffer 26 CS Register0AmMessage Buffer 27 CS Register0AmMessage Buffer 28 CS Register0AmMessage Buffer 29 CS Register0AmMessage Buffer 30 CS Register0AmMessage Buffer 31 CS Register0AmMessage Buffer 32 CS Register0AmMessage Buffer 33 CS Register0AmMessage Buffer 34 CS Register0AmMessage Buffer 35 CS Register0AmMessage Buffer 36 CS Register0AmMessage Buffer 37 CS Register0AmMessage Buffer 38 CS Register0AmMessage Buffer 39 CS Register0AmMessage Buffer 40 CS Register0AmMessage Buffer 41 CS Register0AmMessage Buffer 42 CS Register0AmMessage Buffer 43 CS Register0AmMessage Buffer 44 CS Register0AmMessage Buffer 45 CS Register0AmMessage Buffer 46 CS Register0AmMessage Buffer 47 CS Register0AmMessage Buffer 48 CS Register0AmMessage Buffer 49 CS Register0AmMessage Buffer 50 CS Register0AmMessage Buffer 51 CS Register0AmMessage Buffer 52 CS Register0AmMessage Buffer 53 CS Register0AmMessage Buffer 54 CS Register0AmMessage Buffer 55 CS Register0AmMessage Buffer 56 CS Register0AmMessage Buffer 57 CS Register0AmMessage Buffer 58 CS Register0AmMessage Buffer 59 CS Register0AmMessage Buffer 60 CS Register0AmMessage Buffer 61 CS Register0AmMessage Buffer 62 CS Register0AmMessage Buffer 63 CS Register0AeCommand Timeout ErrorAoADC_ETC Global Control Register0AdBEE Control Register0AfDCP control register 00A`Control Register000AgFlexIO Control Register0AnLCDIF General Control Register0AgLPUART Control Register0AoOTP Controller Control Register0AbControl Register 00AjPower control for the PXP.B`USB PHY General Control Register0AlCurrent Timer Value Register0A`Normal operationCjCancel the remaining data transfer. Stop the executing \xe2\x80\xa6AkDATA3 as Card Detection PinCjWord 0 data for the key. This is the least-significant \xe2\x80\xa6jDebug dataAeManagement Frame DataCnWriting this field will load 4 bytes, aligned to four byte \xe2\x80\xa60mTransmit DatalReceive Data1010AdLPUART Data Register0BbOTP Controller Write Data Register0dDATA00A`Debug 1 register0A`Debug 2 register0lDebug Enable00AlPWMX Double Switching Enablei69 - DCDC0dDCDCmNot supportediSupportedAbData End Bit ErrorBiHorizontal pre decimation filter control.000BgVerticle pre decimation filter control.000AhDMA Enable for XBAR_OUT0AhDMA Enable for XBAR_OUT1AhDMA Enable for XBAR_OUT2AhDMA Enable for XBAR_OUT3mDMA InterruptBbWatchdog Timeout Interrupt RequestAkDATA[7:0] Line Signal LevelBaTimer Channel DMA Enable Register0000000iDMA ErrorkDMA SupportAkData Match Interrupt Enable0AjDestination Address ModuloAeData Match Register 00AeData Match Register 10BaDestination Address Signed OffsetlChannel DoneA`Doze Mode EnableAkData Pulse Interrupt EnableCaData Pulse Interrupt Status - Read/Write to ClearAaRXFIFO Data ReadyoDisable RequestBgData Phase Resynchronization Jump WidthAbData Timeout ErrorBlEnable Asynchronous Request in Stop Register0lEnable DebugBbEHCI Extended Capabilities PointerAhEnable Error Interrupt 0AhEnable Error Interrupt 1AhEnable Error Interrupt 2AhEnable Error Interrupt 3AhEnable Error Interrupt 4AhEnable Error Interrupt 5AhEnable Error Interrupt 6AhEnable Error Interrupt 7AhEnable Error Interrupt 8AhEnable Error Interrupt 9AkEnable External OFLAG Force000AgInterrupt Mask Register0AiEnable Minor Loop MappingAfDMA Mux Channel EnableAmTimer Channel Enable Register0AdTimer Channel Enablej129 - ENC10AbQuadrature Decoderj130 - ENC201j131 - ENC302j132 - ENC403j114 - ENET0AnAnalog Comparator is disabled.BeThe timer stops at the current value.A`GPT is disabled.AbWatchdog disabled.AmAnalog Comparator is enabled.AnThe timer starts incrementing.oGPT is enabled.AaWatchdog enabled.AmControl the charger detector.0000000AoEmergency off was not detected.AkEmergency off was detected.AkEnd Packet Interrupt EnableAfRX Endpoint NAK - R/WCBbEnhanced CAN Bit Timing Prescalers0AfTX Endpoint NAK - R/WCBkEndpoint Receive Buffer Ready \xe2\x80\x93 Read OnlyBfEnable Round Robin Channel ArbitrationBfEndpoint Receive Complete Event - RW/CAfEnhanced Rx FIFO emptyAeEnhanced Rx FIFO fullBdEnable Round Robin Group ArbitrationAjExtended Resync Jump WidthAdEnable DMA Request 0AdEnable DMA Request 1AdEnable DMA Request 2AdEnable DMA Request 3AdEnable DMA Request 4AdEnable DMA Request 5AdEnable DMA Request 6AdEnable DMA Request 7AdEnable DMA Request 8AdEnable DMA Request 9AbError In Channel 0AbError In Channel 1AbError In Channel 2AbError In Channel 3AbError In Channel 4AbError In Channel 5AbError In Channel 6AbError In Channel 7AbError In Channel 8AbError In Channel 9AkError and Status 1 Register0AkError and Status 1 register0AkError and Status 2 Register0AkError and Status 2 register0CiExternal Security Violation Detected Indicates that a \xe2\x80\xa6AgLittle Endian [Default]jBig EndianAmExternal Tampering 1 DetectedCeExternal Tampering 1 Polarity This bit is used to \xe2\x80\xa6BlEndpoint Transmit Buffer Ready \xe2\x80\x93 Read OnlyBgEndpoint Transmit Complete Event - R/WCBgEnhanced Transceiver Delay Compensation0AjFIFO Watermark AND ControlAoFrame Complete Interrupt EnableAgCAN FD operation enableAbFull-Duplex EnableAkFIFO Error Interrupt Enable0AnFraming Error Interrupt Enable11BdFlush Endpoint Receive Buffer - R/WSBeFlush Endpoint Transmit Buffer - R/WSCjNo framing error detected. This does not guarantee the \xe2\x80\xa6nFraming error.BkThis is the filtered version of HOME input.AdLPUART FIFO Register0iFIFO SizeAiFill level of IP RX FIFO.AiFill level of IP TX FIFO.AeInput Filter Register0BlThis is the filtered version of INDEX input.kFault LevelBmThis is the filtered version of PHASEA input.BmThis is the filtered version of PHASEB input.AgFIFO Request DMA Enable0AmFIFO Request Interrupt Enable0AfFast Resync Jump WidthjFrame sizejFrame SizejNo effect.0kFIFO reset.0AiSee description at bit 15BkFrame List Size - (Read/Write or Read Only)AgFrame Truncation Length0AaFull Cycle ReloadAgFIFO Warning DMA Enable0AmFIFO Warning Interrupt Enable0BgDescriptor Group Lower Address Register0BgDescriptor Group Upper Address Register0AcGeneral Call EnableAmGeneral Call Interrupt EnableAgGPIO direction register0dGDIRAmGlitch Filter Width Registers0BeIt determines the Glitch Filter WidthCkGlobal interrupt \xe2\x80\x9c0\xe2\x80\x9d bit (connected to ARM M7 IRQ#0 \xe2\x80\xa6AnValue of OTP Bank7 Word0 (GP3)0AnValue of OTP Bank7 Word1 (GP3)0AnValue of OTP Bank7 Word2 (GP3)0AnValue of OTP Bank7 Word3 (GP3)0AnValue of OTP Bank7 Word4 (GP4)0AnValue of OTP Bank7 Word5 (GP4)0AnValue of OTP Bank7 Word6 (GP4)0AnValue of OTP Bank7 Word7 (GP4)0AmGPR0 General Purpose Register0AmGPR1 General Purpose Register00AnSRC General Purpose Register 10AmGPR2 General Purpose Register00AnSRC General Purpose Register 20AmGPR3 General Purpose Register000AnSRC General Purpose Register 3AmGPR4 General Purpose Register0AnSRC General Purpose Register 4AmGPR5 General Purpose Register0AnSRC General Purpose Register 5AmGPR6 General Purpose Register0AnSRC General Purpose Register 6AmGPR7 General Purpose Register0AnSRC General Purpose Register 7AmGPR8 General Purpose Register0AnSRC General Purpose Register 8AmGPR9 General Purpose RegisterAnSRC General Purpose Register 9j100 - GPT10cGPTj101 - GPT201AkFault Glitch Stretch EnableAaHalf Cycle ReloadCmAssertion of this bit puts the FLEXCAN module into Freeze \xe2\x80\xa6lHalt FlexCANAcHalt DMA OperationsCbhorizontal counter (pclk counter within one line )00000000000mNot supportediSupportedBhHOME Signal Transition Interrupt RequestCmThis read/write register stores the counter\xe2\x80\x99s values of \xe2\x80\xa6000AkThis is the raw HOME input.AhSNVS_HP Control Register0AeSNVS_HP Lock Register0AgSNVS_HP Status Register0CfHP Time Alarm Indicates that the HP Time Alarm has \xe2\x80\xa6AcHost Request Enable0BaHardware Request Status Channel 0BaHardware Request Status Channel 1BaHardware Request Status Channel 2BaHardware Request Status Channel 3BaHardware Request Status Channel 4BaHardware Request Status Channel 5BaHardware Request Status Channel 6BaHardware Request Status Channel 7BaHardware Request Status Channel 8BaHardware Request Status Channel 9BfHalf Speed Serial Flash access Enable.AfInterrupt At Block GapBlDescriptor Individual Lower Address Register0BlDescriptor Individual Upper Address Register0BnInterrupt Coalescing Timer Clock Source Select0AkInterrupt Coalescing Enable0BjInterrupt coalescing frame count threshold0dICR0BfGPIO interrupt configuration register10dICR1BfGPIO interrupt configuration register20dICR2dICR3dICR4dICR5dICR6dICR7dICR8dICR9BdInterrupt coalescing timer threshold0AmMessage Buffer 10 ID Register0AmMessage Buffer 11 ID Register0AmMessage Buffer 12 ID Register0AmMessage Buffer 13 ID Register0AmMessage Buffer 14 ID Register0AmMessage Buffer 15 ID Register0AmMessage Buffer 16 ID Register0AmMessage Buffer 17 ID Register0AmMessage Buffer 18 ID Register0AmMessage Buffer 19 ID Register0AmMessage Buffer 20 ID Register0AmMessage Buffer 21 ID Register0AmMessage Buffer 22 ID Register0AmMessage Buffer 23 ID Register0AmMessage Buffer 24 ID Register0AmMessage Buffer 25 ID Register0AmMessage Buffer 26 ID Register0AmMessage Buffer 27 ID Register0AmMessage Buffer 28 ID Register0AmMessage Buffer 29 ID Register0AmMessage Buffer 30 ID Register0AmMessage Buffer 31 ID Register0AmMessage Buffer 32 ID Register0AmMessage Buffer 33 ID Register0AmMessage Buffer 34 ID Register0AmMessage Buffer 35 ID Register0AmMessage Buffer 36 ID Register0AmMessage Buffer 37 ID Register0AmMessage Buffer 38 ID Register0AmMessage Buffer 39 ID Register0AmMessage Buffer 40 ID Register0AmMessage Buffer 41 ID Register0AmMessage Buffer 42 ID Register0AmMessage Buffer 43 ID Register0AmMessage Buffer 44 ID Register0AmMessage Buffer 45 ID Register0AmMessage Buffer 46 ID Register0AmMessage Buffer 47 ID Register0AmMessage Buffer 48 ID Register0AmMessage Buffer 49 ID Register0AmMessage Buffer 50 ID Register0AmMessage Buffer 51 ID Register0AmMessage Buffer 52 ID Register0AmMessage Buffer 53 ID Register0AmMessage Buffer 54 ID Register0AmMessage Buffer 55 ID Register0AmMessage Buffer 56 ID Register0AmMessage Buffer 57 ID Register0AmMessage Buffer 58 ID Register0AmMessage Buffer 59 ID Register0AmMessage Buffer 60 ID Register0AmMessage Buffer 61 ID Register0AmMessage Buffer 62 ID Register0AmMessage Buffer 63 ID Register0CmThis 2-bit field identifies the format of the elements of \xe2\x80\xa6AbID Acceptance ModeCjUSB ID Interrupt Enable - Read/Write. Setting this bit \xe2\x80\xa6BdUSB ID Interrupt Status - Read/WriteCkThis bit indicates when CAN bus is in IDLE state.Refer to .dIDLEnIdle Line FlagBiIndicating whether SEMC is in IDLE state.ClID Pullup - Read/Write This bit provide control over the \xe2\x80\xa6AnInterrupt Enable for XBAR_OUT0AnInterrupt Enable for XBAR_OUT1AnInterrupt Enable for XBAR_OUT2AnInterrupt Enable for XBAR_OUT3AjIdle Line Interrupt EnableAfIRQ masking register 10CiIRQ[31:0] masking bits: 1-irq masked, 0-irq is not maskedAfIRQ masking register 20CjIRQ[63:32] masking bits: 1-irq masked, 0-irq is not maskedAfIRQ masking register 30CjIRQ[95:64] masking bits: 1-irq masked, 0-irq is not maskedAfIRQ masking register 40CkIRQ[127:96] masking bits: 1-irq masked, 0-irq is not maskedAfIRQ masking register 50CiIRQ[159:128] masking bits: 1-irq masked, 0-irq is not \xe2\x80\xa6mInput Enable.CmThis read/write register contains the value to be used to \xe2\x80\xa60AkInitial Count Register BitsAcInterrupt Request 0AcInterrupt Request 1AcInterrupt Request 2AcInterrupt Request 3AcInterrupt Request 4AcInterrupt Request 5AcInterrupt Request 6AcInterrupt Request 7AcInterrupt Request 8AcInterrupt Request 9AbInterrupt Register0AiInterrupt Enable Register0AgIO Mux Control Register0A`Current PolarityoInfrared enableCjThis bit indicates whether Rx matching process will be \xe2\x80\xa6BfIndividual Rx Masking And Queue EnableAeIRQ status resister 10AkIRQ[31:0] status, read onlyAeIRQ status resister 20AlIRQ[63:32] status, read onlyAeIRQ status resister 30AlIRQ[95:64] status, read onlyAeIRQ status resister 40AmIRQ[127:96] status, read onlyAnIRQ[159:128] status, read onlyAeIRQ status resister 50BeKeypad Column Data Direction RegisterAnKeypad Data Direction Register0BcKeypad Key Depress Interrupt EnableAnKey Depress Synchronizer ClearAiAES 128 key from softwaredKEY01dKEY12dKEY23dKEY3AgKeypad Control Register0AdKeypad Data Register0AbKeypad Key DepressAbKeypad Key ReleaseAfKeypad Status Register0AiKeypad Row Data DirectionAoKeypad Release Interrupt EnableAlKey Release Synchronizer SetCnThis bit defines the ordering mechanism for Message Buffer \xe2\x80\xa6AoLowest Buffer Transmitted FirstkLED ControlnLoad FrequencyiLoad OkayA`Line start pulse00000000000AfLower Modulus Register0AcTimer Load Register000Ci1 - PLL is currently locked. 0 - PLL is not currently \xe2\x80\xa600000000000Ci1 - PLL is currently locked; 0 - PLL is not currently \xe2\x80\xa6000111100000000hLock LUTBhValue of OTP Bank0 Word0 (Lock controls)0dLOCK000CkLOCK bit to show that the internal DPLL is locked, read \xe2\x80\xa6BaSPDIF receiver\xe2\x80\x99s DPLL is locked0AaInternal LoopbackAhSNVS_LP Control Register0AeSNVS_LP Lock Register0CkLP Section is Non-Secured Indicates that LP section was \xe2\x80\xa6AoLower Position Counter Register0AgSNVS_LP Status Register0mLP Time AlarmCkLP Time Alarm This register can be programmed only when \xe2\x80\xa6CkIf ESR2[VPS] is asserted, his 7-bit field indicates the \xe2\x80\xa6AjLowest Priority Tx MailboxiLSB FirstcSE0gK-stategJ-stateiUndefinedCmLive View Resolution Mode. Selects the grid size used for \xe2\x80\xa6CeReceiver and transmitter use 8-bit to 10-bit data \xe2\x80\xa6CcReceiver and transmitter use 7-bit data characters.lMatch 1 FlaglMatch 2 FlagBfValue of OTP Bank4 Word2 (MAC Address)0BfValue of OTP Bank4 Word3 (MAC Address)0BgValue of OTP Bank4 Word4 (MAC2 Address)0Bbmask = sig_another AND other_masks00000000000mMask Register0AiModule Control Register 00AiModule Control Register 10AiModule Control Register 20AnMiscellaneous Control Register0AjMaster DMA Enable Register0CcThis bit controls whether FLEXCAN is enabled or notnModule Disable0AfModule Disable for PIT1AjMaster Data Match Register0BoValue of OTP Bank1 Word0 (Memory Related Info.)0BoValue of OTP Bank1 Word1 (Memory Related Info.)0BoValue of OTP Bank1 Word2 (Memory Related Info.)0BoValue of OTP Bank1 Word3 (Memory Related Info.)0BoValue of OTP Bank1 Word4 (Memory Related Info.)0AlMaster FIFO Control Register0AkMaster FIFO Status Register0AiLSB is transmitted first.AfLSB is received first.AiMSB is transmitted first.AfMSB is received first.Cithe corresponding bit in the filter is \xe2\x80\x9cdon\xe2\x80\x99t care\xe2\x80\x9dCnThe corresponding bit in the filter is checked against the \xe2\x80\xa6AdMIB Control Register0B`Master Interrupt Enable Register03BnThe corresponding bit in the filter is checkedAmMII Management Frame Register0AiConversion Mode SelectionCeAccesses from this master are forced to user-mode \xe2\x80\xa60000CnAccesses from this master are not forced to user-mode. The \xe2\x80\xa60000BdMaximum Receive Buffer Size Register0AlMaster Receive Data Register0iMSB FirstAjMII Speed Control Register0AgMinus Input Mux ControlkMCLK Select0kMaster Mode000c4KB00000000c8KB00000000d16KB00000000d32KB00000000d64KB00000000e128KB00000000e256KB00000000e512KB00000000c1MB00000000c2MB00000000AmMaster Transmit Data Register0CnNAK Interrupt Enable When this bit is one and the NAKI bit \xe2\x80\xa6AfNAK Interrupt Bit\xe2\x80\x93ROAlNACK Detect Interrupt EnableAlNoise Error Interrupt EnableAbNext Frame Pointer0AbNo noise detected.ChNoise detected in the received character in the DATA \xe2\x80\xa6dNone000BaMemory is not in low power state.BdNominal Resynchronization Jump WidthBeNumber of Companion Controller (N_CC)BhNumber of Transaction Translators (N_TT)jCount Once000AhOverrun Interrupt EnablekNo overrun.BgReceive overrun (new LPUART data lost).CjOscillator Bypass When OSCB=1 the osc_bypass signal is \xe2\x80\xa6AoPhysical Address Lower Register0AoPhysical Address Upper Register0dpclk00000000000AmParity Error Interrupt EnableBdPrime Endpoint Receive Buffer - R/WSBePrime Endpoint Transmit Buffer - R/WSBjNo hardware parity generation or checking.oParity enabled.Amref_pfd0_clk == pll3_pfd0_clk00000000000Amref_pfd1_clk == pll3_pfd1_clk00000000000Amref_pfd2_clk == pll3_pfd2_clk00000000000Amref_pfd3_clk == pll3_pfd3_clk00000000000Amref_pfd4_clk == pll2_pfd0_clk00000000000Amref_pfd5_clk == pll2_pfd1_clk00000000000Amref_pfd6_clk == pll2_pfd2_clk00000000000Amref_pfd7_clk == pll2_pfd3_clk00000000000BjPort Force Full Speed Connect - Read/WriteA`No parity error.mParity error.CkPHY Low Power Suspend - Clock Disable (PLPSCD) - Read/WriteA`Transciever typeCmData width of the transciever connected to the controller \xe2\x80\xa6AoNo periodic interrupt occurred.AnA periodic interrupt occurred.AdPin Low Timeout FlagAePWM_A Output PolarityAePWM_B Output PolarityAePWM_X Output PolarityBdPosition Difference Counter Register0ClThis read/write register contains the position change in \xe2\x80\xa6CkThis read-only register contains a snapshot of the UPOS \xe2\x80\xa6CkThis read-only register contains a snapshot of the LPOS \xe2\x80\xa6AbWatchdog prescalerAgProgramming Mode SelectCnLocal priority. This 3-bit fieldis only used when LPRIO_EN \xe2\x80\xa6000000000000000000000000000000000000000000000000000000000000000000000000A`Promiscuous ModeiPrescalerAfPlus Input Mux ControlCmPort Speed - Read Only. This register field indicates the \xe2\x80\xa6d8bit0000e16bit0000lEven parity.kOdd parity.cPWM000dR0T0dR1T1dR2T2dR3T3dR4T4dR5T5dR6T6dR7T7dR8T8AnReceive Bit 8 / Transmit Bit 9AnReceive Bit 9 / Transmit Bit 8dR9T9BjReceive Accelerator Function Configuration0BcReceive FIFO Almost Empty Threshold0BbReceive FIFO Almost Full Threshold0BdSAI Receive Configuration 1 Register0BdSAI Receive Configuration 2 Register0BdSAI Receive Configuration 3 Register0BdSAI Receive Configuration 4 Register0BdSAI Receive Configuration 5 Register0AlSAI Receive Control Register0BbReceive Descriptor Active Register0AiReceive Descriptor ActiveAgReceive Data DMA Enable00AmReceive Data Interrupt Enable00AgReceive Data Match Only0AoReceive Data Register Full FlagBfReceive Descriptor Ring Start Register0AdRefresh burst lengthoDCDC Register 00oDCDC Register 10oDCDC Register 20oDCDC Register 30AnReceive Error Interrupt EnableAmReload Error Interrupt EnableAhRevolution Hold Register0ClThis read-only register contains a snapshot of the value \xe2\x80\xa6AbReceiver disabled.AeReceiver is disabled.AaReceiver enabled.CnReceiver is enabled, or receiver has been disabled and has \xe2\x80\xa6AjIP RX FIFO Data Register 00ClThis bit controls whether the Rx FIFO feature is enabled \xe2\x80\xa6AeLegacy Rx FIFO EnableCjThis 4-bit field defines the number of Rx FIFO filters \xe2\x80\xa6B`Number Of Legacy Rx FIFO FiltersAeRefresh recovery timeBoNo new reload cycle since last STS[RF] clearingBlNew reload cycle since last STS[RF] clearingAjRoll-over Interrupt EnabledROMCCkEnable ROPs. The ROP field indicates an operation to be \xe2\x80\xa6BdReceive FIFO Section Empty Threshold0BcReceive FIFO Section Full Threshold0AoRepeated Start Interrupt EnableAfReceiver Source SelectAfSoftware Reset For ALLAkSoftware Reset For CMD LineAlSoftware Reset For DATA LinelReset TuningAd256*Prescaler periodAcRT*Prescaler period00000000AkRoll-under Interrupt EnableAcReceive FIFO EnableBeReceive Interrupt Coalescing Register0AnReceiver Buffer Underflow FlagAnFLEXCAN is receiving a messageBcFlexCAN is not receiving a message.BaFLEXCAN is transmitting a messageAoFlexCAN is receiving a message.B`Sets All Enable Error InterruptsAbSMBus Alert EnableAgSet All Enable Requestsi56 - SAI10cI2Si57 - SAI2011AlSlave Address Match Register0AiSMBus Alert Response FlagAmSlave Address Status Register0BkSet All START Bits (activates all channels)AfStop Bit Number SelectBhStatistical Check Monobit Limit Register0AiSlave DMA Enable Register0AlSTOP Detect Interrupt Enable0AcStream Disable ModeBcSet Enable Error Interrupt Register0AjSet Enable Error InterruptAnShifter Error Interrupt EnableAkSync Error Interrupt Enable0AlCrossbar A Select Register 00CiInput (XBARA_INn) to be muxed to XBARA_OUT0 (refer to \xe2\x80\xa6AlCrossbar B Select Register 00CiInput (XBARB_INn) to be muxed to XBARB_OUT0 (refer to \xe2\x80\xa6AlCrossbar A Select Register 10CiInput (XBARA_INn) to be muxed to XBARA_OUT1 (refer to \xe2\x80\xa6AlCrossbar B Select Register 10CiInput (XBARB_INn) to be muxed to XBARB_OUT1 (refer to \xe2\x80\xa6AlCrossbar A Select Register 20CiInput (XBARA_INn) to be muxed to XBARA_OUT2 (refer to \xe2\x80\xa6AlCrossbar B Select Register 20CiInput (XBARB_INn) to be muxed to XBARB_OUT2 (refer to \xe2\x80\xa6AlCrossbar A Select Register 30CiInput (XBARA_INn) to be muxed to XBARA_OUT3 (refer to \xe2\x80\xa6AlCrossbar B Select Register 30CiInput (XBARB_INn) to be muxed to XBARB_OUT3 (refer to \xe2\x80\xa6AlCrossbar A Select Register 40CiInput (XBARA_INn) to be muxed to XBARA_OUT4 (refer to \xe2\x80\xa6AlCrossbar B Select Register 40CiInput (XBARB_INn) to be muxed to XBARB_OUT4 (refer to \xe2\x80\xa6AlCrossbar A Select Register 50CiInput (XBARA_INn) to be muxed to XBARA_OUT5 (refer to \xe2\x80\xa6AlCrossbar B Select Register 50CiInput (XBARB_INn) to be muxed to XBARB_OUT5 (refer to \xe2\x80\xa6AlCrossbar A Select Register 60CiInput (XBARA_INn) to be muxed to XBARA_OUT6 (refer to \xe2\x80\xa6AlCrossbar B Select Register 60CiInput (XBARB_INn) to be muxed to XBARB_OUT6 (refer to \xe2\x80\xa6AlCrossbar A Select Register 70CiInput (XBARA_INn) to be muxed to XBARA_OUT7 (refer to \xe2\x80\xa6AlCrossbar B Select Register 70CiInput (XBARB_INn) to be muxed to XBARB_OUT7 (refer to \xe2\x80\xa6AlCrossbar A Select Register 80CiInput (XBARA_INn) to be muxed to XBARA_OUT8 (refer to \xe2\x80\xa6CiInput (XBARB_INn) to be muxed to XBARB_OUT8 (refer to \xe2\x80\xa6AlCrossbar A Select Register 90CiInput (XBARA_INn) to be muxed to XBARA_OUT9 (refer to \xe2\x80\xa6CiInput (XBARB_INn) to be muxed to XBARB_OUT9 (refer to \xe2\x80\xa6j109 - SEMC0dSEMCAkSet Enable Request Register0AbSet Enable RequestA`Service Register0AnSampling mode is not selected.AjSampling mode is selected.BdSerial Flash Address for IP command.dSFTWdSHA10AoSlave Interrupt Enable Register0hSign bitAhSoftware Input On Field.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AbSetup Lockout ModeAeSource Address ModulolShifter ModeCaNo Serial Engine, always use parallel signalling.CkSerial Engine present, always use serial signalling for \xe2\x80\xa6ClSoftware programmable - Reset to use parallel signalling \xe2\x80\xa6CnSoftware programmable - Reset to use serial signalling for \xe2\x80\xa6dSNVSAlSource address signed offsetAgCDText Control Register0AkSlave Receive Data Register0AaFreqMeas Register0BnShadow Register for OTP Bank3 Word0 (SRK Hash)0BnShadow Register for OTP Bank3 Word1 (SRK Hash)0BnShadow Register for OTP Bank3 Word2 (SRK Hash)0BnShadow Register for OTP Bank3 Word3 (SRK Hash)0BnShadow Register for OTP Bank3 Word4 (SRK Hash)0BnShadow Register for OTP Bank3 Word5 (SRK Hash)0BnShadow Register for OTP Bank3 Word6 (SRK Hash)0BnShadow Register for OTP Bank3 Word7 (SRK Hash)0AdPhaseConfig Register0AjSelf Refresh Recovery timeAiSRC Reset Status Register0ClLP Secure Real Time Counter The most-significant 15 bits \xe2\x80\xa6CnLP Secure Real Time Counter least-significant 32 bits This \xe2\x80\xa6jNo effect.0oSoftware reset.0AiShifter Status DMA EnableAoShifter Status Interrupt EnableAfSet START Bit Register0mSet START BitAkSlave Transmit ACK Register0AgStatic data from sensorAcDCP status register0AmLCD Interface Status Register0AfLPUART Status Register0oStatus Register0AlSlave Transmit Data Register0ClFrequency change step = step/CCM_ANALOG_PLL_SYS_DENOM[B]*\xe2\x80\xa6ChFixed read-only value reflecting the stepping of the \xe2\x80\xa6dSTEPClFixed read-only value reflecting the stepping of the RTL \xe2\x80\xa6CjFrequency change = stop/CCM_ANALOG_PLL_SYS_DENOM[B]*24MHz.kStop EnableBeDo not start the measurement process.000AaStatus Register 00AaStatus register 00BcEdge detection status for XBAR_OUT0AaStatus Register 10AaStatus register 1BcEdge detection status for XBAR_OUT1AaStatus Register 20AaStatus register 20BcEdge detection status for XBAR_OUT2AaStatus register 3BcEdge detection status for XBAR_OUT3AaStatus register 4AaStatus register 5AaStatus register 6AaStatus register 7AaStatus register 8AaStatus register 9CkThis bit configures some of the FLEXCAN registers to be \xe2\x80\xa6oSupervisor ModeBaSuspend - Read/Write or Read OnlyAkSetup TripWire - Read/WriteCjSoftware Triggered Initialization of Position Counters \xe2\x80\xa6Bano event or comparator collisionsAha collision has occurredA`Synchronous Mode0jSync Width0BkTransmit Accelerator Function Configuration0BaALE to WRITE Data start wait timeBdTransmit FIFO Almost Empty Threshold0BcTransmit FIFO Almost Full Threshold0AmTransmit ACK Interrupt EnableCgThis 5-bit field indicates how many CAN bits the Tx \xe2\x80\xa6AjTx Arbitration Start DelayAnTimer Compare 1 Interrupt Flag000AnTimer Compare 2 Interrupt Flag000BbTransfer Complete Interrupt EnableBjTransmission Complete Interrupt Enable forBeSAI Transmit Configuration 1 Register0BeSAI Transmit Configuration 2 Register0BeSAI Transmit Configuration 3 Register0BeSAI Transmit Configuration 4 Register0BeSAI Transmit Configuration 5 Register0AjSerial Flash CS Hold time.AmSAI Transmit Control Register0AkSerial Flash CS setup time.CjTransmitter active (sending data, a preamble, or a break).AeTransfer not completeCbTransmitter idle (transmission activity complete).AaTransfer completeBcTransmit Descriptor Active Register0AjTransmit Descriptor ActiveAhTransmit Data DMA Enable00AnTransmit Data Interrupt Enable00AhTimer DMA Request Enable000BaTransmit Data Register Empty FlagBnTransmit Buffer Descriptor Ring Start Register0AmTimer Status Interrupt EnableAoTransmit Error Interrupt EnableoTest Status BitAeTransmitter disabled.AhTransmitter is disabled.AdTransmitter enabled.ClTransmitter is enabled, or transmitter has been disabled \xe2\x80\xa6AjIP TX FIFO Data Register 00AcTimer Flag Register0CiTest Fail, Long Run. If TFLR=1, the Long Run Test has \xe2\x80\xa6CiTest Fail, Mono Bit. If TFMB=1, the Mono Bit Test has \xe2\x80\xa6CmTest Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has \xe2\x80\xa6B`Transmit FIFO Watermark Register0AcTransmit FIFO WriteCaInput Capture or Output Compare has not occurred.000BmInput Capture or Output Compare has occurred.000AlTimer Global Status Register0CnGeneral Purpose Timer #0 Interrupt Enable When this bit is \xe2\x80\xa6CnGeneral Purpose Timer #1 Interrupt Enable When this bit is \xe2\x80\xa6AiTransmit Inter-Packet Gap0j133 - TMR10jQuad Timerj134 - TMR201j135 - TMR302j136 - TMR403dTOUTAhTimer PulseWidth Control000AmRE# HIGH to WE# LOW wait timeAjDMA Channel Trigger Enablei53 - TRNG0dTRNGAgTape Select Change DoneBeTransmit FIFO Section Empty Threshold0CmThis bit enables a mechanism that resets the free-running \xe2\x80\xa6jTimer SyncAmWE# HIGH to RE# LOW wait timeCeSPDIF Tx FIFO empty, can\xe2\x80\x99t be cleared with reg. \xe2\x80\xa6AdTransmit FIFO EnableBfTransmit Interrupt Coalescing Register0B`Transmitter Buffer Overflow FlagAnFLEXCAN is receiving a messageBfFlexCAN is not transmitting a message.BaFLEXCAN is transmitting a messageBbFlexCAN is transmitting a message.AjType Field In PAUSE FramesCkUSB Host Asynchronous Interrupt Enable When this bit is \xe2\x80\xa6AfUpper Modulus Register0ClUSB Host Periodic Interrupt Enable When this bit is one, \xe2\x80\xa6AoUpper Position Counter Register0BiThe last count was in the DOWN direction.000BgThe last count was in the UP direction.000cUSB0Ad256*Prescaler periodAcUT*Prescaler period00000000A`Value Register 0A`Value Register 1A`Value Register 2A`Value Register 3A`Value Register 4A`Value Register 5C`vertical counter (line counter within one frame)00000000000AhVersion ID Register (MS)0AhVersion ID Register (LS)0AeVoltage Support 1.8 VAeVoltage Support 3.0 VAdVoltage Support 3.3VoWeight of Aging0dWAITkWait EnableAmReceiver Wakeup Method SelectAnWord Complete Interrupt EnabledWDBGAgWord Flag Configuration0CjWDOG[15:0] is a binary representation of the number of \xe2\x80\xa6AoWindowing mode is not selected.AkWindowing mode is selected.BcWatchdog Interrupt Control Register0dWICTBnWake on Connect Enable (WKCNNT_E) - Read/WriteCcWake on Disconnect Enable (WKDSCNNT_E) - Read/WriteCaWake on Over-current Enable (WKOC_E) - Read/WriteBgWatchdog Miscellaneous Control Register0mWeight of QoS0AnWatchdog Reset Status Register0BgWeight of Slave Hit (Read/Write switch)AkWeight of Read/Write switchAkWord Start Interrupt Enable0dWTISAf0.5 Seconds (Default).l1.0 Seconds.l1.5 Seconds.l2.0 Seconds.AmINDEX Pulse Interrupt Requestjxtal (24M)00000000000d4.0V0000000d4.1V0000000d4.2V0000000d4.3V0000000n4.4V (default)0000000d4.5V0000000d4.6V0000000d4.7V0000000AiProcess 8x8 pixel blocks.000AoReturns the argument unchanged.00000000000000000000000000000000000000000000000000000000000000000000BaCalls <code>U::from(self)</code>.00000000000000000000000000000000000000000000000000000000000000000000B`Reads the value of the register.0A`Auto CMD12 ErrorBdCompare Function Greater Than Enablek123 - ACMP10k124 - ACMP20k125 - ACMP30k126 - ACMP40AmCompare Function Range EnableAaConversion ActiveoAddress 0 ValueoAddress 1 ValueCgAddress Comparator Registers - Indicates the memory \xe2\x80\xa6AhHigh Speed ConfigurationAgLow-Power ConfigurationlADMA SupportB`Defines the sample time durationAiConversion Trigger SelectnAbort disabledoAbort disabled.mAbort enablednAbort enabled.BdAbs Diff on consecutive green pixelsBdAbs Diff on every third green pixelsBcAbs Diff on every four green pixelsAhAHB Bus Control Register0AoMaster has not lost arbitrationAkMaster has lost arbitrationCmWhen generating an output buffer with an alpha component, \xe2\x80\xa6000CbAlpha modifier used when the ALPHA_MULTIPLY or \xe2\x80\xa6B`Address Match 0 Interrupt EnableB`Address Match 1 Interrupt EnableBaReceived Address (RADDR) is validBeReceived Address (RADDR) is not validAlNo matching process ongoing.B`Matching process is in progress.BiDo not process the Asynchronous Schedule.CmUse the ASYNCLISTADDR register to access the Asynchronous \xe2\x80\xa6BbEWM_in\xe2\x80\x99s Assertion State Select.BmA Session Valid Interrupt Enable - Read/WriteCfA Session Valid Interrupt Status - Read/Write to ClearAiTimer Correction Register0AmAdd dTD TripWire - Read/WriteAfA write sets the timerBcTime-Stamping Clock Period Register0AeTimer Offset Register0AeTimer Period Register0BdAddress Status Register is not validB`Address Status Register is validClA VBus Valid Interrupt Enable - Read/Write. Setting this \xe2\x80\xa6CcA VBus Valid Interrupt Status - Read/Write to ClearBdAsynchronous wakeup interrupt statusAd2 Bank selection bitoI2C Bus is idle0oI2C Bus is busy0C`Bit clock is generated externally in Slave mode.0CaBit clock is generated internally in Master mode.0AoTransmit bit clock is disabled.AnReceive bit clock is disabled.AnTransmit bit clock is enabled.AmReceive bit clock is enabled.jNo effect.0ClInternal logic is clocked as if bit clock was externally \xe2\x80\xa60CnBit clock is active high with drive outputs on rising edge \xe2\x80\xa6CnBit Clock is active high with drive outputs on rising edge \xe2\x80\xa6CnBit clock is active low with drive outputs on falling edge \xe2\x80\xa6CnBit Clock is active low with drive outputs on falling edge \xe2\x80\xa6B`Use the normal bit clock source.0AjSwap the bit clock source.0BbSlave has not detected a bit errorAnSlave has detected a bit errorAbNo block gap eventB`Transaction stopped at block gapAnStarting Major Iteration CountmByte UnmaskedkByte Masked101010BcMaster Bus (AXI) Control Register 00BcMaster Bus (AXI) Control Register 10BaBreak Character Generation LengthAhNot ready to read bufferAdReady to read bufferCmB Session End Interrupt Enable - Read/Write. Setting this \xe2\x80\xa6CdB Session End Interrupt Status - Read/Write to ClearBmB Session Valid Interrupt Enable - Read/WriteCfB Session Valid Interrupt Status - Read/Write to ClearBeCAN Bit timing expansion is disabled.BdCAN bit timing expansion is enabled.BgExtended bit time definitions disabled.BfExtended bit time definitions enabled.e255*1Ag255<em>2 - 255</em>2^3000000000bGRbRGbBGbGBBmBuffer MB0 Interrupt Or Clear Legacy FIFO bitCeIf the Rx FIFO is not enabled, this bit flags the \xe2\x80\xa6ClBuffer MB5 Interrupt Or \xe2\x80\x9cFrames available in Legacy Rx \xe2\x80\xa61CdBuffer MB6 Interrupt Or \xe2\x80\x9cLegacy Rx FIFO Warning\xe2\x80\x9d2CeBuffer MB7 Interrupt Or \xe2\x80\x9cLegacy Rx FIFO Overflow\xe2\x80\x9dCnEach bit flags the respective FLEXCAN Message Buffer (MB32 \xe2\x80\xa6CgEach bit enables or disables the respective FLEXCAN \xe2\x80\xa6BmAHB RX BUF ID for suspended command sequence.1AnAHB RX Buffer Size in 64 bits.000AfNo eDMA engine stalls.BoeDMA engine stalls for 4 cycles after each R/W.BoeDMA engine stalls for 8 cycles after each R/W.AiNot ready to write bufferAfReady to write buffer:AjCapture A0 FIFO DMA EnableAlCapture A 0 Interrupt EnableAjCapture A1 FIFO DMA EnableAlCapture A 1 Interrupt EnableAkCCM Arm Clock Root Register0AnTimer Channel Capture Register0000000AjCapture B0 FIFO DMA EnableAlCapture B 0 Interrupt EnableAjCapture B1 FIFO DMA EnableAlCapture B 1 Interrupt EnableAnCCM Bus Clock Divider Register0BbCCM Bus Clock Multiplexer Register0AhCommand CRC Check EnablehNo ErrorAdCRC Error Generated.AkCCM Clock Gating Register 00AkCCM Clock Gating Register 10AkCCM Clock Gating Register 20AkCCM Clock Gating Register 30AkCCM Clock Gating Register 40AkCCM Clock Gating Register 50AkCCM Clock Gating Register 60AkCCM Clock Gating Register 70BaCommand Complete Interrupt Enablej95 - CCM_10j96 - CCM_20B`CCM Clock Output Source Register0AnCommand Complete Status EnableBbData (result of an ADC conversion)0AmCCM D1 Clock Divider Register0AfCommand Inhibit (DATA)AaCE# interval timeAeCE# interval min time0AeCSX interval min timeAjCapture A FIFOs Water MarkAjCapture B FIFOs Water MarkBkFalling-edge on COUT has not been detected.BbFalling-edge on COUT has occurred.AhConfiguration Register 00AhConfiguration Register 10BjRising-edge on COUT has not been detected.BaRising-edge on COUT has occurred.AjCapture X FIFOs Water MarkCnReflects whether the next command pointer register must be \xe2\x80\xa6B`Channel 0 Configuration Register0ClCheck whether the USB plug has been in contact with each \xe2\x80\xa6ClCheck whether a charger (either a dedicated charger or a \xe2\x80\xa610101010101010lChannel ModeAeTimer is not chained.CjTimer is chained to a previous timer. For example, for \xe2\x80\xa6AnChannel n Arbitration Priority0000000000000000000000000000000AjCommand Index Check EnablehNo ErroreErrormCard InsertedAmCurrent Major Iteration CountmNever preload000CdLoad upon successful compare with the value in COMP1000CdLoad upon successful compare with the value in COMP2000222211110000oClear Load OkayAaClock High Period0A`Clock Low Period0iBus clockiLPO clockAgINTCLK (internal clock)B`ERCLK (external reference clock)CiA minor loop channel link made to itself goes through \xe2\x80\xa6ChA minor loop channel link made to itself does not go \xe2\x80\xa6AnCCM Low Power Control Register0AbTransmit DATA[7:0]AmReceive (DATA[7:0] + 1) bytesAgGenerate STOP conditionBiReceive and discard (DATA[7:0] + 1) bytesCkGenerate (repeated) START and transmit address in DATA[7:0]CmGenerate (repeated) START and transmit address in DATA[7:0\xe2\x80\xa600BbCCM Module Enable Overide Register0AhCompare Interrupt EnableAiCompare Interrupt EnablesAnTimer Channel Counter Register0000000AhConversion Complete FlagCiBackground color (in 24bpp format) for any pixels not \xe2\x80\xa6f12 bitb16g12 Bits00f11 bitb15g11 Bits00f10 bitb14g10 Bits00e9 bitb13f9 Bits00b12f8 Bits00b11f7 Bits00b10f6 Bits00a9f5 Bits00f4 Bits00f3 Bits00AbContinuing CommandChSet the filtered comparator output (CMPO) to equal COUT.CkSet the unfiltered comparator output (CMPO) to equal COUTA.ClByte count register. This value is the working value and \xe2\x80\xa6AoNumber of frames transmitted OKBoNumber of frames transmitted with one collisionCeNumber of frames transmitted with multiple collisionsC`Number of frames transmitted with deferral delayC`Number of frames transmitted with late collisionCfNumber of frames transmitted with excessive collisionsChNumber of frames transmitted with transmit FIFO underrunCeNumber of frames transmitted with carrier sense errorCkThis read-only field is reserved and always has the value 0BoNumber of flow-control pause frames transmittedCkOctet count for frames transmitted without error Counts \xe2\x80\xa6AjNumber of packets receivedBcNumber of receive broadcast packetsBcNumber of receive multicast packetsCaNumber of receive packets with CRC or align errorCnNumber of receive packets with less than 64 bytes and good \xe2\x80\xa6CjNumber of receive packets greater than MAX_FL and good CRCCmNumber of receive packets with less than 64 bytes and bad \xe2\x80\xa6CiNumber of receive packets greater than MAX_FL and bad CRCBaNumber of 64-byte receive packetsBiNumber of 65- to 127-byte recieve packetsBjNumber of 128- to 255-byte recieve packetsBjNumber of 256- to 511-byte recieve packetsBkNumber of 512- to 1023-byte recieve packetsBlNumber of 1024- to 2047-byte recieve packetsC`Number of greater-than-2048-byte recieve packetsAhNumber of receive octetskFrame countAlNumber of frames received OKBhNumber of frames received with CRC errorBnNumber of frames received with alignment errorAkReceive FIFO overflow countBlNumber of flow-control pause frames receivedCbNumber of octets for frames received without errorCnCounter Value. The COUNT bits show the current count value \xe2\x80\xa6AiNo channel priority errorClThe last recorded error was a configuration error in the \xe2\x80\xa6eCRC320AoCard state unstable or insertedlCard removedBaCHAIN0 CSEL ADC channel selection0000000BaCHAIN1 CSEL ADC channel selection0000000kCHAIN2 CSEL0000000kCHAIN3 CSEL0000000kCHAIN4 CSEL0000000kCHAIN5 CSEL0000000kCHAIN6 CSEL0000000kCHAIN7 CSEL0000000AcCSI Status Register0AnTimer Channel Control Register0AmCrossbar A Control Register 00AbControl 1 Register0AbControl 1 register0AoLCDIF General Control1 Register044AmCrossbar A Control Register 10AbControl 2 Register0AbControl 2 register011AoLCDIF General Control2 Register08888AjCapture X0 FIFO DMA EnableAlCapture X 0 Interrupt EnableAjCapture X1 FIFO DMA EnableAlCapture X 1 Interrupt EnableAdDAC Control Register0jDAC EnableAcDestination AddressBjNo destination address configuration errorCnThe last recorded error was a configuration error detected \xe2\x80\xa6BgSelecting Pads Involved in Daisy Chain.000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000lResult DATA00000000AhData 0 line signal levellResult DATA10000000AhData 1 line signal levellResult DATA20000000AhData 2 line signal levellResult DATA30000000AhData 3 line signal levellResult DATA40000000AhData 4 line signal levellResult DATA50000000AhData 5 line signal levellResult DATA60000000AhData 6 line signal levellResult DATA70000000AhData 7 line signal levelCmData Fix Registers - Stores the data used for 1-word data \xe2\x80\xa6AaData Size in ByteAhNo destination bus errorClThe last recorded error was a bus error on a destination \xe2\x80\xa6lDebug EnableAeGPT debug mode enable111BeWatchdog disabled in chip debug mode.BdWatchdog enabled in chip debug mode.AgDouble Switching EnableAoDescriptor Byte Swapping EnablehNo ErroreErrorAfUSB PHY Debug Register0AaDecimate PS by 2.000AaDecimate PS by 4.000AaDecimate PS by 8.000222211110000AfDevice Endpoint NumberBdWatchdog timer interrupt is disabledBcWatchdog timer interrupt is enabledBdLast count was in the down directioniCount up.000BbLast count was in the up directionkCount down.000AjPWM_A Fault Disable Mask 0AjPWM_B Fault Disable Mask 0AjPWM_X Fault Disable Mask 0AjPWM_A Fault Disable Mask 1AjPWM_B Fault Disable Mask 1AjPWM_X Fault Disable Mask 1BlDoes not affect any ROMC functions (default)CgDisable all ROMC functions: data fixing, and opcode \xe2\x80\xa6AbDATA Line InactiveA`DATA Line ActiveAfDLL Control Register 00AdDLL Control Register0AgDLL calibration enable.0AbDMA Enable ControljDMA Enable0mDMA Last WordCjDMA feature for Legacy RX FIFO or Enhanced Rx FIFO are \xe2\x80\xa60AoHave not received matching data0AkHave received matching data0BiNo destination offset configuration errorCnThe last recorded error was a configuration error detected \xe2\x80\xa6kDoze EnableA`Doze mode enableA`Doze Mode EnableBoChannel n can suspend a lower priority channel.0000000000000000000000000000000CgChannel n cannot suspend any channel, regardless of \xe2\x80\xa60000000000000000000000000000000AcData Present SelectChDumb PMIC Enabled When set, software can control the \xe2\x80\xa6AfDQS (read strobe) modeAcStats grid of 8 x 6AdStats grid of 8 x 12CjReceive path operates independently of transmit (i.e., \xe2\x80\xa6CmDisable reception of frames while transmitting. (Normally \xe2\x80\xa6AnDestination data transfer sizeAjData Timeout Counter Valuej1-bit modej4-bit modej8-bit modekDivide-by-1kDivide-by-2CnResistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = \xe2\x80\xa6000ChThis bit controls the comparison of IDE and RTR bits \xe2\x80\xa6CkEntire Frame Arbitration Field Comparison Enable For Rx \xe2\x80\xa6AbEthernet Bus ErrorAdEBERR Interrupt MaskCmChannel n cannot be suspended by a higher priority channel\xe2\x80\xa60000000000000000000000000000000CiChannel n can be temporarily suspended by the service \xe2\x80\xa60000000000000000000000000000000A`Normal operationAeNo canceled transfersCmCancel the remaining data transfer in the same fashion as \xe2\x80\xa6CjThe last recorded entry was a canceled transfer by the \xe2\x80\xa6BbEnhanced Data Phase CAN bit Timing0hEdge A 0hEdge A 1hEdge B 0hEdge B 1BkActive edge for edge detection on XBAR_OUT0BkActive edge for edge detection on XBAR_OUT1BkActive edge for edge detection on XBAR_OUT2BkActive edge for edge detection on XBAR_OUT3hEdge X 0hEdge X 1AaEDO mode disabledA`EDO mode enabledAiEnable Error Interrupt 10AiEnable Error Interrupt 11AiEnable Error Interrupt 12AiEnable Error Interrupt 13AiEnable Error Interrupt 14AiEnable Error Interrupt 15AiEnable Error Interrupt 16AiEnable Error Interrupt 17AiEnable Error Interrupt 18AiEnable Error Interrupt 19AiEnable Error Interrupt 20AiEnable Error Interrupt 21AiEnable Error Interrupt 22AiEnable Error Interrupt 23AiEnable Error Interrupt 24AiEnable Error Interrupt 25AiEnable Error Interrupt 26AiEnable Error Interrupt 27AiEnable Error Interrupt 28AiEnable Error Interrupt 29AiEnable Error Interrupt 30AiEnable Error Interrupt 31ChEnable channel-to-channel linking on minor-loop completeCiEnables channel-to-channel linking on minor loop completekEndian ModeAoEnhanced Nominal CAN Bit Timing0AeEthernet MAC-NET Corek152 - ENET201oGPT Enable modeCkMaster has not generated a STOP or Repeated START conditionCgMaster has generated a STOP or Repeated START conditionAlRX Endpoint NAK Enable - R/WAlTX Endpoint NAK Enable - R/WAeCOMPILE_OPT for TRNG.BaEnhanced Rx FIFO Control Register0AoEnhanced Rx FIFO Data AvailableAiEnhanced Rx FIFO ElementsAgEnhanced Rx FIFO enableB`Enhanced Rx FIFO Status Register0AjEnhanced Rx FIFO WatermarkAeEnable DMA Request 10AeEnable DMA Request 11AeEnable DMA Request 12AeEnable DMA Request 13AeEnable DMA Request 14AeEnable DMA Request 15AeEnable DMA Request 16AeEnable DMA Request 17AeEnable DMA Request 18AeEnable DMA Request 19AeEnable DMA Request 20AeEnable DMA Request 21AeEnable DMA Request 22AeEnable DMA Request 23AeEnable DMA Request 24AeEnable DMA Request 25AeEnable DMA Request 26AeEnable DMA Request 27AeEnable DMA Request 28AeEnable DMA Request 29AeEnable DMA Request 30AeEnable DMA Request 31AcError In Channel 10AcError In Channel 11AcError In Channel 12AcError In Channel 13AcError In Channel 14AcError In Channel 15AcError In Channel 16AcError In Channel 17AcError In Channel 18AcError In Channel 19AcError In Channel 20AcError In Channel 21AcError In Channel 22AcError In Channel 23AcError In Channel 24AcError In Channel 25AcError In Channel 26AcError In Channel 27AcError In Channel 28AcError In Channel 29AcError In Channel 30AcError In Channel 31eERROR000BmThe current channel\xe2\x80\x99s TCD is normal format.CjThe current channel\xe2\x80\x99s TCD specifies a scatter gather \xe2\x80\xa6kEWM enable.lFault Enable000AhAutomatic Fault ClearingBdAsynchronous FIFO clear is selected.BcSynchronous FIFO clear is selected.B`Frame transfer has not completedAlFrame transfer has completedAaFIFO Combine Mode0AfFIFO Continue on Error0AjCAN FD Bit Timing Register0AcCAN FD CRC Register0hNo errorBkFIFO underflow or overflow was not detectedAoTransmit underrun not detected.AnReceive overflow not detected.CjMaster sending or receiving data without a START conditionBgFIFO underflow or overflow was detectedAkTransmit underrun detected.AjReceive overflow detected.kFault FlagsAcFiltered Fault PinsjFull CycleCiThe corresponding bit in the filter is \xe2\x80\x9cdon\xe2\x80\x99t care\xe2\x80\x9dBnThe corresponding bit in the filter is checkedAiHalf Cycle Fault RecoveryBgFAULTx CPU interrupt requests disabled.BfFAULTx CPU interrupt requests enabled.BcTimer Channel Input Filter Register0000000AfNo interrupt occurred.AfAn interrupt occurred.CnPage table flush control. To flush the TLB, write this bit \xe2\x80\xa6AdForce InitializationAbForce OFLAG Output000AaFIFO Packing Mode0AnEngage PLL enable default way.CjEngage PLL enable 3 CKIL clocks earlier at exiting low \xe2\x80\xa6AaFrame start pulse00000000000jFrame SizeeFRCENBmTransmit FIFO watermark has not been reached.BcReceive FIFO watermark not reached.BiTransmit FIFO watermark has been reached.BhReceive FIFO watermark has been reached.lRestart modemFree-Run modeB`Not enabled to enter Freeze ModeBaNot enabled to enter Freeze mode.BeTimers continue to run in Debug mode.AlEnabled to enter Freeze ModeAmEnabled to enter Freeze mode.BaTimers are stopped in Debug mode.AaFault Safety ModeCaFrame sync is generated externally in Slave mode.CaFrame Sync is generated externally in Slave mode.CbFrame sync is generated internally in Master mode.CbFrame Sync is generated internally in Master mode.CcFrame sync asserts with the first bit of the frame.0CjFrame sync asserts one bit before the first bit of the \xe2\x80\xa60AjFrame sync is active high.0AiFrame sync is active low.0AeFault Status Register0jFault TestAcFault Test Register0BbNo enabled transmit FIFO is empty.B`No enabled receive FIFO is full.AoEnabled transmit FIFO is empty.AmEnabled receive FIFO is full.CjSlave has not detected the General Call Address or the \xe2\x80\xa6BkSlave has detected the General Call AddressAgNo group priority errorCkThe last recorded error was a configuration error among \xe2\x80\xa6dGPIO00000000AnGPR10 General Purpose Register0AoSRC General Purpose Register 10AnGPR11 General Purpose Register0AnGPR12 General Purpose Register0AnGPR13 General Purpose Register0AnGPR14 General Purpose Register0AnGPR15 General Purpose RegisterAnGPR16 General Purpose Register0AnGPR17 General Purpose Register0AnGPR18 General Purpose Register0AnGPR19 General Purpose Register0AnGPR20 General Purpose Register0AnGPR21 General Purpose Register0AnGPR22 General Purpose Register0AnGPR23 General Purpose Register0AnGPR24 General Purpose Register0AnGPR25 General Purpose Register0AnGPR26 General Purpose Register0AnGPR27 General Purpose Register0AnGPR28 General Purpose Register0AnGPR29 General Purpose Register0AnGPR30 General Purpose Register0AnGPR31 General Purpose Register0AnGPR32 General Purpose Register0AnGPR33 General Purpose Register0AnGPR34 General Purpose Register0CiGeneral Purpose Timer Load Value These bit fields are \xe2\x80\xa60BmThe corresponding interrupt source is masked.CaThe corresponding interrupt source is not masked.CmHigh Assurance Counter Lock When set, prevents any writes \xe2\x80\xa6CfIndicates that the output buffer should be flipped \xe2\x80\xa6000AgDisable HOME interruptsAfEnable HOME interruptsiNo actionBlHOME signal initializes the position counterChUse positive going edge-to-trigger initialization of \xe2\x80\xa6ChUse negative going edge-to-trigger initialization of \xe2\x80\xa6A`Normal operationCkAny error causes the HALT bit to set. Subsequently, all \xe2\x80\xa6AkTimer Channel Hold Register0000000AcHP Time SynchronizeAeHost Request Polarity0BbHardware Request Status Channel 10BbHardware Request Status Channel 11BbHardware Request Status Channel 12BbHardware Request Status Channel 13BbHardware Request Status Channel 14BbHardware Request Status Channel 15BbHardware Request Status Channel 16BbHardware Request Status Channel 17BbHardware Request Status Channel 18BbHardware Request Status Channel 19BbHardware Request Status Channel 20BbHardware Request Status Channel 21BbHardware Request Status Channel 22BbHardware Request Status Channel 23BbHardware Request Status Channel 24BbHardware Request Status Channel 25BbHardware Request Status Channel 26BbHardware Request Status Channel 27BbHardware Request Status Channel 28BbHardware Request Status Channel 29BbHardware Request Status Channel 30BbHardware Request Status Channel 31AcHost Request Select0AfHigh Speed Mode EnableAhHigh Speed Not SupportedAdHigh Speed SupportedChCHAIN0 HWTS ADC hardware trigger selection. For more \xe2\x80\xa6BjCHAIN0 HWTS ADC hardware trigger selection000000ChCHAIN1 HWTS ADC hardware trigger selection. For more \xe2\x80\xa6BjCHAIN1 HWTS ADC hardware trigger selection000000kCHAIN2 HWTS0000000kCHAIN3 HWTS0000000kCHAIN4 HWTS0000000kCHAIN5 HWTS0000000kCHAIN6 HWTS0000000kCHAIN7 HWTS0000000eICR10eICR11eICR12eICR13eICR14eICR15eICR16eICR17eICR18eICR19eICR20eICR21eICR22eICR23eICR24eICR25eICR26eICR27eICR28eICR29eICR30eICR31CjThis 9-bit field indicates which Identifier Acceptance \xe2\x80\xa6BjIdentifier Acceptance Filter Hit IndicatorAjInput Edge Flag DMA Enable000B`Input Edge Flag Interrupt Enable000AfInterrupt is disabled.AeInterrupt is enabled.10iSee IF2IECnIF2IE Input capture 2 Interrupt Enable IF1IE Input capture \xe2\x80\xa6C`Idle character bit count starts after start bit.BoIdle character bit count starts after stop bit.AcReceived image dataCfIf ESR2[VPS] is asserted, the ESR2[LPTM] is not an \xe2\x80\xa6CnIf CAN_ESR2[VPS] is asserted, the CAN_ESR2[LPTM] is not an \xe2\x80\xa6ClIf ESR2[VPS] is asserted, there is at least one inactive \xe2\x80\xa6CgIf CAN_ESR2[VPS] is asserted, there is at least one \xe2\x80\xa6BkIndependent or Complementary Pair OperationCiKey index pointer. The valid indices are 0-[number_keys].CdSelects a value to read via the debug data register.AlThis is the raw INDEX input.AeInitialization ActiveeINPUTB`ROWn pin configured as an input.BcCOLn pin is configured as an input.AeExternal Input Signal000lInput SourceAdInterrupt Request 10AdInterrupt Request 11AdInterrupt Request 12AdInterrupt Request 13AdInterrupt Request 14AdInterrupt Request 15AdInterrupt Request 16AdInterrupt Request 17AdInterrupt Request 18AdInterrupt Request 19AdInterrupt Request 20AdInterrupt Request 21AdInterrupt Request 22AdInterrupt Request 23AdInterrupt Request 24AdInterrupt Request 25AdInterrupt Request 26AdInterrupt Request 27AdInterrupt Request 28AdInterrupt Request 29AdInterrupt Request 30AdInterrupt Request 31AaInterrupt Enable.AiInterrupt Enable Register000CmWatchdog interrupts are disabled. Watchdog resets are not \xe2\x80\xa6ChWatchdog interrupts are enabled. Watchdog resets are \xe2\x80\xa6BfDoes not invert the comparator output.AnInverts the comparator output.BhEnables insertion of IP header checksum.AcIP Command Register0AcIP Command register0AeIP Control Register 00AmIP Command control register 00AeIP Control Register 10AmIP Command control register 10AmIP Command control register 20ChEnable Discard Of Frames With Wrong IPv4 Header ChecksummSNVS block IDA`Shows the IP ID.AhImmediate (no threshold)m1 micro-framen2 micro-framesn4 micro-framesn8 micro-framesBkIDLE timeout period is 256*Prescale period.BkIDLE timeout period is ITO*Prescale period.00000000CcRow is not included in the keypad key press detect.BoRow is included in the keypad key press detect.AjLIN Break Detection Enablej42 - LCDIF0AnLCDIF Register Reference IndexAoLower Position Compare Register0A`Load Mode SelectAiTimer Load Value Register0AmLower Initialization Register0AkTimer Channel Load Register0000000AoListen Only Mode is deactivatedB`Listen-Only mode is deactivated.BkFLEXCAN module operates in Listen Only ModeBlFlexCAN module operates in Listen-Only mode.A`Loop Mode SelectAbLoop Back disabledAcLoop Back disabled.AaLoop Back enabledAbLoop Back enabled.CjLow Power Disable If 1, the low power section has been \xe2\x80\xa6BhSNVS_LP General Purpose Registers 0 .. 70AbRemain in run modeAeTransfer to wait modeAeTransfer to stop modeAlLower Position Hold Register0CiLP section was not programmed in secure or trusted state.CeLP section was programmed in secure or trusted state.AkSNVS_LP Time Alarm Register0AdLUT Control Register0A`LVDS1 (loopback)000AbLVDS2 (not useful)000BkLock bit set by the TZ software for the CSI00BkLock bit set by the TZ software for the DCP00BlLock bit set by the TZ software for the eDMA00BkLock bit set by the TZ software for the PXP00BkLock bit set by the TZ software for the USB0BlLock bit set by the TZ software for the USB.CdReceiver and transmitter use 7-bit to 9-bit data \xe2\x80\xa6CdReceiver and transmitter use 10-bit data characters.AhMatch 1 Interrupt EnableAhMatch 2 Interrupt EnableAkMatch Address Mode Enable 1AkMatch Address Mode Enable 2CmFixed read-only value reflecting the MAJOR version of the \xe2\x80\xa6AdMajor Version Number000eMAJOR1CkFixed read-only value reflecting the MAJOR field of the \xe2\x80\xa6kPWM_A MaskskPWM_B MaskskPWM_X MasksAmLPUART Match Address Register0CkThis 7-bit field defines the number of the last Message \xe2\x80\xa6BaNumber Of The Last Message BufferCbThis field indicates the number of the Mailbox \xe2\x80\xa6kCRC MailboxAbI2C Master is idlemLPSPI is idleAbI2C Master is busymLPSPI is busyi512 bytesj1024 bytesj2048 bytesj4096 bytesBeMaster Clock Configuration Register 00BeMaster Clock Configuration Register 10BeMC has not reached its maximum value.BaMC has reached its maximum value.AgMaster Control Register0CmMonotonic Counter Hard Lock When set, prevents any writes \xe2\x80\xa6CmMonotonic Counter Soft Lock When set, prevents any writes \xe2\x80\xa6AhMaster logic is disabledAbModule is disabledAgMaster logic is enabledAaModule is enabledCmFixed read-only value reflecting the MINOR version of the \xe2\x80\xa6AdMinor Version Number000eMINOR1CkFixed read-only value reflecting the MINOR field of the \xe2\x80\xa6AhMiscellaneous Register 000000AhMiscellaneous Register 1000AhMiscellaneous Register 20AnMiscellaneous Control Register0AjLPUART Modem IrDA Register0AgDisable modulo countingAfEnable modulo countingAlNo matching process ongoing.B`Matching process is in progress.CgMatching starts from Rx FIFO and continues on MailboxesCkMatching starts from Legacy Rx FIFO or Enhanced Rx FIFO \xe2\x80\xa6CgMatching starts from Mailboxes and continues on Rx FIFOCmMatching starts from Mailboxes and continues on Legacy Rx \xe2\x80\xa6c4MB00000000c8MB00000000d16MB00000000d32MB00000000d64MB00000000e128MB00000000e256MB00000000e512MB00000000c1GB00000000c2GB00000000c4GB00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AdMUX Control Register0BmIndicating NAND device Ready/WAIT# pin level.BcNo NBYTES/CITER configuration errorCnThe last recorded error was a configuration error detected \xe2\x80\xa6B`Unexpected NACK was not detectedAlUnexpected NACK was detectedBeNumber of Extended ID Filter ElementsBjARM non-secure (non-invasive) debug enableBeThe payload length check is disabled.CiThe core checks the frame\xe2\x80\x99s payload length with the \xe2\x80\xa6eNOISYA`Normal operation0000000CdNo operation, ignore the other bits in this register0000000CgThe Nmber of downstream ports supported by the host \xe2\x80\xa6CgNumber of Ports per Companion Controller This field \xe2\x80\xa6CbNumber of Ports per Transaction Translator (N_PTT)CbThis port does not have an over-current condition.CaThis port currently has an over-current conditioneOCOTPBkThe external pin is configured as an input.000CjThe OFLAG output signal is driven on the external pin. \xe2\x80\xa6000iSee OF3IE0ChOF3IE Output Compare 3 Interrupt Enable OF2IE Output \xe2\x80\xa6AlEnable One-Shot Offset EventnOn Demand Mode0BhOff-platform Peripheral Access Control 0BhOff-platform Peripheral Access Control 1BhOff-platform Peripheral Access Control 2BhOff-platform Peripheral Access Control 3BhOff-platform Peripheral Access Control 4BhOff-platform Peripheral Access Control 5BhOff-platform Peripheral Access Control 6BhOff-platform Peripheral Access Control 7BhOff-platform Peripheral Access Control 8BhOff-platform Peripheral Access Control 9C`Off-Platform Peripheral Access Control Registers0ClCMPO is not available on the associated CMPO output pin. \xe2\x80\xa6ClCMPO is available on the associated CMPO output pin. The \xe2\x80\xa6nTrue polarity.000AbInverted polarity.000CnOscillator ready counter value. These bits define value of \xe2\x80\xa6CgThis field determines the bias current in the 24MHz \xe2\x80\xa600000000000CjWriting 0 to this field will result in an oversampling \xe2\x80\xa6CeOversampling ratio of 4, requires BOTHEDGE to be set.CeOversampling ratio of 5, requires BOTHEDGE to be set.CeOversampling ratio of 6, requires BOTHEDGE to be set.CeOversampling ratio of 7, requires BOTHEDGE to be set.AhOversampling ratio of 8.AhOversampling ratio of 9.AiOversampling ratio of 10.AnOn-The-Go Status &amp; control0eOTPMKAfOutput Enable Register0BfEnable Frame Padding Remove On ReceiveAbParameter Register000000000CdDo not switch off power even if pdn_req is asserted.0BjSwitch off power when pdn_req is asserted.0AkTransfer using LPSPI_PCS[0]AcCounter 0 input pin000AkTransfer using LPSPI_PCS[1]AcCounter 1 input pin000AkTransfer using LPSPI_PCS[2]AcCounter 2 input pin000AkTransfer using LPSPI_PCS[3]AcCounter 3 input pin000A`Counter 0 output000A`Counter 1 output000A`Counter 2 output000A`Counter 3 output000BbIP bus clock divide by 1 prescaler000BbIP bus clock divide by 2 prescaler000BgPower Down Counter of WDOG is disabled.C`Power Down Counter of WDOG is enabled (Default).AgEnable Periodical EventCkUse standard quadrature decoder where PHASEA and PHASEB \xe2\x80\xa6CkBypass the quadrature decoder. A positive transition of \xe2\x80\xa6AgPort indicators are offeAmbereGreeniUndefinedCgIndicates the number of bytes in memory between two \xe2\x80\xa600BkLow range of color key applied to PS bufferBlHigh range of color key applied to PS bufferCiLow range of RGB color key applied to AS buffer. Each \xe2\x80\xa6CjHigh range of RGB color key applied to AS buffer. Each \xe2\x80\xa6CnHP Periodic Interrupt Enable The periodic interrupt can be \xe2\x80\xa6CmPMIC On Request Enable The value written to PK_EN will be \xe2\x80\xa6B`Pin Low Timeout Interrupt EnableAaPower Mode SelectBlReset is not the result of a power on reset.BhReset is the result of a power on reset.BaPosition Difference Hold Register0ClThis read-only register contains a snapshot of the value \xe2\x80\xa6CnPowers up the PLL. This bit will be set automatically when \xe2\x80\xa60000000AjPXP Power Control Register0CgThis 3-bit field defines the length of Phase Buffer \xe2\x80\xa6oPhase Segment 11oPhase Segment 2BdDo not process the Periodic ScheduleClUse the PERIODICLISTBASE register to access the Periodic \xe2\x80\xa6CnThe target subsystem was not powered down for the previous \xe2\x80\xa60CjThe target subsystem was powered down for the previous \xe2\x80\xa60AaTEST_MODE_DISABLEgJ_STATEgK_STATEAiSE0 (host) / NAK (device)fPacketoFORCE_ENABLE_HSoFORCE_ENABLE_FSoFORCE_ENABLE_LSCiAll USB port interface modes are listed in this field \xe2\x80\xa6AmSee description at bits 31-30BgSelect the 8-bit UTMI interface [60MHz]BhSelect the 16-bit UTMI interface [30MHz]ChLeaves quadrature decoder signal in a positive directionBnGenerates a negative quadrature decoder signalBbQ Channel receive register overrun0A`Received AddressBmLPUART receiver idle waiting for a start bit.BlLPUART receiver active (RXD input not idle).jNo effect.CmFIFO combine is enabled for FIFO reads and this FIFO will \xe2\x80\xa6AcReconfiguring WDOG.AnReconfiguration is successful.AiReceive Data is not readyAiReceive data is not ready1AeReceive data is ready00AhReceiver Full DMA EnableAmValid Pixel Clock Edge SelectAoReceive FIFO has not overflowedAiNo reload error occurred.AkReceive FIFO has overflowedCjReload signal occurred with non-coherent data and MCTRL\xe2\x80\xa6eRELAXeREQ_1000eREQ_2000eREQ_4000eREQ_8000AbEthernet MAC ResetnCount normallyAnCount in the reverse directionCdHardware interrupts from RDRF disabled; use polling.BgSTS[RF] CPU interrupt requests disabledCaHardware interrupt requested when RDRF flag is 1.BfSTS[RF] CPU interrupt requests enabledBmDo not reload the counter on a capture event.000BfReload the counter on a capture event.000AkRoll-over Interrupt RequesteROT_0000CiRollover Interrupt Enable. The ROVIE bit controls the \xe2\x80\xa6AjRollover has not occurred.AfRollover has occurred.iNo effect00AeReceive FIFO is resetBbReceive Data Register is now empty1BbRemote Response Frame is generatedBcRemote Response Frame is generated.AnRemote Request Frame is storedAoRemote Request Frame is stored.CaSlave has not detected a Repeated START conditionBmSlave has detected a Repeated START conditionAiMaster logic is not resetAmSlave mode logic is not resetAcModule is not resetAdModule is not reset.AeMaster logic is resetAiSlave mode logic is resetoModule is resetA`Module is reset.eRSVD0000000eRSVD1000mNo valid dataAaTransferring dataAiRe-Tuning is not requiredAmRe-Tuning should be performediNo effect00AfTransmit FIFO is resetBcTransmit Data Register is now empty1BbFixed or well tuned sampling clockAnSampling clock needs re-tuningCbNo register update has occurred since last reload.CjAt least one of the double buffered registers has been \xe2\x80\xa6AlRoll-under Interrupt RequestCiPWM generator is disabled in the corresponding submodule.ChPWM generator is enabled in the corresponding submodule.AaRead Wait ControlAbWord N is enabled.AaWord N is masked.AkReceive Wake Up Idle DetectAjNormal receiver operation.ChLPUART receiver in standby waiting for wakeup condition.CnThese bits mask Mailbox 14 filter bits in the same fashion \xe2\x80\xa6AfRx Buffer 14 Mask BitsCnThese bits mask Mailbox 15 filter bits in the same fashion \xe2\x80\xa6AfRx Buffer 15 Mask BitsChBuffer total size for all receive endpoints is (2^RXADD)AjReceive Data ConfigurationlRxFIFO CountAlRx FIFO Information Register0BcLegacy Rx FIFO Information Register0AlRx Individual Mask Registers000AfReceive Data InversionAaReceive Data MaskBgReceive FIFO Underflow Interrupt EnableCkThis bit indicates when repetitive errors are occurring \xe2\x80\xa6A`Rx Error WarningCfSimultaneous PHASEA and PHASEB Change Interrupt EnablenSource AddressBfNo source address configuration error.CnThe last recorded error was a configuration error detected \xe2\x80\xa6BeSMBus Alert Response Interrupt EnableAcNo source bus errorChThe last recorded error was a bus error on a source readAaI2C Slave is idleAaI2C Slave is busyAmNormal transmitter operation.BdQueue break character(s) to be sent.AiSparse Bit Limit Register0AhSRC Boot Mode Register 10AhSRC Boot Mode Register 20AlStandby clock oscillator bitAbSkip count disableAaSkip count enableBmStatistical Check Run Length 1 Limit Register0BmStatistical Check Run Length 2 Limit Register0BmStatistical Check Run Length 3 Limit Register0BmStatistical Check Run Length 4 Limit Register0BmStatistical Check Run Length 5 Limit Register0AcCounter 0 input pin000AcCounter 1 input pin000AcCounter 2 input pin000AcCounter 3 input pin000AeSeed Control Register0BiMaster has not generated a STOP conditionBgSlave has not detected a STOP conditionBeMaster has generated a STOP conditionBcSlave has detected a STOP conditionAmSD Clock Gated Off InternallyoSD Clock StableAkScan exit was not detected.AgScan exit was detected.AhSync error not detected.0AjFrame sync error detected.0AmCrossbar A Select Register 100CjInput (XBARA_INn) to be muxed to XBARA_OUT10 (refer to \xe2\x80\xa6CjInput (XBARB_INn) to be muxed to XBARB_OUT10 (refer to \xe2\x80\xa6AmCrossbar A Select Register 110CjInput (XBARA_INn) to be muxed to XBARA_OUT11 (refer to \xe2\x80\xa6CjInput (XBARB_INn) to be muxed to XBARB_OUT11 (refer to \xe2\x80\xa6AmCrossbar A Select Register 120CjInput (XBARA_INn) to be muxed to XBARA_OUT12 (refer to \xe2\x80\xa6CjInput (XBARB_INn) to be muxed to XBARB_OUT12 (refer to \xe2\x80\xa6AmCrossbar A Select Register 130CjInput (XBARA_INn) to be muxed to XBARA_OUT13 (refer to \xe2\x80\xa6CjInput (XBARB_INn) to be muxed to XBARB_OUT13 (refer to \xe2\x80\xa6AmCrossbar A Select Register 140CjInput (XBARA_INn) to be muxed to XBARA_OUT14 (refer to \xe2\x80\xa6CjInput (XBARB_INn) to be muxed to XBARB_OUT14 (refer to \xe2\x80\xa6AmCrossbar A Select Register 150CjInput (XBARA_INn) to be muxed to XBARA_OUT15 (refer to \xe2\x80\xa6CjInput (XBARB_INn) to be muxed to XBARB_OUT15 (refer to \xe2\x80\xa6AmCrossbar A Select Register 160CjInput (XBARA_INn) to be muxed to XBARA_OUT16 (refer to \xe2\x80\xa6AmCrossbar A Select Register 170CjInput (XBARA_INn) to be muxed to XBARA_OUT17 (refer to \xe2\x80\xa6AmCrossbar A Select Register 180CjInput (XBARA_INn) to be muxed to XBARA_OUT18 (refer to \xe2\x80\xa6AmCrossbar A Select Register 190CjInput (XBARA_INn) to be muxed to XBARA_OUT19 (refer to \xe2\x80\xa6AmCrossbar A Select Register 200CjInput (XBARA_INn) to be muxed to XBARA_OUT20 (refer to \xe2\x80\xa6AmCrossbar A Select Register 210CjInput (XBARA_INn) to be muxed to XBARA_OUT21 (refer to \xe2\x80\xa6AmCrossbar A Select Register 220CjInput (XBARA_INn) to be muxed to XBARA_OUT22 (refer to \xe2\x80\xa6AmCrossbar A Select Register 230CjInput (XBARA_INn) to be muxed to XBARA_OUT23 (refer to \xe2\x80\xa6AmCrossbar A Select Register 240CjInput (XBARA_INn) to be muxed to XBARA_OUT24 (refer to \xe2\x80\xa6AmCrossbar A Select Register 250CjInput (XBARA_INn) to be muxed to XBARA_OUT25 (refer to \xe2\x80\xa6AmCrossbar A Select Register 260CjInput (XBARA_INn) to be muxed to XBARA_OUT26 (refer to \xe2\x80\xa6AmCrossbar A Select Register 270CjInput (XBARA_INn) to be muxed to XBARA_OUT27 (refer to \xe2\x80\xa6AmCrossbar A Select Register 280CjInput (XBARA_INn) to be muxed to XBARA_OUT28 (refer to \xe2\x80\xa6AmCrossbar A Select Register 290CjInput (XBARA_INn) to be muxed to XBARA_OUT29 (refer to \xe2\x80\xa6AmCrossbar A Select Register 300CjInput (XBARA_INn) to be muxed to XBARA_OUT30 (refer to \xe2\x80\xa6AmCrossbar A Select Register 310CjInput (XBARA_INn) to be muxed to XBARA_OUT31 (refer to \xe2\x80\xa6AmCrossbar A Select Register 320CjInput (XBARA_INn) to be muxed to XBARA_OUT32 (refer to \xe2\x80\xa6AmCrossbar A Select Register 330CjInput (XBARA_INn) to be muxed to XBARA_OUT33 (refer to \xe2\x80\xa6AmCrossbar A Select Register 340CjInput (XBARA_INn) to be muxed to XBARA_OUT34 (refer to \xe2\x80\xa6AmCrossbar A Select Register 350CjInput (XBARA_INn) to be muxed to XBARA_OUT35 (refer to \xe2\x80\xa6AmCrossbar A Select Register 360CjInput (XBARA_INn) to be muxed to XBARA_OUT36 (refer to \xe2\x80\xa6AmCrossbar A Select Register 370CjInput (XBARA_INn) to be muxed to XBARA_OUT37 (refer to \xe2\x80\xa6AmCrossbar A Select Register 380CjInput (XBARA_INn) to be muxed to XBARA_OUT38 (refer to \xe2\x80\xa6AmCrossbar A Select Register 390CjInput (XBARA_INn) to be muxed to XBARA_OUT39 (refer to \xe2\x80\xa6AmCrossbar A Select Register 400CjInput (XBARA_INn) to be muxed to XBARA_OUT40 (refer to \xe2\x80\xa6AmCrossbar A Select Register 410CjInput (XBARA_INn) to be muxed to XBARA_OUT41 (refer to \xe2\x80\xa6AmCrossbar A Select Register 420CjInput (XBARA_INn) to be muxed to XBARA_OUT42 (refer to \xe2\x80\xa6AmCrossbar A Select Register 430CjInput (XBARA_INn) to be muxed to XBARA_OUT43 (refer to \xe2\x80\xa6AmCrossbar A Select Register 440CjInput (XBARA_INn) to be muxed to XBARA_OUT44 (refer to \xe2\x80\xa6AmCrossbar A Select Register 450CjInput (XBARA_INn) to be muxed to XBARA_OUT45 (refer to \xe2\x80\xa6AmCrossbar A Select Register 460CjInput (XBARA_INn) to be muxed to XBARA_OUT46 (refer to \xe2\x80\xa6AmCrossbar A Select Register 470CjInput (XBARA_INn) to be muxed to XBARA_OUT47 (refer to \xe2\x80\xa6AmCrossbar A Select Register 480CjInput (XBARA_INn) to be muxed to XBARA_OUT48 (refer to \xe2\x80\xa6AmCrossbar A Select Register 490CjInput (XBARA_INn) to be muxed to XBARA_OUT49 (refer to \xe2\x80\xa6AmCrossbar A Select Register 500CjInput (XBARA_INn) to be muxed to XBARA_OUT50 (refer to \xe2\x80\xa6AmCrossbar A Select Register 510CjInput (XBARA_INn) to be muxed to XBARA_OUT51 (refer to \xe2\x80\xa6AmCrossbar A Select Register 520CjInput (XBARA_INn) to be muxed to XBARA_OUT52 (refer to \xe2\x80\xa6AmCrossbar A Select Register 530CjInput (XBARA_INn) to be muxed to XBARA_OUT53 (refer to \xe2\x80\xa6AmCrossbar A Select Register 540CjInput (XBARA_INn) to be muxed to XBARA_OUT54 (refer to \xe2\x80\xa6AmCrossbar A Select Register 550CjInput (XBARA_INn) to be muxed to XBARA_OUT55 (refer to \xe2\x80\xa6AmCrossbar A Select Register 560CjInput (XBARA_INn) to be muxed to XBARA_OUT56 (refer to \xe2\x80\xa6AmCrossbar A Select Register 570CjInput (XBARA_INn) to be muxed to XBARA_OUT57 (refer to \xe2\x80\xa6AmCrossbar A Select Register 580CjInput (XBARA_INn) to be muxed to XBARA_OUT58 (refer to \xe2\x80\xa6AmCrossbar A Select Register 590CjInput (XBARA_INn) to be muxed to XBARA_OUT59 (refer to \xe2\x80\xa6AmCrossbar A Select Register 600CjInput (XBARA_INn) to be muxed to XBARA_OUT60 (refer to \xe2\x80\xa6AmCrossbar A Select Register 610CjInput (XBARA_INn) to be muxed to XBARA_OUT61 (refer to \xe2\x80\xa6AmCrossbar A Select Register 620CjInput (XBARA_INn) to be muxed to XBARA_OUT62 (refer to \xe2\x80\xa6AmCrossbar A Select Register 630CjInput (XBARA_INn) to be muxed to XBARA_OUT63 (refer to \xe2\x80\xa6AmCrossbar A Select Register 640CjInput (XBARA_INn) to be muxed to XBARA_OUT64 (refer to \xe2\x80\xa6AmCrossbar A Select Register 650CjInput (XBARA_INn) to be muxed to XBARA_OUT65 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT66 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT67 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT68 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT69 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT70 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT71 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT72 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT73 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT74 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT75 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT76 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT77 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT78 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT79 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT80 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT81 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT82 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT83 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT84 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT85 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT86 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT87 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT88 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT89 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT90 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT91 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT92 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT93 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT94 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT95 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT96 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT97 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT98 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT99 (refer to \xe2\x80\xa6AjI2C Slave mode is disabledAiI2C Slave mode is enabledBeNo scatter/gather configuration errorCnThe last recorded error was a configuration error detected \xe2\x80\xa6AnLast Source Address AdjustmentAgEnable Timer Slave ModeAaSleep Mode EnableA`Counter Register0CbJust one sample is used to determine the bit valueCcJust one sample is used to determine the bit value.ChThree samples are used to determine the value of the \xe2\x80\xa60oStatus Register0BdNo source offset configuration error9CeIndicates this is not the first data word since a \xe2\x80\xa6CgSubsequent data word received after LPSPI_PCS assertionClIndicates this is the first data word since a (repeated) \xe2\x80\xa6CbFirst data word received after LPSPI_PCS assertioneSPARE000j60 - SPDIF0eSPDIFkSpeed Field00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000nmedium(100MHz)1010101010BhSplit the DBLPWM signal to PWMA and PWMBAoSet Power Off was not detected.AkSet Power Off was detected.AjSPDIFRxCChannel_h Register0AjSPDIFRxCChannel_l Register0Cgusing original way to generate software reset (default)Biusing new way to generate software reset.mNot supportedAkAssert system reset signal.iSupportedBbNo effect on the system (Default).BaSecure Real Time Counter RolloverAiSource data transfer sizeA`Shifter Stop bitmChannel StartAnStart the measurement process.000CjStart/stop bit for the RC tuning calculation logic. If \xe2\x80\xa6000AeCurrent State PointerkStop Enable0AbStatus register 10AbStatus register 11AbStatus register 120AbStatus register 130AbStatus register 14AbStatus register 15ChNo Security Violation 0 security violation was detected.CeSecurity Violation 0 security violation was detected.ChNo Security Violation 1 security violation was detected.CeSecurity Violation 1 security violation was detected.ChNo Security Violation 2 security violation was detected.CeSecurity Violation 2 security violation was detected.ChNo Security Violation 3 security violation was detected.CeSecurity Violation 3 security violation was detected.ChNo Security Violation 4 security violation was detected.CeSecurity Violation 4 security violation was detected.ChNo Security Violation 5 security violation was detected.CeSecurity Violation 5 security violation was detected.nSoftware Reset0AiGPT is not in reset stateAeGPT is in reset stateCmSoftware Security Violation When set, the system security \xe2\x80\xa6ClSoftware Security Violation This bit is a read-only copy \xe2\x80\xa6ChThis read-only flag indicates whether the FlexCAN is \xe2\x80\xa6AjCAN Synchronization StatusBaTransmit ACK/NACK is not requiredAmTransmit ACK/NACK is requiredAnTimer Compare Capture Register0000000AiTest count is not enabledAeTest count is enabledBcTimer Compare Flag Interrupt Enable000B`All transfers have not completedAlAll transfers have completedBbTransfer Complete Interrupt EnableClStop counter upon receiving a second trigger event while \xe2\x80\xa6000ClReload the counter upon receiving a second trigger event \xe2\x80\xa6000AoTransfer Complete Status EnableAmTimer Control Status Register0000000AfTimer Control Register0BeTransceiver Delay Compensation EnableAnTransmit data is not requestedAkTransmit data not requested0AjTransmit data is requested00AfTransmitter DMA EnableBgTransmit FIFO underrun has not occurredBcTransmit FIFO underrun has occurredAjTest module is not enabledAdTimer n is disabled.AfTest module is enabledAcTimer n is enabled.BaTimer Flag for Channel 0 is clearAoTimer Flag for Channel 0 is setBaTimer Flag for Channel 1 is clearAoTimer Flag for Channel 1 is setBaTimer Flag for Channel 2 is clearAoTimer Flag for Channel 2 is setBaTimer Flag for Channel 3 is clearAoTimer Flag for Channel 3 is setAeInterrupt is disabled000CdHardware interrupts from TDRE disabled; use polling.BmInterrupt requests from Timer n are disabled.AdInterrupt is enabled000CaHardware interrupt requested when TDRE flag is 1.BkInterrupt is requested whenever TIF is set.AmTimeout has not yet occurred.AeTimeout has occurred.AkFree Running Timer Register0eTIMERAbFree Running Timer0kTimer ValuelTimer NumberAhno description availablejTimer Mode0000f1/OSR.f2/OSR.f3/OSR.f4/OSR.BdTimer Overflow Flag Interrupt Enable000AfLeave system power on.AfTurn off system power.AoWatchdog Timeout Value Register0AlTuning Pass Interrupt EnableAiTuning Pass Status EnablenTimer Stop BitAlWatchdog test mode disabled.CnWatchdog user mode enabled. (Watchdog test mode disabled.) \xe2\x80\xa6CmWatchdog test mode enabled, only the low byte is used. CNT\xe2\x80\xa6CnWatchdog test mode enabled, only the high byte is used. CNT\xe2\x80\xa6AbWord N is enabled.CnWord N is masked. The transmit data pins are tri-stated or \xe2\x80\xa6BmThe corresponding interrupt source is masked.CaThe corresponding interrupt source is not masked.AkTransmit Flag ConfigurationCjThis field indicates the CRC value of the last message \xe2\x80\xa6AeTransmitted CRC valueBeTXD Pin Direction in Single-Wire Mode54AgTransmit Data InversionAbTransmit Data MaskBgTransmit FIFO Overflow Interrupt EnableAhno description availableCkThis bit indicates when repetitive errors are occurring \xe2\x80\xa6A`TX Error WarningAoUpper Position Compare Register0AmUpper Initialization Register0oWDOG is locked.AaWDOG is unlocked.ClULPI Interrupt Enable When this bit is one and the UPLII \xe2\x80\xa6AeULPI Interrupt - R/WCAlUpper Position Hold Register0AiU/Q Channel framing error0BbU Channel receive register overrun0AjValue Registers DMA EnableAjLast measurement is valid.000lValid SignalCjThis read-only field shows the current (instantaneous) \xe2\x80\xa6000AcVersion ID Register000000000CfIndicates that the output buffer should be flipped \xe2\x80\xa6000AdNo ERR bits are set.ChAt least one ERR bit is set indicating a valid error \xe2\x80\xa6AiDAC Output Voltage SelectBdContents of IMB and LPTM are invalidBeContents of IMB and LPTM are invalid.BbContents of IMB and LPTM are validBcContents of IMB and LPTM are valid.BfSupply Voltage Reference Source SelectAkVoltage standby request bitCnVouches for an <code>Instance&lt;T, N&gt;</code>\xe2\x80\x99s validity.AiLPUART Watermark Register0CaTransfer of a received word has not yet completedBiTransfer of a received word has completedjNo effect.CnFIFO combine is enabled for FIFO writes and this FIFO will \xe2\x80\xa6AeAssert WDOG_B output.AnNo effect on system (Default).AjWatchdog timer is disabledAoDisable the Watchdog (Default).AiWatchdog timer is enabledAdEnable the Watchdog.j92 - WDOG10dWDOGj45 - WDOG201AnNo effect on WDOG_B (Default).BmAssert WDOG_B upon a Watchdog Time-out event.BhContinue WDOG timer operation (Default).AmSuspend WDOG timer operation.eWDZSTBfWakeup Event Enable On SD Card RemovalnTransfer WidthAbInterrupt DisabledAlDisable Interrupt (Default).AaInterrupt EnabledAaEnable Interrupt.AeWindow mode disabled.AdWindow mode enabled.BeNo wake-up interrupt request receivedBbWake-up Interrupt Request receivedCjWrite mask enable bit for flash device on port A. When \xe2\x80\xa6CjWrite mask enable bit for flash device on port B. When \xe2\x80\xa6B`WAIT/RDY# polarity for NOR/PSRAMAkWAIT/RDY# polarity for NANDAnWrite Protect Switch Pin LevelCiWhen asserted, this bit enables the generation of the \xe2\x80\xa6AhWarning Interrupt EnableAkStart of word not detected.0AgStart of word detected.0mNo valid dataAaTransferring dataBaINDEX pulse interrupt is disabledB`INDEX pulse interrupt is enablediNo actionBlINDEX pulse initializes the position counterBkUse positive transition edge of INDEX pulseBkUse negative transition edge of INDEX pulseiAS XOR PSBcWrites a new value to the register.0fAbsent0000000AiAuto CMD12 / 23 CRC ErrorAaAuto CMD12 EnableAkAuto CMD12 / 23 Index ErrorAgAuto CMD12 Not ExecutedAaAuto CMD23 EnableAiCompare function disabledAhCompare function enabledCiThis bit indicates that an Acknowledge Error has been \xe2\x80\xa6AaAcknowledge ErrorAkACT to Read/Write wait timeAaDMA Active StatusnChannel ActiveCjIndicates if an AHB read prefetch command sequence has \xe2\x80\xa6ClOne conversion or one set of conversions if the hardware \xe2\x80\xa6ChContinuous conversions or sets of conversions if the \xe2\x80\xa6AkSet MAC Address On TransmitBeSource MAC Address Select On TransmitAbInput Clock SelectkInput clockoInput clock / 2oInput clock / 4oInput clock / 8AnLong Sample Time ConfigurationBnADMA Error State (when ADMA Error is occurred)BgADV# is high during address hold state.0BfADV# is low during address hold state.0ClADV# is Low Active. In ASYNC mode, device sample address \xe2\x80\xa60CmADV# is High Active. In ASYNC mode, device sample address \xe2\x80\xa60fAES1280BfConversion complete interrupt disabled0BeConversion complete interrupt enabled0hDisabledgEnabledBkHave not received an ADDR0 matching addressBgHave received an ADDR0 matching addressClHave not received an ADDR1 or ADDR0/ADDR1 range matching \xe2\x80\xa64ChHave received an ADDR1 or ADDR0/ADDR1 range matching \xe2\x80\xa64fANALOGCnParallel mode enabled for AHB triggered Command (both read \xe2\x80\xa6BiEnable AHB bus Read Access to IP RX FIFO.BdInput capture operation is disabled.ClInput capture operation as specified by CAPTCTRLA[EDGAx] \xe2\x80\xa61ClInput capture operation as specified by CAPTCTRLB[EDGBx] \xe2\x80\xa62ClInput capture operation as specified by CAPTCTRLX[EDGXx] \xe2\x80\xa6AlAlpha Surface Buffer Pointer0BjEnable AHB bus Write Access to IP TX FIFO.BcTimestamp of Last Transmitted Frame0BjIndicates VBus is valid for a A-peripheral0AgDMA request is disabledAfDMA request is enabledBbHardware average function disabledBaHardware average function enabledAb4 samples averagedAb8 samples averagedAc16 samples averagedAc32 samples averagedhDisabledgEnabledBjDMA Channel Always ON function is disabledBiDMA Channel Always ON function is enabledBmThe corresponding interrupt source is masked.CaThe corresponding interrupt source is not masked.10gDisablefEnableAfBroadcast Frame Reject87B`Block Gap Event Interrupt EnableAmBlock Gap Event Status EnableBeSPDIF receiver found parity bit error0kBlock CountCkIndicates the X coordinate of the block currently being \xe2\x80\xa60000000lRead disablekRead enableBbBuffer Read Ready Interrupt EnableAoBuffer Read Ready Status Enableh255*2^31BjIndicates VBus is valid for a B-peripheral0mWrite disablelWrite enableBcBuffer Write Ready Interrupt EnableB`Buffer Write Ready Status EnableoBypass the PLL.000000000000000000000000000BiBypass the CSC unit in the scaling engineChBypasses any calculated RC tuning value and uses the \xe2\x80\xa6000AeByte swap is disabledAdByte swap is enabledAjCapture A0 FIFO Word CountAjCapture A1 FIFO Word CountClClears only the TCDn_CSR[DONE] bit specified in the CDNE \xe2\x80\xa6BaClears all bits in TCDn_CSR[DONE]CbClear only the EEI bit specified in the CEEI fieldAeClear all bits in EEICbClear only the ERR bit specified in the CERR fieldAeClear all bits in ERRCbClear only the ERQ bit specified in the CERQ fieldAeClear all bits in ERQCbClear only the INT bit specified in the CINT fieldAeClear all bits in INTAoCalibration completed normally.CkCalibration failed. ADC accuracy specifications are not \xe2\x80\xa6B`Capture DMA Enable Source SelectAjCapture B0 FIFO Word CountAjCapture B1 FIFO Word CountBbCommand CRC Error Interrupt EnableAoCommand CRC Error Status EnableBiCCM Divider Handshake In-Process Register0AjNo card present (CD_B = 1)AgCard present (CD_B = 0)CfCard Detection Level is selected (for normal purpose).CiCard Detection Test Level is selected (for test purpose).BmCard Detect Test Level is 0, no card insertedBjCard Detect Test Level is 1, card insertedhNo ErrorAgEnd Bit Error GeneratedChMAC control frames with any opcode other than 0x0001 \xe2\x80\xa60BdCommand Index Error Interrupt EnableBaCommand Index Error Status EnableBeCan issue command using only CMD lineAdCannot issue commandAnCard state unstable or removedmCard insertedAaNo Card InterruptAgGenerate Card InterruptAdCKE OFF minimum timefCLKSELAgCAN Engine Clock SourceAcClock Source selectA`Command ArgumentmCommand IndexlCommand TypeCjNo compare event has occurred for a particular VALx value.CiA compare event has occurred for a particular VALx value.AiCompare Interrupt RequestB`Low byte of the Watchdog CounterAiCo-Channel Initialization000CbColumn address bit number is decided by COL field.CeColumn address bit number is 8. COL field is ignored.f2 Bits00g12 Bits00000000000000B`Timer Channel Compare Register 10000000B`Timer Channel Compare Register 20000000AoContinuous transfer is disabledAnContinuous transfer is enabledCnData is captured on the leading edge of SCK and changed on \xe2\x80\xa6CnData is changed on the leading edge of SCK and captured on \xe2\x80\xa6BfThe inactive state value of SCK is lowBgThe inactive state value of SCK is highBoPGC CPU Power Gating Controller Status Register0ClThis bit indicates that a CRC Error has been detected by \xe2\x80\xa6AmCyclic Redundancy Check ErrorAnTerminate/Forward Received CRCBgForward Frame From Application With CRCiNo effectgRestartAmCard Removal Interrupt EnableAjCard Removal Status EnableAjCCM Clock Divider Register000BcCCM Serial Clock Divider Register 10BcCCM Serial Clock Divider Register 20BcCCM Serial Clock Divider Register 30BgCCM Serial Clock Multiplexer Register 10BgCCM Serial Clock Multiplexer Register 20AfCSI Control Register 10AfCSI Control Register 20AfCSI Control Register 30hNo ErrorhTime outAjCapture X0 FIFO Word CountAjCapture X1 FIFO Word CountBeDATA3 does not monitor Card InsertionAkDATA3 as Card Detection PinA`Data Valid Delay00ChLeft Data size for suspended command sequence (in byte).BbFlexIO is disabled in debug modes.CkTransmitter is disabled in Debug mode, after completing \xe2\x80\xa6ClReceiver is disabled in Debug mode, after completing the \xe2\x80\xa6B`FlexIO is enabled in debug modesBeTransmitter is enabled in Debug mode.BbReceiver is enabled in Debug mode.AiARM invasive debug enableAdDebug Actions Enable000AhDBI-B control register 00AhDBI-B control register 10AkPWMX double pulse disabled.AjPWMX double pulse enabled.AoData CRC Error Interrupt EnableAlData CRC Error Status EnableAmDual Data Rate mode selectionhNo ErroreErrorAlUTMI Debug Status Register 10lDMA disabledkDMA enabled101010mDetect SignalA`No DMA InterruptAjDMA Interrupt is generatedAiNo interrupt has occurredBgWatchdog timeout interrupt has occurredCfDisable periodic interrupt in the functional interruptBcSelect DLL delay chain clock input.;:jDMA_CH_MUXjDMA SelectAaDMA not supportedmDMA SupportedhDisabled0gEnabled0AdDoze mode enable bitAdGPT Doze Mode EnablekDoze EnableClFlexCAN is not enabled to enter low-power mode when Doze \xe2\x80\xa6CmFlexCAN is enabled to enter low-power mode when Doze mode \xe2\x80\xa6CaSelect DQS source when DQSMD and DLLSEL both set.AgNo data (word) is readyBkAt least 1 datum (word) is ready in RXFIFO.BhThe channel\xe2\x80\x99s ERQ bit is not affected.CmThe channel\xe2\x80\x99s ERQ bit is cleared when the major loop is \xe2\x80\xa6AfGPIO data register SET0fDR_SETfDTCNT0fDTCNT1AnData Transfer Direction SelecthNo ErrorhTime outAdData Phase Segment 1AiData Phase Time Segment 2lDivide-by-15lDivide-by-16CaWhen in debug mode, the DMA continues to operate.CiWhen in debug mode, the DMA stalls the start of a new \xe2\x80\xa6CgThe error signal for corresponding channel does not \xe2\x80\xa6CgThe assertion of the error signal for corresponding \xe2\x80\xa6101010101010101010CiDisabled. TCDn.word2 is defined as a 32-bit NBYTES field.CjEnabled. TCDn.word2 is redefined to include individual \xe2\x80\xa6mEN1588 EnableAhEnable the clock output.000AlEnable the PLL clock output.0000000AaEnable PLL output000jEnable bit1111AaEnalbe PLL output000CbEnable the PLL providing the ENET reference clock.000AiPage table enable controlBoEnables PXP operation with specified parameters000CdEnable Address Comparator - This bit enables the \xe2\x80\xa6AlEnable the charger detector.0000000CjEnables the tuning logic to calculate new RC tuning values000AkDMA Mux channel is disabledAjTimer channel is disabled.AjDMA Mux channel is enabledBcTimer channel is enabled. (default)ClThe ENVADJ field adjusts the trip point for the envelope \xe2\x80\xa6000Ca1 millisecond timer Interrupt Enable - Read/WriteBfEnable 24 MHz clock input from crystalhDisabledgEnabledAhExtended Phase Segment 1AhExtended Phase Segment 2CjFixed priority arbitration is used for channel selection .CgRound robin arbitration is used for channel selection .AfEnhanced Rx FIFO ClearAmEnhanced Rx FIFO is not emptyAiEnhanced Rx FIFO is emptyAoEnhanced Rx FIFO Filter Element0AlEnhanced Rx FIFO is not fullAhEnhanced Rx FIFO is fullBjEnhanced Rx FIFO Interrupt Enable register0AiEnhanced Rx FIFO OverflowAjEnhanced Rx FIFO UnderflowBeEnhanced Rx FIFO Watermark IndicationCnFixed priority arbitration is used for selection among the \xe2\x80\xa6CkRound robin arbitration is used for selection among the \xe2\x80\xa6CkThe DMA request signal for the corresponding channel is \xe2\x80\xa60000000000000000000BiAn error in this channel has not occurredBeAn error in this channel has occurred101010101010101010BoError Channel Number or Canceled Channel NumberCjThis bit indicates that at least one of the Error Bits \xe2\x80\xa6oError InterruptCaThis bit provides a mask for the Error Interrupt.AdError Interrupt MaskAaError Overrun bitAoNo external security violation.BhExternal security violation is detected.BbExternal tampering 1 not detected.AnExternal tampering 1 detected.B`External tamper 1 is active low.BaExternal tamper 1 is active high.CnExternal Tampering 1 Enable When set, external tampering 1 \xe2\x80\xa6AmCCIR Field 1 Interrupt StatusAmCCIR Field 2 Interrupt StatusBnSelected FIFO watermarks are OR\xe2\x80\x99ed together.BoSelected FIFO watermarks are AND\xe2\x80\x99ed together.hDisabledgEnabledAfFault Control Register0AgCAN FD Control Register0CfCAN FD is disabled. FlexCAN is able to receive and \xe2\x80\xa6CnCAN FD is enabled. FlexCAN is able to receive and transmit \xe2\x80\xa6AfBit Rate Switch Enable56BdFE interrupts disabled; use polling.AgDisables the interrupt.087BlHardware interrupt requested when FE is set.AfEnables the interrupt.0AeFault Filter Register0CnInterlaced output: only data for field 0 is written to the \xe2\x80\xa6000CnInterlaced output: only data for field 1 is written to the \xe2\x80\xa6000AbFilter Doze EnablemFilter EnablemFlexIO EnableAdFlash Size in KByte.000CiA logic 0 on the fault input indicates a fault condition.CiA logic 1 on the fault input indicates a fault condition.AiOutput framebuffer format000CnPS buffer format. To select between YUV and YCbCr formats, \xe2\x80\xa6000BiIndicates the input buffer format for AS.AdFast Phase Segment 1AdFast Phase Segment 2AiDisables the DMA request.0AhEnables the DMA request.0BhFrame Error / Transmit Special CharacterAgDisables the interrupt.0AfEnables the interrupt.0mFrame CounterCmThis bit indicates that a Form Error has been detected by \xe2\x80\xa6jForm ErrorBfFrequency Count Maximum Limit Register0BfFrequency Count Minimum Limit Register0CjThis read-only bit indicates that FLEXCAN is in Freeze \xe2\x80\xa6AgFreeze Mode AcknowledgeAlFull-cycle reloads disabled.AkFull-cycle reloads enabled.==<<::99ClContains the upper 32 bits of the 64-bit hash table used \xe2\x80\xa6ClContains the lower 32 bits of the 64-bit hash table used \xe2\x80\xa6B`General Call address is disabledAoGeneral Call address is enabledhDisabledgEnabledBiGlobal interrupt request is not asserted.BeGlobal interrupt request is asserted.AfLPUART Global Register0CmGeneral Purpose Register Hard Lock When set, prevents any \xe2\x80\xa6CmGeneral Purpose Register Soft Lock When set, prevents any \xe2\x80\xa6CjGeneral Purpose Timer Counter. This field is the count \xe2\x80\xa60AkGeneral Purpose Timer Reset0CjGeneral Purpose Timer Run GPTCNT bits are not effected \xe2\x80\xa60B`Channel n Current Group Priority0000000000000000000000000000000BjFault input glitch stretching is disabled.CmInput fault signals will be stretched to at least 2 IPBus \xe2\x80\xa6CkHigh Assurance Counter Enable This bit controls the SSM \xe2\x80\xa6AlHalf-cycle reloads disabled.AkHalf-cycle reloads enabled.AgNo Freeze Mode request.AgNo Freeze mode request.A`Normal operationBnEnters Freeze Mode if the FRZ bit is asserted.BnEnters Freeze mode if the FRZ bit is asserted.CkStall the start of any new channels. Executing channels \xe2\x80\xa6AiHCLK Gated Off InternallylNo interruptBhHOME signal transition interrupt requestAhSNVS_HP Command Register0BgSNVS_HP High Assurance Counter Register0BkSNVS_HP Security Interrupt Control Register0BkSNVS_HP Security Violation Control Register0BjSNVS_HP Security Violation Status Register0AoSNVS_HP Time Alarm LSB Register0AoSNVS_HP Time Alarm MSB Register0BaNo time alarm interrupt occurred.B`A time alarm interrupt occurred.CnDetermines whether the register value of the corresponding \xe2\x80\xa60000AnHost request input is disabledAmHost request input is enabledCgA hardware service request for channel 0 is not presentCcA hardware service request for channel 0 is presentCgA hardware service request for channel 1 is not presentCcA hardware service request for channel 1 is presentCgA hardware service request for channel 2 is not presentCcA hardware service request for channel 2 is presentCgA hardware service request for channel 3 is not presentCcA hardware service request for channel 3 is presentCgA hardware service request for channel 4 is not presentCcA hardware service request for channel 4 is presentCgA hardware service request for channel 5 is not presentCcA hardware service request for channel 5 is presentCgA hardware service request for channel 6 is not presentCcA hardware service request for channel 6 is presentCgA hardware service request for channel 7 is not presentCcA hardware service request for channel 7 is presentCgA hardware service request for channel 8 is not presentCcA hardware service request for channel 8 is presentCgA hardware service request for channel 9 is not presentCcA hardware service request for channel 9 is presentClDisable divide by 2 of serial flash clock for half speed \xe2\x80\xa6CkEnable divide by 2 of serial flash clock for half speed \xe2\x80\xa6AhHost Hardware Parameters0AbRead: Error statusClBit position that can be cleared if corresponding bit of \xe2\x80\xa60hDisabledgEnabledClContains the upper 32 bits of the 64-bit hash table used \xe2\x80\xa6ClContains the lower 32 bits of the 64-bit hash table used \xe2\x80\xa6AgUse MII/GMII TX clocks.0AfUse ENET system clock.0AmDisable Interrupt coalescing.0AlEnable Interrupt coalescing.0CmFormat A One full ID (standard or extended) per ID filter \xe2\x80\xa6ChFormat A: One full ID (standard and extended) per ID \xe2\x80\xa6ChFormat B Two full standard IDs or two partial 14-bit \xe2\x80\xa6CiFormat B: Two full standard IDs or two partial 14-bit \xe2\x80\xa6CnFormat C Four partial 8-bit IDs (standard or extended) per \xe2\x80\xa6CkFormat C: Four partial 8-bit Standard IDs per ID Filter \xe2\x80\xa6AmFormat D All frames rejected.AnFormat D: All frames rejected.CgFlash Read/Program Data Size (in Bytes) for IP command.AbNo such occurrenceAcNo such occurrence.AfNo idle line detected.AcCAN bus is now IDLEAdCAN bus is now IDLE.AgIdle line was detected.iIdle LineAbInterrupt disabledAaInterrupt enabled101010AjInterrupt Flags 1 Register0AjInterrupt Flags 1 register0AjInterrupt Flags 2 Register0AjInterrupt Flags 2 register0fIGNACKkIgnore NACKCdHardware interrupts from IDLE disabled; use polling.CaHardware interrupt requested when IDLE flag is 1.AjInterrupt Masks 1 Register0AjInterrupt Masks 1 register0AjInterrupt Masks 2 Register0AjInterrupt Masks 2 register0CjThe interrupt request for corresponding channel is clearedCiThe interrupt request for corresponding channel is active101010101010101010A`Interrupt Enable0CfInvert the stepping of the calculated RC tuning value.000fIOMUXCBeParallel mode Enabled for IP command.AlIPG_CLK Gated Off InternallyCkPWM23 is used to generate complementary PWM pair in the \xe2\x80\xa6CkPWM45 is used to generate complementary PWM pair in the \xe2\x80\xa6BiIP RX FIFO watermark available interrupt.BeIP TX FIFO watermark empty interrupt.CkIP Era 00h - Era 1 or 2 03h - Era 3 04h - Era 4 05h - Era 5lIR disabled.kIR enabled.ClIndividual Rx masking and queue feature are disabled.For \xe2\x80\xa6CmIndividual Rx masking and queue feature are disabled. For \xe2\x80\xa6CdIndividual Rx masking and queue feature are enabled.0BeSequence Index in LUT for IP command.ClAfter asserting isolation, the PGC waits a number of IPG \xe2\x80\xa6ClAfter asserting isolation, the PGC waits a number of 32k \xe2\x80\xa6o16 micro-frameso32 micro-frameso64 micro-framesCcNo interrupt request is generated when KPKD is set.CcAn interrupt request is generated when KPKD is set.iNo effectCiSet bits that clear the keypad depress synchronizer chainAgNo key presses detectedAhA key has been depressedAgNo key release detectedAkAll keys have been releasedCcNo interrupt request is generated when KPKR is set.CcAn interrupt request is generated when KPKR is set.7CeSet bits which sets keypad release synchronizer chainBaLIN Break Detect Interrupt EnableAoLIN Break Detect Interrupt FlagCaBuffer with highest priority is transmitted firstCbBuffer with highest priority is transmitted first.BiLowest number buffer is transmitted firstBjLowest number buffer is transmitted first.gLED offfLED onAeEvery PWM opportunityAiEvery 2 PWM opportunitiesAiEvery 3 PWM opportunitiesAiEvery 4 PWM opportunitiesAiEvery 5 PWM opportunitiesAiEvery 6 PWM opportunitiesAiEvery 7 PWM opportunitiesAiEvery 8 PWM opportunitiesAiEvery 9 PWM opportunitiesAjEvery 10 PWM opportunitiesAgDo not load new values.CbLoad prescaler, modulus, and PWM values of the \xe2\x80\xa6lCount Length000AbLoopback disabled.CmTransmitted frames are looped back internal to the device \xe2\x80\xa6k28 - LPI2C10eLPI2Ck29 - LPI2C201k30 - LPI2C302k31 - LPI2C403CjThis read-only bit indicates that FLEXCAN is either in \xe2\x80\xa6AjLow-Power Mode AcknowledgeBcSNVS_LP Master Key Control Register0CfLP section was not programmed in the non-secure state.CbLP section was programmed in the non-secure state.BfSNVS_LP Power Glitch Detector Register0k32 - LPSPI10eLPSPIk33 - LPSPI201k34 - LPSPI302k35 - LPSPI403BkSNVS_LP Security Violation Control Register0BaNo time alarm interrupt occurred.B`A time alarm interrupt occurred.BoSNVS_LP Tamper Detectors Configuration Register0BfSNVS_LP Zeroizable Master Key Register0CjLP Software Reset When set to 1, most registers in the \xe2\x80\xa6AmData is transferred MSB firstAmData is transferred LSB firstA`LUT Key Register0i512 x 384i448 x 336i384 x 288i384 x 256i320 x 240i288 x 216i400 x 300BlLock bit set by the TZ software for the ENETCgLock bit set by the TZ software for the ENET1 and ENET21BaReceived data is not equal to MA1AmReceived data is equal to MA1BaReceived data is not equal to MA2AmReceived data is equal to MA2iAS AND PSCbSet this bit to make the LCDIF act as a bus master000kMaster ModeAcMatch Configuration00mMatch 0 Value0mMatch 1 Value0AdMaximum Frame LengthBeMessage Buffer Data Size for Region 0BeMessage Buffer Data Size for Region 1AoMaster Configuration Register 00AoMaster Configuration Register 10AoMaster Configuration Register 20AoMaster Configuration Register 30CeMC Rollover Enable When set, an MC Rollover event \xe2\x80\xa6AiMaster Control 2 Register0ClMonotonic Counter Enabled and Valid When set, the MC can \xe2\x80\xa6AiEnable the FLEXCAN moduleAjEnable the FlexCAN module.BiClock for standard PIT timers is enabled.nModule enabledAjDisable the FLEXCAN moduleAkDisable the FlexCAN module.BjClock for standard PIT timers is disabled.A`Master disabled.CgMaster Key Select Enable When not set, the one time \xe2\x80\xa6CmMaster Key Select Hard Lock When set, prevents any writes \xe2\x80\xa6CmMaster Key Select Soft Lock When set, prevents any writes \xe2\x80\xa6A`8-bit conversionAa10-bit conversionAa12-bit conversionAaMonitor PLL StateC`Master 0 Priviledge, Buffer, Read, Write ControlC`Master 1 Priviledge, Buffer, Read, Write ControlC`Master 2 Priviledge, Buffer, Read, Write ControlCaMaster 3 Priviledge, Buffer, Read, Write Control.CaMaster 5 Priviledge, Buffer, Read, Write Control.kMQS enable.CmLSB (bit0) is the first bit that is transmitted following \xe2\x80\xa6CkMSB (bit9, bit8, bit7 or bit6) is the first bit that is \xe2\x80\xa6AkMulti / Single Block SelectcIN0AcBus Clock selected.0cIN1BfMaster Clock (MCLK) 1 option selected.0cIN2BfMaster Clock (MCLK) 2 option selected.0cIN3BfMaster Clock (MCLK) 3 option selected.0cIN4cIN5cIN6cIN7CjThis AHB RX Buffer is assigned according to AHB Master \xe2\x80\xa6000CiMux the corrected or uncorrected 1MHz clock to the output000AhSEMC_A8 output selectionAiMinor Byte Transfer CountCnThis field indicating the last write address (AXI command) \xe2\x80\xa6hDisabledgEnabledAaNAND option bit 1AaNAND option bit 2AaNAND option bit 3BdNF interrupts disabled; use polling.BlHardware interrupt requested when NF is set.CdNo Combinational Path From Fault Input To PWM OutputAfNOR control register 00AfNOR control register 10AfNOR control register 20AfNOR control register 30CjThis read-only bit indicates that FLEXCAN is either in \xe2\x80\xa6AaFlexCAN Not ReadyCkNon-secure supervisor read access control for the first \xe2\x80\xa6ClNon-secure supervisor read access control for the second \xe2\x80\xa6ClNon-secure supervisor write access control for the first \xe2\x80\xa6CmNon-secure supervisor write access control for the second \xe2\x80\xa6AfNominal Time Segment 1AfNominal Time Segment 2CgNon-secure user read access control for the first slaveChNon-secure user read access control for the second slaveChNon-secure user write access control for the first slaveCiNon-secure user write access control for the second slaveCaThere is no internal Companion Controller and \xe2\x80\xa6CbThere are internal companion controller(s) and \xe2\x80\xa6AkReset Timer On Offset EventBjOffset value for one-shot event generationAcoffset on pclk unit00000000000AaCount repeatedly.000ChCount until compare and then stop. If counting up, a \xe2\x80\xa6000BiOff-platform Peripheral Access Control 10BiOff-platform Peripheral Access Control 11BiOff-platform Peripheral Access Control 12BiOff-platform Peripheral Access Control 13BiOff-platform Peripheral Access Control 14BiOff-platform Peripheral Access Control 15BiOff-platform Peripheral Access Control 16BiOff-platform Peripheral Access Control 17BiOff-platform Peripheral Access Control 18BiOff-platform Peripheral Access Control 19BiOff-platform Peripheral Access Control 20BiOff-platform Peripheral Access Control 21BiOff-platform Peripheral Access Control 22BiOff-platform Peripheral Access Control 23BiOff-platform Peripheral Access Control 24BiOff-platform Peripheral Access Control 25BiOff-platform Peripheral Access Control 26BiOff-platform Peripheral Access Control 27BiOff-platform Peripheral Access Control 28BiOff-platform Peripheral Access Control 29BiOff-platform Peripheral Access Control 30BiOff-platform Peripheral Access Control 31BiOff-platform Peripheral Access Control 32BiOff-platform Peripheral Access Control 33C`Off-Platform Peripheral Access Control Registers0000000AlOpcode Field In PAUSE FramesBdOR interrupts disabled; use polling.BlHardware interrupt requested when OR is set.BjNormal SRTC clock oscillator not bypassed.CnNormal SRTC clock oscillator bypassed. Alternate clock can \xe2\x80\xa6AiOversampling ratio of 11.AiOversampling ratio of 12.AiOversampling ratio of 13.AiOversampling ratio of 14.AiOversampling ratio of 15.AiOversampling ratio of 16.AiOversampling ratio of 17.AiOversampling ratio of 18.AiOversampling ratio of 19.AiOversampling ratio of 20.AiOversampling ratio of 21.AiOversampling ratio of 22.AiOversampling ratio of 23.AiOversampling ratio of 24.AiOversampling ratio of 25.AiOversampling ratio of 26.AiOversampling ratio of 27.AiOversampling ratio of 28.AiOversampling ratio of 29.AiOversampling ratio of 30.AiOversampling ratio of 31.AiOversampling ratio of 32.BdValue of OTP Bank2 Word0 (OTPMK Key)0BdValue of OTP Bank2 Word1 (OTPMK Key)0BdValue of OTP Bank2 Word2 (OTPMK Key)0BdValue of OTP Bank2 Word3 (OTPMK Key)0BdValue of OTP Bank2 Word4 (OTPMK Key)0BdValue of OTP Bank2 Word5 (OTPMK Key)0BdValue of OTP Bank2 Word6 (OTPMK Key)0BdValue of OTP Bank2 Word7 (OTPMK Key)0mOutput ConfignOutput ControlfOUTPUTBaROWn pin configured as an output.BdCOLn pin is configured as an output.CfSlave clock delay line delay cell number selection \xe2\x80\xa60AeData Overwrite EnablemPause AddressCiBytes 4 (bits 31:24) and 5 (bits 23:16) of the 6-byte \xe2\x80\xa6BjEnable Padding Removal For Short IP FramesAnTerminate/Forward Pause FramesBdPeripheral Chip Select ConfigurationjPCS NumberAoPeripheral Chip Select PolarityA`PCS-to-SCK DelayBbIP bus clock divide by 4 prescaler000BbIP bus clock divide by 8 prescaler000BcIP bus clock divide by 16 prescaler000BcIP bus clock divide by 32 prescaler000BcIP bus clock divide by 64 prescaler000BdIP bus clock divide by 128 prescaler000BePF interrupts disabled; use polling).BlHardware interrupt requested when PF is set.BdValue for generating periodic eventsAoIPG_PERCLK Gated Off InternallyA`Normal operationAdForced to full speedA`Enable PHY clockAaDisable PHY clockjUTMI/UMTI+hULPI DDRdULPIkSerial OnlyBkSoftware programmable - reset to UTMI/UTMI+BiSoftware programmable - reset to ULPI DDRBeSoftware programmable - reset to ULPIBgSoftware programmable - reset to SerialBm8 bit wide data bus Software non-programmableBn16 bit wide data bus Software non-programmableCbReset to 8 bit wide data bus Software programmableCcReset to 16 bit wide data bus Software programmableAiShifter Pin ConfigurationAgTimer Pin ConfigurationAaPin Configuration0BaLPUART Pin Configuration Register0oPin Low TimeoutCeEnables event signal output assertion on period eventAdShifter Pin PolarityAbTimer Pin PolarityAbShifter Pin SelectA`Timer Pin SelectAlPoker Maximum Limit Register0AdPoker Range Register0BoPin low timeout has not occurred or is disabledAlPin low timeout has occurredClPWM_A output not inverted. A high level on the PWM_A pin \xe2\x80\xa6CgPWM_A output inverted. A low level on the PWM_A pin \xe2\x80\xa6ClPWM_B output not inverted. A high level on the PWM_B pin \xe2\x80\xa6CgPWM_B output inverted. A low level on the PWM_B pin \xe2\x80\xa6ClPWM_X output not inverted. A high level on the PWM_X pin \xe2\x80\xa6CgPWM_X output inverted. A low level on the PWM_X pin \xe2\x80\xa6Ag256 prescaler disabled.Af256 prescaler enabled.BgEnables insertion of protocol checksum.CeEnable Discard Of Frames With Wrong Protocol ChecksumiDisabled.hEnabled.AjPWM clock frequency = fclkAlPWM clock frequency = fclk/2AlPWM clock frequency = fclk/4AlPWM clock frequency = fclk/8AmPWM clock frequency = fclk/16AmPWM clock frequency = fclk/32AmPWM clock frequency = fclk/64AnPWM clock frequency = fclk/128cIN0cIN1cIN2cIN3cIN4cIN5cIN6cIN7jFull SpeediLow SpeedjHigh SpeediUndefinedAgPS Input Buffer Address0BeProduct term 0, A input configuration000BeProduct term 0, B input configuration000BeProduct term 0, C input configuration000BeProduct term 0, D input configuration000BeProduct term 1, A input configuration000BeProduct term 1, B input configuration000BeProduct term 1, C input configuration000BeProduct term 1, D input configuration000BeProduct term 2, A input configuration000BeProduct term 2, B input configuration000BeProduct term 2, C input configuration000BeProduct term 2, D input configuration000BeProduct term 3, A input configuration000BeProduct term 3, B input configuration000BeProduct term 3, C input configuration000BeProduct term 3, D input configuration000AnOutput Trigger 0 Source SelectAnOutput Trigger 1 Source SelectnParallel Widthl102 - PWM1_00l103 - PWM1_10l104 - PWM1_20l105 - PWM1_30l137 - PWM2_00l138 - PWM2_10l139 - PWM2_20l140 - PWM2_30l142 - PWM3_00l143 - PWM3_10l144 - PWM3_20l145 - PWM3_30l147 - PWM4_00l148 - PWM4_10l149 - PWM4_20l150 - PWM4_30AaPWM_A Fault StateAaPWM_B Fault StateAaPWM_X Fault StateClQ Channel receive register full, can\xe2\x80\x99t be cleared with \xe2\x80\xa6AmEnable for REG_BYPASS_COUNTERBjTotal Read Data Counter: RDCNTR * 64 Bits.AgDMA request is disabled00AfDMA request is enabled00hDisabled00gEnabled00BkReceived data is stored in the receive FIFOClReceived data is stored in the receive FIFO as in normal \xe2\x80\xa6CmReceived data is discarded unless the the Data Match Flag \xe2\x80\xa6CiReceived data is discarded unless the Data Match Flag \xe2\x80\xa6AjReceive data buffer empty.AiReceive data buffer full.AdRead Watermark Levela1a2a3a4a5a6a7a8AkVoltage Reference SelectionCgSample clock reference delay line delay cell number \xe2\x80\xa6hDisabledBhSTS[REF] CPU interrupt requests disabledgEnabledBgSTS[REF] CPU interrupt requests enabledfREQ_16000BaRevolution Counter Modulus EnableA`FIFO not enabledAkLegacy Rx FIFO not enabled.lFIFO enabledAgLegacy Rx FIFO enabled.m16-bit pixels0000000Ak16-bit pixels without alpha111111110111111110Cf32-bit pixels (unpacked 24-bit pixel in 32 bit DWORD.)000Bf32-bit pixels (unpacked 24-bit format)000Cd32-bit pixels without alpha (unpacked 24-bit format)AhReceiver Idle DMA EnableAoRoll-over interrupt is disabledAnRoll-over interrupt is enabledCiIndicates the clockwise rotation to be applied at the \xe2\x80\xa6000fROT_90000hDisabledgEnabledAdResponse Type SelectClProvided LOOPS is set, RSRC is cleared, selects internal \xe2\x80\xa6CmSingle-wire LPUART mode where the TXD pin is connected to \xe2\x80\xa6fRSRVD000hNo ReseteReset1010AkHP Real Time Counter EnableB`Re-Tuning Event Interrupt EnableAmRe-Tuning Event Status Enablek93 - RTWDOG0dWDOGkRETRY COUNTB`Roll-under interrupt is disabledAoRoll-under interrupt is enabledgRX DataAdReceive Buffer EmptyAiReceive Buffer/FIFO EmptyBoReceive FIFO is not enabled. Buffer is depth 1.ChReceive FIFO is enabled. Buffer is depth indicted by \xe2\x80\xa6AaReceive FIFO Size0AjReceiver Idle Empty EnableAoReceiver request-to-send enableCkNo receive buffer underflow has occurred since the last \xe2\x80\xa6ClAt least one receive buffer underflow has occurred since \xe2\x80\xa6BfWatermark level is (RXWMRK+1)*64 Bits.BaUSB PHY Receiver Control Register00000CgSimultaneous PHASEA and PHASEB Change Interrupt RequestCaSet only the EEI bit specified in the SEEI field.AdSets all bits in EEIAmDisables match on SMBus AlertAlEnables match on SMBus AlertC`Set only the ERQ bit specified in the SERQ fieldAcSet all bits in ERQlSample PointC`SMBus Alert Response is disabled or not detectedBlSMBus Alert Response is enabled and detectedCjSet only the TCDn_CSR[START] bit specified in the SSRT \xe2\x80\xa6AoSet all bits in TCDn_CSR[START]mOne stop bit.nTwo stop bits.A`Sparse Bit LimitAnSlave Configuration Register 10AnSlave Configuration Register 20kSCK DividerA`SCK-to-PCS DelayBhStatistical Check Miscellaneous Register0BnStatistical Check Run Length 6+ Limit Register0BiTimer Channel Status and Control Register0000000hDisabled0gEnabled0AcDisables interrupt.0AbEnables interrupt.0CkInput (XBARA_INn) to be muxed to XBARA_OUT100 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT101 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT102 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT103 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT104 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT105 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT106 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT107 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT108 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT109 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT110 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT111 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT112 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT113 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT114 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT115 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT116 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT117 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT118 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT119 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT120 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT121 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT122 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT123 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT124 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT125 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT126 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT127 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT128 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT129 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT130 (refer to \xe2\x80\xa6CkInput (XBARA_INn) to be muxed to XBARA_OUT131 (refer to \xe2\x80\xa6CeSet this bit to zero to enable a normal DCP operation000CnThis bit must be set to zero to enable normal operation of \xe2\x80\xa6000CcSet this bit to zero to enable normal PXP operation000ClWriting a 1 to this bit will soft-reset the USBPHYx_PWD, \xe2\x80\xa6000BlReset is not the result of a software reset.BhReset is the result of a software reset.fSHA2560BmThe offset value is added with the raw resultCkThe offset value is subtracted from the raw converted valueCmThis bit enables the Self Wake Up feature when FLEXCAN is \xe2\x80\xa6lSelf Wake UpAlSetup Lockouts On (default);CmSetup Lockouts Off (DCD requires use of Setup Data Buffer \xe2\x80\xa6CkSample clock slave delay line delay cell number selection .A`Control Register0AfInitial Count Register0BiSource address modulo feature is disablediDisabled.ClThis value defines a specific address range specified to \xe2\x80\xa6CkReceive mode. Captures the current Shifter content into \xe2\x80\xa61CmTransmit mode. Load SHIFTBUF contents into the Shifter on \xe2\x80\xa622CjMatch Store mode. Shifter data is compared to SHIFTBUF \xe2\x80\xa63CgMatch Continuous mode. Shifter data is continuously \xe2\x80\xa64CfState mode. SHIFTBUF contents are used for storing \xe2\x80\xa65CkLogic mode. SHIFTBUF contents are used for implementing \xe2\x80\xa666A`Value Register 00A`Value Register 10A`Value Register 20A`Value Register 30A`Value Register 40A`Value Register 50B`DMA Channel Source (Slot Number)CmROMC Source Number - Binary encoding of the number of the \xe2\x80\xa6CjThis bit defines whether FlexCAN is allowed to receive \xe2\x80\xa6AfSelf Reception DisableCgSSM State Transition Transition state of the system \xe2\x80\xa6CiSecure supervisor read access control for the first slaveCjSecure supervisor read access control for the second slaveAaShifter Start bitCjSecure supervisor write access control for the first slaveCkSecure supervisor write access control for the second slaveAhno description available0oStatus Register0AgUSB PHY Status Register0AnSPDIFTxCChannelCons_h Register0AnSPDIFTxCChannelCons_l Register0CkThis bit indicates that a Stuffing Error has been detected.nStuffing ErrorAdGPT Stop Mode enableBdWatchdog disabled in chip stop mode.BcWatchdog enabled in chip stop mode.AhStore And Forward EnableBiActive edge not yet detected on XBAR_OUT0BaActive edge detected on XBAR_OUT0BiActive edge not yet detected on XBAR_OUT1BaActive edge detected on XBAR_OUT1BiActive edge not yet detected on XBAR_OUT2BaActive edge detected on XBAR_OUT2BiActive edge not yet detected on XBAR_OUT3BaActive edge detected on XBAR_OUT3CjFlexCAN is in User Mode. Affected registers allow both \xe2\x80\xa6CjFlexCAN is in User mode. Affected registers allow both \xe2\x80\xa6CkFlexCAN is in Supervisor Mode. Affected registers allow \xe2\x80\xa6CkFlexCAN is in Supervisor mode. Affected registers allow \xe2\x80\xa6CcSecure user read access control for the first slaveCdSecure user read access control for the second slaveCdSecure user write access control for the first slaveCeSecure user write access control for the second slaveCmSecurity Violation 0 Interrupt Enable Setting this bit to \xe2\x80\xa6CiSecurity Violation 0 Enable This bit enables Security \xe2\x80\xa6CmSecurity Violation 1 Interrupt Enable Setting this bit to \xe2\x80\xa6CiSecurity Violation 1 Enable This bit enables Security \xe2\x80\xa6CmSecurity Violation 2 Interrupt Enable Setting this bit to \xe2\x80\xa6CiSecurity Violation 2 Enable This bit enables Security \xe2\x80\xa6CmSecurity Violation 3 Interrupt Enable Setting this bit to \xe2\x80\xa6CiSecurity Violation 3 Enable This bit enables Security \xe2\x80\xa6CmSecurity Violation 4 Interrupt Enable Setting this bit to \xe2\x80\xa6CiSecurity Violation 4 Enable This bit enables Security \xe2\x80\xa6CmSecurity Violation 5 Interrupt Enable Setting this bit to \xe2\x80\xa6CiSecurity Violation 5 Enable This bit enables Security \xe2\x80\xa6CnAfter asserting power toggle on/off signal (switch_b), the \xe2\x80\xa6BlThere are two different silicon revisions: 1BcSoftware Controlled Output Register0iNo actionAkInitialize position counterCjSoftware Fatal Security Violation When set, the system \xe2\x80\xa6CmSoftware Fatal Security Violation This bit is a read-only \xe2\x80\xa6BaValue of OTP Bank5 Word0 (SW GP1)0fSW_GP1jSoft ResetBcSPDIF receiver found illegal symbol0AlSelect NAND controller mode.AkSelect NOR controller mode.AlSelect SRAM controller mode.AbAsynchronous mode.0AjSynchronous with receiver.AmSynchronous with transmitter.hDisabledgEnabledB`Timer Compare 1 Interrupt Enable000B`Timer Compare 2 Interrupt Enable0003CbHardware interrupts from TC disabled; use polling.3BoHardware interrupt requested when TC flag is 1.BeTransceiver Delay Compensation OffsetBdTransceiver Delay Compensation ValueAgDMA request is disabled00AfDMA request is enabled00999888BeTransceiver Delay Measurement Disable2222AjTransmit data buffer full.2222AkTransmit data buffer empty.<;fTESTERCmTest Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit \xe2\x80\xa6CmTest Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit \xe2\x80\xa6CmTest Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit \xe2\x80\xa6CmTest Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit \xe2\x80\xa6CmTest Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit \xe2\x80\xa6CmTest Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit \xe2\x80\xa6CmTest Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit \xe2\x80\xa6CmTest Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit \xe2\x80\xa6CmTest Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit \xe2\x80\xa6CmTest Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit \xe2\x80\xa6Aa64 bytes written.0Ab128 bytes written.Ab192 bytes written.CnTHUMB Comparator Select - Indicates that this address will \xe2\x80\xa6AnTimer Configuration N Register0AhTimer Compare N Register0AhTimer Control N Register0oTimer DecrementmTimer DisablelTimer EnableAoTimer Interrupt Enable Register0AnOTP Controller Timing Register0lTimer OutputnTimer PolaritykTimer ResetlTimer SelectAmTuning Error Interrupt EnableAjTuning Error Status EnableBjReset is not the result of a WDOG timeout.BfReset is the result of a WDOG timeout.BdPulse width is one 1588-clock cycle.000BePulse width is two 1588-clock cycles.000BgPulse width is three 1588-clock cycles.000BfPulse width is four 1588-clock cycles.000AaTrigger frequencyA`Trigger PolaritynTrigger Select0nTrigger SourceCnTriggering is disabled. If triggering is disabled and ENBL \xe2\x80\xa6ClTriggering is enabled. If triggering is enabled and ENBL \xe2\x80\xa6BiDelay cell select change is not finished.BeDelay cell select change is finished.oTimer Start BitAkTimer Sync feature disabled0AjTimer Sync feature enabled0AjTransmit CTS ConfigurationB`Transmitter clear-to-send enablegTX DataAjTransmit Buffer/FIFO EmptyC`Transmit FIFO is not enabled. Buffer is depth 1.CjTransmit FIFO is enabled. Buffer is depth indicated by \xe2\x80\xa6AbTransmit FIFO Size0mTransmit NACKAiNumber of transmit octetsCkNo transmit buffer overflow has occurred since the last \xe2\x80\xa6ClAt least one transmit buffer overflow has occurred since \xe2\x80\xa6lPacket countAaBroadcast packetsAaMulticast packetsAlPackets with CRC/align errorCkNumber of transmit packets less than 64 bytes with good CRCCmNumber of transmit packets greater than MAX_FL bytes with \xe2\x80\xa6CaNumber of packets less than 64 bytes with bad CRCClNumber of transmit packets greater than MAX_FL bytes and \xe2\x80\xa6AmNumber of transmit collisionsBbNumber of 64-byte transmit packetsBjNumber of 65- to 127-byte transmit packetsBkNumber of 128- to 255-byte transmit packetsBkNumber of 256- to 511-byte transmit packetsBlNumber of 512- to 1023-byte transmit packetsBmNumber of 1024- to 2047-byte transmit packetsCbNumber of transmit packets greater than 2048 bytesBbTransmitter request-to-send enableAkSPDIF Tx FIFO under/overrun0BfWatermark level is (TXWMRK+1)*64 Bits.BdUSB PHY Transmitter Control Register00000jUnlock LUTmAllow updatesAeUpdate Hold RegistersAiUpdate Position RegistersAfU/Q Channel sync found0ClU Channel receive register full, can\xe2\x80\x99t be cleared with \xe2\x80\xa6CkDevice Address. These bits correspond to the USB device \xe2\x80\xa6AdUSB Command Register0cUSB0AcUSB Status Register0l110 - USDHC10euSDHCl111 - USDHC201Ab1.8V not supportedn1.8V supportedAb3.0V not supportedn3.0V supportedAb3.3V not supportedn3.3V supportedAdGPT Wait Mode enablekWAIT EnableBdWatchdog disabled in chip wait mode.BcWatchdog enabled in chip wait mode.AnNode Wakeup Request IndicationAeWAKEUP Interrupt MaskBdConfigures RWU for idle-line wakeup.BhConfigures RWU with address-mark wakeup.CiWhen FLEXCAN is Stop Mode and a recessive to dominant \xe2\x80\xa6AaWake-Up InterruptCbThis bit enables the Wake Up Interrupt generation.AfWake Up Interrupt MaskCnThis bit defines whether the integrated low-pass filter is \xe2\x80\xa6nWake Up SourcehDisabledgEnabledBhContinue WDOG timer operation (Default).AkSuspend the watchdog timer.BhWakeup Event Enable On SD Card InsertionBeWakeup Event Enable On Card InterruptClWICT[7:0] = Time duration between interrupt and time-out \xe2\x80\xa600AkLow byte of Watchdog WindowCmWrite mask option bit 1. This option bit could be used to \xe2\x80\xa6BkTotal Write Data Counter: WRCNTR * 64 Bits.CiEnable unrestricted write access to FlexCAN memory in \xe2\x80\xa6AeWrite Watermark LevelAcDisables interrupt.0AbEnables interrupt.0BdNo interrupt has occurred (Default).AfInterrupt has occurredl128 Seconds.oCrossbar Switch00AiNo interrupt has occurredBbINDEX pulse interrupt has occurredCcThis is a two bit integer and 12 bit fractional \xe2\x80\xa60An16-bit pixels (3-plane format)0000000AkProcess 16x16 pixel blocks.000AjInput data is 8 bits wide.Ad8-bit data bus mode.101010DeReturns the instance number <code>N</code> for a peripheral instance.00000000000000000000000000000000000000000000000000000000000AmAuto CMD12 / 23 End Bit ErrorhNo ErroreErrorAmAuto CMD12 / 23 Timeout ErrorChConfigures \xe2\x80\x9cLess Than Threshold, Outside Range Not \xe2\x80\xa6CmConfigures \xe2\x80\x9cGreater Than Or Equal To Threshold, Outside \xe2\x80\xa6ChRange function disabled. Only the compare value 1 of \xe2\x80\xa6CiRange function enabled. Both compare values of ADC_CV \xe2\x80\xa6AdACT to ACT wait timeAmACT to Precharge minimum timeB`Asynchronous clock output enableAkConversion not in progress.AgConversion in progress.BgExternal channel selection from ADC_ETC0CfVREFSH = internal channel, for ADC self-test, hard \xe2\x80\xa60ClConversion Disabled. Hardware Triggers will not initiate \xe2\x80\xa60gADC_ETCAeAddress ConfigurationAkNormal conversion selected.AoHigh speed conversion selected.BeADC hard block not in low power mode.BaADC hard block in low power mode.AeADMA Descriptor ErrorAjADMA Length Mismatch ErrorAjAdvanced DMA Not supportedAfAdvanced DMA SupportedCmSample period (ADC clocks) = 2 if ADLSMP=0b Sample period \xe2\x80\xa6CmSample period (ADC clocks) = 4 if ADLSMP=0b Sample period \xe2\x80\xa6CmSample period (ADC clocks) = 6 if ADLSMP=0b Sample period \xe2\x80\xa6CmSample period (ADC clocks) = 8 if ADLSMP=0b Sample period \xe2\x80\xa6AiSoftware trigger selectedAiHardware trigger selectedCgAHB master interface Burst configuration These bits \xe2\x80\xa6AhAIPSTZ Control Registers000gEnabledhDisabledCmThis status bit indicates the state machine in ARB_CTL is \xe2\x80\xa6ChFlash A sample clock reference delay line delay cell \xe2\x80\xa6gArm PLL00000000000CkFlash A sample clock slave delay line delay cell number \xe2\x80\xa6AfLink Pointer Low (LPL)AeAlpha Surface Control0mAutomatic PCSAjNo asynchronous interrupt.CeAsynchronous wake up interrupt occurred in stop mode.ClFor certain devices (such as FPGA), it need some time to \xe2\x80\xa6AiSDRAM device has 4 banks.AiSDRAM device has 2 banks.CkThis bit indicates when an inconsistency occurs between \xe2\x80\xa6jBit0 Error1jBit1 ErrorjBlock SizeA`Block Attributes0CgThis bit is set when FLEXCAN enters \xe2\x80\x98Bus Off\xe2\x80\x99 stateAaBus Off InterruptCcThis bit provides a mask for the Bus Off Interrupt.AfBus Off Interrupt MaskChThis bit defines how FLEXCAN recovers from Bus Off stateA`Bus Off RecoverygBOOT_ENChFlash B sample clock reference delay line delay cell \xe2\x80\xa6CmBreak character is transmitted with length of 9 to 13 bit \xe2\x80\xa6CnBreak character is transmitted with length of 12 to 15 bit \xe2\x80\xa6CkFlash B sample clock slave delay line delay cell number \xe2\x80\xa6CnThe corresponding buffer has no occurrence of successfully \xe2\x80\xa6CgThe corresponding buffer has successfully completed \xe2\x80\xa6AbNo such occurrenceCjNo occurrence of MB5 completing transmission/reception \xe2\x80\xa6ClMB5 completed transmission/reception or frames available \xe2\x80\xa6CnMB5 completed transmission/reception when CAN_MCR[RFEN]=0, \xe2\x80\xa63CjNo occurrence of MB6 completing transmission/reception \xe2\x80\xa6ChMB6 completed transmission/reception or FIFO almost fullCnMB6 completed transmission/reception when CAN_MCR[RFEN]=0, \xe2\x80\xa66CjNo occurrence of MB7 completing transmission/reception \xe2\x80\xa6CeMB7 completed transmission/reception or FIFO overflowCnMB7 completed transmission/reception when CAN_MCR[RFEN]=0, \xe2\x80\xa69:BnThe corresponding buffer Interrupt is disabledBmThe corresponding buffer Interrupt is enabled10A`Bus Idle TimeoutiBUS resetBiInterrupt request disabled for STS[CFA0].BhInterrupt request enabled for STS[CFA0].BiInterrupt request disabled for STS[CFA1].BhInterrupt request enabled for STS[CFA1].AcCapture Timer ValuemCapture Value000BiInterrupt request disabled for STS[CFB0].BhInterrupt request enabled for STS[CFB0].BiInterrupt request disabled for STS[CFB1].BhInterrupt request enabled for STS[CFB1].gDisablefEnablefMaskedgEnabledAhCCIR656 Interface Enable21BjCan issue command which uses the DATA lineBmCannot issue command which uses the DATA lineBfCommand End Bit Error Interrupt EnableBcCommand End Bit Error Status EnableAnDCP channel 0 options register0B`DCP channel 0 semaphore register0AmDCP channel 0 status register0AnDCP channel 1 options register0B`DCP channel 1 semaphore register0AmDCP channel 1 status register0AnDCP channel 2 options register0B`DCP channel 2 semaphore register0AmDCP channel 2 status register0AnDCP channel 3 options register0B`DCP channel 3 semaphore register0AmDCP channel 3 status register0CnTDM mode, transmit data pins are tri-stated when slots are \xe2\x80\xa6ClOutput mode, transmit data pins are never tri-stated and \xe2\x80\xa6gDisablefEnableAoCard Insertion Interrupt EnableAlCard Insertion Status EnableAiPower on Reset or No CardmCard InsertedAoCard Interrupt Interrupt EnableAlCard Interrupt Status EnableAdCircular FIFO Enable0AfClock Control Register0CcThis bit must be set to zero for a normal operation000CaThis bit must be set to zero for normal operation0000000A`Gate UTMI Clocks000A`Gate Test Clocks000oClock Hold TimegCLK_DIVAcClock Source SelectCdDeassert signal output when counter match this value00000000000CjEnables or disables WDOG support for 32-bit (otherwise \xe2\x80\xa6AbCommand Response 0AbCommand Response 1AbCommand Response 2AbCommand Response 3A`Command Argument0AmCompare interrupt is disabledCeThe corresponding STS[CMPF] bit will not cause an \xe2\x80\xa6AlCompare interrupt is enabledCkThe corresponding STS[CMPF] bit will cause an interrupt \xe2\x80\xa6BhTimer Channel Comparator Load Register 10000000BhTimer Channel Comparator Load Register 20000000BaHigh byte of the Watchdog CounterB`Change Of Field Interrupt StatusBfCommand word for start of new transferBdCommand word for continuing transferAjDCP context buffer pointer0gCONTROLCeOn chip oscillator enable bit - this bit value is \xe2\x80\xa6CcThis read/write register is the counter for the \xe2\x80\xa6000CdTimer Channel Comparator Status and Control Register0000000AgCSI Control Register 180AgCSI Control Register 190BfCommand Timeout Error Interrupt EnableBcCommand Timeout Error Status EnableBmLCD Interface Current Buffer Address Register0BiInterrupt request disabled for STS[CFX0].BhInterrupt request enabled for STS[CFX0].BiInterrupt request disabled for STS[CFX1].BhInterrupt request enabled for STS[CFX1].A`DAC is disabled.oDAC is enabled.CmData Fix Enable - Controls the use of the first 8 address \xe2\x80\xa6lData Contenta4a1a2a33333AgDCP debug data register0BfMAC continues operation in debug mode.AnGPT is disabled in debug mode.B`Master is disabled in debug modeBfLPSPI module is disabled in debug modeClMAC enters hardware freeze mode when the processor is in \xe2\x80\xa6AmGPT is enabled in debug mode.AoMaster is enabled in debug modeBeLPSPI module is enabled in debug modeAjDouble switching disabled.AiDouble switching enabled.CjThe buffer descriptor bytes are not swapped to support \xe2\x80\xa6CfThe buffer descriptor bytes are swapped to support \xe2\x80\xa6AkChannel n Priority Register0000000000000000000l51 - DCP_VMI0BcData End Bit Error Interrupt EnableB`Data End Bit Error Status EnablegDECRYPTAdChip Silicon Version0AdDMA Interrupt EnableAkDMA Interrupt Status EnableAnDisable pre-decimation filter.0000000BdThis bit is for SW disable registersAmDisable the charger detector.0000000A`Disable PreambleAjDMA Error Interrupt EnableA`DMA is disabled.AfDMA disabled (default)gDisableoDMA is enabled.kDMA enabledfEnableAgDMA Error Status EnableCnReflects the current state of the DMA Request line for the \xe2\x80\xa6AmFlexIO enabled in Doze modes.AnMaster is enabled in Doze modeBdLPSPI module is enabled in Doze modeAnFlexIO disabled in Doze modes.AoMaster is disabled in Doze modeBeLPSPI module is disabled in Doze modeoNo Data PresentlData PresentAcSmart PMIC enabled.AbDumb PMIC enabled.BgDummy read strobe loopbacked internallyBiDummy read strobe loopbacked from DQS padAbDMA System Address0gDS_ADDRlSDCLK x 2 14lSDCLK x 2 15BcData Timeout Error Interrupt EnableB`Data Timeout Error Status EnableClRx Mailbox filter\xe2\x80\x99s IDE bit is always compared and RTR \xe2\x80\xa60ClEnables the comparison of both Rx Mailbox filter\xe2\x80\x99s IDE \xe2\x80\xa60AdCCIR Error InterruptAaSNVS ECO RevisionBjShows the IP\xe2\x80\x99s ECO revision of the TRNG.hDisabledAeCapture falling edgesAdCapture rising edgesA`Capture any edge321032103210nEdge Compare AnEdge Compare BnEdge Compare XnEdge Counter AnEdge Counter BnEdge Counter XAbSTS0 never assertsBiSTS0 asserts on rising edges of XBAR_OUT0BjSTS0 asserts on falling edges of XBAR_OUT0CeSTS0 asserts on rising and falling edges of XBAR_OUT0AbSTS1 never assertsBiSTS1 asserts on rising edges of XBAR_OUT1BjSTS1 asserts on falling edges of XBAR_OUT1CeSTS1 asserts on rising and falling edges of XBAR_OUT1AbSTS2 never assertsBiSTS2 asserts on rising edges of XBAR_OUT2BjSTS2 asserts on falling edges of XBAR_OUT2CeSTS2 asserts on rising and falling edges of XBAR_OUT2AbSTS3 never assertsBiSTS3 asserts on rising edges of XBAR_OUT3BjSTS3 asserts on falling edges of XBAR_OUT3CeSTS3 asserts on rising and falling edges of XBAR_OUT3hDisabledAeCapture falling edgesAdCapture rising edgesA`Capture any edge3210CkEnable asynchronous DMA request in stop mode for channel 0.CkEnable asynchronous DMA request in stop mode for channel 1.CkEnable asynchronous DMA request in stop mode for channel 2.CkEnable asynchronous DMA request in stop mode for channel 3.CjEnable asynchronous DMA request in stop mode for channel 4CjEnable asynchronous DMA request in stop mode for channel 5CjEnable asynchronous DMA request in stop mode for channel 6CjEnable asynchronous DMA request in stop mode for channel 7CjEnable asynchronous DMA request in stop mode for channel 8CjEnable asynchronous DMA request in stop mode for channel 9CgThe error signal for corresponding channel does not \xe2\x80\xa6CgThe assertion of the error signal for corresponding \xe2\x80\xa6101010101010101010101010101010101010101010BjThe channel-to-channel linking is disabled0BiThe channel-to-channel linking is enabled0oBig Endian ModeAiHalf Word Big Endian ModeAbLittle Endian ModeBcForce input path of pad GPIO_EMC_00BcForce input path of pad GPIO_EMC_01BcForce input path of pad GPIO_EMC_02BcForce input path of pad GPIO_EMC_03BcForce input path of pad GPIO_EMC_04BcForce input path of pad GPIO_EMC_05BcForce input path of pad GPIO_EMC_06BcForce input path of pad GPIO_EMC_07BcForce input path of pad GPIO_EMC_08BcForce input path of pad GPIO_EMC_09BcForce input path of pad GPIO_EMC_10BcForce input path of pad GPIO_EMC_11BcForce input path of pad GPIO_EMC_12BcForce input path of pad GPIO_EMC_13BcForce input path of pad GPIO_EMC_14BcForce input path of pad GPIO_EMC_15BcForce input path of pad GPIO_EMC_16BcForce input path of pad GPIO_EMC_17BcForce input path of pad GPIO_EMC_18BcForce input path of pad GPIO_EMC_19BcForce input path of pad GPIO_EMC_20BcForce input path of pad GPIO_EMC_21BcForce input path of pad GPIO_EMC_22BcForce input path of pad GPIO_EMC_23BcForce input path of pad GPIO_EMC_24BcForce input path of pad GPIO_EMC_25BcForce input path of pad GPIO_EMC_26BcForce input path of pad GPIO_EMC_27BcForce input path of pad GPIO_EMC_28BcForce input path of pad GPIO_EMC_29BcForce input path of pad GPIO_EMC_30BcForce input path of pad GPIO_EMC_31BcForce input path of pad GPIO_EMC_32BcForce input path of pad GPIO_EMC_33BcForce input path of pad GPIO_EMC_34BcForce input path of pad GPIO_EMC_35BcForce input path of pad GPIO_EMC_36BcForce input path of pad GPIO_EMC_37BcForce input path of pad GPIO_EMC_38BcForce input path of pad GPIO_EMC_39BcForce input path of pad GPIO_EMC_40BcForce input path of pad GPIO_EMC_41BeForce input path of pad GPIO_AD_B0_00BeForce input path of pad GPIO_AD_B0_01BeForce input path of pad GPIO_AD_B0_02BeForce input path of pad GPIO_AD_B0_03BeForce input path of pad GPIO_AD_B0_04BeForce input path of pad GPIO_AD_B0_05BeForce input path of pad GPIO_AD_B0_06BeForce input path of pad GPIO_AD_B0_07BeForce input path of pad GPIO_AD_B0_08BeForce input path of pad GPIO_AD_B0_09BeForce input path of pad GPIO_AD_B0_10BeForce input path of pad GPIO_AD_B0_11BeForce input path of pad GPIO_AD_B0_12BeForce input path of pad GPIO_AD_B0_13BeForce input path of pad GPIO_AD_B0_14BeForce input path of pad GPIO_AD_B0_15BeForce input path of pad GPIO_AD_B1_00BeForce input path of pad GPIO_AD_B1_01BeForce input path of pad GPIO_AD_B1_02BeForce input path of pad GPIO_AD_B1_03BeForce input path of pad GPIO_AD_B1_04BeForce input path of pad GPIO_AD_B1_05BeForce input path of pad GPIO_AD_B1_06BeForce input path of pad GPIO_AD_B1_07BeForce input path of pad GPIO_AD_B1_08BeForce input path of pad GPIO_AD_B1_09BeForce input path of pad GPIO_AD_B1_10BeForce input path of pad GPIO_AD_B1_11BeForce input path of pad GPIO_AD_B1_12BeForce input path of pad GPIO_AD_B1_13BeForce input path of pad GPIO_AD_B1_14BeForce input path of pad GPIO_AD_B1_15BbForce input path of pad GPIO_B0_00BbForce input path of pad GPIO_B0_01BbForce input path of pad GPIO_B0_02BbForce input path of pad GPIO_B0_03BbForce input path of pad GPIO_B0_04BbForce input path of pad GPIO_B0_05BbForce input path of pad GPIO_B0_06BbForce input path of pad GPIO_B0_07BbForce input path of pad GPIO_B0_08BbForce input path of pad GPIO_B0_09BbForce input path of pad GPIO_B0_10BbForce input path of pad GPIO_B0_11BbForce input path of pad GPIO_B0_12BbForce input path of pad GPIO_B0_13BbForce input path of pad GPIO_B0_14BbForce input path of pad GPIO_B0_15BbForce input path of pad GPIO_B1_00BbForce input path of pad GPIO_B1_01BbForce input path of pad GPIO_B1_02BbForce input path of pad GPIO_B1_03BbForce input path of pad GPIO_B1_04BbForce input path of pad GPIO_B1_05BbForce input path of pad GPIO_B1_06BbForce input path of pad GPIO_B1_07BbForce input path of pad GPIO_B1_08BbForce input path of pad GPIO_B1_09BbForce input path of pad GPIO_B1_10BbForce input path of pad GPIO_B1_11BbForce input path of pad GPIO_B1_12BbForce input path of pad GPIO_B1_13BbForce input path of pad GPIO_B1_14BbForce input path of pad GPIO_B1_15BeForce input path of pad GPIO_SD_B0_00BeForce input path of pad GPIO_SD_B0_01BeForce input path of pad GPIO_SD_B0_02BeForce input path of pad GPIO_SD_B0_03BeForce input path of pad GPIO_SD_B0_04BeForce input path of pad GPIO_SD_B0_05BeForce input path of pad GPIO_SD_B1_00BeForce input path of pad GPIO_SD_B1_01BeForce input path of pad GPIO_SD_B1_02BeForce input path of pad GPIO_SD_B1_03BeForce input path of pad GPIO_SD_B1_04BeForce input path of pad GPIO_SD_B1_05BeForce input path of pad GPIO_SD_B1_06BeForce input path of pad GPIO_SD_B1_07BeForce input path of pad GPIO_SD_B1_08BeForce input path of pad GPIO_SD_B1_09BeForce input path of pad GPIO_SD_B1_10BeForce input path of pad GPIO_SD_B1_11BfForce input path of pad GPIO_SPI_B0_00BfForce input path of pad GPIO_SPI_B0_01BfForce input path of pad GPIO_SPI_B0_02BfForce input path of pad GPIO_SPI_B0_03BfForce input path of pad GPIO_SPI_B0_04BfForce input path of pad GPIO_SPI_B0_05BfForce input path of pad GPIO_SPI_B0_06BfForce input path of pad GPIO_SPI_B0_07BfForce input path of pad GPIO_SPI_B0_08BfForce input path of pad GPIO_SPI_B0_09BfForce input path of pad GPIO_SPI_B0_10BfForce input path of pad GPIO_SPI_B0_11BfForce input path of pad GPIO_SPI_B0_12BfForce input path of pad GPIO_SPI_B0_13BfForce input path of pad GPIO_SPI_B1_00BfForce input path of pad GPIO_SPI_B1_01BfForce input path of pad GPIO_SPI_B1_02BfForce input path of pad GPIO_SPI_B1_03BfForce input path of pad GPIO_SPI_B1_04BfForce input path of pad GPIO_SPI_B1_05BfForce input path of pad GPIO_SPI_B1_06BfForce input path of pad GPIO_SPI_B1_07AnForce input path of pad WAKEUPBcForce input path of pad PMIC_ON_REQBeForce input path of pad PMIC_STBY_REQCnIndicates that the \xe2\x80\x9cnext frame\xe2\x80\x9d functionality has been \xe2\x80\xa6gENCRYPTCfGPT counter will retain its value when it is disabled.CdGPT counter value is reset to 0 when it is disabled.mEntropy DelayAhRead only: Entropy Valid0BhSame behavior as bit 0 of this register.0CnEnd of Frame (EOF) Interrupt Status. Indicates when EOF is \xe2\x80\xa6C`Enhanced Rx FIFO Data Available Interrupt EnableAbNo such occurrenceChThere is at least one message stored in Enhanced Rx FIFOAlEnhanced Rx FIFO is disabledAkEnhanced Rx FIFO is enabledCkThe DMA request signal for the corresponding channel is \xe2\x80\xa60000000000000000000000000000000000000000000BiAn error in this channel has not occurredBeAn error in this channel has occurred101010101010101010101010101010101010101010BnEnhanced Transceiver Delay Compensation OffsetBmEnhanced Transceiver Delay Compensation ValueoEthernet EnableCdExclusive monitor response select of illegal commandkFast AccessAhFault function disabled.000AgFault function enabled.000CmManual fault clearing. PWM outputs disabled by this fault \xe2\x80\xa6CjAutomatic fault clearing. PWM outputs disabled by this \xe2\x80\xa6AkFIFO combine mode disabled.0CjFIFO combine mode enabled on FIFO reads (from transmit \xe2\x80\xa6CjFIFO combine mode enabled on FIFO writes (from receive \xe2\x80\xa6CgFIFO combine mode enabled on FIFO writes (by software).CfFIFO combine mode enabled on FIFO reads (by software).32CnOn FIFO error, the SAI will continue from the start of the \xe2\x80\xa60CkOn FIFO error, the SAI will continue from the same word \xe2\x80\xa60AhFault Control 2 Register0ClRead only: Frequency Count Valid. Indicates that a valid \xe2\x80\xa6AlFeature Specification Number0AlModule Identification NumberAmFeature Identification Number2AmForce Event Command CRC ErrorAoForce Event Command Index ErrorAjForce Event Data CRC ErrorAbForce Tuning ErrorAkNo fault on the FAULTx pin.AhFault on the FAULTx pin.CkPWM outputs are not re-enabled at the start of a full cycleCgPWM outputs are re-enabled at the start of a full cycleCiPWM outputs are not re-enabled at the start of a half \xe2\x80\xa6CkPWM outputs are re-enabled at the start of a half cycle \xe2\x80\xa6AaGlitch Filter SCL0AaGlitch Filter SDA0l90 - FLEXIO10fFLEXIOl91 - FLEXIO201m156 - FLEXIO302l38 - FLEXRAM0gFLEXRAMm108 - FLEXSPI0AkFlash A1 Control Register 10AkFlash A1 Control Register 20AhFlash Control Register 40CmIf the LOM bit in the Control Register is asserted, after \xe2\x80\xa6AgFault Confinement StateAhFIFO packing is disabled0Am8-bit FIFO packing is enabled0An16-bit FIFO packing is enabled0BaFractional Delay Circuit Power UpjFrame SizeBlInitialization from a FORCE_OUT is disabled.BkInitialization from a FORCE_OUT is enabled.oUSB Frame Index0kFrame IndexAoFrequency Counter Maximum LimitAmFrequency Count Minimum LimitCkNormal mode. PWM outputs disabled by this fault are not \xe2\x80\xa6CiSafe mode. PWM outputs disabled by this fault are not \xe2\x80\xa6hNo faultAgCause a simulated faultoGain selection:Bj41 - GPR (aka \xe2\x80\x9cGPC\xe2\x80\x9d) interrupt request0CjGeneral Purpose Timer Mode In one shot mode, the timer \xe2\x80\xa60AhChannel Group 0 PriorityAhChannel Group 1 PrioritygHAB_JDE000AgWrite access is allowedAkWrite access is not allowedBmIndicates the privilege/user mode for the CSIBmIndicates the privilege/user mode for the DCPBnIndicates the privilege/user mode for the eDMABmIndicates the privilege/user mode for the PXPBmIndicates the privilege/user mode for the USBBfSNVS_HP Real Time Counter LSB Register0BfSNVS_HP Real Time Counter MSB Register0CnHP Time Alarm Enable When set, the time alarm interrupt is \xe2\x80\xa6BhHP Time Alarm, 32 least-significant bitsBgHP Time Alarm, most-significant 15 bitsAmSNVS_HP Version ID Register 10AmSNVS_HP Version ID Register 20CnDetermines whether the register value of the corresponding \xe2\x80\xa6iNo ActionCfSynchronize the HP Time Counter to the LP Time CounterjActive lowkActive highChA hardware service request for channel 10 is not presentCdA hardware service request for channel 10 is presentChA hardware service request for channel 11 is not presentCdA hardware service request for channel 11 is presentChA hardware service request for channel 12 is not presentCdA hardware service request for channel 12 is presentChA hardware service request for channel 13 is not presentCdA hardware service request for channel 13 is presentChA hardware service request for channel 14 is not presentCdA hardware service request for channel 14 is presentChA hardware service request for channel 15 is not presentCdA hardware service request for channel 15 is presentChA hardware service request for channel 16 is not presentCdA hardware service request for channel 16 is presentChA hardware service request for channel 17 is not presentCdA hardware service request for channel 17 is presentChA hardware service request for channel 18 is not presentCdA hardware service request for channel 18 is presentChA hardware service request for channel 19 is not presentCdA hardware service request for channel 19 is presentChA hardware service request for channel 20 is not presentCdA hardware service request for channel 20 is presentChA hardware service request for channel 21 is not presentCdA hardware service request for channel 21 is presentChA hardware service request for channel 22 is not presentCdA hardware service request for channel 22 is presentChA hardware service request for channel 23 is not presentCdA hardware service request for channel 23 is presentChA hardware service request for channel 24 is not presentCdA hardware service request for channel 24 is presentChA hardware service request for channel 25 is not presentCdA hardware service request for channel 25 is presentChA hardware service request for channel 26 is not presentCdA hardware service request for channel 26 is presentChA hardware service request for channel 27 is not presentCdA hardware service request for channel 27 is presentChA hardware service request for channel 28 is not presentCdA hardware service request for channel 28 is presentCgA hardware service request for channel 29 is not presetCdA hardware service request for channel 29 is presentChA hardware service request for channel 30 is not presentCdA hardware service request for channel 30 is presentChA hardware service request for channel 31 is not presentCdA hardware service request for channel 31 is presentAnHost request input is pin HREQBcHost request input is input triggerBiDisables detection of HS-mode master codeBhEnables detection of HS-mode master codeAmRX Buffer Hardware Parameters0AmTX Buffer Hardware Parameters0BhComparator hard block hysteresis controlCaTotal valid data (pixels) in each horizontal lineAbIdle ConfigurationmIdle SoftwareAoEvent to incrment local counter00000000000BnPWM_A and PWM_B form a complementary PWM pair.BmPWM_A and PWM_B outputs are independent PWMs.cPinAbShifter N+1 OutputCjThe interrupt request for corresponding channel is clearedCiThe interrupt request for corresponding channel is active101010101010101010101010101010101010101010ChEnable an interrupt when major counter is half complete.BbLast measurement is not ready yet.000AiChecksum is not inserted.CkIf an IP frame is transmitted, the checksum is inserted \xe2\x80\xa6CgIP triggered Command Sequences Grant Timeout interrupt.CiFrames with wrong IPv4 header checksum are not discarded.CjIf an IPv4 frame is received with a mismatching header \xe2\x80\xa6BaRX DATA register (for IP Command)0AkIP RX FIFO Control Register0BaTX DATA register (for IP Command)0AkIP TX FIFO Control Register0Cebit 7: Protected region-3 access violation bit 6: \xe2\x80\xa6BjSequence Number for IP command: ISEQNUM+1.lDCP key data0ClLIN break detect is disabled, normal break character can \xe2\x80\xa6CgLIN break detect is enabled. LIN break character is \xe2\x80\xa6AjEvery 11 PWM opportunitiesAjEvery 12 PWM opportunitiesAjEvery 13 PWM opportunitiesAjEvery 14 PWM opportunitiesAjEvery 15 PWM opportunitiesAjEvery 16 PWM opportunitiesClBuffered registers of this submodule are loaded and take \xe2\x80\xa60BnEnable Discard Of Frames With MAC Layer ErrorsChThe lock bit corresponding to the first slave. It is \xe2\x80\xa6CiThe lock bit corresponding to the second slave. It is \xe2\x80\xa6CaNormal operation - RXD and TXD use separate pins.CkLoop mode or single-wire mode where transmitter outputs \xe2\x80\xa6ChThis bit is provided for backwards compatibility reasonsAeLocal Priority EnableBmSNVS_LP Secure Monotonic Counter LSB Register0BmSNVS_LP Secure Monotonic Counter MSB Register0CfLP Time Alarm Enable When set, the SNVS functional \xe2\x80\xa6l20 - LPUART10fLPUARTl21 - LPUART201l22 - LPUART302l23 - LPUART403l24 - LPUART504l25 - LPUART605l26 - LPUART706l27 - LPUART807ChCCM interrupt request 2 generated due to lock of all \xe2\x80\xa6BaPIT Upper Lifetime Timer Register0BaPIT Lower Lifetime Timer Register0CkNo lock-the adjacent (next lower) bit can be written by \xe2\x80\xa600ClLock-the adjacent (next lower) bit can\xe2\x80\x99t be written by \xe2\x80\xa600111CkLock-the adjacent (next lower) bit cannot be written by \xe2\x80\xa611222111BmLock bit set by the TZ software for the LCDIF00333222BmLock bit set by the TZ software for the TPSMP0BnLock bit set by the TZ software for the TPSMP.555444AgMA1F interrupt disabledAfMA1F interrupt enabledAgMA2F interrupt disabledAfMA2F interrupt enabledAaNormal operation.ClEnables automatic address matching or data matching mode \xe2\x80\xa610AmMagic Packet Detection EnableBlShows the IP\xe2\x80\x99s Major revision of the TRNG.AdPWM_A output normal.AdPWM_A output masked.AdPWM_B output normal.AdPWM_B output masked.AdPWM_X output normal.AdPWM_X output masked.BdWrite access (increment) is allowed.BhWrite access (increment) is not allowed.BcWrite access (increment) is allowedBgWrite access (increment) is not allowednMeasure SignalC`PGC Mega Power Gating Controller Status Register0hAS OR PSAaDisable MIB LogicBlShows the IP\xe2\x80\x99s Minor revision of the TRNG.gMLB PLL000AhMaster Receive FIFO SizeAiMaster Transmit FIFO SizeAkSEMC_RDY function selectionAgNAND control register 00AgNAND control register 10AgNAND control register 20AgNAND control register 30AhNAND device is not readyAdNAND device is readyAaDebug turned off.AhDebug enabled (default).BhThe dataword was received without noise.BaThe data was received with noise.gNominal00000000000BnNonce0 from software for CTR, for region0. \xe2\x80\xa6000BnNonce1 from software for CTR, for region1. \xe2\x80\xa6000hNo StallBoIf set, the TRNG registers cannot be programmedB`No byte swapping.(Little endian)0000000BfNon-secure access policy indicator bit00BfNon-Secure Access Policy indicator bit1gNXT_ERRAjNumber of downstream portshDisable.CmThe timer can be reset to zero when the given offset time \xe2\x80\xa6BnInternal frame sync is generated continuously.0CjInternal frame sync is generated when the FIFO warning \xe2\x80\xa60CmThe ON_TIME field is used to configure the period of time \xe2\x80\xa6fOPCODEgOPCODE1AaOscillator DivideBfSelect the source for the 24MHz clock.000gOTPKEY0gOTPKEY1gOTPKEY2gOTPKEY3CbReflects whether a hardware-based key must be usedgOTP_KEYkOutput Mode000AkOutput Frame Buffer Pointer0BeOutput Surface Lower Right Coordinate0CfSlave clock delay line delay cell number selection \xe2\x80\xa60BaDCP work packet 0 status register0BaDCP work packet 1 status register0BaDCP work packet 2 status register0BaDCP work packet 3 status register0BaDCP work packet 4 status register0BaDCP work packet 5 status register0BaDCP work packet 6 status register0BlNo padding is removed on receive by the MAC.BhPadding is removed from received frames.gPARITYEhDisable.CmA period event interrupt can be generated (EIR[TS_TIMER]) \xe2\x80\xa6Ch480MHz Clock (PLL3) Phase Fractional Divider Control \xe2\x80\xa60Ch528MHz Clock (PLL2) Phase Fractional Divider Control \xe2\x80\xa60BaHP Periodic Interrupt is disabledB`HP Periodic Interrupt is enabledCiPeriodic Interrupt Frequency Defines frequency of the \xe2\x80\xa6AdPoker Maximum Limit.kPoker RangeAoAnalog ARM PLL control Register0BbAnalog System PLL Control Register0hDisabledgEnabledCnLow-Speed (LS) Comparison mode selected. In this mode, CMP \xe2\x80\xa6CkHigh-Speed (HS) Comparison mode selected. In this mode, \xe2\x80\xa6ClA pointer to a data structure containing register values \xe2\x80\xa6AiPort Status &amp; Control0BbPRECHARGE to ACT/Refresh wait timeCkThis 8-bit field defines the ratio between the PE clock \xe2\x80\xa6AiPrescaler Division FactorgPresent0000000Ci0: LCDIF not present on this product 1: LCDIF is present.AiProtocol Exception EnablegPRE_ERRCjThis 3-bit field defines the length of the Propagation \xe2\x80\xa6AcPropagation SegmentBgProcessed Surface (PS) Control Register0BjPS U/Cb or 2 Plane UV Input Buffer Address0AlPS V/Cr Input Buffer Address0AkUSB PHY Power-Down Register00000Cdpower down the zero cross detection function for \xe2\x80\xa6AdPWM_A Output EnableskPWM_A InputAdPWM_B Output EnableskPWM_B InputAdPWM_X Output EnableskPWM_X InputCkOTG1 Power Polarity This bit should be set according to \xe2\x80\xa6AeDMA request disabled.AdDMA request enabled.CgPixel data is latched at the falling edge of CSI_PIXCLKCfPixel data is latched at the rising edge of CSI_PIXCLKAlRefresh to Refresh wait timeBiSample clock reference delay line locked.ClARM supply Not related to CCM. See Power Management Unit \xe2\x80\xa6000CkGPU/VPU supply Not related to CCM. See Power Management \xe2\x80\xa6000ClSignals that the voltage is above the brownout level for \xe2\x80\xa60000000AfRegulator 1P1 Register0AfRegulator 2P5 Register0AfRegulator 3P0 Register0AjInterrupt Request Pending.0000000000000000000kReset TimerBd24-bit pixels (packed 24-bit format)000AiNo roll-over has occurredAfRoll-over has occurredgROT_180000gROT_270000CjThis bit controls where rotation will occur in the PXP \xe2\x80\xa6000AoRollover interrupt is disabled.AkRollover interrupt enabled.nReset DefaultsAjNo roll-under has occurredAgRoll-under has occurredCmDisable Read Wait Control, and stop SD Clock at block gap \xe2\x80\xa6CjEnable Read Wait Control, and assert Read Wait without \xe2\x80\xa6CmIf the WRN_EN bit in MCR is asserted, the RWRN_INT bit is \xe2\x80\xa6AiRx Warning Interrupt FlagCiThis bit provides a mask for the Rx Warning Interrupt \xe2\x80\xa6AiRx Warning Interrupt MaskCmDuring receive standby state (RWU = 1), the IDLE bit does \xe2\x80\xa6CmDuring receive standby state (RWU = 1), the IDLE bit gets \xe2\x80\xa6Cithe corresponding bit in the filter is \xe2\x80\x9cdon\xe2\x80\x99t care\xe2\x80\x9dBnThe corresponding bit in the filter is checked10CcDefault burst size for memory to RX buffer transferCjReading the Receive Data register will return received \xe2\x80\xa6ClReading the Receive Data register when the Address Valid \xe2\x80\xa6AbReceive FIFO Count0oReceive CounterBbIP RX FIFO reading by DMA enabled.BeRX Input Active Edge Interrupt EnableBbRXD Pin Active Edge Interrupt FlaghRX Empty0mRX FIFO EmptyAiReceive FIFO/Buffer FlushAjReceive data not inverted.AfReceive data inverted.oNormal transferAfReceive data is maskedAd0 = Normal operation000lRX SCL StallCeRXUF flag does not generate an interrupt to the host.BmRXUF flag generates an interrupt to the host.AfReceive FIFO Watermark0AaReceive WatermarkAbNo such occurrenceAcNo such occurrence.AgRx_Err_Counter &gt;= 96BhRXERRCNT is greater than or equal to 96.AiStop At Block Gap RequestCiSimultaneous PHASEA and PHASEB change interrupt disabled.ChSimultaneous PHASEA and PHASEB change interrupt enabled.l58 - SAI3_RX0l59 - SAI3_TX0hDisabledgEnabledAaSystem Bus Config0CkOn-chip oscillator will not be powered down, after next \xe2\x80\xa6CgOn-chip oscillator will be powered down, after next \xe2\x80\xa6BfSoftware Controllable Signals Register00000AfSDCLK Frequency SelectAcSD Clock is active.AfSD Clock is gated off.BkClock is changing frequency and not stable.A`Clock is stable.AoSecurity Configuration Register0Bnselect 24 MHz Crystal clock for DCDC, when \xe2\x80\xa6CmThis status bit indicates the state machine in SEQ_CTL is \xe2\x80\xa6CkCommand Sequence Execution will timeout and abort after \xe2\x80\xa6gSERVICEAgSession End for USB OTG0A`Setup Hold Delay0CbAssert signal output when counter match this value00000000000A`TX FIFO Shift-16A`RX FIFO Shift-16nShifter NumberClThe timer is active and all configuration fields in this \xe2\x80\xa6CnThe internal timer is disabled and the externally provided \xe2\x80\xa6AfNormal operating mode.kSleep mode.BeSample clock slave delay line locked.AbControl 2 Register0AhCapture Value 0 Register0AhCapture Value 1 Register0AhCapture Value 2 Register0AhCapture Value 3 Register0AhCapture Value 4 Register0AhCapture Value 5 Register0AcDMA Enable Register0AiInterrupt Enable Register0AgOutput Control Register0AoOutput Trigger Control Register0CjSoftware reset, high active. When write 1 ,all logical \xe2\x80\xa6CjWhen this bit is asserted, FlexCAN resets its internal \xe2\x80\xa6jSoft ResetCjStart of Frame Interrupt Status. Indicates when SOF is \xe2\x80\xa6CkSOF Interrupt Polarity. This bit controls the condition \xe2\x80\xa6CkDBLPWM is not split. PWMA and PWMB each have double pulses.BaDBLPWM is split to PWMA and PWMB.AgSRAM control register 00AgSRAM control register 10AgSRAM control register 20AgSRAM control register 3BgSRTC has not reached its maximum value.BcSRTC has reached its maximum value.CmSecure Real Time Counter Hard Lock When set, prevents any \xe2\x80\xa6CmSecure Real Time Counter Soft Lock When set, prevents any \xe2\x80\xa6e8-bitf16-bitf32-bitf64-bitBb32-byte burst (4 beats of 64 bits)CfStop bit disabled for transmitter/receiver/match storeCbTransmitter outputs stop bit value 0 on store, \xe2\x80\xa6CbTransmitter outputs stop bit value 1 on store, \xe2\x80\xa6AiAnalog regulators are ON.000BfThe channel is not explicitly started.CnThe channel is explicitly started via a software initiated \xe2\x80\xa6BbTransmitter disabled in Stop mode.AoReceiver disabled in Stop mode.BaTransmitter enabled in Stop mode.AnReceiver enabled in Stop mode.AcKey subword pointerCnSecurity Violation 0 Security Violation Configuration This \xe2\x80\xa6CnSecurity Violation 1 Security Violation Configuration This \xe2\x80\xa6CnSecurity Violation 2 Security Violation Configuration This \xe2\x80\xa6CnSecurity Violation 3 Security Violation Configuration This \xe2\x80\xa6CnSecurity Violation 4 Security Violation Configuration This \xe2\x80\xa6CnSecurity Violation 5 Security Violation Configuration This \xe2\x80\xa6nSoftware ResetAjSoftware reset is disabledCnSoftware reset is enabled, all FlexIO registers except the \xe2\x80\xa6BaValue of OTP Bank5 Word1 (SW GP2)0BaValue of OTP Bank5 Word2 (SW GP2)0BaValue of OTP Bank5 Word3 (SW GP2)0BaValue of OTP Bank5 Word4 (SW GP2)0CkLP Software Security Violation When set, SNVS_LP treats \xe2\x80\xa6CjLP Software Security Violation This bit is a read-only \xe2\x80\xa6CeSoftware write 1 as the TRIGGER. This register is \xe2\x80\xa60000AoSoftware write 1 as the TRIGGER11BjFlexCAN is not synchronized to the CAN busBkFlexCAN is not synchronized to the CAN bus.BfFlexCAN is synchronized to the CAN busBgFlexCAN is synchronized to the CAN bus.jSystem PLL00000000000AfTCD Control and Status0fMaskedgEnabled10oTDC is disablednTDC is enabledBcTransceiver Delay Compensation FailAeDMA request disabled.AdDMA request enabled.AcTemperature MonitorBfTest Fail, 6 Plus Bit Run, Sampling 0sBfTest Fail, 6 Plus Bit Run, Sampling 1sAc1984 bytes written.AeTimeout ConfigurationAnOTP Controller Timing Register0oTimer Disabled.AnDual 8-bit counters baud mode.BbDual 8-bit counters PWM high mode.AkSingle 16-bit counter mode.AeTimer Status Register0AjTimer Channel is disabled.000CkTimer Channel is configured for Input Capture on rising \xe2\x80\xa6000ClTimer Channel is configured for Input Capture on falling \xe2\x80\xa6000CiTimer Channel is configured for Input Capture on both \xe2\x80\xa6000CmTimer Channel is configured for Output Compare - software \xe2\x80\xa6000CkTimer Channel is configured for Output Compare - toggle \xe2\x80\xa6000CjTimer Channel is configured for Output Compare - clear \xe2\x80\xa6000ChTimer Channel is configured for Output Compare - set \xe2\x80\xa60000000Cl1 millisecond timer toggle - Read Only. This bit toggles \xe2\x80\xa6fMaskedgEnabled10BdPulse width is 32 1588-clock cycles.000nTrigger NumbergTriggerl40 - TSC_DIG0AaStop bit disabledBdStop bit is enabled on timer compareBdStop bit is enabled on timer disableCfStop bit is enabled on timer compare and timer disableBmRead only: Test point inside ring oscillator.CmIf the WRN_EN bit in MCR is asserted, the TWRN_INT bit is \xe2\x80\xa6AiTx Warning Interrupt FlagCiThis bit provides a mask for the Tx Warning Interrupt \xe2\x80\xa6AiTx Warning Interrupt MaskCcDefault burst size for memory to TX buffer transferC`Transmit Data Flag will only assert during a \xe2\x80\xa6CmTransmit Data Flag will assert whenever the Transmit Data \xe2\x80\xa6AcTransmit FIFO Count0A`Transmit CounterBhTXD pin is an input in single-wire mode.BiTXD pin is an output in single-wire mode.BbIP TX FIFO filling by DMA enabled.AjTransmit FIFO/Buffer FlushAkTransmit data not inverted.AgTransmit data inverted.oNormal transferAbMask transmit dataCeTXOF flag does not generate an interrupt to the host.BmTXOF flag generates an interrupt to the host.Ad0 = Normal operation000AdSPDIF Tx FIFO resync0AbScheduler OverheadA`Off and output 0AdFeed-through SPDIFINAcTx Normal operationAgTransmit FIFO Watermark0AbTransmit WatermarkAbNo such occurrenceAcNo such occurrence.AgTX_Err_Counter &gt;= 96BhTXERRCNT is greater than or equal to 96.AkThis bit is unused. Ignore.0BfThis bit is unused. Always reads zero.0AfDevice Address AdvanceAiInterrupt Enable Register0oUSB Device Mode0AoUSBPHY Register Reference Index0Ahno description availableAkDMA write requests disabledCjDMA write requests for the VALx and FRACVALx registers \xe2\x80\xa6CkThere is no touch detected after measurement, indicates \xe2\x80\xa6CnThere is touch detection after measurement, indicates that \xe2\x80\xa6CbLCDIF VSYNC Mode and Dotclk Mode Control Register00CbLCDIF VSYNC Mode and Dotclk Mode Control Register10CbLCDIF VSYNC Mode and Dotclk Mode Control Register20CbLCDIF VSYNC Mode and Dotclk Mode Control Register30CbLCDIF VSYNC Mode and Dotclk Mode Control Register40AdDCP version register0AoOTP Controller Version Register0A`UTMI RTL Version0CfVin1 is selected as resistor ladder network supply \xe2\x80\xa6CfVin2 is selected as resistor ladder network supply \xe2\x80\xa6AaVoltage SelectionCmVoltage will not be changed to standby voltage after next \xe2\x80\xa6CjVoltage will be requested to change to standby voltage \xe2\x80\xa6ClNumber of horizontal lines per frame which contain valid \xe2\x80\xa6ClSwap bytes in words. For each 16 bit word, the two bytes \xe2\x80\xa6000BcContinue timer operation (Default).AkSuspend the watchdog timer.gDisablefEnablen1 bit transfern2 bit transfern4 bit transferAlHigh byte of Watchdog WindowAeOTG1 Software Wake-upCkWrite mask is disabled, DQS(RWDS) pin will be un-driven \xe2\x80\xa6CjWrite mask is enabled, DQS(RWDS) pin will be driven by \xe2\x80\xa610jLow activekHigh active10AhWrite protected (WP = 1)AfWrite enabled (WP = 0)CkTWRN_INT and RWRN_INT bits are zero, independent of the \xe2\x80\xa6CiTWRNINT and RWRNINT bits are zero, independent of the \xe2\x80\xa6CjTWRN_INT and RWRN_INT bits are set when the respective \xe2\x80\xa6CnTWRNINT and RWRNINT bits are set when the respective error \xe2\x80\xa6BmThis is a 12 bit fractional representation (0gX Value1gY ValueCmZeroizable Master Key hardware Programming mode When set, \xe2\x80\xa6CkZeroizable Master Key Read Hard Lock When set, prevents \xe2\x80\xa6CkZeroizable Master Key Read Soft Lock When set, prevents \xe2\x80\xa6CnZeroizable Master Key Valid When set, the ZMK value can be \xe2\x80\xa6ClZeroizable Master Key Write Hard Lock When set, prevents \xe2\x80\xa6ClZeroizable Master Key Write Soft Lock When set, prevents \xe2\x80\xa6B`Input data is 16 bits per pixel.Ae16-bit data bus mode.101010B`Input data is 18 bits per pixel.Ae18-bit data bus mode.101010B`Input data is 24 bits per pixel.Ae24-bit data bus mode.101010lNo CRC errorBgCRC Error Met in Auto CMD12/23 ResponseBaAuto CMD12 Error Interrupt EnablegDisablefEnableAnAuto CMD12 Error Status EnablehNo errorC`Error, the CMD index in response is not CMD12/23hExecutedlNot executedAbNo such occurrenceAcNo such occurrence.CfAn ACK error occurred since last read of this registerCgAn ACK error occurred since last read of this register.mACK SCL StallmeDMA is idle.AleDMA is executing a channel.oADC COCO SignalCbThe source MAC address is not modified by the MAC.CfThe MAC overwrites the source MAC address with the \xe2\x80\xa6CbNode MAC address programmed on PADDR1/2 registers.iIPG clockAfIPG clock divided by 2AjAsynchronous clock (ADACK)AbShort sample mode.AaLong sample mode.AaAddress SCL StallAcADMA System AddressChAHB triggered Command Sequences Grant Timeout interrupt.AdDivider for AHB PODFAgAlternative Load Enable000BjFlash will be accessed in Individual mode.BhFlash will be accessed in Parallel mode.ClIP RX FIFO should be read by IP Bus. AHB Bus read access \xe2\x80\xa6ClIP RX FIFO should be read by AHB Bus. IP Bus read access \xe2\x80\xa6CeSequence Index for AHB Read triggered Command in LUT.CaFlash A sample clock reference delay line locked.m16-bit pixels000Ah16-bit pixels with alpha11110m32-bit pixels000Ah32-bit pixels with alphaAjDivider for ARM clock rootBmFlash A sample clock slave delay line locked.AcAlpha Surface Pitch0CiIP TX FIFO should be written by IP Bus. AHB Bus write \xe2\x80\xa6CiIP TX FIFO should be written by AHB Bus. IP Bus write \xe2\x80\xa6AiAutomatic STOP GenerationBoSequence Index for AHB Write triggered Command.Bj1\xe2\x80\x99b1: BEE is idle; 1\xe2\x80\x99b0: BEE is activeClBoolean Function Term 0 and 1 Configuration Register for \xe2\x80\xa60000000ClBoolean Function Term 2 and 3 Configuration Register for \xe2\x80\xa60000000fMaskedgEnabled10jStop Countg1 blockh2 blockshBOOT_ACKhBOOT_CFGAbBoth Edge SamplingCaFlash B sample clock reference delay line locked.8787BmFlash B sample clock slave delay line locked.AeButton interrupt maskCfIf the Rx FIFO is not enabled, these bits flag the \xe2\x80\xa6BgBuffer MB i Interrupt Or \xe2\x80\x9creserved\xe2\x80\x9d<;<;AhCalibration Result ValueAkRead DMA requests disabled.CnExceeding a FIFO watermark sets the DMA read request. This \xe2\x80\xa6CiA local sync (VAL1 matches counter) sets the read DMA \xe2\x80\xa6ChA local reload (STS[RF] being set) sets the read DMA \xe2\x80\xa6hCAPTVAL0hCAPTVAL1hCAPTVAL2hCAPTVAL3hCAPTVAL4hCAPTVAL5fMaskedgEnabled101010AiEnable of CCM_CLKO1 clockAiEnable of CCM_CLKO2 clockCnThe CAN engine clock source is the oscillator clock. Under \xe2\x80\xa6hNo clockCdThe CAN engine clock source is the peripheral clock.AjPeripheral Clock (ipg_clk)CaHigh Frequency Reference Clock (ipg_clk_highfreq)nExternal ClockBkLow Frequency Reference Clock (ipg_clk_32k)CcCrystal oscillator as Reference Clock (ipg_clk_24M)BkClear all valid data entries in IP RX FIFO.BkClear all valid data entries in IP TX FIFO.AeNormal Other commandsBmSuspend CMD52 for writing Bus Suspend in CCCRC`Resume CMD52 for writing Function Select in CCCRC`Abort CMD12, CMD52 for writing I/O Abort in CCCRAaCommand Response00AaCommand Response10AaCommand Response20AaCommand Response30AeNo match has occurredAgCOMP match has occurredBhComparator Preload Register 1 DMA Enable000BhComparator Preload Register 2 DMA Enable000CnCo-channel counter/timers cannot force a re-initialization \xe2\x80\xa6000CnCo-channel counter/timers may force a re-initialization of \xe2\x80\xa6000hCOMPAREHhCOMPARELlCompare ModeAhPGC CPU Control Register0AbNo such occurrenceAcNo such occurrence.CfA CRC error occurred since last read of this register.0CjThe CRC field of received frames is transmitted to the \xe2\x80\xa6CjTxBD[TC] controls whether the frame has a CRC from the \xe2\x80\xa6BiThe CRC field is stripped from the frame.CjThe transmitter does not append any CRC to transmitted \xe2\x80\xa6AoOTP Controller CRC test address0hCRC_ADDRhCRC_FAIL000AcCRC Status Register0hCRC_TEST000fMaskedgEnabled10AdCSI RX FIFO Register0AeCSI RX Count Register0CmPost divider for csi_mclk. Divider should be updated when \xe2\x80\xa6AfDCP control register 00AnLCDIF General Control Register0AoOTP Controller Control Register0AbControl Register 00B`USB PHY General Control Register044332211004433221100hCVAL0CYChCVAL1CYChCVAL2CYChCVAL3CYChCVAL4CYChCVAL5CYCAcNumber of DatalinesAaDebug turned off.CkContinue with normal operation during debug mode. (default)000AhDebug enabled (default).BcHalt TMR counter during debug mode.000CjForce TMR output to logic 0 (prior to consideration of \xe2\x80\xa6000CjBoth halt counter and force output to 0 during debug mode.000fMaskedgEnabled10AkChannel n Priority Register0000000000000000000000000000000000000000000CmThis field configures the amount of debounce time for the \xe2\x80\xa6lDebug EnableAnDoes not exist a detect signalAcExist detect signalBiInput Path is determined by functionality0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CfPeriodic interrupt will trigger a functional interruptCdDisable periodic interrupt in the function interruptkDivide by 10000000000Bfmclk frequency = 1/1 * hmclk frequencykDivide by 20000000000Bfmclk frequency = 1/2 * hmclk frequencykDivide by 30000000000Bfmclk frequency = 1/3 * hmclk frequencykDivide by 40000000000Bfmclk frequency = 1/4 * hmclk frequencykDivide by 50000000000Bfmclk frequency = 1/5 * hmclk frequencykDivide by 60000000000Bfmclk frequency = 1/6 * hmclk frequencykDivide by 70000000000Bfmclk frequency = 1/7 * hmclk frequencykDivide by 80000000000Bfmclk frequency = 1/8 * hmclk frequencykDivide by 9000000Bfmclk frequency = 1/9 * hmclk frequencyhDLASTSGACmSoftware could force a reset on DLL by setting this field \xe2\x80\xa60CkDLL delay chain clock input is from NAND device\xe2\x80\x99s DQS \xe2\x80\xa6CkDLL delay chain clock input is from internal clock. For \xe2\x80\xa6AhDLL (Delay Line) Control0B`No DMA or Simple DMA is selectedAaADMA1 is selectedAaADMA2 is selectedAhETC DMA control Register0BmDM line state output of the charger detector.0CjDoze mode support disabled. AHB clock and serial clock \xe2\x80\xa6AmGPT is disabled in doze mode.AoLPUART is enabled in Doze mode.CnDoze mode support enabled. AHB clock and serial clock will \xe2\x80\xa6AlGPT is enabled in doze mode.B`LPUART is disabled in Doze mode.BmDP line state output of the charger detector.0CgSDRAM/NOR/SRAM read clock source is from DQS pad in \xe2\x80\xa6ClSDRAM/NOR/SRAM read clock source is from DLL delay chain \xe2\x80\xa6AhGPIO data register CLEAR0hDR_CLEARAdWrite (Host to Card)AcRead (Card to Host)lSDCLK x 2 27lSDCLK x 2 28lSDCLK x 2 29AjPWM Source Select Register0AcEdge Filter DisableAiGPIO edge select register0CkEnable asynchronous DMA request in stop mode for channel 10CkEnable asynchronous DMA request in stop mode for channel 11CkEnable asynchronous DMA request in stop mode for channel 12CkEnable asynchronous DMA request in stop mode for channel 13CkEnable asynchronous DMA request in stop mode for channel 14CkEnable asynchronous DMA request in stop mode for channel 15CkEnable asynchronous DMA request in stop mode for channel 16CkEnable asynchronous DMA request in stop mode for channel 17CkEnable asynchronous DMA request in stop mode for channel 18CkEnable asynchronous DMA request in stop mode for channel 19CkEnable asynchronous DMA request in stop mode for channel 20CkEnable asynchronous DMA request in stop mode for channel 21CkEnable asynchronous DMA request in stop mode for channel 22CkEnable asynchronous DMA request in stop mode for channel 23CkEnable asynchronous DMA request in stop mode for channel 24CkEnable asynchronous DMA request in stop mode for channel 25CkEnable asynchronous DMA request in stop mode for channel 26CkEnable asynchronous DMA request in stop mode for channel 27CkEnable asynchronous DMA request in stop mode for channel 28CkEnable asynchronous DMA request in stop mode for channel 29CkEnable asynchronous DMA request in stop mode for channel 30CkEnable asynchronous DMA request in stop mode for channel 31CkIndicates that the AS pixel alpha value will be used to \xe2\x80\xa6CdLegacy FEC buffer descriptors and functions enabled.BoEnhanced frame time-stamping functions enabled.BcSpread spectrum modulation disabledAkAddress comparator disabledBbSoread spectrum modulation enabledCjAddress comparator enabled, ROMC will trigger a opcode \xe2\x80\xa6lEndpoint NAK0Ab24M clock disabledAa24M clock enabledBbExtended Prescaler Division FactorAlExtended Propagation SegmentiNo effectAnClear Enhanced Rx FIFO contentBjEnhanced Rx FIFO Overflow Interrupt EnableAbNo such occurrenceAiEnhanced Rx FIFO overflowBkEnhanced Rx FIFO Underflow Interrupt Enable2AjEnhanced Rx FIFO underflowCfEnhanced Rx FIFO Watermark Indication Interrupt Enable4CfThe number of messages in FIFO is greater than the \xe2\x80\xa65AcNo such occurrence.CnIndicates setting of any Error Bit in the Error and Status \xe2\x80\xa60AhError interrupt disabledAiError interrupt disabled.AgError interrupt enabledAhError interrupt enabled.AiOverrun has not occurred.AeOverrun has occurred.AnExternal tamper 1 is disabled.AmExternal tamper 1 is enabled.CnExecute Tuning: (Only used for SD3.0, SDR104 mode and EMMC \xe2\x80\xa6AnHardware Trigger Select SignalBaField 1 of video is not detected.BcField 1 of video is about to start.B`Field 2 of video is not detectedBbField 2 of video is about to startAoRead only: Frequency Count FailCnTransmit a frame in nominal rate. The BRS bit in the Tx MB \xe2\x80\xa6CnTransmit a frame with bit rate switching if the BRS bit in \xe2\x80\xa6AoCRC Mailbox Number for FD_TXCRCAnExtended Transmitted CRC valueBaForce Event Command End Bit ErrorAjForce Event Card InterruptBbForce Event Command Time Out ErrorAnForce Event Data End Bit ErrorAeForce Event DMA ErrorAoForce Event Data Time Out ErrorBcFilter remains enabled in Doze modeAoFilter is disabled in Doze modeCmDisable digital filter and output delay counter for slave \xe2\x80\xa6ClEnable digital filter and output delay counter for slave \xe2\x80\xa6AiInput Filter Sample CountAbFault Filter Count1111AdFilter Sample PeriodAjInput Filter Sample PeriodAcFault Filter Period1111BgIndicates that the latest temp is valid000AjFlexIO module is disabled.AiFlexIO module is enabled.gFlexSPIn107 - FLEXSPI201AbForce System ClockAnFast Prescaler Division FactorAhFast Propagation SegmentBbFractional Cycle PWM Period EnableAkFractional Value 1 RegisterAbFractional Value 2AbFractional Value 3AbFractional Value 4AbFractional Value 5AjFrequency measurement dataClThe dataword was received without a frame error on read, \xe2\x80\xa6CmThe dataword was received with a frame error, or transmit \xe2\x80\xa6AbNo such occurrenceAcNo such occurrence.CfA Form Error occurred since last read of this registerCgA Form Error occurred since last read of this register.BmFLEXCAN not in Freeze Mode, prescaler runningBnFlexCAN not in Freeze mode, prescaler running.")