
PreCharge_CabinLights_Buzzer_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008aa8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  08008b68  08008b68  00018b68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ff4  08008ff4  00020260  2**0
                  CONTENTS
  4 .ARM          00000000  08008ff4  08008ff4  00020260  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008ff4  08008ff4  00020260  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ff4  08008ff4  00018ff4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ff8  08008ff8  00018ff8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000260  20000000  08008ffc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e8  20000260  0800925c  00020260  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000648  0800925c  00020648  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020260  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020288  2**0
                  CONTENTS, READONLY
 13 .debug_info   000089ad  00000000  00000000  000202cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001676  00000000  00000000  00028c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000830  00000000  00000000  0002a2f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000640  00000000  00000000  0002ab20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019cf2  00000000  00000000  0002b160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009ef0  00000000  00000000  00044e52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00092859  00000000  00000000  0004ed42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002ee4  00000000  00000000  000e159c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000090  00000000  00000000  000e4480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000260 	.word	0x20000260
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08008b50 	.word	0x08008b50

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000264 	.word	0x20000264
 8000104:	08008b50 	.word	0x08008b50

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fcdf 	bl	8001e00 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 fc2f 	bl	8001cb0 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fcd1 	bl	8001e00 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fcc7 	bl	8001e00 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fc57 	bl	8001d34 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fc4d 	bl	8001d34 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 fb59 	bl	8000b68 <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 fae5 	bl	8000a90 <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fb4b 	bl	8000b68 <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			; (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fb41 	bl	8000b68 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 faf1 	bl	8000adc <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fae7 	bl	8000adc <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_fadd>:
 800051c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800051e:	4647      	mov	r7, r8
 8000520:	46ce      	mov	lr, r9
 8000522:	024a      	lsls	r2, r1, #9
 8000524:	0243      	lsls	r3, r0, #9
 8000526:	0045      	lsls	r5, r0, #1
 8000528:	0fc4      	lsrs	r4, r0, #31
 800052a:	0a50      	lsrs	r0, r2, #9
 800052c:	4680      	mov	r8, r0
 800052e:	0048      	lsls	r0, r1, #1
 8000530:	0a5b      	lsrs	r3, r3, #9
 8000532:	0e00      	lsrs	r0, r0, #24
 8000534:	0992      	lsrs	r2, r2, #6
 8000536:	4694      	mov	ip, r2
 8000538:	b580      	push	{r7, lr}
 800053a:	001e      	movs	r6, r3
 800053c:	4681      	mov	r9, r0
 800053e:	0002      	movs	r2, r0
 8000540:	0e2d      	lsrs	r5, r5, #24
 8000542:	00df      	lsls	r7, r3, #3
 8000544:	0fc9      	lsrs	r1, r1, #31
 8000546:	428c      	cmp	r4, r1
 8000548:	d024      	beq.n	8000594 <__aeabi_fadd+0x78>
 800054a:	1a28      	subs	r0, r5, r0
 800054c:	2800      	cmp	r0, #0
 800054e:	dd0e      	ble.n	800056e <__aeabi_fadd+0x52>
 8000550:	2a00      	cmp	r2, #0
 8000552:	d13e      	bne.n	80005d2 <__aeabi_fadd+0xb6>
 8000554:	4662      	mov	r2, ip
 8000556:	2a00      	cmp	r2, #0
 8000558:	d100      	bne.n	800055c <__aeabi_fadd+0x40>
 800055a:	e0fd      	b.n	8000758 <__aeabi_fadd+0x23c>
 800055c:	1e42      	subs	r2, r0, #1
 800055e:	2801      	cmp	r0, #1
 8000560:	d100      	bne.n	8000564 <__aeabi_fadd+0x48>
 8000562:	e137      	b.n	80007d4 <__aeabi_fadd+0x2b8>
 8000564:	28ff      	cmp	r0, #255	; 0xff
 8000566:	d100      	bne.n	800056a <__aeabi_fadd+0x4e>
 8000568:	e0a9      	b.n	80006be <__aeabi_fadd+0x1a2>
 800056a:	0010      	movs	r0, r2
 800056c:	e039      	b.n	80005e2 <__aeabi_fadd+0xc6>
 800056e:	2800      	cmp	r0, #0
 8000570:	d063      	beq.n	800063a <__aeabi_fadd+0x11e>
 8000572:	464b      	mov	r3, r9
 8000574:	1b52      	subs	r2, r2, r5
 8000576:	2d00      	cmp	r5, #0
 8000578:	d000      	beq.n	800057c <__aeabi_fadd+0x60>
 800057a:	e0e0      	b.n	800073e <__aeabi_fadd+0x222>
 800057c:	2f00      	cmp	r7, #0
 800057e:	d100      	bne.n	8000582 <__aeabi_fadd+0x66>
 8000580:	e0ce      	b.n	8000720 <__aeabi_fadd+0x204>
 8000582:	1e53      	subs	r3, r2, #1
 8000584:	2a01      	cmp	r2, #1
 8000586:	d100      	bne.n	800058a <__aeabi_fadd+0x6e>
 8000588:	e155      	b.n	8000836 <__aeabi_fadd+0x31a>
 800058a:	2aff      	cmp	r2, #255	; 0xff
 800058c:	d100      	bne.n	8000590 <__aeabi_fadd+0x74>
 800058e:	e094      	b.n	80006ba <__aeabi_fadd+0x19e>
 8000590:	001a      	movs	r2, r3
 8000592:	e0d9      	b.n	8000748 <__aeabi_fadd+0x22c>
 8000594:	1a2a      	subs	r2, r5, r0
 8000596:	2a00      	cmp	r2, #0
 8000598:	dc00      	bgt.n	800059c <__aeabi_fadd+0x80>
 800059a:	e099      	b.n	80006d0 <__aeabi_fadd+0x1b4>
 800059c:	2800      	cmp	r0, #0
 800059e:	d062      	beq.n	8000666 <__aeabi_fadd+0x14a>
 80005a0:	2dff      	cmp	r5, #255	; 0xff
 80005a2:	d100      	bne.n	80005a6 <__aeabi_fadd+0x8a>
 80005a4:	e08b      	b.n	80006be <__aeabi_fadd+0x1a2>
 80005a6:	2380      	movs	r3, #128	; 0x80
 80005a8:	4661      	mov	r1, ip
 80005aa:	04db      	lsls	r3, r3, #19
 80005ac:	4319      	orrs	r1, r3
 80005ae:	468c      	mov	ip, r1
 80005b0:	2a1b      	cmp	r2, #27
 80005b2:	dc00      	bgt.n	80005b6 <__aeabi_fadd+0x9a>
 80005b4:	e0d2      	b.n	800075c <__aeabi_fadd+0x240>
 80005b6:	2301      	movs	r3, #1
 80005b8:	19db      	adds	r3, r3, r7
 80005ba:	015a      	lsls	r2, r3, #5
 80005bc:	d56a      	bpl.n	8000694 <__aeabi_fadd+0x178>
 80005be:	3501      	adds	r5, #1
 80005c0:	2dff      	cmp	r5, #255	; 0xff
 80005c2:	d05b      	beq.n	800067c <__aeabi_fadd+0x160>
 80005c4:	2201      	movs	r2, #1
 80005c6:	49a3      	ldr	r1, [pc, #652]	; (8000854 <__aeabi_fadd+0x338>)
 80005c8:	401a      	ands	r2, r3
 80005ca:	085b      	lsrs	r3, r3, #1
 80005cc:	400b      	ands	r3, r1
 80005ce:	4313      	orrs	r3, r2
 80005d0:	e01c      	b.n	800060c <__aeabi_fadd+0xf0>
 80005d2:	2dff      	cmp	r5, #255	; 0xff
 80005d4:	d100      	bne.n	80005d8 <__aeabi_fadd+0xbc>
 80005d6:	e072      	b.n	80006be <__aeabi_fadd+0x1a2>
 80005d8:	2380      	movs	r3, #128	; 0x80
 80005da:	4662      	mov	r2, ip
 80005dc:	04db      	lsls	r3, r3, #19
 80005de:	431a      	orrs	r2, r3
 80005e0:	4694      	mov	ip, r2
 80005e2:	281b      	cmp	r0, #27
 80005e4:	dc00      	bgt.n	80005e8 <__aeabi_fadd+0xcc>
 80005e6:	e090      	b.n	800070a <__aeabi_fadd+0x1ee>
 80005e8:	2301      	movs	r3, #1
 80005ea:	1afb      	subs	r3, r7, r3
 80005ec:	015a      	lsls	r2, r3, #5
 80005ee:	d551      	bpl.n	8000694 <__aeabi_fadd+0x178>
 80005f0:	019b      	lsls	r3, r3, #6
 80005f2:	099e      	lsrs	r6, r3, #6
 80005f4:	0030      	movs	r0, r6
 80005f6:	f002 fc23 	bl	8002e40 <__clzsi2>
 80005fa:	0033      	movs	r3, r6
 80005fc:	3805      	subs	r0, #5
 80005fe:	4083      	lsls	r3, r0
 8000600:	4285      	cmp	r5, r0
 8000602:	dc00      	bgt.n	8000606 <__aeabi_fadd+0xea>
 8000604:	e075      	b.n	80006f2 <__aeabi_fadd+0x1d6>
 8000606:	4a94      	ldr	r2, [pc, #592]	; (8000858 <__aeabi_fadd+0x33c>)
 8000608:	1a2d      	subs	r5, r5, r0
 800060a:	4013      	ands	r3, r2
 800060c:	075a      	lsls	r2, r3, #29
 800060e:	d004      	beq.n	800061a <__aeabi_fadd+0xfe>
 8000610:	220f      	movs	r2, #15
 8000612:	401a      	ands	r2, r3
 8000614:	2a04      	cmp	r2, #4
 8000616:	d000      	beq.n	800061a <__aeabi_fadd+0xfe>
 8000618:	3304      	adds	r3, #4
 800061a:	015a      	lsls	r2, r3, #5
 800061c:	d53c      	bpl.n	8000698 <__aeabi_fadd+0x17c>
 800061e:	1c68      	adds	r0, r5, #1
 8000620:	2dfe      	cmp	r5, #254	; 0xfe
 8000622:	d02b      	beq.n	800067c <__aeabi_fadd+0x160>
 8000624:	019b      	lsls	r3, r3, #6
 8000626:	0a5e      	lsrs	r6, r3, #9
 8000628:	b2c0      	uxtb	r0, r0
 800062a:	05c0      	lsls	r0, r0, #23
 800062c:	4330      	orrs	r0, r6
 800062e:	07e4      	lsls	r4, r4, #31
 8000630:	4320      	orrs	r0, r4
 8000632:	bcc0      	pop	{r6, r7}
 8000634:	46b9      	mov	r9, r7
 8000636:	46b0      	mov	r8, r6
 8000638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800063a:	20fe      	movs	r0, #254	; 0xfe
 800063c:	1c6a      	adds	r2, r5, #1
 800063e:	4210      	tst	r0, r2
 8000640:	d172      	bne.n	8000728 <__aeabi_fadd+0x20c>
 8000642:	2d00      	cmp	r5, #0
 8000644:	d000      	beq.n	8000648 <__aeabi_fadd+0x12c>
 8000646:	e0ae      	b.n	80007a6 <__aeabi_fadd+0x28a>
 8000648:	2f00      	cmp	r7, #0
 800064a:	d100      	bne.n	800064e <__aeabi_fadd+0x132>
 800064c:	e0ec      	b.n	8000828 <__aeabi_fadd+0x30c>
 800064e:	4663      	mov	r3, ip
 8000650:	2000      	movs	r0, #0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d0e9      	beq.n	800062a <__aeabi_fadd+0x10e>
 8000656:	1afb      	subs	r3, r7, r3
 8000658:	015a      	lsls	r2, r3, #5
 800065a:	d400      	bmi.n	800065e <__aeabi_fadd+0x142>
 800065c:	e0f3      	b.n	8000846 <__aeabi_fadd+0x32a>
 800065e:	4663      	mov	r3, ip
 8000660:	000c      	movs	r4, r1
 8000662:	1bdb      	subs	r3, r3, r7
 8000664:	e7d2      	b.n	800060c <__aeabi_fadd+0xf0>
 8000666:	4661      	mov	r1, ip
 8000668:	2900      	cmp	r1, #0
 800066a:	d05b      	beq.n	8000724 <__aeabi_fadd+0x208>
 800066c:	1e51      	subs	r1, r2, #1
 800066e:	2a01      	cmp	r2, #1
 8000670:	d100      	bne.n	8000674 <__aeabi_fadd+0x158>
 8000672:	e0a7      	b.n	80007c4 <__aeabi_fadd+0x2a8>
 8000674:	2aff      	cmp	r2, #255	; 0xff
 8000676:	d022      	beq.n	80006be <__aeabi_fadd+0x1a2>
 8000678:	000a      	movs	r2, r1
 800067a:	e799      	b.n	80005b0 <__aeabi_fadd+0x94>
 800067c:	20ff      	movs	r0, #255	; 0xff
 800067e:	2600      	movs	r6, #0
 8000680:	e7d3      	b.n	800062a <__aeabi_fadd+0x10e>
 8000682:	21fe      	movs	r1, #254	; 0xfe
 8000684:	1c6a      	adds	r2, r5, #1
 8000686:	4211      	tst	r1, r2
 8000688:	d073      	beq.n	8000772 <__aeabi_fadd+0x256>
 800068a:	2aff      	cmp	r2, #255	; 0xff
 800068c:	d0f6      	beq.n	800067c <__aeabi_fadd+0x160>
 800068e:	0015      	movs	r5, r2
 8000690:	4467      	add	r7, ip
 8000692:	087b      	lsrs	r3, r7, #1
 8000694:	075a      	lsls	r2, r3, #29
 8000696:	d1bb      	bne.n	8000610 <__aeabi_fadd+0xf4>
 8000698:	08db      	lsrs	r3, r3, #3
 800069a:	2dff      	cmp	r5, #255	; 0xff
 800069c:	d00f      	beq.n	80006be <__aeabi_fadd+0x1a2>
 800069e:	025b      	lsls	r3, r3, #9
 80006a0:	0a5e      	lsrs	r6, r3, #9
 80006a2:	b2e8      	uxtb	r0, r5
 80006a4:	e7c1      	b.n	800062a <__aeabi_fadd+0x10e>
 80006a6:	4662      	mov	r2, ip
 80006a8:	2a00      	cmp	r2, #0
 80006aa:	d008      	beq.n	80006be <__aeabi_fadd+0x1a2>
 80006ac:	2280      	movs	r2, #128	; 0x80
 80006ae:	03d2      	lsls	r2, r2, #15
 80006b0:	4213      	tst	r3, r2
 80006b2:	d004      	beq.n	80006be <__aeabi_fadd+0x1a2>
 80006b4:	4640      	mov	r0, r8
 80006b6:	4210      	tst	r0, r2
 80006b8:	d101      	bne.n	80006be <__aeabi_fadd+0x1a2>
 80006ba:	000c      	movs	r4, r1
 80006bc:	4643      	mov	r3, r8
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d0dc      	beq.n	800067c <__aeabi_fadd+0x160>
 80006c2:	2680      	movs	r6, #128	; 0x80
 80006c4:	03f6      	lsls	r6, r6, #15
 80006c6:	431e      	orrs	r6, r3
 80006c8:	0276      	lsls	r6, r6, #9
 80006ca:	20ff      	movs	r0, #255	; 0xff
 80006cc:	0a76      	lsrs	r6, r6, #9
 80006ce:	e7ac      	b.n	800062a <__aeabi_fadd+0x10e>
 80006d0:	2a00      	cmp	r2, #0
 80006d2:	d0d6      	beq.n	8000682 <__aeabi_fadd+0x166>
 80006d4:	1b42      	subs	r2, r0, r5
 80006d6:	2d00      	cmp	r5, #0
 80006d8:	d05c      	beq.n	8000794 <__aeabi_fadd+0x278>
 80006da:	28ff      	cmp	r0, #255	; 0xff
 80006dc:	d0ee      	beq.n	80006bc <__aeabi_fadd+0x1a0>
 80006de:	2380      	movs	r3, #128	; 0x80
 80006e0:	04db      	lsls	r3, r3, #19
 80006e2:	431f      	orrs	r7, r3
 80006e4:	2a1b      	cmp	r2, #27
 80006e6:	dc00      	bgt.n	80006ea <__aeabi_fadd+0x1ce>
 80006e8:	e082      	b.n	80007f0 <__aeabi_fadd+0x2d4>
 80006ea:	2301      	movs	r3, #1
 80006ec:	464d      	mov	r5, r9
 80006ee:	4463      	add	r3, ip
 80006f0:	e763      	b.n	80005ba <__aeabi_fadd+0x9e>
 80006f2:	2220      	movs	r2, #32
 80006f4:	1b40      	subs	r0, r0, r5
 80006f6:	3001      	adds	r0, #1
 80006f8:	1a12      	subs	r2, r2, r0
 80006fa:	0019      	movs	r1, r3
 80006fc:	4093      	lsls	r3, r2
 80006fe:	40c1      	lsrs	r1, r0
 8000700:	1e5a      	subs	r2, r3, #1
 8000702:	4193      	sbcs	r3, r2
 8000704:	2500      	movs	r5, #0
 8000706:	430b      	orrs	r3, r1
 8000708:	e780      	b.n	800060c <__aeabi_fadd+0xf0>
 800070a:	2320      	movs	r3, #32
 800070c:	4661      	mov	r1, ip
 800070e:	1a1b      	subs	r3, r3, r0
 8000710:	4099      	lsls	r1, r3
 8000712:	4662      	mov	r2, ip
 8000714:	000b      	movs	r3, r1
 8000716:	40c2      	lsrs	r2, r0
 8000718:	1e59      	subs	r1, r3, #1
 800071a:	418b      	sbcs	r3, r1
 800071c:	4313      	orrs	r3, r2
 800071e:	e764      	b.n	80005ea <__aeabi_fadd+0xce>
 8000720:	000c      	movs	r4, r1
 8000722:	4643      	mov	r3, r8
 8000724:	0015      	movs	r5, r2
 8000726:	e7b8      	b.n	800069a <__aeabi_fadd+0x17e>
 8000728:	4663      	mov	r3, ip
 800072a:	1afe      	subs	r6, r7, r3
 800072c:	0173      	lsls	r3, r6, #5
 800072e:	d445      	bmi.n	80007bc <__aeabi_fadd+0x2a0>
 8000730:	2e00      	cmp	r6, #0
 8000732:	d000      	beq.n	8000736 <__aeabi_fadd+0x21a>
 8000734:	e75e      	b.n	80005f4 <__aeabi_fadd+0xd8>
 8000736:	2400      	movs	r4, #0
 8000738:	2000      	movs	r0, #0
 800073a:	2600      	movs	r6, #0
 800073c:	e775      	b.n	800062a <__aeabi_fadd+0x10e>
 800073e:	2bff      	cmp	r3, #255	; 0xff
 8000740:	d0bb      	beq.n	80006ba <__aeabi_fadd+0x19e>
 8000742:	2380      	movs	r3, #128	; 0x80
 8000744:	04db      	lsls	r3, r3, #19
 8000746:	431f      	orrs	r7, r3
 8000748:	2a1b      	cmp	r2, #27
 800074a:	dd47      	ble.n	80007dc <__aeabi_fadd+0x2c0>
 800074c:	2301      	movs	r3, #1
 800074e:	4662      	mov	r2, ip
 8000750:	000c      	movs	r4, r1
 8000752:	464d      	mov	r5, r9
 8000754:	1ad3      	subs	r3, r2, r3
 8000756:	e749      	b.n	80005ec <__aeabi_fadd+0xd0>
 8000758:	0005      	movs	r5, r0
 800075a:	e79e      	b.n	800069a <__aeabi_fadd+0x17e>
 800075c:	4661      	mov	r1, ip
 800075e:	2320      	movs	r3, #32
 8000760:	40d1      	lsrs	r1, r2
 8000762:	1a9b      	subs	r3, r3, r2
 8000764:	4662      	mov	r2, ip
 8000766:	409a      	lsls	r2, r3
 8000768:	0013      	movs	r3, r2
 800076a:	1e5a      	subs	r2, r3, #1
 800076c:	4193      	sbcs	r3, r2
 800076e:	430b      	orrs	r3, r1
 8000770:	e722      	b.n	80005b8 <__aeabi_fadd+0x9c>
 8000772:	2d00      	cmp	r5, #0
 8000774:	d146      	bne.n	8000804 <__aeabi_fadd+0x2e8>
 8000776:	2f00      	cmp	r7, #0
 8000778:	d062      	beq.n	8000840 <__aeabi_fadd+0x324>
 800077a:	4663      	mov	r3, ip
 800077c:	2000      	movs	r0, #0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d100      	bne.n	8000784 <__aeabi_fadd+0x268>
 8000782:	e752      	b.n	800062a <__aeabi_fadd+0x10e>
 8000784:	003b      	movs	r3, r7
 8000786:	4463      	add	r3, ip
 8000788:	015a      	lsls	r2, r3, #5
 800078a:	d583      	bpl.n	8000694 <__aeabi_fadd+0x178>
 800078c:	4a32      	ldr	r2, [pc, #200]	; (8000858 <__aeabi_fadd+0x33c>)
 800078e:	3501      	adds	r5, #1
 8000790:	4013      	ands	r3, r2
 8000792:	e77f      	b.n	8000694 <__aeabi_fadd+0x178>
 8000794:	2f00      	cmp	r7, #0
 8000796:	d0c4      	beq.n	8000722 <__aeabi_fadd+0x206>
 8000798:	1e53      	subs	r3, r2, #1
 800079a:	2a01      	cmp	r2, #1
 800079c:	d012      	beq.n	80007c4 <__aeabi_fadd+0x2a8>
 800079e:	2aff      	cmp	r2, #255	; 0xff
 80007a0:	d08c      	beq.n	80006bc <__aeabi_fadd+0x1a0>
 80007a2:	001a      	movs	r2, r3
 80007a4:	e79e      	b.n	80006e4 <__aeabi_fadd+0x1c8>
 80007a6:	2f00      	cmp	r7, #0
 80007a8:	d000      	beq.n	80007ac <__aeabi_fadd+0x290>
 80007aa:	e77c      	b.n	80006a6 <__aeabi_fadd+0x18a>
 80007ac:	4663      	mov	r3, ip
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d183      	bne.n	80006ba <__aeabi_fadd+0x19e>
 80007b2:	2680      	movs	r6, #128	; 0x80
 80007b4:	2400      	movs	r4, #0
 80007b6:	20ff      	movs	r0, #255	; 0xff
 80007b8:	03f6      	lsls	r6, r6, #15
 80007ba:	e736      	b.n	800062a <__aeabi_fadd+0x10e>
 80007bc:	4663      	mov	r3, ip
 80007be:	000c      	movs	r4, r1
 80007c0:	1bde      	subs	r6, r3, r7
 80007c2:	e717      	b.n	80005f4 <__aeabi_fadd+0xd8>
 80007c4:	003b      	movs	r3, r7
 80007c6:	4463      	add	r3, ip
 80007c8:	2501      	movs	r5, #1
 80007ca:	015a      	lsls	r2, r3, #5
 80007cc:	d400      	bmi.n	80007d0 <__aeabi_fadd+0x2b4>
 80007ce:	e761      	b.n	8000694 <__aeabi_fadd+0x178>
 80007d0:	2502      	movs	r5, #2
 80007d2:	e6f7      	b.n	80005c4 <__aeabi_fadd+0xa8>
 80007d4:	4663      	mov	r3, ip
 80007d6:	2501      	movs	r5, #1
 80007d8:	1afb      	subs	r3, r7, r3
 80007da:	e707      	b.n	80005ec <__aeabi_fadd+0xd0>
 80007dc:	2320      	movs	r3, #32
 80007de:	1a9b      	subs	r3, r3, r2
 80007e0:	0038      	movs	r0, r7
 80007e2:	409f      	lsls	r7, r3
 80007e4:	003b      	movs	r3, r7
 80007e6:	40d0      	lsrs	r0, r2
 80007e8:	1e5a      	subs	r2, r3, #1
 80007ea:	4193      	sbcs	r3, r2
 80007ec:	4303      	orrs	r3, r0
 80007ee:	e7ae      	b.n	800074e <__aeabi_fadd+0x232>
 80007f0:	2320      	movs	r3, #32
 80007f2:	1a9b      	subs	r3, r3, r2
 80007f4:	0039      	movs	r1, r7
 80007f6:	409f      	lsls	r7, r3
 80007f8:	003b      	movs	r3, r7
 80007fa:	40d1      	lsrs	r1, r2
 80007fc:	1e5a      	subs	r2, r3, #1
 80007fe:	4193      	sbcs	r3, r2
 8000800:	430b      	orrs	r3, r1
 8000802:	e773      	b.n	80006ec <__aeabi_fadd+0x1d0>
 8000804:	2f00      	cmp	r7, #0
 8000806:	d100      	bne.n	800080a <__aeabi_fadd+0x2ee>
 8000808:	e758      	b.n	80006bc <__aeabi_fadd+0x1a0>
 800080a:	4662      	mov	r2, ip
 800080c:	2a00      	cmp	r2, #0
 800080e:	d100      	bne.n	8000812 <__aeabi_fadd+0x2f6>
 8000810:	e755      	b.n	80006be <__aeabi_fadd+0x1a2>
 8000812:	2280      	movs	r2, #128	; 0x80
 8000814:	03d2      	lsls	r2, r2, #15
 8000816:	4213      	tst	r3, r2
 8000818:	d100      	bne.n	800081c <__aeabi_fadd+0x300>
 800081a:	e750      	b.n	80006be <__aeabi_fadd+0x1a2>
 800081c:	4641      	mov	r1, r8
 800081e:	4211      	tst	r1, r2
 8000820:	d000      	beq.n	8000824 <__aeabi_fadd+0x308>
 8000822:	e74c      	b.n	80006be <__aeabi_fadd+0x1a2>
 8000824:	4643      	mov	r3, r8
 8000826:	e74a      	b.n	80006be <__aeabi_fadd+0x1a2>
 8000828:	4663      	mov	r3, ip
 800082a:	2b00      	cmp	r3, #0
 800082c:	d083      	beq.n	8000736 <__aeabi_fadd+0x21a>
 800082e:	000c      	movs	r4, r1
 8000830:	4646      	mov	r6, r8
 8000832:	2000      	movs	r0, #0
 8000834:	e6f9      	b.n	800062a <__aeabi_fadd+0x10e>
 8000836:	4663      	mov	r3, ip
 8000838:	000c      	movs	r4, r1
 800083a:	1bdb      	subs	r3, r3, r7
 800083c:	3501      	adds	r5, #1
 800083e:	e6d5      	b.n	80005ec <__aeabi_fadd+0xd0>
 8000840:	4646      	mov	r6, r8
 8000842:	2000      	movs	r0, #0
 8000844:	e6f1      	b.n	800062a <__aeabi_fadd+0x10e>
 8000846:	2b00      	cmp	r3, #0
 8000848:	d000      	beq.n	800084c <__aeabi_fadd+0x330>
 800084a:	e723      	b.n	8000694 <__aeabi_fadd+0x178>
 800084c:	2400      	movs	r4, #0
 800084e:	2600      	movs	r6, #0
 8000850:	e6eb      	b.n	800062a <__aeabi_fadd+0x10e>
 8000852:	46c0      	nop			; (mov r8, r8)
 8000854:	7dffffff 	.word	0x7dffffff
 8000858:	fbffffff 	.word	0xfbffffff

0800085c <__aeabi_fdiv>:
 800085c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800085e:	464f      	mov	r7, r9
 8000860:	4646      	mov	r6, r8
 8000862:	46d6      	mov	lr, sl
 8000864:	0245      	lsls	r5, r0, #9
 8000866:	b5c0      	push	{r6, r7, lr}
 8000868:	0047      	lsls	r7, r0, #1
 800086a:	1c0c      	adds	r4, r1, #0
 800086c:	0a6d      	lsrs	r5, r5, #9
 800086e:	0e3f      	lsrs	r7, r7, #24
 8000870:	0fc6      	lsrs	r6, r0, #31
 8000872:	2f00      	cmp	r7, #0
 8000874:	d100      	bne.n	8000878 <__aeabi_fdiv+0x1c>
 8000876:	e06f      	b.n	8000958 <__aeabi_fdiv+0xfc>
 8000878:	2fff      	cmp	r7, #255	; 0xff
 800087a:	d100      	bne.n	800087e <__aeabi_fdiv+0x22>
 800087c:	e074      	b.n	8000968 <__aeabi_fdiv+0x10c>
 800087e:	2300      	movs	r3, #0
 8000880:	2280      	movs	r2, #128	; 0x80
 8000882:	4699      	mov	r9, r3
 8000884:	469a      	mov	sl, r3
 8000886:	00ed      	lsls	r5, r5, #3
 8000888:	04d2      	lsls	r2, r2, #19
 800088a:	4315      	orrs	r5, r2
 800088c:	3f7f      	subs	r7, #127	; 0x7f
 800088e:	0263      	lsls	r3, r4, #9
 8000890:	0a5b      	lsrs	r3, r3, #9
 8000892:	4698      	mov	r8, r3
 8000894:	0063      	lsls	r3, r4, #1
 8000896:	0e1b      	lsrs	r3, r3, #24
 8000898:	0fe4      	lsrs	r4, r4, #31
 800089a:	2b00      	cmp	r3, #0
 800089c:	d04d      	beq.n	800093a <__aeabi_fdiv+0xde>
 800089e:	2bff      	cmp	r3, #255	; 0xff
 80008a0:	d045      	beq.n	800092e <__aeabi_fdiv+0xd2>
 80008a2:	4642      	mov	r2, r8
 80008a4:	2180      	movs	r1, #128	; 0x80
 80008a6:	00d2      	lsls	r2, r2, #3
 80008a8:	04c9      	lsls	r1, r1, #19
 80008aa:	4311      	orrs	r1, r2
 80008ac:	4688      	mov	r8, r1
 80008ae:	2200      	movs	r2, #0
 80008b0:	3b7f      	subs	r3, #127	; 0x7f
 80008b2:	0031      	movs	r1, r6
 80008b4:	1aff      	subs	r7, r7, r3
 80008b6:	464b      	mov	r3, r9
 80008b8:	4061      	eors	r1, r4
 80008ba:	b2c9      	uxtb	r1, r1
 80008bc:	2b0f      	cmp	r3, #15
 80008be:	d900      	bls.n	80008c2 <__aeabi_fdiv+0x66>
 80008c0:	e0b8      	b.n	8000a34 <__aeabi_fdiv+0x1d8>
 80008c2:	4870      	ldr	r0, [pc, #448]	; (8000a84 <__aeabi_fdiv+0x228>)
 80008c4:	009b      	lsls	r3, r3, #2
 80008c6:	58c3      	ldr	r3, [r0, r3]
 80008c8:	469f      	mov	pc, r3
 80008ca:	2300      	movs	r3, #0
 80008cc:	4698      	mov	r8, r3
 80008ce:	0026      	movs	r6, r4
 80008d0:	4645      	mov	r5, r8
 80008d2:	4692      	mov	sl, r2
 80008d4:	4653      	mov	r3, sl
 80008d6:	2b02      	cmp	r3, #2
 80008d8:	d100      	bne.n	80008dc <__aeabi_fdiv+0x80>
 80008da:	e08d      	b.n	80009f8 <__aeabi_fdiv+0x19c>
 80008dc:	2b03      	cmp	r3, #3
 80008de:	d100      	bne.n	80008e2 <__aeabi_fdiv+0x86>
 80008e0:	e0a1      	b.n	8000a26 <__aeabi_fdiv+0x1ca>
 80008e2:	2b01      	cmp	r3, #1
 80008e4:	d018      	beq.n	8000918 <__aeabi_fdiv+0xbc>
 80008e6:	003b      	movs	r3, r7
 80008e8:	337f      	adds	r3, #127	; 0x7f
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	dd6d      	ble.n	80009ca <__aeabi_fdiv+0x16e>
 80008ee:	076a      	lsls	r2, r5, #29
 80008f0:	d004      	beq.n	80008fc <__aeabi_fdiv+0xa0>
 80008f2:	220f      	movs	r2, #15
 80008f4:	402a      	ands	r2, r5
 80008f6:	2a04      	cmp	r2, #4
 80008f8:	d000      	beq.n	80008fc <__aeabi_fdiv+0xa0>
 80008fa:	3504      	adds	r5, #4
 80008fc:	012a      	lsls	r2, r5, #4
 80008fe:	d503      	bpl.n	8000908 <__aeabi_fdiv+0xac>
 8000900:	4b61      	ldr	r3, [pc, #388]	; (8000a88 <__aeabi_fdiv+0x22c>)
 8000902:	401d      	ands	r5, r3
 8000904:	003b      	movs	r3, r7
 8000906:	3380      	adds	r3, #128	; 0x80
 8000908:	2bfe      	cmp	r3, #254	; 0xfe
 800090a:	dd00      	ble.n	800090e <__aeabi_fdiv+0xb2>
 800090c:	e074      	b.n	80009f8 <__aeabi_fdiv+0x19c>
 800090e:	01aa      	lsls	r2, r5, #6
 8000910:	0a52      	lsrs	r2, r2, #9
 8000912:	b2d8      	uxtb	r0, r3
 8000914:	e002      	b.n	800091c <__aeabi_fdiv+0xc0>
 8000916:	000e      	movs	r6, r1
 8000918:	2000      	movs	r0, #0
 800091a:	2200      	movs	r2, #0
 800091c:	05c0      	lsls	r0, r0, #23
 800091e:	07f6      	lsls	r6, r6, #31
 8000920:	4310      	orrs	r0, r2
 8000922:	4330      	orrs	r0, r6
 8000924:	bce0      	pop	{r5, r6, r7}
 8000926:	46ba      	mov	sl, r7
 8000928:	46b1      	mov	r9, r6
 800092a:	46a8      	mov	r8, r5
 800092c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800092e:	4643      	mov	r3, r8
 8000930:	2b00      	cmp	r3, #0
 8000932:	d13f      	bne.n	80009b4 <__aeabi_fdiv+0x158>
 8000934:	2202      	movs	r2, #2
 8000936:	3fff      	subs	r7, #255	; 0xff
 8000938:	e003      	b.n	8000942 <__aeabi_fdiv+0xe6>
 800093a:	4643      	mov	r3, r8
 800093c:	2b00      	cmp	r3, #0
 800093e:	d12d      	bne.n	800099c <__aeabi_fdiv+0x140>
 8000940:	2201      	movs	r2, #1
 8000942:	0031      	movs	r1, r6
 8000944:	464b      	mov	r3, r9
 8000946:	4061      	eors	r1, r4
 8000948:	b2c9      	uxtb	r1, r1
 800094a:	4313      	orrs	r3, r2
 800094c:	2b0f      	cmp	r3, #15
 800094e:	d838      	bhi.n	80009c2 <__aeabi_fdiv+0x166>
 8000950:	484e      	ldr	r0, [pc, #312]	; (8000a8c <__aeabi_fdiv+0x230>)
 8000952:	009b      	lsls	r3, r3, #2
 8000954:	58c3      	ldr	r3, [r0, r3]
 8000956:	469f      	mov	pc, r3
 8000958:	2d00      	cmp	r5, #0
 800095a:	d113      	bne.n	8000984 <__aeabi_fdiv+0x128>
 800095c:	2304      	movs	r3, #4
 800095e:	4699      	mov	r9, r3
 8000960:	3b03      	subs	r3, #3
 8000962:	2700      	movs	r7, #0
 8000964:	469a      	mov	sl, r3
 8000966:	e792      	b.n	800088e <__aeabi_fdiv+0x32>
 8000968:	2d00      	cmp	r5, #0
 800096a:	d105      	bne.n	8000978 <__aeabi_fdiv+0x11c>
 800096c:	2308      	movs	r3, #8
 800096e:	4699      	mov	r9, r3
 8000970:	3b06      	subs	r3, #6
 8000972:	27ff      	movs	r7, #255	; 0xff
 8000974:	469a      	mov	sl, r3
 8000976:	e78a      	b.n	800088e <__aeabi_fdiv+0x32>
 8000978:	230c      	movs	r3, #12
 800097a:	4699      	mov	r9, r3
 800097c:	3b09      	subs	r3, #9
 800097e:	27ff      	movs	r7, #255	; 0xff
 8000980:	469a      	mov	sl, r3
 8000982:	e784      	b.n	800088e <__aeabi_fdiv+0x32>
 8000984:	0028      	movs	r0, r5
 8000986:	f002 fa5b 	bl	8002e40 <__clzsi2>
 800098a:	2776      	movs	r7, #118	; 0x76
 800098c:	1f43      	subs	r3, r0, #5
 800098e:	409d      	lsls	r5, r3
 8000990:	2300      	movs	r3, #0
 8000992:	427f      	negs	r7, r7
 8000994:	4699      	mov	r9, r3
 8000996:	469a      	mov	sl, r3
 8000998:	1a3f      	subs	r7, r7, r0
 800099a:	e778      	b.n	800088e <__aeabi_fdiv+0x32>
 800099c:	4640      	mov	r0, r8
 800099e:	f002 fa4f 	bl	8002e40 <__clzsi2>
 80009a2:	4642      	mov	r2, r8
 80009a4:	1f43      	subs	r3, r0, #5
 80009a6:	409a      	lsls	r2, r3
 80009a8:	2376      	movs	r3, #118	; 0x76
 80009aa:	425b      	negs	r3, r3
 80009ac:	4690      	mov	r8, r2
 80009ae:	1a1b      	subs	r3, r3, r0
 80009b0:	2200      	movs	r2, #0
 80009b2:	e77e      	b.n	80008b2 <__aeabi_fdiv+0x56>
 80009b4:	2303      	movs	r3, #3
 80009b6:	464a      	mov	r2, r9
 80009b8:	431a      	orrs	r2, r3
 80009ba:	4691      	mov	r9, r2
 80009bc:	33fc      	adds	r3, #252	; 0xfc
 80009be:	2203      	movs	r2, #3
 80009c0:	e777      	b.n	80008b2 <__aeabi_fdiv+0x56>
 80009c2:	000e      	movs	r6, r1
 80009c4:	20ff      	movs	r0, #255	; 0xff
 80009c6:	2200      	movs	r2, #0
 80009c8:	e7a8      	b.n	800091c <__aeabi_fdiv+0xc0>
 80009ca:	2201      	movs	r2, #1
 80009cc:	1ad3      	subs	r3, r2, r3
 80009ce:	2b1b      	cmp	r3, #27
 80009d0:	dca2      	bgt.n	8000918 <__aeabi_fdiv+0xbc>
 80009d2:	379e      	adds	r7, #158	; 0x9e
 80009d4:	002a      	movs	r2, r5
 80009d6:	40bd      	lsls	r5, r7
 80009d8:	40da      	lsrs	r2, r3
 80009da:	1e6b      	subs	r3, r5, #1
 80009dc:	419d      	sbcs	r5, r3
 80009de:	4315      	orrs	r5, r2
 80009e0:	076a      	lsls	r2, r5, #29
 80009e2:	d004      	beq.n	80009ee <__aeabi_fdiv+0x192>
 80009e4:	220f      	movs	r2, #15
 80009e6:	402a      	ands	r2, r5
 80009e8:	2a04      	cmp	r2, #4
 80009ea:	d000      	beq.n	80009ee <__aeabi_fdiv+0x192>
 80009ec:	3504      	adds	r5, #4
 80009ee:	016a      	lsls	r2, r5, #5
 80009f0:	d544      	bpl.n	8000a7c <__aeabi_fdiv+0x220>
 80009f2:	2001      	movs	r0, #1
 80009f4:	2200      	movs	r2, #0
 80009f6:	e791      	b.n	800091c <__aeabi_fdiv+0xc0>
 80009f8:	20ff      	movs	r0, #255	; 0xff
 80009fa:	2200      	movs	r2, #0
 80009fc:	e78e      	b.n	800091c <__aeabi_fdiv+0xc0>
 80009fe:	2280      	movs	r2, #128	; 0x80
 8000a00:	2600      	movs	r6, #0
 8000a02:	20ff      	movs	r0, #255	; 0xff
 8000a04:	03d2      	lsls	r2, r2, #15
 8000a06:	e789      	b.n	800091c <__aeabi_fdiv+0xc0>
 8000a08:	2300      	movs	r3, #0
 8000a0a:	4698      	mov	r8, r3
 8000a0c:	2280      	movs	r2, #128	; 0x80
 8000a0e:	03d2      	lsls	r2, r2, #15
 8000a10:	4215      	tst	r5, r2
 8000a12:	d008      	beq.n	8000a26 <__aeabi_fdiv+0x1ca>
 8000a14:	4643      	mov	r3, r8
 8000a16:	4213      	tst	r3, r2
 8000a18:	d105      	bne.n	8000a26 <__aeabi_fdiv+0x1ca>
 8000a1a:	431a      	orrs	r2, r3
 8000a1c:	0252      	lsls	r2, r2, #9
 8000a1e:	0026      	movs	r6, r4
 8000a20:	20ff      	movs	r0, #255	; 0xff
 8000a22:	0a52      	lsrs	r2, r2, #9
 8000a24:	e77a      	b.n	800091c <__aeabi_fdiv+0xc0>
 8000a26:	2280      	movs	r2, #128	; 0x80
 8000a28:	03d2      	lsls	r2, r2, #15
 8000a2a:	432a      	orrs	r2, r5
 8000a2c:	0252      	lsls	r2, r2, #9
 8000a2e:	20ff      	movs	r0, #255	; 0xff
 8000a30:	0a52      	lsrs	r2, r2, #9
 8000a32:	e773      	b.n	800091c <__aeabi_fdiv+0xc0>
 8000a34:	4642      	mov	r2, r8
 8000a36:	016b      	lsls	r3, r5, #5
 8000a38:	0155      	lsls	r5, r2, #5
 8000a3a:	42ab      	cmp	r3, r5
 8000a3c:	d21a      	bcs.n	8000a74 <__aeabi_fdiv+0x218>
 8000a3e:	201b      	movs	r0, #27
 8000a40:	2200      	movs	r2, #0
 8000a42:	3f01      	subs	r7, #1
 8000a44:	2601      	movs	r6, #1
 8000a46:	001c      	movs	r4, r3
 8000a48:	0052      	lsls	r2, r2, #1
 8000a4a:	005b      	lsls	r3, r3, #1
 8000a4c:	2c00      	cmp	r4, #0
 8000a4e:	db01      	blt.n	8000a54 <__aeabi_fdiv+0x1f8>
 8000a50:	429d      	cmp	r5, r3
 8000a52:	d801      	bhi.n	8000a58 <__aeabi_fdiv+0x1fc>
 8000a54:	1b5b      	subs	r3, r3, r5
 8000a56:	4332      	orrs	r2, r6
 8000a58:	3801      	subs	r0, #1
 8000a5a:	2800      	cmp	r0, #0
 8000a5c:	d1f3      	bne.n	8000a46 <__aeabi_fdiv+0x1ea>
 8000a5e:	1e58      	subs	r0, r3, #1
 8000a60:	4183      	sbcs	r3, r0
 8000a62:	4313      	orrs	r3, r2
 8000a64:	001d      	movs	r5, r3
 8000a66:	003b      	movs	r3, r7
 8000a68:	337f      	adds	r3, #127	; 0x7f
 8000a6a:	000e      	movs	r6, r1
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	dd00      	ble.n	8000a72 <__aeabi_fdiv+0x216>
 8000a70:	e73d      	b.n	80008ee <__aeabi_fdiv+0x92>
 8000a72:	e7aa      	b.n	80009ca <__aeabi_fdiv+0x16e>
 8000a74:	201a      	movs	r0, #26
 8000a76:	2201      	movs	r2, #1
 8000a78:	1b5b      	subs	r3, r3, r5
 8000a7a:	e7e3      	b.n	8000a44 <__aeabi_fdiv+0x1e8>
 8000a7c:	01aa      	lsls	r2, r5, #6
 8000a7e:	2000      	movs	r0, #0
 8000a80:	0a52      	lsrs	r2, r2, #9
 8000a82:	e74b      	b.n	800091c <__aeabi_fdiv+0xc0>
 8000a84:	08008b88 	.word	0x08008b88
 8000a88:	f7ffffff 	.word	0xf7ffffff
 8000a8c:	08008bc8 	.word	0x08008bc8

08000a90 <__eqsf2>:
 8000a90:	b570      	push	{r4, r5, r6, lr}
 8000a92:	0042      	lsls	r2, r0, #1
 8000a94:	0245      	lsls	r5, r0, #9
 8000a96:	024e      	lsls	r6, r1, #9
 8000a98:	004c      	lsls	r4, r1, #1
 8000a9a:	0fc3      	lsrs	r3, r0, #31
 8000a9c:	0a6d      	lsrs	r5, r5, #9
 8000a9e:	2001      	movs	r0, #1
 8000aa0:	0e12      	lsrs	r2, r2, #24
 8000aa2:	0a76      	lsrs	r6, r6, #9
 8000aa4:	0e24      	lsrs	r4, r4, #24
 8000aa6:	0fc9      	lsrs	r1, r1, #31
 8000aa8:	2aff      	cmp	r2, #255	; 0xff
 8000aaa:	d006      	beq.n	8000aba <__eqsf2+0x2a>
 8000aac:	2cff      	cmp	r4, #255	; 0xff
 8000aae:	d003      	beq.n	8000ab8 <__eqsf2+0x28>
 8000ab0:	42a2      	cmp	r2, r4
 8000ab2:	d101      	bne.n	8000ab8 <__eqsf2+0x28>
 8000ab4:	42b5      	cmp	r5, r6
 8000ab6:	d006      	beq.n	8000ac6 <__eqsf2+0x36>
 8000ab8:	bd70      	pop	{r4, r5, r6, pc}
 8000aba:	2d00      	cmp	r5, #0
 8000abc:	d1fc      	bne.n	8000ab8 <__eqsf2+0x28>
 8000abe:	2cff      	cmp	r4, #255	; 0xff
 8000ac0:	d1fa      	bne.n	8000ab8 <__eqsf2+0x28>
 8000ac2:	2e00      	cmp	r6, #0
 8000ac4:	d1f8      	bne.n	8000ab8 <__eqsf2+0x28>
 8000ac6:	428b      	cmp	r3, r1
 8000ac8:	d006      	beq.n	8000ad8 <__eqsf2+0x48>
 8000aca:	2001      	movs	r0, #1
 8000acc:	2a00      	cmp	r2, #0
 8000ace:	d1f3      	bne.n	8000ab8 <__eqsf2+0x28>
 8000ad0:	0028      	movs	r0, r5
 8000ad2:	1e43      	subs	r3, r0, #1
 8000ad4:	4198      	sbcs	r0, r3
 8000ad6:	e7ef      	b.n	8000ab8 <__eqsf2+0x28>
 8000ad8:	2000      	movs	r0, #0
 8000ada:	e7ed      	b.n	8000ab8 <__eqsf2+0x28>

08000adc <__gesf2>:
 8000adc:	b570      	push	{r4, r5, r6, lr}
 8000ade:	0042      	lsls	r2, r0, #1
 8000ae0:	0245      	lsls	r5, r0, #9
 8000ae2:	024e      	lsls	r6, r1, #9
 8000ae4:	004c      	lsls	r4, r1, #1
 8000ae6:	0fc3      	lsrs	r3, r0, #31
 8000ae8:	0a6d      	lsrs	r5, r5, #9
 8000aea:	0e12      	lsrs	r2, r2, #24
 8000aec:	0a76      	lsrs	r6, r6, #9
 8000aee:	0e24      	lsrs	r4, r4, #24
 8000af0:	0fc8      	lsrs	r0, r1, #31
 8000af2:	2aff      	cmp	r2, #255	; 0xff
 8000af4:	d01b      	beq.n	8000b2e <__gesf2+0x52>
 8000af6:	2cff      	cmp	r4, #255	; 0xff
 8000af8:	d00e      	beq.n	8000b18 <__gesf2+0x3c>
 8000afa:	2a00      	cmp	r2, #0
 8000afc:	d11b      	bne.n	8000b36 <__gesf2+0x5a>
 8000afe:	2c00      	cmp	r4, #0
 8000b00:	d101      	bne.n	8000b06 <__gesf2+0x2a>
 8000b02:	2e00      	cmp	r6, #0
 8000b04:	d01c      	beq.n	8000b40 <__gesf2+0x64>
 8000b06:	2d00      	cmp	r5, #0
 8000b08:	d00c      	beq.n	8000b24 <__gesf2+0x48>
 8000b0a:	4283      	cmp	r3, r0
 8000b0c:	d01c      	beq.n	8000b48 <__gesf2+0x6c>
 8000b0e:	2102      	movs	r1, #2
 8000b10:	1e58      	subs	r0, r3, #1
 8000b12:	4008      	ands	r0, r1
 8000b14:	3801      	subs	r0, #1
 8000b16:	bd70      	pop	{r4, r5, r6, pc}
 8000b18:	2e00      	cmp	r6, #0
 8000b1a:	d122      	bne.n	8000b62 <__gesf2+0x86>
 8000b1c:	2a00      	cmp	r2, #0
 8000b1e:	d1f4      	bne.n	8000b0a <__gesf2+0x2e>
 8000b20:	2d00      	cmp	r5, #0
 8000b22:	d1f2      	bne.n	8000b0a <__gesf2+0x2e>
 8000b24:	2800      	cmp	r0, #0
 8000b26:	d1f6      	bne.n	8000b16 <__gesf2+0x3a>
 8000b28:	2001      	movs	r0, #1
 8000b2a:	4240      	negs	r0, r0
 8000b2c:	e7f3      	b.n	8000b16 <__gesf2+0x3a>
 8000b2e:	2d00      	cmp	r5, #0
 8000b30:	d117      	bne.n	8000b62 <__gesf2+0x86>
 8000b32:	2cff      	cmp	r4, #255	; 0xff
 8000b34:	d0f0      	beq.n	8000b18 <__gesf2+0x3c>
 8000b36:	2c00      	cmp	r4, #0
 8000b38:	d1e7      	bne.n	8000b0a <__gesf2+0x2e>
 8000b3a:	2e00      	cmp	r6, #0
 8000b3c:	d1e5      	bne.n	8000b0a <__gesf2+0x2e>
 8000b3e:	e7e6      	b.n	8000b0e <__gesf2+0x32>
 8000b40:	2000      	movs	r0, #0
 8000b42:	2d00      	cmp	r5, #0
 8000b44:	d0e7      	beq.n	8000b16 <__gesf2+0x3a>
 8000b46:	e7e2      	b.n	8000b0e <__gesf2+0x32>
 8000b48:	42a2      	cmp	r2, r4
 8000b4a:	dc05      	bgt.n	8000b58 <__gesf2+0x7c>
 8000b4c:	dbea      	blt.n	8000b24 <__gesf2+0x48>
 8000b4e:	42b5      	cmp	r5, r6
 8000b50:	d802      	bhi.n	8000b58 <__gesf2+0x7c>
 8000b52:	d3e7      	bcc.n	8000b24 <__gesf2+0x48>
 8000b54:	2000      	movs	r0, #0
 8000b56:	e7de      	b.n	8000b16 <__gesf2+0x3a>
 8000b58:	4243      	negs	r3, r0
 8000b5a:	4158      	adcs	r0, r3
 8000b5c:	0040      	lsls	r0, r0, #1
 8000b5e:	3801      	subs	r0, #1
 8000b60:	e7d9      	b.n	8000b16 <__gesf2+0x3a>
 8000b62:	2002      	movs	r0, #2
 8000b64:	4240      	negs	r0, r0
 8000b66:	e7d6      	b.n	8000b16 <__gesf2+0x3a>

08000b68 <__lesf2>:
 8000b68:	b570      	push	{r4, r5, r6, lr}
 8000b6a:	0042      	lsls	r2, r0, #1
 8000b6c:	0245      	lsls	r5, r0, #9
 8000b6e:	024e      	lsls	r6, r1, #9
 8000b70:	004c      	lsls	r4, r1, #1
 8000b72:	0fc3      	lsrs	r3, r0, #31
 8000b74:	0a6d      	lsrs	r5, r5, #9
 8000b76:	0e12      	lsrs	r2, r2, #24
 8000b78:	0a76      	lsrs	r6, r6, #9
 8000b7a:	0e24      	lsrs	r4, r4, #24
 8000b7c:	0fc8      	lsrs	r0, r1, #31
 8000b7e:	2aff      	cmp	r2, #255	; 0xff
 8000b80:	d00b      	beq.n	8000b9a <__lesf2+0x32>
 8000b82:	2cff      	cmp	r4, #255	; 0xff
 8000b84:	d00d      	beq.n	8000ba2 <__lesf2+0x3a>
 8000b86:	2a00      	cmp	r2, #0
 8000b88:	d11f      	bne.n	8000bca <__lesf2+0x62>
 8000b8a:	2c00      	cmp	r4, #0
 8000b8c:	d116      	bne.n	8000bbc <__lesf2+0x54>
 8000b8e:	2e00      	cmp	r6, #0
 8000b90:	d114      	bne.n	8000bbc <__lesf2+0x54>
 8000b92:	2000      	movs	r0, #0
 8000b94:	2d00      	cmp	r5, #0
 8000b96:	d010      	beq.n	8000bba <__lesf2+0x52>
 8000b98:	e009      	b.n	8000bae <__lesf2+0x46>
 8000b9a:	2d00      	cmp	r5, #0
 8000b9c:	d10c      	bne.n	8000bb8 <__lesf2+0x50>
 8000b9e:	2cff      	cmp	r4, #255	; 0xff
 8000ba0:	d113      	bne.n	8000bca <__lesf2+0x62>
 8000ba2:	2e00      	cmp	r6, #0
 8000ba4:	d108      	bne.n	8000bb8 <__lesf2+0x50>
 8000ba6:	2a00      	cmp	r2, #0
 8000ba8:	d008      	beq.n	8000bbc <__lesf2+0x54>
 8000baa:	4283      	cmp	r3, r0
 8000bac:	d012      	beq.n	8000bd4 <__lesf2+0x6c>
 8000bae:	2102      	movs	r1, #2
 8000bb0:	1e58      	subs	r0, r3, #1
 8000bb2:	4008      	ands	r0, r1
 8000bb4:	3801      	subs	r0, #1
 8000bb6:	e000      	b.n	8000bba <__lesf2+0x52>
 8000bb8:	2002      	movs	r0, #2
 8000bba:	bd70      	pop	{r4, r5, r6, pc}
 8000bbc:	2d00      	cmp	r5, #0
 8000bbe:	d1f4      	bne.n	8000baa <__lesf2+0x42>
 8000bc0:	2800      	cmp	r0, #0
 8000bc2:	d1fa      	bne.n	8000bba <__lesf2+0x52>
 8000bc4:	2001      	movs	r0, #1
 8000bc6:	4240      	negs	r0, r0
 8000bc8:	e7f7      	b.n	8000bba <__lesf2+0x52>
 8000bca:	2c00      	cmp	r4, #0
 8000bcc:	d1ed      	bne.n	8000baa <__lesf2+0x42>
 8000bce:	2e00      	cmp	r6, #0
 8000bd0:	d1eb      	bne.n	8000baa <__lesf2+0x42>
 8000bd2:	e7ec      	b.n	8000bae <__lesf2+0x46>
 8000bd4:	42a2      	cmp	r2, r4
 8000bd6:	dc05      	bgt.n	8000be4 <__lesf2+0x7c>
 8000bd8:	dbf2      	blt.n	8000bc0 <__lesf2+0x58>
 8000bda:	42b5      	cmp	r5, r6
 8000bdc:	d802      	bhi.n	8000be4 <__lesf2+0x7c>
 8000bde:	d3ef      	bcc.n	8000bc0 <__lesf2+0x58>
 8000be0:	2000      	movs	r0, #0
 8000be2:	e7ea      	b.n	8000bba <__lesf2+0x52>
 8000be4:	4243      	negs	r3, r0
 8000be6:	4158      	adcs	r0, r3
 8000be8:	0040      	lsls	r0, r0, #1
 8000bea:	3801      	subs	r0, #1
 8000bec:	e7e5      	b.n	8000bba <__lesf2+0x52>
 8000bee:	46c0      	nop			; (mov r8, r8)

08000bf0 <__aeabi_fsub>:
 8000bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bf2:	46c6      	mov	lr, r8
 8000bf4:	0243      	lsls	r3, r0, #9
 8000bf6:	0a5b      	lsrs	r3, r3, #9
 8000bf8:	0045      	lsls	r5, r0, #1
 8000bfa:	00da      	lsls	r2, r3, #3
 8000bfc:	0fc4      	lsrs	r4, r0, #31
 8000bfe:	0248      	lsls	r0, r1, #9
 8000c00:	004f      	lsls	r7, r1, #1
 8000c02:	4694      	mov	ip, r2
 8000c04:	0a42      	lsrs	r2, r0, #9
 8000c06:	001e      	movs	r6, r3
 8000c08:	4690      	mov	r8, r2
 8000c0a:	b500      	push	{lr}
 8000c0c:	0e2d      	lsrs	r5, r5, #24
 8000c0e:	0e3f      	lsrs	r7, r7, #24
 8000c10:	0fc9      	lsrs	r1, r1, #31
 8000c12:	0980      	lsrs	r0, r0, #6
 8000c14:	2fff      	cmp	r7, #255	; 0xff
 8000c16:	d059      	beq.n	8000ccc <__aeabi_fsub+0xdc>
 8000c18:	2201      	movs	r2, #1
 8000c1a:	4051      	eors	r1, r2
 8000c1c:	428c      	cmp	r4, r1
 8000c1e:	d039      	beq.n	8000c94 <__aeabi_fsub+0xa4>
 8000c20:	1bea      	subs	r2, r5, r7
 8000c22:	2a00      	cmp	r2, #0
 8000c24:	dd58      	ble.n	8000cd8 <__aeabi_fsub+0xe8>
 8000c26:	2f00      	cmp	r7, #0
 8000c28:	d068      	beq.n	8000cfc <__aeabi_fsub+0x10c>
 8000c2a:	2dff      	cmp	r5, #255	; 0xff
 8000c2c:	d100      	bne.n	8000c30 <__aeabi_fsub+0x40>
 8000c2e:	e0d1      	b.n	8000dd4 <__aeabi_fsub+0x1e4>
 8000c30:	2380      	movs	r3, #128	; 0x80
 8000c32:	04db      	lsls	r3, r3, #19
 8000c34:	4318      	orrs	r0, r3
 8000c36:	2a1b      	cmp	r2, #27
 8000c38:	dc00      	bgt.n	8000c3c <__aeabi_fsub+0x4c>
 8000c3a:	e0e3      	b.n	8000e04 <__aeabi_fsub+0x214>
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	4662      	mov	r2, ip
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	015a      	lsls	r2, r3, #5
 8000c44:	d400      	bmi.n	8000c48 <__aeabi_fsub+0x58>
 8000c46:	e0ac      	b.n	8000da2 <__aeabi_fsub+0x1b2>
 8000c48:	019b      	lsls	r3, r3, #6
 8000c4a:	099e      	lsrs	r6, r3, #6
 8000c4c:	0030      	movs	r0, r6
 8000c4e:	f002 f8f7 	bl	8002e40 <__clzsi2>
 8000c52:	0033      	movs	r3, r6
 8000c54:	3805      	subs	r0, #5
 8000c56:	4083      	lsls	r3, r0
 8000c58:	4285      	cmp	r5, r0
 8000c5a:	dc00      	bgt.n	8000c5e <__aeabi_fsub+0x6e>
 8000c5c:	e0c6      	b.n	8000dec <__aeabi_fsub+0x1fc>
 8000c5e:	4ab2      	ldr	r2, [pc, #712]	; (8000f28 <__aeabi_fsub+0x338>)
 8000c60:	1a2d      	subs	r5, r5, r0
 8000c62:	4013      	ands	r3, r2
 8000c64:	075a      	lsls	r2, r3, #29
 8000c66:	d004      	beq.n	8000c72 <__aeabi_fsub+0x82>
 8000c68:	220f      	movs	r2, #15
 8000c6a:	401a      	ands	r2, r3
 8000c6c:	2a04      	cmp	r2, #4
 8000c6e:	d000      	beq.n	8000c72 <__aeabi_fsub+0x82>
 8000c70:	3304      	adds	r3, #4
 8000c72:	015a      	lsls	r2, r3, #5
 8000c74:	d400      	bmi.n	8000c78 <__aeabi_fsub+0x88>
 8000c76:	e097      	b.n	8000da8 <__aeabi_fsub+0x1b8>
 8000c78:	1c6a      	adds	r2, r5, #1
 8000c7a:	2dfe      	cmp	r5, #254	; 0xfe
 8000c7c:	d100      	bne.n	8000c80 <__aeabi_fsub+0x90>
 8000c7e:	e084      	b.n	8000d8a <__aeabi_fsub+0x19a>
 8000c80:	019b      	lsls	r3, r3, #6
 8000c82:	0a5e      	lsrs	r6, r3, #9
 8000c84:	b2d2      	uxtb	r2, r2
 8000c86:	05d0      	lsls	r0, r2, #23
 8000c88:	4330      	orrs	r0, r6
 8000c8a:	07e4      	lsls	r4, r4, #31
 8000c8c:	4320      	orrs	r0, r4
 8000c8e:	bc80      	pop	{r7}
 8000c90:	46b8      	mov	r8, r7
 8000c92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c94:	1bea      	subs	r2, r5, r7
 8000c96:	2a00      	cmp	r2, #0
 8000c98:	dd41      	ble.n	8000d1e <__aeabi_fsub+0x12e>
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d06b      	beq.n	8000d76 <__aeabi_fsub+0x186>
 8000c9e:	2dff      	cmp	r5, #255	; 0xff
 8000ca0:	d100      	bne.n	8000ca4 <__aeabi_fsub+0xb4>
 8000ca2:	e097      	b.n	8000dd4 <__aeabi_fsub+0x1e4>
 8000ca4:	2380      	movs	r3, #128	; 0x80
 8000ca6:	04db      	lsls	r3, r3, #19
 8000ca8:	4318      	orrs	r0, r3
 8000caa:	2a1b      	cmp	r2, #27
 8000cac:	dc00      	bgt.n	8000cb0 <__aeabi_fsub+0xc0>
 8000cae:	e0cc      	b.n	8000e4a <__aeabi_fsub+0x25a>
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	4463      	add	r3, ip
 8000cb4:	015a      	lsls	r2, r3, #5
 8000cb6:	d574      	bpl.n	8000da2 <__aeabi_fsub+0x1b2>
 8000cb8:	3501      	adds	r5, #1
 8000cba:	2dff      	cmp	r5, #255	; 0xff
 8000cbc:	d065      	beq.n	8000d8a <__aeabi_fsub+0x19a>
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	499a      	ldr	r1, [pc, #616]	; (8000f2c <__aeabi_fsub+0x33c>)
 8000cc2:	401a      	ands	r2, r3
 8000cc4:	085b      	lsrs	r3, r3, #1
 8000cc6:	400b      	ands	r3, r1
 8000cc8:	4313      	orrs	r3, r2
 8000cca:	e7cb      	b.n	8000c64 <__aeabi_fsub+0x74>
 8000ccc:	2800      	cmp	r0, #0
 8000cce:	d01f      	beq.n	8000d10 <__aeabi_fsub+0x120>
 8000cd0:	428c      	cmp	r4, r1
 8000cd2:	d022      	beq.n	8000d1a <__aeabi_fsub+0x12a>
 8000cd4:	002a      	movs	r2, r5
 8000cd6:	3aff      	subs	r2, #255	; 0xff
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	d035      	beq.n	8000d48 <__aeabi_fsub+0x158>
 8000cdc:	1b7a      	subs	r2, r7, r5
 8000cde:	2d00      	cmp	r5, #0
 8000ce0:	d000      	beq.n	8000ce4 <__aeabi_fsub+0xf4>
 8000ce2:	e099      	b.n	8000e18 <__aeabi_fsub+0x228>
 8000ce4:	4663      	mov	r3, ip
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d100      	bne.n	8000cec <__aeabi_fsub+0xfc>
 8000cea:	e0dd      	b.n	8000ea8 <__aeabi_fsub+0x2b8>
 8000cec:	1e53      	subs	r3, r2, #1
 8000cee:	2a01      	cmp	r2, #1
 8000cf0:	d100      	bne.n	8000cf4 <__aeabi_fsub+0x104>
 8000cf2:	e105      	b.n	8000f00 <__aeabi_fsub+0x310>
 8000cf4:	2aff      	cmp	r2, #255	; 0xff
 8000cf6:	d06b      	beq.n	8000dd0 <__aeabi_fsub+0x1e0>
 8000cf8:	001a      	movs	r2, r3
 8000cfa:	e094      	b.n	8000e26 <__aeabi_fsub+0x236>
 8000cfc:	2800      	cmp	r0, #0
 8000cfe:	d073      	beq.n	8000de8 <__aeabi_fsub+0x1f8>
 8000d00:	1e51      	subs	r1, r2, #1
 8000d02:	2a01      	cmp	r2, #1
 8000d04:	d100      	bne.n	8000d08 <__aeabi_fsub+0x118>
 8000d06:	e0df      	b.n	8000ec8 <__aeabi_fsub+0x2d8>
 8000d08:	2aff      	cmp	r2, #255	; 0xff
 8000d0a:	d063      	beq.n	8000dd4 <__aeabi_fsub+0x1e4>
 8000d0c:	000a      	movs	r2, r1
 8000d0e:	e792      	b.n	8000c36 <__aeabi_fsub+0x46>
 8000d10:	2201      	movs	r2, #1
 8000d12:	4051      	eors	r1, r2
 8000d14:	42a1      	cmp	r1, r4
 8000d16:	d000      	beq.n	8000d1a <__aeabi_fsub+0x12a>
 8000d18:	e782      	b.n	8000c20 <__aeabi_fsub+0x30>
 8000d1a:	002a      	movs	r2, r5
 8000d1c:	3aff      	subs	r2, #255	; 0xff
 8000d1e:	2a00      	cmp	r2, #0
 8000d20:	d036      	beq.n	8000d90 <__aeabi_fsub+0x1a0>
 8000d22:	1b7a      	subs	r2, r7, r5
 8000d24:	2d00      	cmp	r5, #0
 8000d26:	d100      	bne.n	8000d2a <__aeabi_fsub+0x13a>
 8000d28:	e0aa      	b.n	8000e80 <__aeabi_fsub+0x290>
 8000d2a:	2fff      	cmp	r7, #255	; 0xff
 8000d2c:	d100      	bne.n	8000d30 <__aeabi_fsub+0x140>
 8000d2e:	e0da      	b.n	8000ee6 <__aeabi_fsub+0x2f6>
 8000d30:	2380      	movs	r3, #128	; 0x80
 8000d32:	4661      	mov	r1, ip
 8000d34:	04db      	lsls	r3, r3, #19
 8000d36:	4319      	orrs	r1, r3
 8000d38:	468c      	mov	ip, r1
 8000d3a:	2a1b      	cmp	r2, #27
 8000d3c:	dc00      	bgt.n	8000d40 <__aeabi_fsub+0x150>
 8000d3e:	e0d4      	b.n	8000eea <__aeabi_fsub+0x2fa>
 8000d40:	2301      	movs	r3, #1
 8000d42:	003d      	movs	r5, r7
 8000d44:	181b      	adds	r3, r3, r0
 8000d46:	e7b5      	b.n	8000cb4 <__aeabi_fsub+0xc4>
 8000d48:	27fe      	movs	r7, #254	; 0xfe
 8000d4a:	1c6a      	adds	r2, r5, #1
 8000d4c:	4217      	tst	r7, r2
 8000d4e:	d171      	bne.n	8000e34 <__aeabi_fsub+0x244>
 8000d50:	2d00      	cmp	r5, #0
 8000d52:	d000      	beq.n	8000d56 <__aeabi_fsub+0x166>
 8000d54:	e09e      	b.n	8000e94 <__aeabi_fsub+0x2a4>
 8000d56:	4663      	mov	r3, ip
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d100      	bne.n	8000d5e <__aeabi_fsub+0x16e>
 8000d5c:	e0d5      	b.n	8000f0a <__aeabi_fsub+0x31a>
 8000d5e:	2200      	movs	r2, #0
 8000d60:	2800      	cmp	r0, #0
 8000d62:	d100      	bne.n	8000d66 <__aeabi_fsub+0x176>
 8000d64:	e78f      	b.n	8000c86 <__aeabi_fsub+0x96>
 8000d66:	1a1b      	subs	r3, r3, r0
 8000d68:	015e      	lsls	r6, r3, #5
 8000d6a:	d400      	bmi.n	8000d6e <__aeabi_fsub+0x17e>
 8000d6c:	e0d6      	b.n	8000f1c <__aeabi_fsub+0x32c>
 8000d6e:	4663      	mov	r3, ip
 8000d70:	000c      	movs	r4, r1
 8000d72:	1ac3      	subs	r3, r0, r3
 8000d74:	e776      	b.n	8000c64 <__aeabi_fsub+0x74>
 8000d76:	2800      	cmp	r0, #0
 8000d78:	d036      	beq.n	8000de8 <__aeabi_fsub+0x1f8>
 8000d7a:	1e51      	subs	r1, r2, #1
 8000d7c:	2a01      	cmp	r2, #1
 8000d7e:	d100      	bne.n	8000d82 <__aeabi_fsub+0x192>
 8000d80:	e09a      	b.n	8000eb8 <__aeabi_fsub+0x2c8>
 8000d82:	2aff      	cmp	r2, #255	; 0xff
 8000d84:	d026      	beq.n	8000dd4 <__aeabi_fsub+0x1e4>
 8000d86:	000a      	movs	r2, r1
 8000d88:	e78f      	b.n	8000caa <__aeabi_fsub+0xba>
 8000d8a:	22ff      	movs	r2, #255	; 0xff
 8000d8c:	2600      	movs	r6, #0
 8000d8e:	e77a      	b.n	8000c86 <__aeabi_fsub+0x96>
 8000d90:	27fe      	movs	r7, #254	; 0xfe
 8000d92:	1c6a      	adds	r2, r5, #1
 8000d94:	4217      	tst	r7, r2
 8000d96:	d062      	beq.n	8000e5e <__aeabi_fsub+0x26e>
 8000d98:	2aff      	cmp	r2, #255	; 0xff
 8000d9a:	d0f6      	beq.n	8000d8a <__aeabi_fsub+0x19a>
 8000d9c:	0015      	movs	r5, r2
 8000d9e:	4460      	add	r0, ip
 8000da0:	0843      	lsrs	r3, r0, #1
 8000da2:	075a      	lsls	r2, r3, #29
 8000da4:	d000      	beq.n	8000da8 <__aeabi_fsub+0x1b8>
 8000da6:	e75f      	b.n	8000c68 <__aeabi_fsub+0x78>
 8000da8:	08db      	lsrs	r3, r3, #3
 8000daa:	2dff      	cmp	r5, #255	; 0xff
 8000dac:	d012      	beq.n	8000dd4 <__aeabi_fsub+0x1e4>
 8000dae:	025b      	lsls	r3, r3, #9
 8000db0:	0a5e      	lsrs	r6, r3, #9
 8000db2:	b2ea      	uxtb	r2, r5
 8000db4:	e767      	b.n	8000c86 <__aeabi_fsub+0x96>
 8000db6:	4662      	mov	r2, ip
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	d100      	bne.n	8000dbe <__aeabi_fsub+0x1ce>
 8000dbc:	e093      	b.n	8000ee6 <__aeabi_fsub+0x2f6>
 8000dbe:	2800      	cmp	r0, #0
 8000dc0:	d008      	beq.n	8000dd4 <__aeabi_fsub+0x1e4>
 8000dc2:	2280      	movs	r2, #128	; 0x80
 8000dc4:	03d2      	lsls	r2, r2, #15
 8000dc6:	4213      	tst	r3, r2
 8000dc8:	d004      	beq.n	8000dd4 <__aeabi_fsub+0x1e4>
 8000dca:	4640      	mov	r0, r8
 8000dcc:	4210      	tst	r0, r2
 8000dce:	d101      	bne.n	8000dd4 <__aeabi_fsub+0x1e4>
 8000dd0:	000c      	movs	r4, r1
 8000dd2:	4643      	mov	r3, r8
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d0d8      	beq.n	8000d8a <__aeabi_fsub+0x19a>
 8000dd8:	2680      	movs	r6, #128	; 0x80
 8000dda:	03f6      	lsls	r6, r6, #15
 8000ddc:	431e      	orrs	r6, r3
 8000dde:	0276      	lsls	r6, r6, #9
 8000de0:	22ff      	movs	r2, #255	; 0xff
 8000de2:	0a76      	lsrs	r6, r6, #9
 8000de4:	e74f      	b.n	8000c86 <__aeabi_fsub+0x96>
 8000de6:	4643      	mov	r3, r8
 8000de8:	0015      	movs	r5, r2
 8000dea:	e7de      	b.n	8000daa <__aeabi_fsub+0x1ba>
 8000dec:	2220      	movs	r2, #32
 8000dee:	1b40      	subs	r0, r0, r5
 8000df0:	3001      	adds	r0, #1
 8000df2:	1a12      	subs	r2, r2, r0
 8000df4:	0019      	movs	r1, r3
 8000df6:	4093      	lsls	r3, r2
 8000df8:	40c1      	lsrs	r1, r0
 8000dfa:	1e5a      	subs	r2, r3, #1
 8000dfc:	4193      	sbcs	r3, r2
 8000dfe:	2500      	movs	r5, #0
 8000e00:	430b      	orrs	r3, r1
 8000e02:	e72f      	b.n	8000c64 <__aeabi_fsub+0x74>
 8000e04:	2320      	movs	r3, #32
 8000e06:	1a9b      	subs	r3, r3, r2
 8000e08:	0001      	movs	r1, r0
 8000e0a:	4098      	lsls	r0, r3
 8000e0c:	0003      	movs	r3, r0
 8000e0e:	40d1      	lsrs	r1, r2
 8000e10:	1e5a      	subs	r2, r3, #1
 8000e12:	4193      	sbcs	r3, r2
 8000e14:	430b      	orrs	r3, r1
 8000e16:	e712      	b.n	8000c3e <__aeabi_fsub+0x4e>
 8000e18:	2fff      	cmp	r7, #255	; 0xff
 8000e1a:	d0d9      	beq.n	8000dd0 <__aeabi_fsub+0x1e0>
 8000e1c:	2380      	movs	r3, #128	; 0x80
 8000e1e:	4664      	mov	r4, ip
 8000e20:	04db      	lsls	r3, r3, #19
 8000e22:	431c      	orrs	r4, r3
 8000e24:	46a4      	mov	ip, r4
 8000e26:	2a1b      	cmp	r2, #27
 8000e28:	dd52      	ble.n	8000ed0 <__aeabi_fsub+0x2e0>
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	000c      	movs	r4, r1
 8000e2e:	003d      	movs	r5, r7
 8000e30:	1ac3      	subs	r3, r0, r3
 8000e32:	e706      	b.n	8000c42 <__aeabi_fsub+0x52>
 8000e34:	4663      	mov	r3, ip
 8000e36:	1a1e      	subs	r6, r3, r0
 8000e38:	0173      	lsls	r3, r6, #5
 8000e3a:	d439      	bmi.n	8000eb0 <__aeabi_fsub+0x2c0>
 8000e3c:	2e00      	cmp	r6, #0
 8000e3e:	d000      	beq.n	8000e42 <__aeabi_fsub+0x252>
 8000e40:	e704      	b.n	8000c4c <__aeabi_fsub+0x5c>
 8000e42:	2400      	movs	r4, #0
 8000e44:	2200      	movs	r2, #0
 8000e46:	2600      	movs	r6, #0
 8000e48:	e71d      	b.n	8000c86 <__aeabi_fsub+0x96>
 8000e4a:	2320      	movs	r3, #32
 8000e4c:	1a9b      	subs	r3, r3, r2
 8000e4e:	0001      	movs	r1, r0
 8000e50:	4098      	lsls	r0, r3
 8000e52:	0003      	movs	r3, r0
 8000e54:	40d1      	lsrs	r1, r2
 8000e56:	1e5a      	subs	r2, r3, #1
 8000e58:	4193      	sbcs	r3, r2
 8000e5a:	430b      	orrs	r3, r1
 8000e5c:	e729      	b.n	8000cb2 <__aeabi_fsub+0xc2>
 8000e5e:	2d00      	cmp	r5, #0
 8000e60:	d1a9      	bne.n	8000db6 <__aeabi_fsub+0x1c6>
 8000e62:	4663      	mov	r3, ip
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d056      	beq.n	8000f16 <__aeabi_fsub+0x326>
 8000e68:	2200      	movs	r2, #0
 8000e6a:	2800      	cmp	r0, #0
 8000e6c:	d100      	bne.n	8000e70 <__aeabi_fsub+0x280>
 8000e6e:	e70a      	b.n	8000c86 <__aeabi_fsub+0x96>
 8000e70:	0003      	movs	r3, r0
 8000e72:	4463      	add	r3, ip
 8000e74:	015a      	lsls	r2, r3, #5
 8000e76:	d594      	bpl.n	8000da2 <__aeabi_fsub+0x1b2>
 8000e78:	4a2b      	ldr	r2, [pc, #172]	; (8000f28 <__aeabi_fsub+0x338>)
 8000e7a:	3501      	adds	r5, #1
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	e790      	b.n	8000da2 <__aeabi_fsub+0x1b2>
 8000e80:	4663      	mov	r3, ip
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d0af      	beq.n	8000de6 <__aeabi_fsub+0x1f6>
 8000e86:	1e53      	subs	r3, r2, #1
 8000e88:	2a01      	cmp	r2, #1
 8000e8a:	d015      	beq.n	8000eb8 <__aeabi_fsub+0x2c8>
 8000e8c:	2aff      	cmp	r2, #255	; 0xff
 8000e8e:	d02a      	beq.n	8000ee6 <__aeabi_fsub+0x2f6>
 8000e90:	001a      	movs	r2, r3
 8000e92:	e752      	b.n	8000d3a <__aeabi_fsub+0x14a>
 8000e94:	4662      	mov	r2, ip
 8000e96:	2a00      	cmp	r2, #0
 8000e98:	d191      	bne.n	8000dbe <__aeabi_fsub+0x1ce>
 8000e9a:	2800      	cmp	r0, #0
 8000e9c:	d198      	bne.n	8000dd0 <__aeabi_fsub+0x1e0>
 8000e9e:	2680      	movs	r6, #128	; 0x80
 8000ea0:	2400      	movs	r4, #0
 8000ea2:	22ff      	movs	r2, #255	; 0xff
 8000ea4:	03f6      	lsls	r6, r6, #15
 8000ea6:	e6ee      	b.n	8000c86 <__aeabi_fsub+0x96>
 8000ea8:	000c      	movs	r4, r1
 8000eaa:	4643      	mov	r3, r8
 8000eac:	0015      	movs	r5, r2
 8000eae:	e77c      	b.n	8000daa <__aeabi_fsub+0x1ba>
 8000eb0:	4663      	mov	r3, ip
 8000eb2:	000c      	movs	r4, r1
 8000eb4:	1ac6      	subs	r6, r0, r3
 8000eb6:	e6c9      	b.n	8000c4c <__aeabi_fsub+0x5c>
 8000eb8:	0003      	movs	r3, r0
 8000eba:	4463      	add	r3, ip
 8000ebc:	2501      	movs	r5, #1
 8000ebe:	015a      	lsls	r2, r3, #5
 8000ec0:	d400      	bmi.n	8000ec4 <__aeabi_fsub+0x2d4>
 8000ec2:	e76e      	b.n	8000da2 <__aeabi_fsub+0x1b2>
 8000ec4:	2502      	movs	r5, #2
 8000ec6:	e6fa      	b.n	8000cbe <__aeabi_fsub+0xce>
 8000ec8:	4663      	mov	r3, ip
 8000eca:	2501      	movs	r5, #1
 8000ecc:	1a1b      	subs	r3, r3, r0
 8000ece:	e6b8      	b.n	8000c42 <__aeabi_fsub+0x52>
 8000ed0:	4664      	mov	r4, ip
 8000ed2:	2320      	movs	r3, #32
 8000ed4:	40d4      	lsrs	r4, r2
 8000ed6:	1a9b      	subs	r3, r3, r2
 8000ed8:	4662      	mov	r2, ip
 8000eda:	409a      	lsls	r2, r3
 8000edc:	0013      	movs	r3, r2
 8000ede:	1e5a      	subs	r2, r3, #1
 8000ee0:	4193      	sbcs	r3, r2
 8000ee2:	4323      	orrs	r3, r4
 8000ee4:	e7a2      	b.n	8000e2c <__aeabi_fsub+0x23c>
 8000ee6:	4643      	mov	r3, r8
 8000ee8:	e774      	b.n	8000dd4 <__aeabi_fsub+0x1e4>
 8000eea:	4661      	mov	r1, ip
 8000eec:	2320      	movs	r3, #32
 8000eee:	40d1      	lsrs	r1, r2
 8000ef0:	1a9b      	subs	r3, r3, r2
 8000ef2:	4662      	mov	r2, ip
 8000ef4:	409a      	lsls	r2, r3
 8000ef6:	0013      	movs	r3, r2
 8000ef8:	1e5a      	subs	r2, r3, #1
 8000efa:	4193      	sbcs	r3, r2
 8000efc:	430b      	orrs	r3, r1
 8000efe:	e720      	b.n	8000d42 <__aeabi_fsub+0x152>
 8000f00:	4663      	mov	r3, ip
 8000f02:	000c      	movs	r4, r1
 8000f04:	2501      	movs	r5, #1
 8000f06:	1ac3      	subs	r3, r0, r3
 8000f08:	e69b      	b.n	8000c42 <__aeabi_fsub+0x52>
 8000f0a:	2800      	cmp	r0, #0
 8000f0c:	d099      	beq.n	8000e42 <__aeabi_fsub+0x252>
 8000f0e:	000c      	movs	r4, r1
 8000f10:	4646      	mov	r6, r8
 8000f12:	2200      	movs	r2, #0
 8000f14:	e6b7      	b.n	8000c86 <__aeabi_fsub+0x96>
 8000f16:	4646      	mov	r6, r8
 8000f18:	2200      	movs	r2, #0
 8000f1a:	e6b4      	b.n	8000c86 <__aeabi_fsub+0x96>
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d000      	beq.n	8000f22 <__aeabi_fsub+0x332>
 8000f20:	e73f      	b.n	8000da2 <__aeabi_fsub+0x1b2>
 8000f22:	2400      	movs	r4, #0
 8000f24:	2600      	movs	r6, #0
 8000f26:	e6ae      	b.n	8000c86 <__aeabi_fsub+0x96>
 8000f28:	fbffffff 	.word	0xfbffffff
 8000f2c:	7dffffff 	.word	0x7dffffff

08000f30 <__aeabi_f2iz>:
 8000f30:	0241      	lsls	r1, r0, #9
 8000f32:	0042      	lsls	r2, r0, #1
 8000f34:	0fc3      	lsrs	r3, r0, #31
 8000f36:	0a49      	lsrs	r1, r1, #9
 8000f38:	2000      	movs	r0, #0
 8000f3a:	0e12      	lsrs	r2, r2, #24
 8000f3c:	2a7e      	cmp	r2, #126	; 0x7e
 8000f3e:	dd03      	ble.n	8000f48 <__aeabi_f2iz+0x18>
 8000f40:	2a9d      	cmp	r2, #157	; 0x9d
 8000f42:	dd02      	ble.n	8000f4a <__aeabi_f2iz+0x1a>
 8000f44:	4a09      	ldr	r2, [pc, #36]	; (8000f6c <__aeabi_f2iz+0x3c>)
 8000f46:	1898      	adds	r0, r3, r2
 8000f48:	4770      	bx	lr
 8000f4a:	2080      	movs	r0, #128	; 0x80
 8000f4c:	0400      	lsls	r0, r0, #16
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	2a95      	cmp	r2, #149	; 0x95
 8000f52:	dc07      	bgt.n	8000f64 <__aeabi_f2iz+0x34>
 8000f54:	2096      	movs	r0, #150	; 0x96
 8000f56:	1a82      	subs	r2, r0, r2
 8000f58:	40d1      	lsrs	r1, r2
 8000f5a:	4248      	negs	r0, r1
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d1f3      	bne.n	8000f48 <__aeabi_f2iz+0x18>
 8000f60:	0008      	movs	r0, r1
 8000f62:	e7f1      	b.n	8000f48 <__aeabi_f2iz+0x18>
 8000f64:	3a96      	subs	r2, #150	; 0x96
 8000f66:	4091      	lsls	r1, r2
 8000f68:	e7f7      	b.n	8000f5a <__aeabi_f2iz+0x2a>
 8000f6a:	46c0      	nop			; (mov r8, r8)
 8000f6c:	7fffffff 	.word	0x7fffffff

08000f70 <__aeabi_i2f>:
 8000f70:	b570      	push	{r4, r5, r6, lr}
 8000f72:	2800      	cmp	r0, #0
 8000f74:	d013      	beq.n	8000f9e <__aeabi_i2f+0x2e>
 8000f76:	17c3      	asrs	r3, r0, #31
 8000f78:	18c5      	adds	r5, r0, r3
 8000f7a:	405d      	eors	r5, r3
 8000f7c:	0fc4      	lsrs	r4, r0, #31
 8000f7e:	0028      	movs	r0, r5
 8000f80:	f001 ff5e 	bl	8002e40 <__clzsi2>
 8000f84:	239e      	movs	r3, #158	; 0x9e
 8000f86:	0001      	movs	r1, r0
 8000f88:	1a1b      	subs	r3, r3, r0
 8000f8a:	2b96      	cmp	r3, #150	; 0x96
 8000f8c:	dc0f      	bgt.n	8000fae <__aeabi_i2f+0x3e>
 8000f8e:	2808      	cmp	r0, #8
 8000f90:	d031      	beq.n	8000ff6 <__aeabi_i2f+0x86>
 8000f92:	3908      	subs	r1, #8
 8000f94:	408d      	lsls	r5, r1
 8000f96:	026d      	lsls	r5, r5, #9
 8000f98:	0a6d      	lsrs	r5, r5, #9
 8000f9a:	b2d8      	uxtb	r0, r3
 8000f9c:	e002      	b.n	8000fa4 <__aeabi_i2f+0x34>
 8000f9e:	2400      	movs	r4, #0
 8000fa0:	2000      	movs	r0, #0
 8000fa2:	2500      	movs	r5, #0
 8000fa4:	05c0      	lsls	r0, r0, #23
 8000fa6:	4328      	orrs	r0, r5
 8000fa8:	07e4      	lsls	r4, r4, #31
 8000faa:	4320      	orrs	r0, r4
 8000fac:	bd70      	pop	{r4, r5, r6, pc}
 8000fae:	2b99      	cmp	r3, #153	; 0x99
 8000fb0:	dd0c      	ble.n	8000fcc <__aeabi_i2f+0x5c>
 8000fb2:	2205      	movs	r2, #5
 8000fb4:	1a12      	subs	r2, r2, r0
 8000fb6:	0028      	movs	r0, r5
 8000fb8:	40d0      	lsrs	r0, r2
 8000fba:	0002      	movs	r2, r0
 8000fbc:	0008      	movs	r0, r1
 8000fbe:	301b      	adds	r0, #27
 8000fc0:	4085      	lsls	r5, r0
 8000fc2:	0028      	movs	r0, r5
 8000fc4:	1e45      	subs	r5, r0, #1
 8000fc6:	41a8      	sbcs	r0, r5
 8000fc8:	4302      	orrs	r2, r0
 8000fca:	0015      	movs	r5, r2
 8000fcc:	2905      	cmp	r1, #5
 8000fce:	dc16      	bgt.n	8000ffe <__aeabi_i2f+0x8e>
 8000fd0:	002a      	movs	r2, r5
 8000fd2:	480f      	ldr	r0, [pc, #60]	; (8001010 <__aeabi_i2f+0xa0>)
 8000fd4:	4002      	ands	r2, r0
 8000fd6:	076e      	lsls	r6, r5, #29
 8000fd8:	d009      	beq.n	8000fee <__aeabi_i2f+0x7e>
 8000fda:	260f      	movs	r6, #15
 8000fdc:	4035      	ands	r5, r6
 8000fde:	2d04      	cmp	r5, #4
 8000fe0:	d005      	beq.n	8000fee <__aeabi_i2f+0x7e>
 8000fe2:	3204      	adds	r2, #4
 8000fe4:	0155      	lsls	r5, r2, #5
 8000fe6:	d502      	bpl.n	8000fee <__aeabi_i2f+0x7e>
 8000fe8:	239f      	movs	r3, #159	; 0x9f
 8000fea:	4002      	ands	r2, r0
 8000fec:	1a5b      	subs	r3, r3, r1
 8000fee:	0192      	lsls	r2, r2, #6
 8000ff0:	0a55      	lsrs	r5, r2, #9
 8000ff2:	b2d8      	uxtb	r0, r3
 8000ff4:	e7d6      	b.n	8000fa4 <__aeabi_i2f+0x34>
 8000ff6:	026d      	lsls	r5, r5, #9
 8000ff8:	2096      	movs	r0, #150	; 0x96
 8000ffa:	0a6d      	lsrs	r5, r5, #9
 8000ffc:	e7d2      	b.n	8000fa4 <__aeabi_i2f+0x34>
 8000ffe:	1f4a      	subs	r2, r1, #5
 8001000:	4095      	lsls	r5, r2
 8001002:	002a      	movs	r2, r5
 8001004:	4802      	ldr	r0, [pc, #8]	; (8001010 <__aeabi_i2f+0xa0>)
 8001006:	4002      	ands	r2, r0
 8001008:	076e      	lsls	r6, r5, #29
 800100a:	d0f0      	beq.n	8000fee <__aeabi_i2f+0x7e>
 800100c:	e7e5      	b.n	8000fda <__aeabi_i2f+0x6a>
 800100e:	46c0      	nop			; (mov r8, r8)
 8001010:	fbffffff 	.word	0xfbffffff

08001014 <__aeabi_dadd>:
 8001014:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001016:	464f      	mov	r7, r9
 8001018:	4646      	mov	r6, r8
 800101a:	46d6      	mov	lr, sl
 800101c:	0004      	movs	r4, r0
 800101e:	b5c0      	push	{r6, r7, lr}
 8001020:	001f      	movs	r7, r3
 8001022:	030b      	lsls	r3, r1, #12
 8001024:	0010      	movs	r0, r2
 8001026:	004e      	lsls	r6, r1, #1
 8001028:	0a5b      	lsrs	r3, r3, #9
 800102a:	0fcd      	lsrs	r5, r1, #31
 800102c:	0f61      	lsrs	r1, r4, #29
 800102e:	007a      	lsls	r2, r7, #1
 8001030:	4319      	orrs	r1, r3
 8001032:	00e3      	lsls	r3, r4, #3
 8001034:	033c      	lsls	r4, r7, #12
 8001036:	0fff      	lsrs	r7, r7, #31
 8001038:	46bc      	mov	ip, r7
 800103a:	0a64      	lsrs	r4, r4, #9
 800103c:	0f47      	lsrs	r7, r0, #29
 800103e:	4327      	orrs	r7, r4
 8001040:	0d76      	lsrs	r6, r6, #21
 8001042:	0d52      	lsrs	r2, r2, #21
 8001044:	00c0      	lsls	r0, r0, #3
 8001046:	46b9      	mov	r9, r7
 8001048:	4680      	mov	r8, r0
 800104a:	1ab7      	subs	r7, r6, r2
 800104c:	4565      	cmp	r5, ip
 800104e:	d100      	bne.n	8001052 <__aeabi_dadd+0x3e>
 8001050:	e09b      	b.n	800118a <__aeabi_dadd+0x176>
 8001052:	2f00      	cmp	r7, #0
 8001054:	dc00      	bgt.n	8001058 <__aeabi_dadd+0x44>
 8001056:	e084      	b.n	8001162 <__aeabi_dadd+0x14e>
 8001058:	2a00      	cmp	r2, #0
 800105a:	d100      	bne.n	800105e <__aeabi_dadd+0x4a>
 800105c:	e0be      	b.n	80011dc <__aeabi_dadd+0x1c8>
 800105e:	4ac8      	ldr	r2, [pc, #800]	; (8001380 <__aeabi_dadd+0x36c>)
 8001060:	4296      	cmp	r6, r2
 8001062:	d100      	bne.n	8001066 <__aeabi_dadd+0x52>
 8001064:	e124      	b.n	80012b0 <__aeabi_dadd+0x29c>
 8001066:	2280      	movs	r2, #128	; 0x80
 8001068:	464c      	mov	r4, r9
 800106a:	0412      	lsls	r2, r2, #16
 800106c:	4314      	orrs	r4, r2
 800106e:	46a1      	mov	r9, r4
 8001070:	2f38      	cmp	r7, #56	; 0x38
 8001072:	dd00      	ble.n	8001076 <__aeabi_dadd+0x62>
 8001074:	e167      	b.n	8001346 <__aeabi_dadd+0x332>
 8001076:	2f1f      	cmp	r7, #31
 8001078:	dd00      	ble.n	800107c <__aeabi_dadd+0x68>
 800107a:	e1d6      	b.n	800142a <__aeabi_dadd+0x416>
 800107c:	2220      	movs	r2, #32
 800107e:	464c      	mov	r4, r9
 8001080:	1bd2      	subs	r2, r2, r7
 8001082:	4094      	lsls	r4, r2
 8001084:	46a2      	mov	sl, r4
 8001086:	4644      	mov	r4, r8
 8001088:	40fc      	lsrs	r4, r7
 800108a:	0020      	movs	r0, r4
 800108c:	4654      	mov	r4, sl
 800108e:	4304      	orrs	r4, r0
 8001090:	4640      	mov	r0, r8
 8001092:	4090      	lsls	r0, r2
 8001094:	1e42      	subs	r2, r0, #1
 8001096:	4190      	sbcs	r0, r2
 8001098:	464a      	mov	r2, r9
 800109a:	40fa      	lsrs	r2, r7
 800109c:	4304      	orrs	r4, r0
 800109e:	1a89      	subs	r1, r1, r2
 80010a0:	1b1c      	subs	r4, r3, r4
 80010a2:	42a3      	cmp	r3, r4
 80010a4:	4192      	sbcs	r2, r2
 80010a6:	4252      	negs	r2, r2
 80010a8:	1a8b      	subs	r3, r1, r2
 80010aa:	469a      	mov	sl, r3
 80010ac:	4653      	mov	r3, sl
 80010ae:	021b      	lsls	r3, r3, #8
 80010b0:	d400      	bmi.n	80010b4 <__aeabi_dadd+0xa0>
 80010b2:	e0d4      	b.n	800125e <__aeabi_dadd+0x24a>
 80010b4:	4653      	mov	r3, sl
 80010b6:	025a      	lsls	r2, r3, #9
 80010b8:	0a53      	lsrs	r3, r2, #9
 80010ba:	469a      	mov	sl, r3
 80010bc:	4653      	mov	r3, sl
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d100      	bne.n	80010c4 <__aeabi_dadd+0xb0>
 80010c2:	e104      	b.n	80012ce <__aeabi_dadd+0x2ba>
 80010c4:	4650      	mov	r0, sl
 80010c6:	f001 febb 	bl	8002e40 <__clzsi2>
 80010ca:	0003      	movs	r3, r0
 80010cc:	3b08      	subs	r3, #8
 80010ce:	2220      	movs	r2, #32
 80010d0:	0020      	movs	r0, r4
 80010d2:	1ad2      	subs	r2, r2, r3
 80010d4:	4651      	mov	r1, sl
 80010d6:	40d0      	lsrs	r0, r2
 80010d8:	4099      	lsls	r1, r3
 80010da:	0002      	movs	r2, r0
 80010dc:	409c      	lsls	r4, r3
 80010de:	430a      	orrs	r2, r1
 80010e0:	42b3      	cmp	r3, r6
 80010e2:	da00      	bge.n	80010e6 <__aeabi_dadd+0xd2>
 80010e4:	e102      	b.n	80012ec <__aeabi_dadd+0x2d8>
 80010e6:	1b9b      	subs	r3, r3, r6
 80010e8:	1c59      	adds	r1, r3, #1
 80010ea:	291f      	cmp	r1, #31
 80010ec:	dd00      	ble.n	80010f0 <__aeabi_dadd+0xdc>
 80010ee:	e0a7      	b.n	8001240 <__aeabi_dadd+0x22c>
 80010f0:	2320      	movs	r3, #32
 80010f2:	0010      	movs	r0, r2
 80010f4:	0026      	movs	r6, r4
 80010f6:	1a5b      	subs	r3, r3, r1
 80010f8:	409c      	lsls	r4, r3
 80010fa:	4098      	lsls	r0, r3
 80010fc:	40ce      	lsrs	r6, r1
 80010fe:	40ca      	lsrs	r2, r1
 8001100:	1e63      	subs	r3, r4, #1
 8001102:	419c      	sbcs	r4, r3
 8001104:	4330      	orrs	r0, r6
 8001106:	4692      	mov	sl, r2
 8001108:	2600      	movs	r6, #0
 800110a:	4304      	orrs	r4, r0
 800110c:	0763      	lsls	r3, r4, #29
 800110e:	d009      	beq.n	8001124 <__aeabi_dadd+0x110>
 8001110:	230f      	movs	r3, #15
 8001112:	4023      	ands	r3, r4
 8001114:	2b04      	cmp	r3, #4
 8001116:	d005      	beq.n	8001124 <__aeabi_dadd+0x110>
 8001118:	1d23      	adds	r3, r4, #4
 800111a:	42a3      	cmp	r3, r4
 800111c:	41a4      	sbcs	r4, r4
 800111e:	4264      	negs	r4, r4
 8001120:	44a2      	add	sl, r4
 8001122:	001c      	movs	r4, r3
 8001124:	4653      	mov	r3, sl
 8001126:	021b      	lsls	r3, r3, #8
 8001128:	d400      	bmi.n	800112c <__aeabi_dadd+0x118>
 800112a:	e09b      	b.n	8001264 <__aeabi_dadd+0x250>
 800112c:	4b94      	ldr	r3, [pc, #592]	; (8001380 <__aeabi_dadd+0x36c>)
 800112e:	3601      	adds	r6, #1
 8001130:	429e      	cmp	r6, r3
 8001132:	d100      	bne.n	8001136 <__aeabi_dadd+0x122>
 8001134:	e0b8      	b.n	80012a8 <__aeabi_dadd+0x294>
 8001136:	4653      	mov	r3, sl
 8001138:	4992      	ldr	r1, [pc, #584]	; (8001384 <__aeabi_dadd+0x370>)
 800113a:	08e4      	lsrs	r4, r4, #3
 800113c:	400b      	ands	r3, r1
 800113e:	0019      	movs	r1, r3
 8001140:	075b      	lsls	r3, r3, #29
 8001142:	4323      	orrs	r3, r4
 8001144:	0572      	lsls	r2, r6, #21
 8001146:	024c      	lsls	r4, r1, #9
 8001148:	0b24      	lsrs	r4, r4, #12
 800114a:	0d52      	lsrs	r2, r2, #21
 800114c:	0512      	lsls	r2, r2, #20
 800114e:	07ed      	lsls	r5, r5, #31
 8001150:	4322      	orrs	r2, r4
 8001152:	432a      	orrs	r2, r5
 8001154:	0018      	movs	r0, r3
 8001156:	0011      	movs	r1, r2
 8001158:	bce0      	pop	{r5, r6, r7}
 800115a:	46ba      	mov	sl, r7
 800115c:	46b1      	mov	r9, r6
 800115e:	46a8      	mov	r8, r5
 8001160:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001162:	2f00      	cmp	r7, #0
 8001164:	d048      	beq.n	80011f8 <__aeabi_dadd+0x1e4>
 8001166:	1b97      	subs	r7, r2, r6
 8001168:	2e00      	cmp	r6, #0
 800116a:	d000      	beq.n	800116e <__aeabi_dadd+0x15a>
 800116c:	e10e      	b.n	800138c <__aeabi_dadd+0x378>
 800116e:	000c      	movs	r4, r1
 8001170:	431c      	orrs	r4, r3
 8001172:	d100      	bne.n	8001176 <__aeabi_dadd+0x162>
 8001174:	e1b7      	b.n	80014e6 <__aeabi_dadd+0x4d2>
 8001176:	1e7c      	subs	r4, r7, #1
 8001178:	2f01      	cmp	r7, #1
 800117a:	d100      	bne.n	800117e <__aeabi_dadd+0x16a>
 800117c:	e226      	b.n	80015cc <__aeabi_dadd+0x5b8>
 800117e:	4d80      	ldr	r5, [pc, #512]	; (8001380 <__aeabi_dadd+0x36c>)
 8001180:	42af      	cmp	r7, r5
 8001182:	d100      	bne.n	8001186 <__aeabi_dadd+0x172>
 8001184:	e1d5      	b.n	8001532 <__aeabi_dadd+0x51e>
 8001186:	0027      	movs	r7, r4
 8001188:	e107      	b.n	800139a <__aeabi_dadd+0x386>
 800118a:	2f00      	cmp	r7, #0
 800118c:	dc00      	bgt.n	8001190 <__aeabi_dadd+0x17c>
 800118e:	e0b2      	b.n	80012f6 <__aeabi_dadd+0x2e2>
 8001190:	2a00      	cmp	r2, #0
 8001192:	d047      	beq.n	8001224 <__aeabi_dadd+0x210>
 8001194:	4a7a      	ldr	r2, [pc, #488]	; (8001380 <__aeabi_dadd+0x36c>)
 8001196:	4296      	cmp	r6, r2
 8001198:	d100      	bne.n	800119c <__aeabi_dadd+0x188>
 800119a:	e089      	b.n	80012b0 <__aeabi_dadd+0x29c>
 800119c:	2280      	movs	r2, #128	; 0x80
 800119e:	464c      	mov	r4, r9
 80011a0:	0412      	lsls	r2, r2, #16
 80011a2:	4314      	orrs	r4, r2
 80011a4:	46a1      	mov	r9, r4
 80011a6:	2f38      	cmp	r7, #56	; 0x38
 80011a8:	dc6b      	bgt.n	8001282 <__aeabi_dadd+0x26e>
 80011aa:	2f1f      	cmp	r7, #31
 80011ac:	dc00      	bgt.n	80011b0 <__aeabi_dadd+0x19c>
 80011ae:	e16e      	b.n	800148e <__aeabi_dadd+0x47a>
 80011b0:	003a      	movs	r2, r7
 80011b2:	4648      	mov	r0, r9
 80011b4:	3a20      	subs	r2, #32
 80011b6:	40d0      	lsrs	r0, r2
 80011b8:	4684      	mov	ip, r0
 80011ba:	2f20      	cmp	r7, #32
 80011bc:	d007      	beq.n	80011ce <__aeabi_dadd+0x1ba>
 80011be:	2240      	movs	r2, #64	; 0x40
 80011c0:	4648      	mov	r0, r9
 80011c2:	1bd2      	subs	r2, r2, r7
 80011c4:	4090      	lsls	r0, r2
 80011c6:	0002      	movs	r2, r0
 80011c8:	4640      	mov	r0, r8
 80011ca:	4310      	orrs	r0, r2
 80011cc:	4680      	mov	r8, r0
 80011ce:	4640      	mov	r0, r8
 80011d0:	1e42      	subs	r2, r0, #1
 80011d2:	4190      	sbcs	r0, r2
 80011d4:	4662      	mov	r2, ip
 80011d6:	0004      	movs	r4, r0
 80011d8:	4314      	orrs	r4, r2
 80011da:	e057      	b.n	800128c <__aeabi_dadd+0x278>
 80011dc:	464a      	mov	r2, r9
 80011de:	4302      	orrs	r2, r0
 80011e0:	d100      	bne.n	80011e4 <__aeabi_dadd+0x1d0>
 80011e2:	e103      	b.n	80013ec <__aeabi_dadd+0x3d8>
 80011e4:	1e7a      	subs	r2, r7, #1
 80011e6:	2f01      	cmp	r7, #1
 80011e8:	d100      	bne.n	80011ec <__aeabi_dadd+0x1d8>
 80011ea:	e193      	b.n	8001514 <__aeabi_dadd+0x500>
 80011ec:	4c64      	ldr	r4, [pc, #400]	; (8001380 <__aeabi_dadd+0x36c>)
 80011ee:	42a7      	cmp	r7, r4
 80011f0:	d100      	bne.n	80011f4 <__aeabi_dadd+0x1e0>
 80011f2:	e18a      	b.n	800150a <__aeabi_dadd+0x4f6>
 80011f4:	0017      	movs	r7, r2
 80011f6:	e73b      	b.n	8001070 <__aeabi_dadd+0x5c>
 80011f8:	4c63      	ldr	r4, [pc, #396]	; (8001388 <__aeabi_dadd+0x374>)
 80011fa:	1c72      	adds	r2, r6, #1
 80011fc:	4222      	tst	r2, r4
 80011fe:	d000      	beq.n	8001202 <__aeabi_dadd+0x1ee>
 8001200:	e0e0      	b.n	80013c4 <__aeabi_dadd+0x3b0>
 8001202:	000a      	movs	r2, r1
 8001204:	431a      	orrs	r2, r3
 8001206:	2e00      	cmp	r6, #0
 8001208:	d000      	beq.n	800120c <__aeabi_dadd+0x1f8>
 800120a:	e174      	b.n	80014f6 <__aeabi_dadd+0x4e2>
 800120c:	2a00      	cmp	r2, #0
 800120e:	d100      	bne.n	8001212 <__aeabi_dadd+0x1fe>
 8001210:	e1d0      	b.n	80015b4 <__aeabi_dadd+0x5a0>
 8001212:	464a      	mov	r2, r9
 8001214:	4302      	orrs	r2, r0
 8001216:	d000      	beq.n	800121a <__aeabi_dadd+0x206>
 8001218:	e1e3      	b.n	80015e2 <__aeabi_dadd+0x5ce>
 800121a:	074a      	lsls	r2, r1, #29
 800121c:	08db      	lsrs	r3, r3, #3
 800121e:	4313      	orrs	r3, r2
 8001220:	08c9      	lsrs	r1, r1, #3
 8001222:	e029      	b.n	8001278 <__aeabi_dadd+0x264>
 8001224:	464a      	mov	r2, r9
 8001226:	4302      	orrs	r2, r0
 8001228:	d100      	bne.n	800122c <__aeabi_dadd+0x218>
 800122a:	e17d      	b.n	8001528 <__aeabi_dadd+0x514>
 800122c:	1e7a      	subs	r2, r7, #1
 800122e:	2f01      	cmp	r7, #1
 8001230:	d100      	bne.n	8001234 <__aeabi_dadd+0x220>
 8001232:	e0e0      	b.n	80013f6 <__aeabi_dadd+0x3e2>
 8001234:	4c52      	ldr	r4, [pc, #328]	; (8001380 <__aeabi_dadd+0x36c>)
 8001236:	42a7      	cmp	r7, r4
 8001238:	d100      	bne.n	800123c <__aeabi_dadd+0x228>
 800123a:	e166      	b.n	800150a <__aeabi_dadd+0x4f6>
 800123c:	0017      	movs	r7, r2
 800123e:	e7b2      	b.n	80011a6 <__aeabi_dadd+0x192>
 8001240:	0010      	movs	r0, r2
 8001242:	3b1f      	subs	r3, #31
 8001244:	40d8      	lsrs	r0, r3
 8001246:	2920      	cmp	r1, #32
 8001248:	d003      	beq.n	8001252 <__aeabi_dadd+0x23e>
 800124a:	2340      	movs	r3, #64	; 0x40
 800124c:	1a5b      	subs	r3, r3, r1
 800124e:	409a      	lsls	r2, r3
 8001250:	4314      	orrs	r4, r2
 8001252:	1e63      	subs	r3, r4, #1
 8001254:	419c      	sbcs	r4, r3
 8001256:	2300      	movs	r3, #0
 8001258:	2600      	movs	r6, #0
 800125a:	469a      	mov	sl, r3
 800125c:	4304      	orrs	r4, r0
 800125e:	0763      	lsls	r3, r4, #29
 8001260:	d000      	beq.n	8001264 <__aeabi_dadd+0x250>
 8001262:	e755      	b.n	8001110 <__aeabi_dadd+0xfc>
 8001264:	4652      	mov	r2, sl
 8001266:	08e3      	lsrs	r3, r4, #3
 8001268:	0752      	lsls	r2, r2, #29
 800126a:	4313      	orrs	r3, r2
 800126c:	4652      	mov	r2, sl
 800126e:	0037      	movs	r7, r6
 8001270:	08d1      	lsrs	r1, r2, #3
 8001272:	4a43      	ldr	r2, [pc, #268]	; (8001380 <__aeabi_dadd+0x36c>)
 8001274:	4297      	cmp	r7, r2
 8001276:	d01f      	beq.n	80012b8 <__aeabi_dadd+0x2a4>
 8001278:	0309      	lsls	r1, r1, #12
 800127a:	057a      	lsls	r2, r7, #21
 800127c:	0b0c      	lsrs	r4, r1, #12
 800127e:	0d52      	lsrs	r2, r2, #21
 8001280:	e764      	b.n	800114c <__aeabi_dadd+0x138>
 8001282:	4642      	mov	r2, r8
 8001284:	464c      	mov	r4, r9
 8001286:	4314      	orrs	r4, r2
 8001288:	1e62      	subs	r2, r4, #1
 800128a:	4194      	sbcs	r4, r2
 800128c:	18e4      	adds	r4, r4, r3
 800128e:	429c      	cmp	r4, r3
 8001290:	4192      	sbcs	r2, r2
 8001292:	4252      	negs	r2, r2
 8001294:	4692      	mov	sl, r2
 8001296:	448a      	add	sl, r1
 8001298:	4653      	mov	r3, sl
 800129a:	021b      	lsls	r3, r3, #8
 800129c:	d5df      	bpl.n	800125e <__aeabi_dadd+0x24a>
 800129e:	4b38      	ldr	r3, [pc, #224]	; (8001380 <__aeabi_dadd+0x36c>)
 80012a0:	3601      	adds	r6, #1
 80012a2:	429e      	cmp	r6, r3
 80012a4:	d000      	beq.n	80012a8 <__aeabi_dadd+0x294>
 80012a6:	e0b3      	b.n	8001410 <__aeabi_dadd+0x3fc>
 80012a8:	0032      	movs	r2, r6
 80012aa:	2400      	movs	r4, #0
 80012ac:	2300      	movs	r3, #0
 80012ae:	e74d      	b.n	800114c <__aeabi_dadd+0x138>
 80012b0:	074a      	lsls	r2, r1, #29
 80012b2:	08db      	lsrs	r3, r3, #3
 80012b4:	4313      	orrs	r3, r2
 80012b6:	08c9      	lsrs	r1, r1, #3
 80012b8:	001a      	movs	r2, r3
 80012ba:	430a      	orrs	r2, r1
 80012bc:	d100      	bne.n	80012c0 <__aeabi_dadd+0x2ac>
 80012be:	e200      	b.n	80016c2 <__aeabi_dadd+0x6ae>
 80012c0:	2480      	movs	r4, #128	; 0x80
 80012c2:	0324      	lsls	r4, r4, #12
 80012c4:	430c      	orrs	r4, r1
 80012c6:	0324      	lsls	r4, r4, #12
 80012c8:	4a2d      	ldr	r2, [pc, #180]	; (8001380 <__aeabi_dadd+0x36c>)
 80012ca:	0b24      	lsrs	r4, r4, #12
 80012cc:	e73e      	b.n	800114c <__aeabi_dadd+0x138>
 80012ce:	0020      	movs	r0, r4
 80012d0:	f001 fdb6 	bl	8002e40 <__clzsi2>
 80012d4:	0003      	movs	r3, r0
 80012d6:	3318      	adds	r3, #24
 80012d8:	2b1f      	cmp	r3, #31
 80012da:	dc00      	bgt.n	80012de <__aeabi_dadd+0x2ca>
 80012dc:	e6f7      	b.n	80010ce <__aeabi_dadd+0xba>
 80012de:	0022      	movs	r2, r4
 80012e0:	3808      	subs	r0, #8
 80012e2:	4082      	lsls	r2, r0
 80012e4:	2400      	movs	r4, #0
 80012e6:	42b3      	cmp	r3, r6
 80012e8:	db00      	blt.n	80012ec <__aeabi_dadd+0x2d8>
 80012ea:	e6fc      	b.n	80010e6 <__aeabi_dadd+0xd2>
 80012ec:	1af6      	subs	r6, r6, r3
 80012ee:	4b25      	ldr	r3, [pc, #148]	; (8001384 <__aeabi_dadd+0x370>)
 80012f0:	401a      	ands	r2, r3
 80012f2:	4692      	mov	sl, r2
 80012f4:	e70a      	b.n	800110c <__aeabi_dadd+0xf8>
 80012f6:	2f00      	cmp	r7, #0
 80012f8:	d02b      	beq.n	8001352 <__aeabi_dadd+0x33e>
 80012fa:	1b97      	subs	r7, r2, r6
 80012fc:	2e00      	cmp	r6, #0
 80012fe:	d100      	bne.n	8001302 <__aeabi_dadd+0x2ee>
 8001300:	e0b8      	b.n	8001474 <__aeabi_dadd+0x460>
 8001302:	4c1f      	ldr	r4, [pc, #124]	; (8001380 <__aeabi_dadd+0x36c>)
 8001304:	42a2      	cmp	r2, r4
 8001306:	d100      	bne.n	800130a <__aeabi_dadd+0x2f6>
 8001308:	e11c      	b.n	8001544 <__aeabi_dadd+0x530>
 800130a:	2480      	movs	r4, #128	; 0x80
 800130c:	0424      	lsls	r4, r4, #16
 800130e:	4321      	orrs	r1, r4
 8001310:	2f38      	cmp	r7, #56	; 0x38
 8001312:	dd00      	ble.n	8001316 <__aeabi_dadd+0x302>
 8001314:	e11e      	b.n	8001554 <__aeabi_dadd+0x540>
 8001316:	2f1f      	cmp	r7, #31
 8001318:	dd00      	ble.n	800131c <__aeabi_dadd+0x308>
 800131a:	e19e      	b.n	800165a <__aeabi_dadd+0x646>
 800131c:	2620      	movs	r6, #32
 800131e:	000c      	movs	r4, r1
 8001320:	1bf6      	subs	r6, r6, r7
 8001322:	0018      	movs	r0, r3
 8001324:	40b3      	lsls	r3, r6
 8001326:	40b4      	lsls	r4, r6
 8001328:	40f8      	lsrs	r0, r7
 800132a:	1e5e      	subs	r6, r3, #1
 800132c:	41b3      	sbcs	r3, r6
 800132e:	40f9      	lsrs	r1, r7
 8001330:	4304      	orrs	r4, r0
 8001332:	431c      	orrs	r4, r3
 8001334:	4489      	add	r9, r1
 8001336:	4444      	add	r4, r8
 8001338:	4544      	cmp	r4, r8
 800133a:	419b      	sbcs	r3, r3
 800133c:	425b      	negs	r3, r3
 800133e:	444b      	add	r3, r9
 8001340:	469a      	mov	sl, r3
 8001342:	0016      	movs	r6, r2
 8001344:	e7a8      	b.n	8001298 <__aeabi_dadd+0x284>
 8001346:	4642      	mov	r2, r8
 8001348:	464c      	mov	r4, r9
 800134a:	4314      	orrs	r4, r2
 800134c:	1e62      	subs	r2, r4, #1
 800134e:	4194      	sbcs	r4, r2
 8001350:	e6a6      	b.n	80010a0 <__aeabi_dadd+0x8c>
 8001352:	4c0d      	ldr	r4, [pc, #52]	; (8001388 <__aeabi_dadd+0x374>)
 8001354:	1c72      	adds	r2, r6, #1
 8001356:	4222      	tst	r2, r4
 8001358:	d000      	beq.n	800135c <__aeabi_dadd+0x348>
 800135a:	e0a8      	b.n	80014ae <__aeabi_dadd+0x49a>
 800135c:	000a      	movs	r2, r1
 800135e:	431a      	orrs	r2, r3
 8001360:	2e00      	cmp	r6, #0
 8001362:	d000      	beq.n	8001366 <__aeabi_dadd+0x352>
 8001364:	e10a      	b.n	800157c <__aeabi_dadd+0x568>
 8001366:	2a00      	cmp	r2, #0
 8001368:	d100      	bne.n	800136c <__aeabi_dadd+0x358>
 800136a:	e15e      	b.n	800162a <__aeabi_dadd+0x616>
 800136c:	464a      	mov	r2, r9
 800136e:	4302      	orrs	r2, r0
 8001370:	d000      	beq.n	8001374 <__aeabi_dadd+0x360>
 8001372:	e161      	b.n	8001638 <__aeabi_dadd+0x624>
 8001374:	074a      	lsls	r2, r1, #29
 8001376:	08db      	lsrs	r3, r3, #3
 8001378:	4313      	orrs	r3, r2
 800137a:	08c9      	lsrs	r1, r1, #3
 800137c:	e77c      	b.n	8001278 <__aeabi_dadd+0x264>
 800137e:	46c0      	nop			; (mov r8, r8)
 8001380:	000007ff 	.word	0x000007ff
 8001384:	ff7fffff 	.word	0xff7fffff
 8001388:	000007fe 	.word	0x000007fe
 800138c:	4ccf      	ldr	r4, [pc, #828]	; (80016cc <__aeabi_dadd+0x6b8>)
 800138e:	42a2      	cmp	r2, r4
 8001390:	d100      	bne.n	8001394 <__aeabi_dadd+0x380>
 8001392:	e0ce      	b.n	8001532 <__aeabi_dadd+0x51e>
 8001394:	2480      	movs	r4, #128	; 0x80
 8001396:	0424      	lsls	r4, r4, #16
 8001398:	4321      	orrs	r1, r4
 800139a:	2f38      	cmp	r7, #56	; 0x38
 800139c:	dc5b      	bgt.n	8001456 <__aeabi_dadd+0x442>
 800139e:	2f1f      	cmp	r7, #31
 80013a0:	dd00      	ble.n	80013a4 <__aeabi_dadd+0x390>
 80013a2:	e0dc      	b.n	800155e <__aeabi_dadd+0x54a>
 80013a4:	2520      	movs	r5, #32
 80013a6:	000c      	movs	r4, r1
 80013a8:	1bed      	subs	r5, r5, r7
 80013aa:	001e      	movs	r6, r3
 80013ac:	40ab      	lsls	r3, r5
 80013ae:	40ac      	lsls	r4, r5
 80013b0:	40fe      	lsrs	r6, r7
 80013b2:	1e5d      	subs	r5, r3, #1
 80013b4:	41ab      	sbcs	r3, r5
 80013b6:	4334      	orrs	r4, r6
 80013b8:	40f9      	lsrs	r1, r7
 80013ba:	431c      	orrs	r4, r3
 80013bc:	464b      	mov	r3, r9
 80013be:	1a5b      	subs	r3, r3, r1
 80013c0:	4699      	mov	r9, r3
 80013c2:	e04c      	b.n	800145e <__aeabi_dadd+0x44a>
 80013c4:	464a      	mov	r2, r9
 80013c6:	1a1c      	subs	r4, r3, r0
 80013c8:	1a88      	subs	r0, r1, r2
 80013ca:	42a3      	cmp	r3, r4
 80013cc:	4192      	sbcs	r2, r2
 80013ce:	4252      	negs	r2, r2
 80013d0:	4692      	mov	sl, r2
 80013d2:	0002      	movs	r2, r0
 80013d4:	4650      	mov	r0, sl
 80013d6:	1a12      	subs	r2, r2, r0
 80013d8:	4692      	mov	sl, r2
 80013da:	0212      	lsls	r2, r2, #8
 80013dc:	d478      	bmi.n	80014d0 <__aeabi_dadd+0x4bc>
 80013de:	4653      	mov	r3, sl
 80013e0:	4323      	orrs	r3, r4
 80013e2:	d000      	beq.n	80013e6 <__aeabi_dadd+0x3d2>
 80013e4:	e66a      	b.n	80010bc <__aeabi_dadd+0xa8>
 80013e6:	2100      	movs	r1, #0
 80013e8:	2500      	movs	r5, #0
 80013ea:	e745      	b.n	8001278 <__aeabi_dadd+0x264>
 80013ec:	074a      	lsls	r2, r1, #29
 80013ee:	08db      	lsrs	r3, r3, #3
 80013f0:	4313      	orrs	r3, r2
 80013f2:	08c9      	lsrs	r1, r1, #3
 80013f4:	e73d      	b.n	8001272 <__aeabi_dadd+0x25e>
 80013f6:	181c      	adds	r4, r3, r0
 80013f8:	429c      	cmp	r4, r3
 80013fa:	419b      	sbcs	r3, r3
 80013fc:	4449      	add	r1, r9
 80013fe:	468a      	mov	sl, r1
 8001400:	425b      	negs	r3, r3
 8001402:	449a      	add	sl, r3
 8001404:	4653      	mov	r3, sl
 8001406:	2601      	movs	r6, #1
 8001408:	021b      	lsls	r3, r3, #8
 800140a:	d400      	bmi.n	800140e <__aeabi_dadd+0x3fa>
 800140c:	e727      	b.n	800125e <__aeabi_dadd+0x24a>
 800140e:	2602      	movs	r6, #2
 8001410:	4652      	mov	r2, sl
 8001412:	4baf      	ldr	r3, [pc, #700]	; (80016d0 <__aeabi_dadd+0x6bc>)
 8001414:	2101      	movs	r1, #1
 8001416:	401a      	ands	r2, r3
 8001418:	0013      	movs	r3, r2
 800141a:	4021      	ands	r1, r4
 800141c:	0862      	lsrs	r2, r4, #1
 800141e:	430a      	orrs	r2, r1
 8001420:	07dc      	lsls	r4, r3, #31
 8001422:	085b      	lsrs	r3, r3, #1
 8001424:	469a      	mov	sl, r3
 8001426:	4314      	orrs	r4, r2
 8001428:	e670      	b.n	800110c <__aeabi_dadd+0xf8>
 800142a:	003a      	movs	r2, r7
 800142c:	464c      	mov	r4, r9
 800142e:	3a20      	subs	r2, #32
 8001430:	40d4      	lsrs	r4, r2
 8001432:	46a4      	mov	ip, r4
 8001434:	2f20      	cmp	r7, #32
 8001436:	d007      	beq.n	8001448 <__aeabi_dadd+0x434>
 8001438:	2240      	movs	r2, #64	; 0x40
 800143a:	4648      	mov	r0, r9
 800143c:	1bd2      	subs	r2, r2, r7
 800143e:	4090      	lsls	r0, r2
 8001440:	0002      	movs	r2, r0
 8001442:	4640      	mov	r0, r8
 8001444:	4310      	orrs	r0, r2
 8001446:	4680      	mov	r8, r0
 8001448:	4640      	mov	r0, r8
 800144a:	1e42      	subs	r2, r0, #1
 800144c:	4190      	sbcs	r0, r2
 800144e:	4662      	mov	r2, ip
 8001450:	0004      	movs	r4, r0
 8001452:	4314      	orrs	r4, r2
 8001454:	e624      	b.n	80010a0 <__aeabi_dadd+0x8c>
 8001456:	4319      	orrs	r1, r3
 8001458:	000c      	movs	r4, r1
 800145a:	1e63      	subs	r3, r4, #1
 800145c:	419c      	sbcs	r4, r3
 800145e:	4643      	mov	r3, r8
 8001460:	1b1c      	subs	r4, r3, r4
 8001462:	45a0      	cmp	r8, r4
 8001464:	419b      	sbcs	r3, r3
 8001466:	4649      	mov	r1, r9
 8001468:	425b      	negs	r3, r3
 800146a:	1acb      	subs	r3, r1, r3
 800146c:	469a      	mov	sl, r3
 800146e:	4665      	mov	r5, ip
 8001470:	0016      	movs	r6, r2
 8001472:	e61b      	b.n	80010ac <__aeabi_dadd+0x98>
 8001474:	000c      	movs	r4, r1
 8001476:	431c      	orrs	r4, r3
 8001478:	d100      	bne.n	800147c <__aeabi_dadd+0x468>
 800147a:	e0c7      	b.n	800160c <__aeabi_dadd+0x5f8>
 800147c:	1e7c      	subs	r4, r7, #1
 800147e:	2f01      	cmp	r7, #1
 8001480:	d100      	bne.n	8001484 <__aeabi_dadd+0x470>
 8001482:	e0f9      	b.n	8001678 <__aeabi_dadd+0x664>
 8001484:	4e91      	ldr	r6, [pc, #580]	; (80016cc <__aeabi_dadd+0x6b8>)
 8001486:	42b7      	cmp	r7, r6
 8001488:	d05c      	beq.n	8001544 <__aeabi_dadd+0x530>
 800148a:	0027      	movs	r7, r4
 800148c:	e740      	b.n	8001310 <__aeabi_dadd+0x2fc>
 800148e:	2220      	movs	r2, #32
 8001490:	464c      	mov	r4, r9
 8001492:	4640      	mov	r0, r8
 8001494:	1bd2      	subs	r2, r2, r7
 8001496:	4094      	lsls	r4, r2
 8001498:	40f8      	lsrs	r0, r7
 800149a:	4304      	orrs	r4, r0
 800149c:	4640      	mov	r0, r8
 800149e:	4090      	lsls	r0, r2
 80014a0:	1e42      	subs	r2, r0, #1
 80014a2:	4190      	sbcs	r0, r2
 80014a4:	464a      	mov	r2, r9
 80014a6:	40fa      	lsrs	r2, r7
 80014a8:	4304      	orrs	r4, r0
 80014aa:	1889      	adds	r1, r1, r2
 80014ac:	e6ee      	b.n	800128c <__aeabi_dadd+0x278>
 80014ae:	4c87      	ldr	r4, [pc, #540]	; (80016cc <__aeabi_dadd+0x6b8>)
 80014b0:	42a2      	cmp	r2, r4
 80014b2:	d100      	bne.n	80014b6 <__aeabi_dadd+0x4a2>
 80014b4:	e6f9      	b.n	80012aa <__aeabi_dadd+0x296>
 80014b6:	1818      	adds	r0, r3, r0
 80014b8:	4298      	cmp	r0, r3
 80014ba:	419b      	sbcs	r3, r3
 80014bc:	4449      	add	r1, r9
 80014be:	425b      	negs	r3, r3
 80014c0:	18cb      	adds	r3, r1, r3
 80014c2:	07dc      	lsls	r4, r3, #31
 80014c4:	0840      	lsrs	r0, r0, #1
 80014c6:	085b      	lsrs	r3, r3, #1
 80014c8:	469a      	mov	sl, r3
 80014ca:	0016      	movs	r6, r2
 80014cc:	4304      	orrs	r4, r0
 80014ce:	e6c6      	b.n	800125e <__aeabi_dadd+0x24a>
 80014d0:	4642      	mov	r2, r8
 80014d2:	1ad4      	subs	r4, r2, r3
 80014d4:	45a0      	cmp	r8, r4
 80014d6:	4180      	sbcs	r0, r0
 80014d8:	464b      	mov	r3, r9
 80014da:	4240      	negs	r0, r0
 80014dc:	1a59      	subs	r1, r3, r1
 80014de:	1a0b      	subs	r3, r1, r0
 80014e0:	469a      	mov	sl, r3
 80014e2:	4665      	mov	r5, ip
 80014e4:	e5ea      	b.n	80010bc <__aeabi_dadd+0xa8>
 80014e6:	464b      	mov	r3, r9
 80014e8:	464a      	mov	r2, r9
 80014ea:	08c0      	lsrs	r0, r0, #3
 80014ec:	075b      	lsls	r3, r3, #29
 80014ee:	4665      	mov	r5, ip
 80014f0:	4303      	orrs	r3, r0
 80014f2:	08d1      	lsrs	r1, r2, #3
 80014f4:	e6bd      	b.n	8001272 <__aeabi_dadd+0x25e>
 80014f6:	2a00      	cmp	r2, #0
 80014f8:	d000      	beq.n	80014fc <__aeabi_dadd+0x4e8>
 80014fa:	e08e      	b.n	800161a <__aeabi_dadd+0x606>
 80014fc:	464b      	mov	r3, r9
 80014fe:	4303      	orrs	r3, r0
 8001500:	d117      	bne.n	8001532 <__aeabi_dadd+0x51e>
 8001502:	2180      	movs	r1, #128	; 0x80
 8001504:	2500      	movs	r5, #0
 8001506:	0309      	lsls	r1, r1, #12
 8001508:	e6da      	b.n	80012c0 <__aeabi_dadd+0x2ac>
 800150a:	074a      	lsls	r2, r1, #29
 800150c:	08db      	lsrs	r3, r3, #3
 800150e:	4313      	orrs	r3, r2
 8001510:	08c9      	lsrs	r1, r1, #3
 8001512:	e6d1      	b.n	80012b8 <__aeabi_dadd+0x2a4>
 8001514:	1a1c      	subs	r4, r3, r0
 8001516:	464a      	mov	r2, r9
 8001518:	42a3      	cmp	r3, r4
 800151a:	419b      	sbcs	r3, r3
 800151c:	1a89      	subs	r1, r1, r2
 800151e:	425b      	negs	r3, r3
 8001520:	1acb      	subs	r3, r1, r3
 8001522:	469a      	mov	sl, r3
 8001524:	2601      	movs	r6, #1
 8001526:	e5c1      	b.n	80010ac <__aeabi_dadd+0x98>
 8001528:	074a      	lsls	r2, r1, #29
 800152a:	08db      	lsrs	r3, r3, #3
 800152c:	4313      	orrs	r3, r2
 800152e:	08c9      	lsrs	r1, r1, #3
 8001530:	e69f      	b.n	8001272 <__aeabi_dadd+0x25e>
 8001532:	4643      	mov	r3, r8
 8001534:	08d8      	lsrs	r0, r3, #3
 8001536:	464b      	mov	r3, r9
 8001538:	464a      	mov	r2, r9
 800153a:	075b      	lsls	r3, r3, #29
 800153c:	4665      	mov	r5, ip
 800153e:	4303      	orrs	r3, r0
 8001540:	08d1      	lsrs	r1, r2, #3
 8001542:	e6b9      	b.n	80012b8 <__aeabi_dadd+0x2a4>
 8001544:	4643      	mov	r3, r8
 8001546:	08d8      	lsrs	r0, r3, #3
 8001548:	464b      	mov	r3, r9
 800154a:	464a      	mov	r2, r9
 800154c:	075b      	lsls	r3, r3, #29
 800154e:	4303      	orrs	r3, r0
 8001550:	08d1      	lsrs	r1, r2, #3
 8001552:	e6b1      	b.n	80012b8 <__aeabi_dadd+0x2a4>
 8001554:	4319      	orrs	r1, r3
 8001556:	000c      	movs	r4, r1
 8001558:	1e63      	subs	r3, r4, #1
 800155a:	419c      	sbcs	r4, r3
 800155c:	e6eb      	b.n	8001336 <__aeabi_dadd+0x322>
 800155e:	003c      	movs	r4, r7
 8001560:	000d      	movs	r5, r1
 8001562:	3c20      	subs	r4, #32
 8001564:	40e5      	lsrs	r5, r4
 8001566:	2f20      	cmp	r7, #32
 8001568:	d003      	beq.n	8001572 <__aeabi_dadd+0x55e>
 800156a:	2440      	movs	r4, #64	; 0x40
 800156c:	1be4      	subs	r4, r4, r7
 800156e:	40a1      	lsls	r1, r4
 8001570:	430b      	orrs	r3, r1
 8001572:	001c      	movs	r4, r3
 8001574:	1e63      	subs	r3, r4, #1
 8001576:	419c      	sbcs	r4, r3
 8001578:	432c      	orrs	r4, r5
 800157a:	e770      	b.n	800145e <__aeabi_dadd+0x44a>
 800157c:	2a00      	cmp	r2, #0
 800157e:	d0e1      	beq.n	8001544 <__aeabi_dadd+0x530>
 8001580:	464a      	mov	r2, r9
 8001582:	4302      	orrs	r2, r0
 8001584:	d0c1      	beq.n	800150a <__aeabi_dadd+0x4f6>
 8001586:	074a      	lsls	r2, r1, #29
 8001588:	08db      	lsrs	r3, r3, #3
 800158a:	4313      	orrs	r3, r2
 800158c:	2280      	movs	r2, #128	; 0x80
 800158e:	08c9      	lsrs	r1, r1, #3
 8001590:	0312      	lsls	r2, r2, #12
 8001592:	4211      	tst	r1, r2
 8001594:	d008      	beq.n	80015a8 <__aeabi_dadd+0x594>
 8001596:	4648      	mov	r0, r9
 8001598:	08c4      	lsrs	r4, r0, #3
 800159a:	4214      	tst	r4, r2
 800159c:	d104      	bne.n	80015a8 <__aeabi_dadd+0x594>
 800159e:	4643      	mov	r3, r8
 80015a0:	0021      	movs	r1, r4
 80015a2:	08db      	lsrs	r3, r3, #3
 80015a4:	0742      	lsls	r2, r0, #29
 80015a6:	4313      	orrs	r3, r2
 80015a8:	0f5a      	lsrs	r2, r3, #29
 80015aa:	00db      	lsls	r3, r3, #3
 80015ac:	0752      	lsls	r2, r2, #29
 80015ae:	08db      	lsrs	r3, r3, #3
 80015b0:	4313      	orrs	r3, r2
 80015b2:	e681      	b.n	80012b8 <__aeabi_dadd+0x2a4>
 80015b4:	464b      	mov	r3, r9
 80015b6:	4303      	orrs	r3, r0
 80015b8:	d100      	bne.n	80015bc <__aeabi_dadd+0x5a8>
 80015ba:	e714      	b.n	80013e6 <__aeabi_dadd+0x3d2>
 80015bc:	464b      	mov	r3, r9
 80015be:	464a      	mov	r2, r9
 80015c0:	08c0      	lsrs	r0, r0, #3
 80015c2:	075b      	lsls	r3, r3, #29
 80015c4:	4665      	mov	r5, ip
 80015c6:	4303      	orrs	r3, r0
 80015c8:	08d1      	lsrs	r1, r2, #3
 80015ca:	e655      	b.n	8001278 <__aeabi_dadd+0x264>
 80015cc:	1ac4      	subs	r4, r0, r3
 80015ce:	45a0      	cmp	r8, r4
 80015d0:	4180      	sbcs	r0, r0
 80015d2:	464b      	mov	r3, r9
 80015d4:	4240      	negs	r0, r0
 80015d6:	1a59      	subs	r1, r3, r1
 80015d8:	1a0b      	subs	r3, r1, r0
 80015da:	469a      	mov	sl, r3
 80015dc:	4665      	mov	r5, ip
 80015de:	2601      	movs	r6, #1
 80015e0:	e564      	b.n	80010ac <__aeabi_dadd+0x98>
 80015e2:	1a1c      	subs	r4, r3, r0
 80015e4:	464a      	mov	r2, r9
 80015e6:	42a3      	cmp	r3, r4
 80015e8:	4180      	sbcs	r0, r0
 80015ea:	1a8a      	subs	r2, r1, r2
 80015ec:	4240      	negs	r0, r0
 80015ee:	1a12      	subs	r2, r2, r0
 80015f0:	4692      	mov	sl, r2
 80015f2:	0212      	lsls	r2, r2, #8
 80015f4:	d549      	bpl.n	800168a <__aeabi_dadd+0x676>
 80015f6:	4642      	mov	r2, r8
 80015f8:	1ad4      	subs	r4, r2, r3
 80015fa:	45a0      	cmp	r8, r4
 80015fc:	4180      	sbcs	r0, r0
 80015fe:	464b      	mov	r3, r9
 8001600:	4240      	negs	r0, r0
 8001602:	1a59      	subs	r1, r3, r1
 8001604:	1a0b      	subs	r3, r1, r0
 8001606:	469a      	mov	sl, r3
 8001608:	4665      	mov	r5, ip
 800160a:	e57f      	b.n	800110c <__aeabi_dadd+0xf8>
 800160c:	464b      	mov	r3, r9
 800160e:	464a      	mov	r2, r9
 8001610:	08c0      	lsrs	r0, r0, #3
 8001612:	075b      	lsls	r3, r3, #29
 8001614:	4303      	orrs	r3, r0
 8001616:	08d1      	lsrs	r1, r2, #3
 8001618:	e62b      	b.n	8001272 <__aeabi_dadd+0x25e>
 800161a:	464a      	mov	r2, r9
 800161c:	08db      	lsrs	r3, r3, #3
 800161e:	4302      	orrs	r2, r0
 8001620:	d138      	bne.n	8001694 <__aeabi_dadd+0x680>
 8001622:	074a      	lsls	r2, r1, #29
 8001624:	4313      	orrs	r3, r2
 8001626:	08c9      	lsrs	r1, r1, #3
 8001628:	e646      	b.n	80012b8 <__aeabi_dadd+0x2a4>
 800162a:	464b      	mov	r3, r9
 800162c:	464a      	mov	r2, r9
 800162e:	08c0      	lsrs	r0, r0, #3
 8001630:	075b      	lsls	r3, r3, #29
 8001632:	4303      	orrs	r3, r0
 8001634:	08d1      	lsrs	r1, r2, #3
 8001636:	e61f      	b.n	8001278 <__aeabi_dadd+0x264>
 8001638:	181c      	adds	r4, r3, r0
 800163a:	429c      	cmp	r4, r3
 800163c:	419b      	sbcs	r3, r3
 800163e:	4449      	add	r1, r9
 8001640:	468a      	mov	sl, r1
 8001642:	425b      	negs	r3, r3
 8001644:	449a      	add	sl, r3
 8001646:	4653      	mov	r3, sl
 8001648:	021b      	lsls	r3, r3, #8
 800164a:	d400      	bmi.n	800164e <__aeabi_dadd+0x63a>
 800164c:	e607      	b.n	800125e <__aeabi_dadd+0x24a>
 800164e:	4652      	mov	r2, sl
 8001650:	4b1f      	ldr	r3, [pc, #124]	; (80016d0 <__aeabi_dadd+0x6bc>)
 8001652:	2601      	movs	r6, #1
 8001654:	401a      	ands	r2, r3
 8001656:	4692      	mov	sl, r2
 8001658:	e601      	b.n	800125e <__aeabi_dadd+0x24a>
 800165a:	003c      	movs	r4, r7
 800165c:	000e      	movs	r6, r1
 800165e:	3c20      	subs	r4, #32
 8001660:	40e6      	lsrs	r6, r4
 8001662:	2f20      	cmp	r7, #32
 8001664:	d003      	beq.n	800166e <__aeabi_dadd+0x65a>
 8001666:	2440      	movs	r4, #64	; 0x40
 8001668:	1be4      	subs	r4, r4, r7
 800166a:	40a1      	lsls	r1, r4
 800166c:	430b      	orrs	r3, r1
 800166e:	001c      	movs	r4, r3
 8001670:	1e63      	subs	r3, r4, #1
 8001672:	419c      	sbcs	r4, r3
 8001674:	4334      	orrs	r4, r6
 8001676:	e65e      	b.n	8001336 <__aeabi_dadd+0x322>
 8001678:	4443      	add	r3, r8
 800167a:	4283      	cmp	r3, r0
 800167c:	4180      	sbcs	r0, r0
 800167e:	4449      	add	r1, r9
 8001680:	468a      	mov	sl, r1
 8001682:	4240      	negs	r0, r0
 8001684:	001c      	movs	r4, r3
 8001686:	4482      	add	sl, r0
 8001688:	e6bc      	b.n	8001404 <__aeabi_dadd+0x3f0>
 800168a:	4653      	mov	r3, sl
 800168c:	4323      	orrs	r3, r4
 800168e:	d100      	bne.n	8001692 <__aeabi_dadd+0x67e>
 8001690:	e6a9      	b.n	80013e6 <__aeabi_dadd+0x3d2>
 8001692:	e5e4      	b.n	800125e <__aeabi_dadd+0x24a>
 8001694:	074a      	lsls	r2, r1, #29
 8001696:	4313      	orrs	r3, r2
 8001698:	2280      	movs	r2, #128	; 0x80
 800169a:	08c9      	lsrs	r1, r1, #3
 800169c:	0312      	lsls	r2, r2, #12
 800169e:	4211      	tst	r1, r2
 80016a0:	d009      	beq.n	80016b6 <__aeabi_dadd+0x6a2>
 80016a2:	4648      	mov	r0, r9
 80016a4:	08c4      	lsrs	r4, r0, #3
 80016a6:	4214      	tst	r4, r2
 80016a8:	d105      	bne.n	80016b6 <__aeabi_dadd+0x6a2>
 80016aa:	4643      	mov	r3, r8
 80016ac:	4665      	mov	r5, ip
 80016ae:	0021      	movs	r1, r4
 80016b0:	08db      	lsrs	r3, r3, #3
 80016b2:	0742      	lsls	r2, r0, #29
 80016b4:	4313      	orrs	r3, r2
 80016b6:	0f5a      	lsrs	r2, r3, #29
 80016b8:	00db      	lsls	r3, r3, #3
 80016ba:	08db      	lsrs	r3, r3, #3
 80016bc:	0752      	lsls	r2, r2, #29
 80016be:	4313      	orrs	r3, r2
 80016c0:	e5fa      	b.n	80012b8 <__aeabi_dadd+0x2a4>
 80016c2:	2300      	movs	r3, #0
 80016c4:	4a01      	ldr	r2, [pc, #4]	; (80016cc <__aeabi_dadd+0x6b8>)
 80016c6:	001c      	movs	r4, r3
 80016c8:	e540      	b.n	800114c <__aeabi_dadd+0x138>
 80016ca:	46c0      	nop			; (mov r8, r8)
 80016cc:	000007ff 	.word	0x000007ff
 80016d0:	ff7fffff 	.word	0xff7fffff

080016d4 <__aeabi_ddiv>:
 80016d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016d6:	4657      	mov	r7, sl
 80016d8:	464e      	mov	r6, r9
 80016da:	4645      	mov	r5, r8
 80016dc:	46de      	mov	lr, fp
 80016de:	b5e0      	push	{r5, r6, r7, lr}
 80016e0:	030c      	lsls	r4, r1, #12
 80016e2:	001f      	movs	r7, r3
 80016e4:	004b      	lsls	r3, r1, #1
 80016e6:	4681      	mov	r9, r0
 80016e8:	4692      	mov	sl, r2
 80016ea:	0005      	movs	r5, r0
 80016ec:	b085      	sub	sp, #20
 80016ee:	0b24      	lsrs	r4, r4, #12
 80016f0:	0d5b      	lsrs	r3, r3, #21
 80016f2:	0fce      	lsrs	r6, r1, #31
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d100      	bne.n	80016fa <__aeabi_ddiv+0x26>
 80016f8:	e152      	b.n	80019a0 <__aeabi_ddiv+0x2cc>
 80016fa:	4ad2      	ldr	r2, [pc, #840]	; (8001a44 <__aeabi_ddiv+0x370>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d100      	bne.n	8001702 <__aeabi_ddiv+0x2e>
 8001700:	e16e      	b.n	80019e0 <__aeabi_ddiv+0x30c>
 8001702:	0f42      	lsrs	r2, r0, #29
 8001704:	00e4      	lsls	r4, r4, #3
 8001706:	4314      	orrs	r4, r2
 8001708:	2280      	movs	r2, #128	; 0x80
 800170a:	0412      	lsls	r2, r2, #16
 800170c:	4322      	orrs	r2, r4
 800170e:	4690      	mov	r8, r2
 8001710:	4acd      	ldr	r2, [pc, #820]	; (8001a48 <__aeabi_ddiv+0x374>)
 8001712:	00c5      	lsls	r5, r0, #3
 8001714:	4693      	mov	fp, r2
 8001716:	449b      	add	fp, r3
 8001718:	2300      	movs	r3, #0
 800171a:	4699      	mov	r9, r3
 800171c:	9300      	str	r3, [sp, #0]
 800171e:	033c      	lsls	r4, r7, #12
 8001720:	007b      	lsls	r3, r7, #1
 8001722:	4650      	mov	r0, sl
 8001724:	0b24      	lsrs	r4, r4, #12
 8001726:	0d5b      	lsrs	r3, r3, #21
 8001728:	0fff      	lsrs	r7, r7, #31
 800172a:	2b00      	cmp	r3, #0
 800172c:	d100      	bne.n	8001730 <__aeabi_ddiv+0x5c>
 800172e:	e11a      	b.n	8001966 <__aeabi_ddiv+0x292>
 8001730:	4ac4      	ldr	r2, [pc, #784]	; (8001a44 <__aeabi_ddiv+0x370>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d100      	bne.n	8001738 <__aeabi_ddiv+0x64>
 8001736:	e15e      	b.n	80019f6 <__aeabi_ddiv+0x322>
 8001738:	0f42      	lsrs	r2, r0, #29
 800173a:	00e4      	lsls	r4, r4, #3
 800173c:	4322      	orrs	r2, r4
 800173e:	2480      	movs	r4, #128	; 0x80
 8001740:	0424      	lsls	r4, r4, #16
 8001742:	4314      	orrs	r4, r2
 8001744:	4ac0      	ldr	r2, [pc, #768]	; (8001a48 <__aeabi_ddiv+0x374>)
 8001746:	00c1      	lsls	r1, r0, #3
 8001748:	4694      	mov	ip, r2
 800174a:	465a      	mov	r2, fp
 800174c:	4463      	add	r3, ip
 800174e:	1ad3      	subs	r3, r2, r3
 8001750:	469b      	mov	fp, r3
 8001752:	2000      	movs	r0, #0
 8001754:	0033      	movs	r3, r6
 8001756:	407b      	eors	r3, r7
 8001758:	469a      	mov	sl, r3
 800175a:	464b      	mov	r3, r9
 800175c:	2b0f      	cmp	r3, #15
 800175e:	d827      	bhi.n	80017b0 <__aeabi_ddiv+0xdc>
 8001760:	4aba      	ldr	r2, [pc, #744]	; (8001a4c <__aeabi_ddiv+0x378>)
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	58d3      	ldr	r3, [r2, r3]
 8001766:	469f      	mov	pc, r3
 8001768:	46b2      	mov	sl, r6
 800176a:	9b00      	ldr	r3, [sp, #0]
 800176c:	2b02      	cmp	r3, #2
 800176e:	d016      	beq.n	800179e <__aeabi_ddiv+0xca>
 8001770:	2b03      	cmp	r3, #3
 8001772:	d100      	bne.n	8001776 <__aeabi_ddiv+0xa2>
 8001774:	e287      	b.n	8001c86 <__aeabi_ddiv+0x5b2>
 8001776:	2b01      	cmp	r3, #1
 8001778:	d000      	beq.n	800177c <__aeabi_ddiv+0xa8>
 800177a:	e0d5      	b.n	8001928 <__aeabi_ddiv+0x254>
 800177c:	2300      	movs	r3, #0
 800177e:	2200      	movs	r2, #0
 8001780:	2500      	movs	r5, #0
 8001782:	051b      	lsls	r3, r3, #20
 8001784:	4313      	orrs	r3, r2
 8001786:	4652      	mov	r2, sl
 8001788:	07d2      	lsls	r2, r2, #31
 800178a:	4313      	orrs	r3, r2
 800178c:	0028      	movs	r0, r5
 800178e:	0019      	movs	r1, r3
 8001790:	b005      	add	sp, #20
 8001792:	bcf0      	pop	{r4, r5, r6, r7}
 8001794:	46bb      	mov	fp, r7
 8001796:	46b2      	mov	sl, r6
 8001798:	46a9      	mov	r9, r5
 800179a:	46a0      	mov	r8, r4
 800179c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800179e:	2200      	movs	r2, #0
 80017a0:	2500      	movs	r5, #0
 80017a2:	4ba8      	ldr	r3, [pc, #672]	; (8001a44 <__aeabi_ddiv+0x370>)
 80017a4:	e7ed      	b.n	8001782 <__aeabi_ddiv+0xae>
 80017a6:	46ba      	mov	sl, r7
 80017a8:	46a0      	mov	r8, r4
 80017aa:	000d      	movs	r5, r1
 80017ac:	9000      	str	r0, [sp, #0]
 80017ae:	e7dc      	b.n	800176a <__aeabi_ddiv+0x96>
 80017b0:	4544      	cmp	r4, r8
 80017b2:	d200      	bcs.n	80017b6 <__aeabi_ddiv+0xe2>
 80017b4:	e1c4      	b.n	8001b40 <__aeabi_ddiv+0x46c>
 80017b6:	d100      	bne.n	80017ba <__aeabi_ddiv+0xe6>
 80017b8:	e1bf      	b.n	8001b3a <__aeabi_ddiv+0x466>
 80017ba:	2301      	movs	r3, #1
 80017bc:	425b      	negs	r3, r3
 80017be:	469c      	mov	ip, r3
 80017c0:	002e      	movs	r6, r5
 80017c2:	4640      	mov	r0, r8
 80017c4:	2500      	movs	r5, #0
 80017c6:	44e3      	add	fp, ip
 80017c8:	0223      	lsls	r3, r4, #8
 80017ca:	0e0c      	lsrs	r4, r1, #24
 80017cc:	431c      	orrs	r4, r3
 80017ce:	0c1b      	lsrs	r3, r3, #16
 80017d0:	4699      	mov	r9, r3
 80017d2:	0423      	lsls	r3, r4, #16
 80017d4:	020a      	lsls	r2, r1, #8
 80017d6:	0c1f      	lsrs	r7, r3, #16
 80017d8:	4649      	mov	r1, r9
 80017da:	9200      	str	r2, [sp, #0]
 80017dc:	9701      	str	r7, [sp, #4]
 80017de:	f7fe fd35 	bl	800024c <__aeabi_uidivmod>
 80017e2:	0002      	movs	r2, r0
 80017e4:	437a      	muls	r2, r7
 80017e6:	040b      	lsls	r3, r1, #16
 80017e8:	0c31      	lsrs	r1, r6, #16
 80017ea:	4680      	mov	r8, r0
 80017ec:	4319      	orrs	r1, r3
 80017ee:	428a      	cmp	r2, r1
 80017f0:	d907      	bls.n	8001802 <__aeabi_ddiv+0x12e>
 80017f2:	2301      	movs	r3, #1
 80017f4:	425b      	negs	r3, r3
 80017f6:	469c      	mov	ip, r3
 80017f8:	1909      	adds	r1, r1, r4
 80017fa:	44e0      	add	r8, ip
 80017fc:	428c      	cmp	r4, r1
 80017fe:	d800      	bhi.n	8001802 <__aeabi_ddiv+0x12e>
 8001800:	e201      	b.n	8001c06 <__aeabi_ddiv+0x532>
 8001802:	1a88      	subs	r0, r1, r2
 8001804:	4649      	mov	r1, r9
 8001806:	f7fe fd21 	bl	800024c <__aeabi_uidivmod>
 800180a:	9a01      	ldr	r2, [sp, #4]
 800180c:	0436      	lsls	r6, r6, #16
 800180e:	4342      	muls	r2, r0
 8001810:	0409      	lsls	r1, r1, #16
 8001812:	0c36      	lsrs	r6, r6, #16
 8001814:	0003      	movs	r3, r0
 8001816:	430e      	orrs	r6, r1
 8001818:	42b2      	cmp	r2, r6
 800181a:	d904      	bls.n	8001826 <__aeabi_ddiv+0x152>
 800181c:	1936      	adds	r6, r6, r4
 800181e:	3b01      	subs	r3, #1
 8001820:	42b4      	cmp	r4, r6
 8001822:	d800      	bhi.n	8001826 <__aeabi_ddiv+0x152>
 8001824:	e1e9      	b.n	8001bfa <__aeabi_ddiv+0x526>
 8001826:	1ab0      	subs	r0, r6, r2
 8001828:	4642      	mov	r2, r8
 800182a:	9e00      	ldr	r6, [sp, #0]
 800182c:	0412      	lsls	r2, r2, #16
 800182e:	431a      	orrs	r2, r3
 8001830:	0c33      	lsrs	r3, r6, #16
 8001832:	001f      	movs	r7, r3
 8001834:	0c11      	lsrs	r1, r2, #16
 8001836:	4690      	mov	r8, r2
 8001838:	9302      	str	r3, [sp, #8]
 800183a:	0413      	lsls	r3, r2, #16
 800183c:	0432      	lsls	r2, r6, #16
 800183e:	0c16      	lsrs	r6, r2, #16
 8001840:	0032      	movs	r2, r6
 8001842:	0c1b      	lsrs	r3, r3, #16
 8001844:	435a      	muls	r2, r3
 8001846:	9603      	str	r6, [sp, #12]
 8001848:	437b      	muls	r3, r7
 800184a:	434e      	muls	r6, r1
 800184c:	4379      	muls	r1, r7
 800184e:	0c17      	lsrs	r7, r2, #16
 8001850:	46bc      	mov	ip, r7
 8001852:	199b      	adds	r3, r3, r6
 8001854:	4463      	add	r3, ip
 8001856:	429e      	cmp	r6, r3
 8001858:	d903      	bls.n	8001862 <__aeabi_ddiv+0x18e>
 800185a:	2680      	movs	r6, #128	; 0x80
 800185c:	0276      	lsls	r6, r6, #9
 800185e:	46b4      	mov	ip, r6
 8001860:	4461      	add	r1, ip
 8001862:	0c1e      	lsrs	r6, r3, #16
 8001864:	1871      	adds	r1, r6, r1
 8001866:	0416      	lsls	r6, r2, #16
 8001868:	041b      	lsls	r3, r3, #16
 800186a:	0c36      	lsrs	r6, r6, #16
 800186c:	199e      	adds	r6, r3, r6
 800186e:	4288      	cmp	r0, r1
 8001870:	d302      	bcc.n	8001878 <__aeabi_ddiv+0x1a4>
 8001872:	d112      	bne.n	800189a <__aeabi_ddiv+0x1c6>
 8001874:	42b5      	cmp	r5, r6
 8001876:	d210      	bcs.n	800189a <__aeabi_ddiv+0x1c6>
 8001878:	4643      	mov	r3, r8
 800187a:	1e5a      	subs	r2, r3, #1
 800187c:	9b00      	ldr	r3, [sp, #0]
 800187e:	469c      	mov	ip, r3
 8001880:	4465      	add	r5, ip
 8001882:	001f      	movs	r7, r3
 8001884:	429d      	cmp	r5, r3
 8001886:	419b      	sbcs	r3, r3
 8001888:	425b      	negs	r3, r3
 800188a:	191b      	adds	r3, r3, r4
 800188c:	18c0      	adds	r0, r0, r3
 800188e:	4284      	cmp	r4, r0
 8001890:	d200      	bcs.n	8001894 <__aeabi_ddiv+0x1c0>
 8001892:	e19e      	b.n	8001bd2 <__aeabi_ddiv+0x4fe>
 8001894:	d100      	bne.n	8001898 <__aeabi_ddiv+0x1c4>
 8001896:	e199      	b.n	8001bcc <__aeabi_ddiv+0x4f8>
 8001898:	4690      	mov	r8, r2
 800189a:	1bae      	subs	r6, r5, r6
 800189c:	42b5      	cmp	r5, r6
 800189e:	41ad      	sbcs	r5, r5
 80018a0:	1a40      	subs	r0, r0, r1
 80018a2:	426d      	negs	r5, r5
 80018a4:	1b40      	subs	r0, r0, r5
 80018a6:	4284      	cmp	r4, r0
 80018a8:	d100      	bne.n	80018ac <__aeabi_ddiv+0x1d8>
 80018aa:	e1d2      	b.n	8001c52 <__aeabi_ddiv+0x57e>
 80018ac:	4649      	mov	r1, r9
 80018ae:	f7fe fccd 	bl	800024c <__aeabi_uidivmod>
 80018b2:	9a01      	ldr	r2, [sp, #4]
 80018b4:	040b      	lsls	r3, r1, #16
 80018b6:	4342      	muls	r2, r0
 80018b8:	0c31      	lsrs	r1, r6, #16
 80018ba:	0005      	movs	r5, r0
 80018bc:	4319      	orrs	r1, r3
 80018be:	428a      	cmp	r2, r1
 80018c0:	d900      	bls.n	80018c4 <__aeabi_ddiv+0x1f0>
 80018c2:	e16c      	b.n	8001b9e <__aeabi_ddiv+0x4ca>
 80018c4:	1a88      	subs	r0, r1, r2
 80018c6:	4649      	mov	r1, r9
 80018c8:	f7fe fcc0 	bl	800024c <__aeabi_uidivmod>
 80018cc:	9a01      	ldr	r2, [sp, #4]
 80018ce:	0436      	lsls	r6, r6, #16
 80018d0:	4342      	muls	r2, r0
 80018d2:	0409      	lsls	r1, r1, #16
 80018d4:	0c36      	lsrs	r6, r6, #16
 80018d6:	0003      	movs	r3, r0
 80018d8:	430e      	orrs	r6, r1
 80018da:	42b2      	cmp	r2, r6
 80018dc:	d900      	bls.n	80018e0 <__aeabi_ddiv+0x20c>
 80018de:	e153      	b.n	8001b88 <__aeabi_ddiv+0x4b4>
 80018e0:	9803      	ldr	r0, [sp, #12]
 80018e2:	1ab6      	subs	r6, r6, r2
 80018e4:	0002      	movs	r2, r0
 80018e6:	042d      	lsls	r5, r5, #16
 80018e8:	431d      	orrs	r5, r3
 80018ea:	9f02      	ldr	r7, [sp, #8]
 80018ec:	042b      	lsls	r3, r5, #16
 80018ee:	0c1b      	lsrs	r3, r3, #16
 80018f0:	435a      	muls	r2, r3
 80018f2:	437b      	muls	r3, r7
 80018f4:	469c      	mov	ip, r3
 80018f6:	0c29      	lsrs	r1, r5, #16
 80018f8:	4348      	muls	r0, r1
 80018fa:	0c13      	lsrs	r3, r2, #16
 80018fc:	4484      	add	ip, r0
 80018fe:	4463      	add	r3, ip
 8001900:	4379      	muls	r1, r7
 8001902:	4298      	cmp	r0, r3
 8001904:	d903      	bls.n	800190e <__aeabi_ddiv+0x23a>
 8001906:	2080      	movs	r0, #128	; 0x80
 8001908:	0240      	lsls	r0, r0, #9
 800190a:	4684      	mov	ip, r0
 800190c:	4461      	add	r1, ip
 800190e:	0c18      	lsrs	r0, r3, #16
 8001910:	0412      	lsls	r2, r2, #16
 8001912:	041b      	lsls	r3, r3, #16
 8001914:	0c12      	lsrs	r2, r2, #16
 8001916:	1840      	adds	r0, r0, r1
 8001918:	189b      	adds	r3, r3, r2
 800191a:	4286      	cmp	r6, r0
 800191c:	d200      	bcs.n	8001920 <__aeabi_ddiv+0x24c>
 800191e:	e100      	b.n	8001b22 <__aeabi_ddiv+0x44e>
 8001920:	d100      	bne.n	8001924 <__aeabi_ddiv+0x250>
 8001922:	e0fb      	b.n	8001b1c <__aeabi_ddiv+0x448>
 8001924:	2301      	movs	r3, #1
 8001926:	431d      	orrs	r5, r3
 8001928:	4b49      	ldr	r3, [pc, #292]	; (8001a50 <__aeabi_ddiv+0x37c>)
 800192a:	445b      	add	r3, fp
 800192c:	2b00      	cmp	r3, #0
 800192e:	dc00      	bgt.n	8001932 <__aeabi_ddiv+0x25e>
 8001930:	e0aa      	b.n	8001a88 <__aeabi_ddiv+0x3b4>
 8001932:	076a      	lsls	r2, r5, #29
 8001934:	d000      	beq.n	8001938 <__aeabi_ddiv+0x264>
 8001936:	e13d      	b.n	8001bb4 <__aeabi_ddiv+0x4e0>
 8001938:	08e9      	lsrs	r1, r5, #3
 800193a:	4642      	mov	r2, r8
 800193c:	01d2      	lsls	r2, r2, #7
 800193e:	d506      	bpl.n	800194e <__aeabi_ddiv+0x27a>
 8001940:	4642      	mov	r2, r8
 8001942:	4b44      	ldr	r3, [pc, #272]	; (8001a54 <__aeabi_ddiv+0x380>)
 8001944:	401a      	ands	r2, r3
 8001946:	2380      	movs	r3, #128	; 0x80
 8001948:	4690      	mov	r8, r2
 800194a:	00db      	lsls	r3, r3, #3
 800194c:	445b      	add	r3, fp
 800194e:	4a42      	ldr	r2, [pc, #264]	; (8001a58 <__aeabi_ddiv+0x384>)
 8001950:	4293      	cmp	r3, r2
 8001952:	dd00      	ble.n	8001956 <__aeabi_ddiv+0x282>
 8001954:	e723      	b.n	800179e <__aeabi_ddiv+0xca>
 8001956:	4642      	mov	r2, r8
 8001958:	055b      	lsls	r3, r3, #21
 800195a:	0755      	lsls	r5, r2, #29
 800195c:	0252      	lsls	r2, r2, #9
 800195e:	430d      	orrs	r5, r1
 8001960:	0b12      	lsrs	r2, r2, #12
 8001962:	0d5b      	lsrs	r3, r3, #21
 8001964:	e70d      	b.n	8001782 <__aeabi_ddiv+0xae>
 8001966:	4651      	mov	r1, sl
 8001968:	4321      	orrs	r1, r4
 800196a:	d100      	bne.n	800196e <__aeabi_ddiv+0x29a>
 800196c:	e07c      	b.n	8001a68 <__aeabi_ddiv+0x394>
 800196e:	2c00      	cmp	r4, #0
 8001970:	d100      	bne.n	8001974 <__aeabi_ddiv+0x2a0>
 8001972:	e0fb      	b.n	8001b6c <__aeabi_ddiv+0x498>
 8001974:	0020      	movs	r0, r4
 8001976:	f001 fa63 	bl	8002e40 <__clzsi2>
 800197a:	0002      	movs	r2, r0
 800197c:	3a0b      	subs	r2, #11
 800197e:	231d      	movs	r3, #29
 8001980:	1a9b      	subs	r3, r3, r2
 8001982:	4652      	mov	r2, sl
 8001984:	0001      	movs	r1, r0
 8001986:	40da      	lsrs	r2, r3
 8001988:	4653      	mov	r3, sl
 800198a:	3908      	subs	r1, #8
 800198c:	408b      	lsls	r3, r1
 800198e:	408c      	lsls	r4, r1
 8001990:	0019      	movs	r1, r3
 8001992:	4314      	orrs	r4, r2
 8001994:	4b31      	ldr	r3, [pc, #196]	; (8001a5c <__aeabi_ddiv+0x388>)
 8001996:	4458      	add	r0, fp
 8001998:	469b      	mov	fp, r3
 800199a:	4483      	add	fp, r0
 800199c:	2000      	movs	r0, #0
 800199e:	e6d9      	b.n	8001754 <__aeabi_ddiv+0x80>
 80019a0:	0003      	movs	r3, r0
 80019a2:	4323      	orrs	r3, r4
 80019a4:	4698      	mov	r8, r3
 80019a6:	d044      	beq.n	8001a32 <__aeabi_ddiv+0x35e>
 80019a8:	2c00      	cmp	r4, #0
 80019aa:	d100      	bne.n	80019ae <__aeabi_ddiv+0x2da>
 80019ac:	e0cf      	b.n	8001b4e <__aeabi_ddiv+0x47a>
 80019ae:	0020      	movs	r0, r4
 80019b0:	f001 fa46 	bl	8002e40 <__clzsi2>
 80019b4:	0001      	movs	r1, r0
 80019b6:	0002      	movs	r2, r0
 80019b8:	390b      	subs	r1, #11
 80019ba:	231d      	movs	r3, #29
 80019bc:	1a5b      	subs	r3, r3, r1
 80019be:	4649      	mov	r1, r9
 80019c0:	0010      	movs	r0, r2
 80019c2:	40d9      	lsrs	r1, r3
 80019c4:	3808      	subs	r0, #8
 80019c6:	4084      	lsls	r4, r0
 80019c8:	000b      	movs	r3, r1
 80019ca:	464d      	mov	r5, r9
 80019cc:	4323      	orrs	r3, r4
 80019ce:	4698      	mov	r8, r3
 80019d0:	4085      	lsls	r5, r0
 80019d2:	4b23      	ldr	r3, [pc, #140]	; (8001a60 <__aeabi_ddiv+0x38c>)
 80019d4:	1a9b      	subs	r3, r3, r2
 80019d6:	469b      	mov	fp, r3
 80019d8:	2300      	movs	r3, #0
 80019da:	4699      	mov	r9, r3
 80019dc:	9300      	str	r3, [sp, #0]
 80019de:	e69e      	b.n	800171e <__aeabi_ddiv+0x4a>
 80019e0:	0002      	movs	r2, r0
 80019e2:	4322      	orrs	r2, r4
 80019e4:	4690      	mov	r8, r2
 80019e6:	d11d      	bne.n	8001a24 <__aeabi_ddiv+0x350>
 80019e8:	2208      	movs	r2, #8
 80019ea:	469b      	mov	fp, r3
 80019ec:	2302      	movs	r3, #2
 80019ee:	2500      	movs	r5, #0
 80019f0:	4691      	mov	r9, r2
 80019f2:	9300      	str	r3, [sp, #0]
 80019f4:	e693      	b.n	800171e <__aeabi_ddiv+0x4a>
 80019f6:	4651      	mov	r1, sl
 80019f8:	4321      	orrs	r1, r4
 80019fa:	d109      	bne.n	8001a10 <__aeabi_ddiv+0x33c>
 80019fc:	2302      	movs	r3, #2
 80019fe:	464a      	mov	r2, r9
 8001a00:	431a      	orrs	r2, r3
 8001a02:	4b18      	ldr	r3, [pc, #96]	; (8001a64 <__aeabi_ddiv+0x390>)
 8001a04:	4691      	mov	r9, r2
 8001a06:	469c      	mov	ip, r3
 8001a08:	2400      	movs	r4, #0
 8001a0a:	2002      	movs	r0, #2
 8001a0c:	44e3      	add	fp, ip
 8001a0e:	e6a1      	b.n	8001754 <__aeabi_ddiv+0x80>
 8001a10:	2303      	movs	r3, #3
 8001a12:	464a      	mov	r2, r9
 8001a14:	431a      	orrs	r2, r3
 8001a16:	4b13      	ldr	r3, [pc, #76]	; (8001a64 <__aeabi_ddiv+0x390>)
 8001a18:	4691      	mov	r9, r2
 8001a1a:	469c      	mov	ip, r3
 8001a1c:	4651      	mov	r1, sl
 8001a1e:	2003      	movs	r0, #3
 8001a20:	44e3      	add	fp, ip
 8001a22:	e697      	b.n	8001754 <__aeabi_ddiv+0x80>
 8001a24:	220c      	movs	r2, #12
 8001a26:	469b      	mov	fp, r3
 8001a28:	2303      	movs	r3, #3
 8001a2a:	46a0      	mov	r8, r4
 8001a2c:	4691      	mov	r9, r2
 8001a2e:	9300      	str	r3, [sp, #0]
 8001a30:	e675      	b.n	800171e <__aeabi_ddiv+0x4a>
 8001a32:	2304      	movs	r3, #4
 8001a34:	4699      	mov	r9, r3
 8001a36:	2300      	movs	r3, #0
 8001a38:	469b      	mov	fp, r3
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	2500      	movs	r5, #0
 8001a3e:	9300      	str	r3, [sp, #0]
 8001a40:	e66d      	b.n	800171e <__aeabi_ddiv+0x4a>
 8001a42:	46c0      	nop			; (mov r8, r8)
 8001a44:	000007ff 	.word	0x000007ff
 8001a48:	fffffc01 	.word	0xfffffc01
 8001a4c:	08008c08 	.word	0x08008c08
 8001a50:	000003ff 	.word	0x000003ff
 8001a54:	feffffff 	.word	0xfeffffff
 8001a58:	000007fe 	.word	0x000007fe
 8001a5c:	000003f3 	.word	0x000003f3
 8001a60:	fffffc0d 	.word	0xfffffc0d
 8001a64:	fffff801 	.word	0xfffff801
 8001a68:	464a      	mov	r2, r9
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	431a      	orrs	r2, r3
 8001a6e:	4691      	mov	r9, r2
 8001a70:	2400      	movs	r4, #0
 8001a72:	2001      	movs	r0, #1
 8001a74:	e66e      	b.n	8001754 <__aeabi_ddiv+0x80>
 8001a76:	2300      	movs	r3, #0
 8001a78:	2280      	movs	r2, #128	; 0x80
 8001a7a:	469a      	mov	sl, r3
 8001a7c:	2500      	movs	r5, #0
 8001a7e:	4b88      	ldr	r3, [pc, #544]	; (8001ca0 <__aeabi_ddiv+0x5cc>)
 8001a80:	0312      	lsls	r2, r2, #12
 8001a82:	e67e      	b.n	8001782 <__aeabi_ddiv+0xae>
 8001a84:	2501      	movs	r5, #1
 8001a86:	426d      	negs	r5, r5
 8001a88:	2201      	movs	r2, #1
 8001a8a:	1ad2      	subs	r2, r2, r3
 8001a8c:	2a38      	cmp	r2, #56	; 0x38
 8001a8e:	dd00      	ble.n	8001a92 <__aeabi_ddiv+0x3be>
 8001a90:	e674      	b.n	800177c <__aeabi_ddiv+0xa8>
 8001a92:	2a1f      	cmp	r2, #31
 8001a94:	dc00      	bgt.n	8001a98 <__aeabi_ddiv+0x3c4>
 8001a96:	e0bd      	b.n	8001c14 <__aeabi_ddiv+0x540>
 8001a98:	211f      	movs	r1, #31
 8001a9a:	4249      	negs	r1, r1
 8001a9c:	1acb      	subs	r3, r1, r3
 8001a9e:	4641      	mov	r1, r8
 8001aa0:	40d9      	lsrs	r1, r3
 8001aa2:	000b      	movs	r3, r1
 8001aa4:	2a20      	cmp	r2, #32
 8001aa6:	d004      	beq.n	8001ab2 <__aeabi_ddiv+0x3de>
 8001aa8:	4641      	mov	r1, r8
 8001aaa:	4a7e      	ldr	r2, [pc, #504]	; (8001ca4 <__aeabi_ddiv+0x5d0>)
 8001aac:	445a      	add	r2, fp
 8001aae:	4091      	lsls	r1, r2
 8001ab0:	430d      	orrs	r5, r1
 8001ab2:	0029      	movs	r1, r5
 8001ab4:	1e4a      	subs	r2, r1, #1
 8001ab6:	4191      	sbcs	r1, r2
 8001ab8:	4319      	orrs	r1, r3
 8001aba:	2307      	movs	r3, #7
 8001abc:	001d      	movs	r5, r3
 8001abe:	2200      	movs	r2, #0
 8001ac0:	400d      	ands	r5, r1
 8001ac2:	420b      	tst	r3, r1
 8001ac4:	d100      	bne.n	8001ac8 <__aeabi_ddiv+0x3f4>
 8001ac6:	e0d0      	b.n	8001c6a <__aeabi_ddiv+0x596>
 8001ac8:	220f      	movs	r2, #15
 8001aca:	2300      	movs	r3, #0
 8001acc:	400a      	ands	r2, r1
 8001ace:	2a04      	cmp	r2, #4
 8001ad0:	d100      	bne.n	8001ad4 <__aeabi_ddiv+0x400>
 8001ad2:	e0c7      	b.n	8001c64 <__aeabi_ddiv+0x590>
 8001ad4:	1d0a      	adds	r2, r1, #4
 8001ad6:	428a      	cmp	r2, r1
 8001ad8:	4189      	sbcs	r1, r1
 8001ada:	4249      	negs	r1, r1
 8001adc:	185b      	adds	r3, r3, r1
 8001ade:	0011      	movs	r1, r2
 8001ae0:	021a      	lsls	r2, r3, #8
 8001ae2:	d400      	bmi.n	8001ae6 <__aeabi_ddiv+0x412>
 8001ae4:	e0be      	b.n	8001c64 <__aeabi_ddiv+0x590>
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	2200      	movs	r2, #0
 8001aea:	2500      	movs	r5, #0
 8001aec:	e649      	b.n	8001782 <__aeabi_ddiv+0xae>
 8001aee:	2280      	movs	r2, #128	; 0x80
 8001af0:	4643      	mov	r3, r8
 8001af2:	0312      	lsls	r2, r2, #12
 8001af4:	4213      	tst	r3, r2
 8001af6:	d008      	beq.n	8001b0a <__aeabi_ddiv+0x436>
 8001af8:	4214      	tst	r4, r2
 8001afa:	d106      	bne.n	8001b0a <__aeabi_ddiv+0x436>
 8001afc:	4322      	orrs	r2, r4
 8001afe:	0312      	lsls	r2, r2, #12
 8001b00:	46ba      	mov	sl, r7
 8001b02:	000d      	movs	r5, r1
 8001b04:	4b66      	ldr	r3, [pc, #408]	; (8001ca0 <__aeabi_ddiv+0x5cc>)
 8001b06:	0b12      	lsrs	r2, r2, #12
 8001b08:	e63b      	b.n	8001782 <__aeabi_ddiv+0xae>
 8001b0a:	2280      	movs	r2, #128	; 0x80
 8001b0c:	4643      	mov	r3, r8
 8001b0e:	0312      	lsls	r2, r2, #12
 8001b10:	431a      	orrs	r2, r3
 8001b12:	0312      	lsls	r2, r2, #12
 8001b14:	46b2      	mov	sl, r6
 8001b16:	4b62      	ldr	r3, [pc, #392]	; (8001ca0 <__aeabi_ddiv+0x5cc>)
 8001b18:	0b12      	lsrs	r2, r2, #12
 8001b1a:	e632      	b.n	8001782 <__aeabi_ddiv+0xae>
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d100      	bne.n	8001b22 <__aeabi_ddiv+0x44e>
 8001b20:	e702      	b.n	8001928 <__aeabi_ddiv+0x254>
 8001b22:	19a6      	adds	r6, r4, r6
 8001b24:	1e6a      	subs	r2, r5, #1
 8001b26:	42a6      	cmp	r6, r4
 8001b28:	d200      	bcs.n	8001b2c <__aeabi_ddiv+0x458>
 8001b2a:	e089      	b.n	8001c40 <__aeabi_ddiv+0x56c>
 8001b2c:	4286      	cmp	r6, r0
 8001b2e:	d200      	bcs.n	8001b32 <__aeabi_ddiv+0x45e>
 8001b30:	e09f      	b.n	8001c72 <__aeabi_ddiv+0x59e>
 8001b32:	d100      	bne.n	8001b36 <__aeabi_ddiv+0x462>
 8001b34:	e0af      	b.n	8001c96 <__aeabi_ddiv+0x5c2>
 8001b36:	0015      	movs	r5, r2
 8001b38:	e6f4      	b.n	8001924 <__aeabi_ddiv+0x250>
 8001b3a:	42a9      	cmp	r1, r5
 8001b3c:	d900      	bls.n	8001b40 <__aeabi_ddiv+0x46c>
 8001b3e:	e63c      	b.n	80017ba <__aeabi_ddiv+0xe6>
 8001b40:	4643      	mov	r3, r8
 8001b42:	07de      	lsls	r6, r3, #31
 8001b44:	0858      	lsrs	r0, r3, #1
 8001b46:	086b      	lsrs	r3, r5, #1
 8001b48:	431e      	orrs	r6, r3
 8001b4a:	07ed      	lsls	r5, r5, #31
 8001b4c:	e63c      	b.n	80017c8 <__aeabi_ddiv+0xf4>
 8001b4e:	f001 f977 	bl	8002e40 <__clzsi2>
 8001b52:	0001      	movs	r1, r0
 8001b54:	0002      	movs	r2, r0
 8001b56:	3115      	adds	r1, #21
 8001b58:	3220      	adds	r2, #32
 8001b5a:	291c      	cmp	r1, #28
 8001b5c:	dc00      	bgt.n	8001b60 <__aeabi_ddiv+0x48c>
 8001b5e:	e72c      	b.n	80019ba <__aeabi_ddiv+0x2e6>
 8001b60:	464b      	mov	r3, r9
 8001b62:	3808      	subs	r0, #8
 8001b64:	4083      	lsls	r3, r0
 8001b66:	2500      	movs	r5, #0
 8001b68:	4698      	mov	r8, r3
 8001b6a:	e732      	b.n	80019d2 <__aeabi_ddiv+0x2fe>
 8001b6c:	f001 f968 	bl	8002e40 <__clzsi2>
 8001b70:	0003      	movs	r3, r0
 8001b72:	001a      	movs	r2, r3
 8001b74:	3215      	adds	r2, #21
 8001b76:	3020      	adds	r0, #32
 8001b78:	2a1c      	cmp	r2, #28
 8001b7a:	dc00      	bgt.n	8001b7e <__aeabi_ddiv+0x4aa>
 8001b7c:	e6ff      	b.n	800197e <__aeabi_ddiv+0x2aa>
 8001b7e:	4654      	mov	r4, sl
 8001b80:	3b08      	subs	r3, #8
 8001b82:	2100      	movs	r1, #0
 8001b84:	409c      	lsls	r4, r3
 8001b86:	e705      	b.n	8001994 <__aeabi_ddiv+0x2c0>
 8001b88:	1936      	adds	r6, r6, r4
 8001b8a:	3b01      	subs	r3, #1
 8001b8c:	42b4      	cmp	r4, r6
 8001b8e:	d900      	bls.n	8001b92 <__aeabi_ddiv+0x4be>
 8001b90:	e6a6      	b.n	80018e0 <__aeabi_ddiv+0x20c>
 8001b92:	42b2      	cmp	r2, r6
 8001b94:	d800      	bhi.n	8001b98 <__aeabi_ddiv+0x4c4>
 8001b96:	e6a3      	b.n	80018e0 <__aeabi_ddiv+0x20c>
 8001b98:	1e83      	subs	r3, r0, #2
 8001b9a:	1936      	adds	r6, r6, r4
 8001b9c:	e6a0      	b.n	80018e0 <__aeabi_ddiv+0x20c>
 8001b9e:	1909      	adds	r1, r1, r4
 8001ba0:	3d01      	subs	r5, #1
 8001ba2:	428c      	cmp	r4, r1
 8001ba4:	d900      	bls.n	8001ba8 <__aeabi_ddiv+0x4d4>
 8001ba6:	e68d      	b.n	80018c4 <__aeabi_ddiv+0x1f0>
 8001ba8:	428a      	cmp	r2, r1
 8001baa:	d800      	bhi.n	8001bae <__aeabi_ddiv+0x4da>
 8001bac:	e68a      	b.n	80018c4 <__aeabi_ddiv+0x1f0>
 8001bae:	1e85      	subs	r5, r0, #2
 8001bb0:	1909      	adds	r1, r1, r4
 8001bb2:	e687      	b.n	80018c4 <__aeabi_ddiv+0x1f0>
 8001bb4:	220f      	movs	r2, #15
 8001bb6:	402a      	ands	r2, r5
 8001bb8:	2a04      	cmp	r2, #4
 8001bba:	d100      	bne.n	8001bbe <__aeabi_ddiv+0x4ea>
 8001bbc:	e6bc      	b.n	8001938 <__aeabi_ddiv+0x264>
 8001bbe:	1d29      	adds	r1, r5, #4
 8001bc0:	42a9      	cmp	r1, r5
 8001bc2:	41ad      	sbcs	r5, r5
 8001bc4:	426d      	negs	r5, r5
 8001bc6:	08c9      	lsrs	r1, r1, #3
 8001bc8:	44a8      	add	r8, r5
 8001bca:	e6b6      	b.n	800193a <__aeabi_ddiv+0x266>
 8001bcc:	42af      	cmp	r7, r5
 8001bce:	d900      	bls.n	8001bd2 <__aeabi_ddiv+0x4fe>
 8001bd0:	e662      	b.n	8001898 <__aeabi_ddiv+0x1c4>
 8001bd2:	4281      	cmp	r1, r0
 8001bd4:	d804      	bhi.n	8001be0 <__aeabi_ddiv+0x50c>
 8001bd6:	d000      	beq.n	8001bda <__aeabi_ddiv+0x506>
 8001bd8:	e65e      	b.n	8001898 <__aeabi_ddiv+0x1c4>
 8001bda:	42ae      	cmp	r6, r5
 8001bdc:	d800      	bhi.n	8001be0 <__aeabi_ddiv+0x50c>
 8001bde:	e65b      	b.n	8001898 <__aeabi_ddiv+0x1c4>
 8001be0:	2302      	movs	r3, #2
 8001be2:	425b      	negs	r3, r3
 8001be4:	469c      	mov	ip, r3
 8001be6:	9b00      	ldr	r3, [sp, #0]
 8001be8:	44e0      	add	r8, ip
 8001bea:	469c      	mov	ip, r3
 8001bec:	4465      	add	r5, ip
 8001bee:	429d      	cmp	r5, r3
 8001bf0:	419b      	sbcs	r3, r3
 8001bf2:	425b      	negs	r3, r3
 8001bf4:	191b      	adds	r3, r3, r4
 8001bf6:	18c0      	adds	r0, r0, r3
 8001bf8:	e64f      	b.n	800189a <__aeabi_ddiv+0x1c6>
 8001bfa:	42b2      	cmp	r2, r6
 8001bfc:	d800      	bhi.n	8001c00 <__aeabi_ddiv+0x52c>
 8001bfe:	e612      	b.n	8001826 <__aeabi_ddiv+0x152>
 8001c00:	1e83      	subs	r3, r0, #2
 8001c02:	1936      	adds	r6, r6, r4
 8001c04:	e60f      	b.n	8001826 <__aeabi_ddiv+0x152>
 8001c06:	428a      	cmp	r2, r1
 8001c08:	d800      	bhi.n	8001c0c <__aeabi_ddiv+0x538>
 8001c0a:	e5fa      	b.n	8001802 <__aeabi_ddiv+0x12e>
 8001c0c:	1e83      	subs	r3, r0, #2
 8001c0e:	4698      	mov	r8, r3
 8001c10:	1909      	adds	r1, r1, r4
 8001c12:	e5f6      	b.n	8001802 <__aeabi_ddiv+0x12e>
 8001c14:	4b24      	ldr	r3, [pc, #144]	; (8001ca8 <__aeabi_ddiv+0x5d4>)
 8001c16:	0028      	movs	r0, r5
 8001c18:	445b      	add	r3, fp
 8001c1a:	4641      	mov	r1, r8
 8001c1c:	409d      	lsls	r5, r3
 8001c1e:	4099      	lsls	r1, r3
 8001c20:	40d0      	lsrs	r0, r2
 8001c22:	1e6b      	subs	r3, r5, #1
 8001c24:	419d      	sbcs	r5, r3
 8001c26:	4643      	mov	r3, r8
 8001c28:	4301      	orrs	r1, r0
 8001c2a:	4329      	orrs	r1, r5
 8001c2c:	40d3      	lsrs	r3, r2
 8001c2e:	074a      	lsls	r2, r1, #29
 8001c30:	d100      	bne.n	8001c34 <__aeabi_ddiv+0x560>
 8001c32:	e755      	b.n	8001ae0 <__aeabi_ddiv+0x40c>
 8001c34:	220f      	movs	r2, #15
 8001c36:	400a      	ands	r2, r1
 8001c38:	2a04      	cmp	r2, #4
 8001c3a:	d000      	beq.n	8001c3e <__aeabi_ddiv+0x56a>
 8001c3c:	e74a      	b.n	8001ad4 <__aeabi_ddiv+0x400>
 8001c3e:	e74f      	b.n	8001ae0 <__aeabi_ddiv+0x40c>
 8001c40:	0015      	movs	r5, r2
 8001c42:	4286      	cmp	r6, r0
 8001c44:	d000      	beq.n	8001c48 <__aeabi_ddiv+0x574>
 8001c46:	e66d      	b.n	8001924 <__aeabi_ddiv+0x250>
 8001c48:	9a00      	ldr	r2, [sp, #0]
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	d000      	beq.n	8001c50 <__aeabi_ddiv+0x57c>
 8001c4e:	e669      	b.n	8001924 <__aeabi_ddiv+0x250>
 8001c50:	e66a      	b.n	8001928 <__aeabi_ddiv+0x254>
 8001c52:	4b16      	ldr	r3, [pc, #88]	; (8001cac <__aeabi_ddiv+0x5d8>)
 8001c54:	445b      	add	r3, fp
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	dc00      	bgt.n	8001c5c <__aeabi_ddiv+0x588>
 8001c5a:	e713      	b.n	8001a84 <__aeabi_ddiv+0x3b0>
 8001c5c:	2501      	movs	r5, #1
 8001c5e:	2100      	movs	r1, #0
 8001c60:	44a8      	add	r8, r5
 8001c62:	e66a      	b.n	800193a <__aeabi_ddiv+0x266>
 8001c64:	075d      	lsls	r5, r3, #29
 8001c66:	025b      	lsls	r3, r3, #9
 8001c68:	0b1a      	lsrs	r2, r3, #12
 8001c6a:	08c9      	lsrs	r1, r1, #3
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	430d      	orrs	r5, r1
 8001c70:	e587      	b.n	8001782 <__aeabi_ddiv+0xae>
 8001c72:	9900      	ldr	r1, [sp, #0]
 8001c74:	3d02      	subs	r5, #2
 8001c76:	004a      	lsls	r2, r1, #1
 8001c78:	428a      	cmp	r2, r1
 8001c7a:	41bf      	sbcs	r7, r7
 8001c7c:	427f      	negs	r7, r7
 8001c7e:	193f      	adds	r7, r7, r4
 8001c80:	19f6      	adds	r6, r6, r7
 8001c82:	9200      	str	r2, [sp, #0]
 8001c84:	e7dd      	b.n	8001c42 <__aeabi_ddiv+0x56e>
 8001c86:	2280      	movs	r2, #128	; 0x80
 8001c88:	4643      	mov	r3, r8
 8001c8a:	0312      	lsls	r2, r2, #12
 8001c8c:	431a      	orrs	r2, r3
 8001c8e:	0312      	lsls	r2, r2, #12
 8001c90:	4b03      	ldr	r3, [pc, #12]	; (8001ca0 <__aeabi_ddiv+0x5cc>)
 8001c92:	0b12      	lsrs	r2, r2, #12
 8001c94:	e575      	b.n	8001782 <__aeabi_ddiv+0xae>
 8001c96:	9900      	ldr	r1, [sp, #0]
 8001c98:	4299      	cmp	r1, r3
 8001c9a:	d3ea      	bcc.n	8001c72 <__aeabi_ddiv+0x59e>
 8001c9c:	0015      	movs	r5, r2
 8001c9e:	e7d3      	b.n	8001c48 <__aeabi_ddiv+0x574>
 8001ca0:	000007ff 	.word	0x000007ff
 8001ca4:	0000043e 	.word	0x0000043e
 8001ca8:	0000041e 	.word	0x0000041e
 8001cac:	000003ff 	.word	0x000003ff

08001cb0 <__eqdf2>:
 8001cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cb2:	464e      	mov	r6, r9
 8001cb4:	4645      	mov	r5, r8
 8001cb6:	46de      	mov	lr, fp
 8001cb8:	4657      	mov	r7, sl
 8001cba:	4690      	mov	r8, r2
 8001cbc:	b5e0      	push	{r5, r6, r7, lr}
 8001cbe:	0017      	movs	r7, r2
 8001cc0:	031a      	lsls	r2, r3, #12
 8001cc2:	0b12      	lsrs	r2, r2, #12
 8001cc4:	0005      	movs	r5, r0
 8001cc6:	4684      	mov	ip, r0
 8001cc8:	4819      	ldr	r0, [pc, #100]	; (8001d30 <__eqdf2+0x80>)
 8001cca:	030e      	lsls	r6, r1, #12
 8001ccc:	004c      	lsls	r4, r1, #1
 8001cce:	4691      	mov	r9, r2
 8001cd0:	005a      	lsls	r2, r3, #1
 8001cd2:	0fdb      	lsrs	r3, r3, #31
 8001cd4:	469b      	mov	fp, r3
 8001cd6:	0b36      	lsrs	r6, r6, #12
 8001cd8:	0d64      	lsrs	r4, r4, #21
 8001cda:	0fc9      	lsrs	r1, r1, #31
 8001cdc:	0d52      	lsrs	r2, r2, #21
 8001cde:	4284      	cmp	r4, r0
 8001ce0:	d019      	beq.n	8001d16 <__eqdf2+0x66>
 8001ce2:	4282      	cmp	r2, r0
 8001ce4:	d010      	beq.n	8001d08 <__eqdf2+0x58>
 8001ce6:	2001      	movs	r0, #1
 8001ce8:	4294      	cmp	r4, r2
 8001cea:	d10e      	bne.n	8001d0a <__eqdf2+0x5a>
 8001cec:	454e      	cmp	r6, r9
 8001cee:	d10c      	bne.n	8001d0a <__eqdf2+0x5a>
 8001cf0:	2001      	movs	r0, #1
 8001cf2:	45c4      	cmp	ip, r8
 8001cf4:	d109      	bne.n	8001d0a <__eqdf2+0x5a>
 8001cf6:	4559      	cmp	r1, fp
 8001cf8:	d017      	beq.n	8001d2a <__eqdf2+0x7a>
 8001cfa:	2c00      	cmp	r4, #0
 8001cfc:	d105      	bne.n	8001d0a <__eqdf2+0x5a>
 8001cfe:	0030      	movs	r0, r6
 8001d00:	4328      	orrs	r0, r5
 8001d02:	1e43      	subs	r3, r0, #1
 8001d04:	4198      	sbcs	r0, r3
 8001d06:	e000      	b.n	8001d0a <__eqdf2+0x5a>
 8001d08:	2001      	movs	r0, #1
 8001d0a:	bcf0      	pop	{r4, r5, r6, r7}
 8001d0c:	46bb      	mov	fp, r7
 8001d0e:	46b2      	mov	sl, r6
 8001d10:	46a9      	mov	r9, r5
 8001d12:	46a0      	mov	r8, r4
 8001d14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d16:	0033      	movs	r3, r6
 8001d18:	2001      	movs	r0, #1
 8001d1a:	432b      	orrs	r3, r5
 8001d1c:	d1f5      	bne.n	8001d0a <__eqdf2+0x5a>
 8001d1e:	42a2      	cmp	r2, r4
 8001d20:	d1f3      	bne.n	8001d0a <__eqdf2+0x5a>
 8001d22:	464b      	mov	r3, r9
 8001d24:	433b      	orrs	r3, r7
 8001d26:	d1f0      	bne.n	8001d0a <__eqdf2+0x5a>
 8001d28:	e7e2      	b.n	8001cf0 <__eqdf2+0x40>
 8001d2a:	2000      	movs	r0, #0
 8001d2c:	e7ed      	b.n	8001d0a <__eqdf2+0x5a>
 8001d2e:	46c0      	nop			; (mov r8, r8)
 8001d30:	000007ff 	.word	0x000007ff

08001d34 <__gedf2>:
 8001d34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d36:	4647      	mov	r7, r8
 8001d38:	46ce      	mov	lr, r9
 8001d3a:	0004      	movs	r4, r0
 8001d3c:	0018      	movs	r0, r3
 8001d3e:	0016      	movs	r6, r2
 8001d40:	031b      	lsls	r3, r3, #12
 8001d42:	0b1b      	lsrs	r3, r3, #12
 8001d44:	4d2d      	ldr	r5, [pc, #180]	; (8001dfc <__gedf2+0xc8>)
 8001d46:	004a      	lsls	r2, r1, #1
 8001d48:	4699      	mov	r9, r3
 8001d4a:	b580      	push	{r7, lr}
 8001d4c:	0043      	lsls	r3, r0, #1
 8001d4e:	030f      	lsls	r7, r1, #12
 8001d50:	46a4      	mov	ip, r4
 8001d52:	46b0      	mov	r8, r6
 8001d54:	0b3f      	lsrs	r7, r7, #12
 8001d56:	0d52      	lsrs	r2, r2, #21
 8001d58:	0fc9      	lsrs	r1, r1, #31
 8001d5a:	0d5b      	lsrs	r3, r3, #21
 8001d5c:	0fc0      	lsrs	r0, r0, #31
 8001d5e:	42aa      	cmp	r2, r5
 8001d60:	d021      	beq.n	8001da6 <__gedf2+0x72>
 8001d62:	42ab      	cmp	r3, r5
 8001d64:	d013      	beq.n	8001d8e <__gedf2+0x5a>
 8001d66:	2a00      	cmp	r2, #0
 8001d68:	d122      	bne.n	8001db0 <__gedf2+0x7c>
 8001d6a:	433c      	orrs	r4, r7
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d102      	bne.n	8001d76 <__gedf2+0x42>
 8001d70:	464d      	mov	r5, r9
 8001d72:	432e      	orrs	r6, r5
 8001d74:	d022      	beq.n	8001dbc <__gedf2+0x88>
 8001d76:	2c00      	cmp	r4, #0
 8001d78:	d010      	beq.n	8001d9c <__gedf2+0x68>
 8001d7a:	4281      	cmp	r1, r0
 8001d7c:	d022      	beq.n	8001dc4 <__gedf2+0x90>
 8001d7e:	2002      	movs	r0, #2
 8001d80:	3901      	subs	r1, #1
 8001d82:	4008      	ands	r0, r1
 8001d84:	3801      	subs	r0, #1
 8001d86:	bcc0      	pop	{r6, r7}
 8001d88:	46b9      	mov	r9, r7
 8001d8a:	46b0      	mov	r8, r6
 8001d8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d8e:	464d      	mov	r5, r9
 8001d90:	432e      	orrs	r6, r5
 8001d92:	d129      	bne.n	8001de8 <__gedf2+0xb4>
 8001d94:	2a00      	cmp	r2, #0
 8001d96:	d1f0      	bne.n	8001d7a <__gedf2+0x46>
 8001d98:	433c      	orrs	r4, r7
 8001d9a:	d1ee      	bne.n	8001d7a <__gedf2+0x46>
 8001d9c:	2800      	cmp	r0, #0
 8001d9e:	d1f2      	bne.n	8001d86 <__gedf2+0x52>
 8001da0:	2001      	movs	r0, #1
 8001da2:	4240      	negs	r0, r0
 8001da4:	e7ef      	b.n	8001d86 <__gedf2+0x52>
 8001da6:	003d      	movs	r5, r7
 8001da8:	4325      	orrs	r5, r4
 8001daa:	d11d      	bne.n	8001de8 <__gedf2+0xb4>
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d0ee      	beq.n	8001d8e <__gedf2+0x5a>
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d1e2      	bne.n	8001d7a <__gedf2+0x46>
 8001db4:	464c      	mov	r4, r9
 8001db6:	4326      	orrs	r6, r4
 8001db8:	d1df      	bne.n	8001d7a <__gedf2+0x46>
 8001dba:	e7e0      	b.n	8001d7e <__gedf2+0x4a>
 8001dbc:	2000      	movs	r0, #0
 8001dbe:	2c00      	cmp	r4, #0
 8001dc0:	d0e1      	beq.n	8001d86 <__gedf2+0x52>
 8001dc2:	e7dc      	b.n	8001d7e <__gedf2+0x4a>
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	dc0a      	bgt.n	8001dde <__gedf2+0xaa>
 8001dc8:	dbe8      	blt.n	8001d9c <__gedf2+0x68>
 8001dca:	454f      	cmp	r7, r9
 8001dcc:	d8d7      	bhi.n	8001d7e <__gedf2+0x4a>
 8001dce:	d00e      	beq.n	8001dee <__gedf2+0xba>
 8001dd0:	2000      	movs	r0, #0
 8001dd2:	454f      	cmp	r7, r9
 8001dd4:	d2d7      	bcs.n	8001d86 <__gedf2+0x52>
 8001dd6:	2900      	cmp	r1, #0
 8001dd8:	d0e2      	beq.n	8001da0 <__gedf2+0x6c>
 8001dda:	0008      	movs	r0, r1
 8001ddc:	e7d3      	b.n	8001d86 <__gedf2+0x52>
 8001dde:	4243      	negs	r3, r0
 8001de0:	4158      	adcs	r0, r3
 8001de2:	0040      	lsls	r0, r0, #1
 8001de4:	3801      	subs	r0, #1
 8001de6:	e7ce      	b.n	8001d86 <__gedf2+0x52>
 8001de8:	2002      	movs	r0, #2
 8001dea:	4240      	negs	r0, r0
 8001dec:	e7cb      	b.n	8001d86 <__gedf2+0x52>
 8001dee:	45c4      	cmp	ip, r8
 8001df0:	d8c5      	bhi.n	8001d7e <__gedf2+0x4a>
 8001df2:	2000      	movs	r0, #0
 8001df4:	45c4      	cmp	ip, r8
 8001df6:	d2c6      	bcs.n	8001d86 <__gedf2+0x52>
 8001df8:	e7ed      	b.n	8001dd6 <__gedf2+0xa2>
 8001dfa:	46c0      	nop			; (mov r8, r8)
 8001dfc:	000007ff 	.word	0x000007ff

08001e00 <__ledf2>:
 8001e00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e02:	4647      	mov	r7, r8
 8001e04:	46ce      	mov	lr, r9
 8001e06:	0004      	movs	r4, r0
 8001e08:	0018      	movs	r0, r3
 8001e0a:	0016      	movs	r6, r2
 8001e0c:	031b      	lsls	r3, r3, #12
 8001e0e:	0b1b      	lsrs	r3, r3, #12
 8001e10:	4d2c      	ldr	r5, [pc, #176]	; (8001ec4 <__ledf2+0xc4>)
 8001e12:	004a      	lsls	r2, r1, #1
 8001e14:	4699      	mov	r9, r3
 8001e16:	b580      	push	{r7, lr}
 8001e18:	0043      	lsls	r3, r0, #1
 8001e1a:	030f      	lsls	r7, r1, #12
 8001e1c:	46a4      	mov	ip, r4
 8001e1e:	46b0      	mov	r8, r6
 8001e20:	0b3f      	lsrs	r7, r7, #12
 8001e22:	0d52      	lsrs	r2, r2, #21
 8001e24:	0fc9      	lsrs	r1, r1, #31
 8001e26:	0d5b      	lsrs	r3, r3, #21
 8001e28:	0fc0      	lsrs	r0, r0, #31
 8001e2a:	42aa      	cmp	r2, r5
 8001e2c:	d00d      	beq.n	8001e4a <__ledf2+0x4a>
 8001e2e:	42ab      	cmp	r3, r5
 8001e30:	d010      	beq.n	8001e54 <__ledf2+0x54>
 8001e32:	2a00      	cmp	r2, #0
 8001e34:	d127      	bne.n	8001e86 <__ledf2+0x86>
 8001e36:	433c      	orrs	r4, r7
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d111      	bne.n	8001e60 <__ledf2+0x60>
 8001e3c:	464d      	mov	r5, r9
 8001e3e:	432e      	orrs	r6, r5
 8001e40:	d10e      	bne.n	8001e60 <__ledf2+0x60>
 8001e42:	2000      	movs	r0, #0
 8001e44:	2c00      	cmp	r4, #0
 8001e46:	d015      	beq.n	8001e74 <__ledf2+0x74>
 8001e48:	e00e      	b.n	8001e68 <__ledf2+0x68>
 8001e4a:	003d      	movs	r5, r7
 8001e4c:	4325      	orrs	r5, r4
 8001e4e:	d110      	bne.n	8001e72 <__ledf2+0x72>
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d118      	bne.n	8001e86 <__ledf2+0x86>
 8001e54:	464d      	mov	r5, r9
 8001e56:	432e      	orrs	r6, r5
 8001e58:	d10b      	bne.n	8001e72 <__ledf2+0x72>
 8001e5a:	2a00      	cmp	r2, #0
 8001e5c:	d102      	bne.n	8001e64 <__ledf2+0x64>
 8001e5e:	433c      	orrs	r4, r7
 8001e60:	2c00      	cmp	r4, #0
 8001e62:	d00b      	beq.n	8001e7c <__ledf2+0x7c>
 8001e64:	4281      	cmp	r1, r0
 8001e66:	d014      	beq.n	8001e92 <__ledf2+0x92>
 8001e68:	2002      	movs	r0, #2
 8001e6a:	3901      	subs	r1, #1
 8001e6c:	4008      	ands	r0, r1
 8001e6e:	3801      	subs	r0, #1
 8001e70:	e000      	b.n	8001e74 <__ledf2+0x74>
 8001e72:	2002      	movs	r0, #2
 8001e74:	bcc0      	pop	{r6, r7}
 8001e76:	46b9      	mov	r9, r7
 8001e78:	46b0      	mov	r8, r6
 8001e7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e7c:	2800      	cmp	r0, #0
 8001e7e:	d1f9      	bne.n	8001e74 <__ledf2+0x74>
 8001e80:	2001      	movs	r0, #1
 8001e82:	4240      	negs	r0, r0
 8001e84:	e7f6      	b.n	8001e74 <__ledf2+0x74>
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d1ec      	bne.n	8001e64 <__ledf2+0x64>
 8001e8a:	464c      	mov	r4, r9
 8001e8c:	4326      	orrs	r6, r4
 8001e8e:	d1e9      	bne.n	8001e64 <__ledf2+0x64>
 8001e90:	e7ea      	b.n	8001e68 <__ledf2+0x68>
 8001e92:	429a      	cmp	r2, r3
 8001e94:	dd04      	ble.n	8001ea0 <__ledf2+0xa0>
 8001e96:	4243      	negs	r3, r0
 8001e98:	4158      	adcs	r0, r3
 8001e9a:	0040      	lsls	r0, r0, #1
 8001e9c:	3801      	subs	r0, #1
 8001e9e:	e7e9      	b.n	8001e74 <__ledf2+0x74>
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	dbeb      	blt.n	8001e7c <__ledf2+0x7c>
 8001ea4:	454f      	cmp	r7, r9
 8001ea6:	d8df      	bhi.n	8001e68 <__ledf2+0x68>
 8001ea8:	d006      	beq.n	8001eb8 <__ledf2+0xb8>
 8001eaa:	2000      	movs	r0, #0
 8001eac:	454f      	cmp	r7, r9
 8001eae:	d2e1      	bcs.n	8001e74 <__ledf2+0x74>
 8001eb0:	2900      	cmp	r1, #0
 8001eb2:	d0e5      	beq.n	8001e80 <__ledf2+0x80>
 8001eb4:	0008      	movs	r0, r1
 8001eb6:	e7dd      	b.n	8001e74 <__ledf2+0x74>
 8001eb8:	45c4      	cmp	ip, r8
 8001eba:	d8d5      	bhi.n	8001e68 <__ledf2+0x68>
 8001ebc:	2000      	movs	r0, #0
 8001ebe:	45c4      	cmp	ip, r8
 8001ec0:	d2d8      	bcs.n	8001e74 <__ledf2+0x74>
 8001ec2:	e7f5      	b.n	8001eb0 <__ledf2+0xb0>
 8001ec4:	000007ff 	.word	0x000007ff

08001ec8 <__aeabi_dmul>:
 8001ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eca:	4645      	mov	r5, r8
 8001ecc:	46de      	mov	lr, fp
 8001ece:	4657      	mov	r7, sl
 8001ed0:	464e      	mov	r6, r9
 8001ed2:	b5e0      	push	{r5, r6, r7, lr}
 8001ed4:	001f      	movs	r7, r3
 8001ed6:	030b      	lsls	r3, r1, #12
 8001ed8:	0b1b      	lsrs	r3, r3, #12
 8001eda:	469b      	mov	fp, r3
 8001edc:	004d      	lsls	r5, r1, #1
 8001ede:	0fcb      	lsrs	r3, r1, #31
 8001ee0:	0004      	movs	r4, r0
 8001ee2:	4691      	mov	r9, r2
 8001ee4:	4698      	mov	r8, r3
 8001ee6:	b087      	sub	sp, #28
 8001ee8:	0d6d      	lsrs	r5, r5, #21
 8001eea:	d100      	bne.n	8001eee <__aeabi_dmul+0x26>
 8001eec:	e1cd      	b.n	800228a <__aeabi_dmul+0x3c2>
 8001eee:	4bce      	ldr	r3, [pc, #824]	; (8002228 <__aeabi_dmul+0x360>)
 8001ef0:	429d      	cmp	r5, r3
 8001ef2:	d100      	bne.n	8001ef6 <__aeabi_dmul+0x2e>
 8001ef4:	e1e9      	b.n	80022ca <__aeabi_dmul+0x402>
 8001ef6:	465a      	mov	r2, fp
 8001ef8:	0f43      	lsrs	r3, r0, #29
 8001efa:	00d2      	lsls	r2, r2, #3
 8001efc:	4313      	orrs	r3, r2
 8001efe:	2280      	movs	r2, #128	; 0x80
 8001f00:	0412      	lsls	r2, r2, #16
 8001f02:	431a      	orrs	r2, r3
 8001f04:	00c3      	lsls	r3, r0, #3
 8001f06:	469a      	mov	sl, r3
 8001f08:	4bc8      	ldr	r3, [pc, #800]	; (800222c <__aeabi_dmul+0x364>)
 8001f0a:	4693      	mov	fp, r2
 8001f0c:	469c      	mov	ip, r3
 8001f0e:	2300      	movs	r3, #0
 8001f10:	2600      	movs	r6, #0
 8001f12:	4465      	add	r5, ip
 8001f14:	9300      	str	r3, [sp, #0]
 8001f16:	033c      	lsls	r4, r7, #12
 8001f18:	007b      	lsls	r3, r7, #1
 8001f1a:	4648      	mov	r0, r9
 8001f1c:	0b24      	lsrs	r4, r4, #12
 8001f1e:	0d5b      	lsrs	r3, r3, #21
 8001f20:	0fff      	lsrs	r7, r7, #31
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d100      	bne.n	8001f28 <__aeabi_dmul+0x60>
 8001f26:	e189      	b.n	800223c <__aeabi_dmul+0x374>
 8001f28:	4abf      	ldr	r2, [pc, #764]	; (8002228 <__aeabi_dmul+0x360>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d019      	beq.n	8001f62 <__aeabi_dmul+0x9a>
 8001f2e:	0f42      	lsrs	r2, r0, #29
 8001f30:	00e4      	lsls	r4, r4, #3
 8001f32:	4322      	orrs	r2, r4
 8001f34:	2480      	movs	r4, #128	; 0x80
 8001f36:	0424      	lsls	r4, r4, #16
 8001f38:	4314      	orrs	r4, r2
 8001f3a:	4abc      	ldr	r2, [pc, #752]	; (800222c <__aeabi_dmul+0x364>)
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	4694      	mov	ip, r2
 8001f40:	4642      	mov	r2, r8
 8001f42:	4463      	add	r3, ip
 8001f44:	195b      	adds	r3, r3, r5
 8001f46:	9301      	str	r3, [sp, #4]
 8001f48:	9b01      	ldr	r3, [sp, #4]
 8001f4a:	407a      	eors	r2, r7
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	00c0      	lsls	r0, r0, #3
 8001f50:	b2d2      	uxtb	r2, r2
 8001f52:	9302      	str	r3, [sp, #8]
 8001f54:	2e0a      	cmp	r6, #10
 8001f56:	dd1c      	ble.n	8001f92 <__aeabi_dmul+0xca>
 8001f58:	003a      	movs	r2, r7
 8001f5a:	2e0b      	cmp	r6, #11
 8001f5c:	d05e      	beq.n	800201c <__aeabi_dmul+0x154>
 8001f5e:	4647      	mov	r7, r8
 8001f60:	e056      	b.n	8002010 <__aeabi_dmul+0x148>
 8001f62:	4649      	mov	r1, r9
 8001f64:	4bb0      	ldr	r3, [pc, #704]	; (8002228 <__aeabi_dmul+0x360>)
 8001f66:	4321      	orrs	r1, r4
 8001f68:	18eb      	adds	r3, r5, r3
 8001f6a:	9301      	str	r3, [sp, #4]
 8001f6c:	2900      	cmp	r1, #0
 8001f6e:	d12a      	bne.n	8001fc6 <__aeabi_dmul+0xfe>
 8001f70:	2080      	movs	r0, #128	; 0x80
 8001f72:	2202      	movs	r2, #2
 8001f74:	0100      	lsls	r0, r0, #4
 8001f76:	002b      	movs	r3, r5
 8001f78:	4684      	mov	ip, r0
 8001f7a:	4316      	orrs	r6, r2
 8001f7c:	4642      	mov	r2, r8
 8001f7e:	4463      	add	r3, ip
 8001f80:	407a      	eors	r2, r7
 8001f82:	b2d2      	uxtb	r2, r2
 8001f84:	9302      	str	r3, [sp, #8]
 8001f86:	2e0a      	cmp	r6, #10
 8001f88:	dd00      	ble.n	8001f8c <__aeabi_dmul+0xc4>
 8001f8a:	e231      	b.n	80023f0 <__aeabi_dmul+0x528>
 8001f8c:	2000      	movs	r0, #0
 8001f8e:	2400      	movs	r4, #0
 8001f90:	2102      	movs	r1, #2
 8001f92:	2e02      	cmp	r6, #2
 8001f94:	dc26      	bgt.n	8001fe4 <__aeabi_dmul+0x11c>
 8001f96:	3e01      	subs	r6, #1
 8001f98:	2e01      	cmp	r6, #1
 8001f9a:	d852      	bhi.n	8002042 <__aeabi_dmul+0x17a>
 8001f9c:	2902      	cmp	r1, #2
 8001f9e:	d04c      	beq.n	800203a <__aeabi_dmul+0x172>
 8001fa0:	2901      	cmp	r1, #1
 8001fa2:	d000      	beq.n	8001fa6 <__aeabi_dmul+0xde>
 8001fa4:	e118      	b.n	80021d8 <__aeabi_dmul+0x310>
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	2400      	movs	r4, #0
 8001faa:	2500      	movs	r5, #0
 8001fac:	051b      	lsls	r3, r3, #20
 8001fae:	4323      	orrs	r3, r4
 8001fb0:	07d2      	lsls	r2, r2, #31
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	0028      	movs	r0, r5
 8001fb6:	0019      	movs	r1, r3
 8001fb8:	b007      	add	sp, #28
 8001fba:	bcf0      	pop	{r4, r5, r6, r7}
 8001fbc:	46bb      	mov	fp, r7
 8001fbe:	46b2      	mov	sl, r6
 8001fc0:	46a9      	mov	r9, r5
 8001fc2:	46a0      	mov	r8, r4
 8001fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fc6:	2180      	movs	r1, #128	; 0x80
 8001fc8:	2203      	movs	r2, #3
 8001fca:	0109      	lsls	r1, r1, #4
 8001fcc:	002b      	movs	r3, r5
 8001fce:	468c      	mov	ip, r1
 8001fd0:	4316      	orrs	r6, r2
 8001fd2:	4642      	mov	r2, r8
 8001fd4:	4463      	add	r3, ip
 8001fd6:	407a      	eors	r2, r7
 8001fd8:	b2d2      	uxtb	r2, r2
 8001fda:	9302      	str	r3, [sp, #8]
 8001fdc:	2e0a      	cmp	r6, #10
 8001fde:	dd00      	ble.n	8001fe2 <__aeabi_dmul+0x11a>
 8001fe0:	e228      	b.n	8002434 <__aeabi_dmul+0x56c>
 8001fe2:	2103      	movs	r1, #3
 8001fe4:	2501      	movs	r5, #1
 8001fe6:	40b5      	lsls	r5, r6
 8001fe8:	46ac      	mov	ip, r5
 8001fea:	26a6      	movs	r6, #166	; 0xa6
 8001fec:	4663      	mov	r3, ip
 8001fee:	00f6      	lsls	r6, r6, #3
 8001ff0:	4035      	ands	r5, r6
 8001ff2:	4233      	tst	r3, r6
 8001ff4:	d10b      	bne.n	800200e <__aeabi_dmul+0x146>
 8001ff6:	2690      	movs	r6, #144	; 0x90
 8001ff8:	00b6      	lsls	r6, r6, #2
 8001ffa:	4233      	tst	r3, r6
 8001ffc:	d118      	bne.n	8002030 <__aeabi_dmul+0x168>
 8001ffe:	3eb9      	subs	r6, #185	; 0xb9
 8002000:	3eff      	subs	r6, #255	; 0xff
 8002002:	421e      	tst	r6, r3
 8002004:	d01d      	beq.n	8002042 <__aeabi_dmul+0x17a>
 8002006:	46a3      	mov	fp, r4
 8002008:	4682      	mov	sl, r0
 800200a:	9100      	str	r1, [sp, #0]
 800200c:	e000      	b.n	8002010 <__aeabi_dmul+0x148>
 800200e:	0017      	movs	r7, r2
 8002010:	9900      	ldr	r1, [sp, #0]
 8002012:	003a      	movs	r2, r7
 8002014:	2902      	cmp	r1, #2
 8002016:	d010      	beq.n	800203a <__aeabi_dmul+0x172>
 8002018:	465c      	mov	r4, fp
 800201a:	4650      	mov	r0, sl
 800201c:	2903      	cmp	r1, #3
 800201e:	d1bf      	bne.n	8001fa0 <__aeabi_dmul+0xd8>
 8002020:	2380      	movs	r3, #128	; 0x80
 8002022:	031b      	lsls	r3, r3, #12
 8002024:	431c      	orrs	r4, r3
 8002026:	0324      	lsls	r4, r4, #12
 8002028:	0005      	movs	r5, r0
 800202a:	4b7f      	ldr	r3, [pc, #508]	; (8002228 <__aeabi_dmul+0x360>)
 800202c:	0b24      	lsrs	r4, r4, #12
 800202e:	e7bd      	b.n	8001fac <__aeabi_dmul+0xe4>
 8002030:	2480      	movs	r4, #128	; 0x80
 8002032:	2200      	movs	r2, #0
 8002034:	4b7c      	ldr	r3, [pc, #496]	; (8002228 <__aeabi_dmul+0x360>)
 8002036:	0324      	lsls	r4, r4, #12
 8002038:	e7b8      	b.n	8001fac <__aeabi_dmul+0xe4>
 800203a:	2400      	movs	r4, #0
 800203c:	2500      	movs	r5, #0
 800203e:	4b7a      	ldr	r3, [pc, #488]	; (8002228 <__aeabi_dmul+0x360>)
 8002040:	e7b4      	b.n	8001fac <__aeabi_dmul+0xe4>
 8002042:	4653      	mov	r3, sl
 8002044:	041e      	lsls	r6, r3, #16
 8002046:	0c36      	lsrs	r6, r6, #16
 8002048:	0c1f      	lsrs	r7, r3, #16
 800204a:	0033      	movs	r3, r6
 800204c:	0c01      	lsrs	r1, r0, #16
 800204e:	0400      	lsls	r0, r0, #16
 8002050:	0c00      	lsrs	r0, r0, #16
 8002052:	4343      	muls	r3, r0
 8002054:	4698      	mov	r8, r3
 8002056:	0003      	movs	r3, r0
 8002058:	437b      	muls	r3, r7
 800205a:	4699      	mov	r9, r3
 800205c:	0033      	movs	r3, r6
 800205e:	434b      	muls	r3, r1
 8002060:	469c      	mov	ip, r3
 8002062:	4643      	mov	r3, r8
 8002064:	000d      	movs	r5, r1
 8002066:	0c1b      	lsrs	r3, r3, #16
 8002068:	469a      	mov	sl, r3
 800206a:	437d      	muls	r5, r7
 800206c:	44cc      	add	ip, r9
 800206e:	44d4      	add	ip, sl
 8002070:	9500      	str	r5, [sp, #0]
 8002072:	45e1      	cmp	r9, ip
 8002074:	d904      	bls.n	8002080 <__aeabi_dmul+0x1b8>
 8002076:	2380      	movs	r3, #128	; 0x80
 8002078:	025b      	lsls	r3, r3, #9
 800207a:	4699      	mov	r9, r3
 800207c:	444d      	add	r5, r9
 800207e:	9500      	str	r5, [sp, #0]
 8002080:	4663      	mov	r3, ip
 8002082:	0c1b      	lsrs	r3, r3, #16
 8002084:	001d      	movs	r5, r3
 8002086:	4663      	mov	r3, ip
 8002088:	041b      	lsls	r3, r3, #16
 800208a:	469c      	mov	ip, r3
 800208c:	4643      	mov	r3, r8
 800208e:	041b      	lsls	r3, r3, #16
 8002090:	0c1b      	lsrs	r3, r3, #16
 8002092:	4698      	mov	r8, r3
 8002094:	4663      	mov	r3, ip
 8002096:	4443      	add	r3, r8
 8002098:	9303      	str	r3, [sp, #12]
 800209a:	0c23      	lsrs	r3, r4, #16
 800209c:	4698      	mov	r8, r3
 800209e:	0033      	movs	r3, r6
 80020a0:	0424      	lsls	r4, r4, #16
 80020a2:	0c24      	lsrs	r4, r4, #16
 80020a4:	4363      	muls	r3, r4
 80020a6:	469c      	mov	ip, r3
 80020a8:	0023      	movs	r3, r4
 80020aa:	437b      	muls	r3, r7
 80020ac:	4699      	mov	r9, r3
 80020ae:	4643      	mov	r3, r8
 80020b0:	435e      	muls	r6, r3
 80020b2:	435f      	muls	r7, r3
 80020b4:	444e      	add	r6, r9
 80020b6:	4663      	mov	r3, ip
 80020b8:	46b2      	mov	sl, r6
 80020ba:	0c1e      	lsrs	r6, r3, #16
 80020bc:	4456      	add	r6, sl
 80020be:	45b1      	cmp	r9, r6
 80020c0:	d903      	bls.n	80020ca <__aeabi_dmul+0x202>
 80020c2:	2380      	movs	r3, #128	; 0x80
 80020c4:	025b      	lsls	r3, r3, #9
 80020c6:	4699      	mov	r9, r3
 80020c8:	444f      	add	r7, r9
 80020ca:	0c33      	lsrs	r3, r6, #16
 80020cc:	4699      	mov	r9, r3
 80020ce:	003b      	movs	r3, r7
 80020d0:	444b      	add	r3, r9
 80020d2:	9305      	str	r3, [sp, #20]
 80020d4:	4663      	mov	r3, ip
 80020d6:	46ac      	mov	ip, r5
 80020d8:	041f      	lsls	r7, r3, #16
 80020da:	0c3f      	lsrs	r7, r7, #16
 80020dc:	0436      	lsls	r6, r6, #16
 80020de:	19f6      	adds	r6, r6, r7
 80020e0:	44b4      	add	ip, r6
 80020e2:	4663      	mov	r3, ip
 80020e4:	9304      	str	r3, [sp, #16]
 80020e6:	465b      	mov	r3, fp
 80020e8:	0c1b      	lsrs	r3, r3, #16
 80020ea:	469c      	mov	ip, r3
 80020ec:	465b      	mov	r3, fp
 80020ee:	041f      	lsls	r7, r3, #16
 80020f0:	0c3f      	lsrs	r7, r7, #16
 80020f2:	003b      	movs	r3, r7
 80020f4:	4343      	muls	r3, r0
 80020f6:	4699      	mov	r9, r3
 80020f8:	4663      	mov	r3, ip
 80020fa:	4343      	muls	r3, r0
 80020fc:	469a      	mov	sl, r3
 80020fe:	464b      	mov	r3, r9
 8002100:	4660      	mov	r0, ip
 8002102:	0c1b      	lsrs	r3, r3, #16
 8002104:	469b      	mov	fp, r3
 8002106:	4348      	muls	r0, r1
 8002108:	4379      	muls	r1, r7
 800210a:	4451      	add	r1, sl
 800210c:	4459      	add	r1, fp
 800210e:	458a      	cmp	sl, r1
 8002110:	d903      	bls.n	800211a <__aeabi_dmul+0x252>
 8002112:	2380      	movs	r3, #128	; 0x80
 8002114:	025b      	lsls	r3, r3, #9
 8002116:	469a      	mov	sl, r3
 8002118:	4450      	add	r0, sl
 800211a:	0c0b      	lsrs	r3, r1, #16
 800211c:	469a      	mov	sl, r3
 800211e:	464b      	mov	r3, r9
 8002120:	041b      	lsls	r3, r3, #16
 8002122:	0c1b      	lsrs	r3, r3, #16
 8002124:	4699      	mov	r9, r3
 8002126:	003b      	movs	r3, r7
 8002128:	4363      	muls	r3, r4
 800212a:	0409      	lsls	r1, r1, #16
 800212c:	4645      	mov	r5, r8
 800212e:	4449      	add	r1, r9
 8002130:	4699      	mov	r9, r3
 8002132:	4663      	mov	r3, ip
 8002134:	435c      	muls	r4, r3
 8002136:	436b      	muls	r3, r5
 8002138:	469c      	mov	ip, r3
 800213a:	464b      	mov	r3, r9
 800213c:	0c1b      	lsrs	r3, r3, #16
 800213e:	4698      	mov	r8, r3
 8002140:	436f      	muls	r7, r5
 8002142:	193f      	adds	r7, r7, r4
 8002144:	4447      	add	r7, r8
 8002146:	4450      	add	r0, sl
 8002148:	42bc      	cmp	r4, r7
 800214a:	d903      	bls.n	8002154 <__aeabi_dmul+0x28c>
 800214c:	2380      	movs	r3, #128	; 0x80
 800214e:	025b      	lsls	r3, r3, #9
 8002150:	4698      	mov	r8, r3
 8002152:	44c4      	add	ip, r8
 8002154:	9b04      	ldr	r3, [sp, #16]
 8002156:	9d00      	ldr	r5, [sp, #0]
 8002158:	4698      	mov	r8, r3
 800215a:	4445      	add	r5, r8
 800215c:	42b5      	cmp	r5, r6
 800215e:	41b6      	sbcs	r6, r6
 8002160:	4273      	negs	r3, r6
 8002162:	4698      	mov	r8, r3
 8002164:	464b      	mov	r3, r9
 8002166:	041e      	lsls	r6, r3, #16
 8002168:	9b05      	ldr	r3, [sp, #20]
 800216a:	043c      	lsls	r4, r7, #16
 800216c:	4699      	mov	r9, r3
 800216e:	0c36      	lsrs	r6, r6, #16
 8002170:	19a4      	adds	r4, r4, r6
 8002172:	444c      	add	r4, r9
 8002174:	46a1      	mov	r9, r4
 8002176:	4683      	mov	fp, r0
 8002178:	186e      	adds	r6, r5, r1
 800217a:	44c1      	add	r9, r8
 800217c:	428e      	cmp	r6, r1
 800217e:	4189      	sbcs	r1, r1
 8002180:	44cb      	add	fp, r9
 8002182:	465d      	mov	r5, fp
 8002184:	4249      	negs	r1, r1
 8002186:	186d      	adds	r5, r5, r1
 8002188:	429c      	cmp	r4, r3
 800218a:	41a4      	sbcs	r4, r4
 800218c:	45c1      	cmp	r9, r8
 800218e:	419b      	sbcs	r3, r3
 8002190:	4583      	cmp	fp, r0
 8002192:	4180      	sbcs	r0, r0
 8002194:	428d      	cmp	r5, r1
 8002196:	4189      	sbcs	r1, r1
 8002198:	425b      	negs	r3, r3
 800219a:	4264      	negs	r4, r4
 800219c:	431c      	orrs	r4, r3
 800219e:	4240      	negs	r0, r0
 80021a0:	9b03      	ldr	r3, [sp, #12]
 80021a2:	4249      	negs	r1, r1
 80021a4:	4301      	orrs	r1, r0
 80021a6:	0270      	lsls	r0, r6, #9
 80021a8:	0c3f      	lsrs	r7, r7, #16
 80021aa:	4318      	orrs	r0, r3
 80021ac:	19e4      	adds	r4, r4, r7
 80021ae:	1e47      	subs	r7, r0, #1
 80021b0:	41b8      	sbcs	r0, r7
 80021b2:	1864      	adds	r4, r4, r1
 80021b4:	4464      	add	r4, ip
 80021b6:	0df6      	lsrs	r6, r6, #23
 80021b8:	0261      	lsls	r1, r4, #9
 80021ba:	4330      	orrs	r0, r6
 80021bc:	0dec      	lsrs	r4, r5, #23
 80021be:	026e      	lsls	r6, r5, #9
 80021c0:	430c      	orrs	r4, r1
 80021c2:	4330      	orrs	r0, r6
 80021c4:	01c9      	lsls	r1, r1, #7
 80021c6:	d400      	bmi.n	80021ca <__aeabi_dmul+0x302>
 80021c8:	e0f1      	b.n	80023ae <__aeabi_dmul+0x4e6>
 80021ca:	2101      	movs	r1, #1
 80021cc:	0843      	lsrs	r3, r0, #1
 80021ce:	4001      	ands	r1, r0
 80021d0:	430b      	orrs	r3, r1
 80021d2:	07e0      	lsls	r0, r4, #31
 80021d4:	4318      	orrs	r0, r3
 80021d6:	0864      	lsrs	r4, r4, #1
 80021d8:	4915      	ldr	r1, [pc, #84]	; (8002230 <__aeabi_dmul+0x368>)
 80021da:	9b02      	ldr	r3, [sp, #8]
 80021dc:	468c      	mov	ip, r1
 80021de:	4463      	add	r3, ip
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	dc00      	bgt.n	80021e6 <__aeabi_dmul+0x31e>
 80021e4:	e097      	b.n	8002316 <__aeabi_dmul+0x44e>
 80021e6:	0741      	lsls	r1, r0, #29
 80021e8:	d009      	beq.n	80021fe <__aeabi_dmul+0x336>
 80021ea:	210f      	movs	r1, #15
 80021ec:	4001      	ands	r1, r0
 80021ee:	2904      	cmp	r1, #4
 80021f0:	d005      	beq.n	80021fe <__aeabi_dmul+0x336>
 80021f2:	1d01      	adds	r1, r0, #4
 80021f4:	4281      	cmp	r1, r0
 80021f6:	4180      	sbcs	r0, r0
 80021f8:	4240      	negs	r0, r0
 80021fa:	1824      	adds	r4, r4, r0
 80021fc:	0008      	movs	r0, r1
 80021fe:	01e1      	lsls	r1, r4, #7
 8002200:	d506      	bpl.n	8002210 <__aeabi_dmul+0x348>
 8002202:	2180      	movs	r1, #128	; 0x80
 8002204:	00c9      	lsls	r1, r1, #3
 8002206:	468c      	mov	ip, r1
 8002208:	4b0a      	ldr	r3, [pc, #40]	; (8002234 <__aeabi_dmul+0x36c>)
 800220a:	401c      	ands	r4, r3
 800220c:	9b02      	ldr	r3, [sp, #8]
 800220e:	4463      	add	r3, ip
 8002210:	4909      	ldr	r1, [pc, #36]	; (8002238 <__aeabi_dmul+0x370>)
 8002212:	428b      	cmp	r3, r1
 8002214:	dd00      	ble.n	8002218 <__aeabi_dmul+0x350>
 8002216:	e710      	b.n	800203a <__aeabi_dmul+0x172>
 8002218:	0761      	lsls	r1, r4, #29
 800221a:	08c5      	lsrs	r5, r0, #3
 800221c:	0264      	lsls	r4, r4, #9
 800221e:	055b      	lsls	r3, r3, #21
 8002220:	430d      	orrs	r5, r1
 8002222:	0b24      	lsrs	r4, r4, #12
 8002224:	0d5b      	lsrs	r3, r3, #21
 8002226:	e6c1      	b.n	8001fac <__aeabi_dmul+0xe4>
 8002228:	000007ff 	.word	0x000007ff
 800222c:	fffffc01 	.word	0xfffffc01
 8002230:	000003ff 	.word	0x000003ff
 8002234:	feffffff 	.word	0xfeffffff
 8002238:	000007fe 	.word	0x000007fe
 800223c:	464b      	mov	r3, r9
 800223e:	4323      	orrs	r3, r4
 8002240:	d059      	beq.n	80022f6 <__aeabi_dmul+0x42e>
 8002242:	2c00      	cmp	r4, #0
 8002244:	d100      	bne.n	8002248 <__aeabi_dmul+0x380>
 8002246:	e0a3      	b.n	8002390 <__aeabi_dmul+0x4c8>
 8002248:	0020      	movs	r0, r4
 800224a:	f000 fdf9 	bl	8002e40 <__clzsi2>
 800224e:	0001      	movs	r1, r0
 8002250:	0003      	movs	r3, r0
 8002252:	390b      	subs	r1, #11
 8002254:	221d      	movs	r2, #29
 8002256:	1a52      	subs	r2, r2, r1
 8002258:	4649      	mov	r1, r9
 800225a:	0018      	movs	r0, r3
 800225c:	40d1      	lsrs	r1, r2
 800225e:	464a      	mov	r2, r9
 8002260:	3808      	subs	r0, #8
 8002262:	4082      	lsls	r2, r0
 8002264:	4084      	lsls	r4, r0
 8002266:	0010      	movs	r0, r2
 8002268:	430c      	orrs	r4, r1
 800226a:	4a74      	ldr	r2, [pc, #464]	; (800243c <__aeabi_dmul+0x574>)
 800226c:	1aeb      	subs	r3, r5, r3
 800226e:	4694      	mov	ip, r2
 8002270:	4642      	mov	r2, r8
 8002272:	4463      	add	r3, ip
 8002274:	9301      	str	r3, [sp, #4]
 8002276:	9b01      	ldr	r3, [sp, #4]
 8002278:	407a      	eors	r2, r7
 800227a:	3301      	adds	r3, #1
 800227c:	2100      	movs	r1, #0
 800227e:	b2d2      	uxtb	r2, r2
 8002280:	9302      	str	r3, [sp, #8]
 8002282:	2e0a      	cmp	r6, #10
 8002284:	dd00      	ble.n	8002288 <__aeabi_dmul+0x3c0>
 8002286:	e667      	b.n	8001f58 <__aeabi_dmul+0x90>
 8002288:	e683      	b.n	8001f92 <__aeabi_dmul+0xca>
 800228a:	465b      	mov	r3, fp
 800228c:	4303      	orrs	r3, r0
 800228e:	469a      	mov	sl, r3
 8002290:	d02a      	beq.n	80022e8 <__aeabi_dmul+0x420>
 8002292:	465b      	mov	r3, fp
 8002294:	2b00      	cmp	r3, #0
 8002296:	d06d      	beq.n	8002374 <__aeabi_dmul+0x4ac>
 8002298:	4658      	mov	r0, fp
 800229a:	f000 fdd1 	bl	8002e40 <__clzsi2>
 800229e:	0001      	movs	r1, r0
 80022a0:	0003      	movs	r3, r0
 80022a2:	390b      	subs	r1, #11
 80022a4:	221d      	movs	r2, #29
 80022a6:	1a52      	subs	r2, r2, r1
 80022a8:	0021      	movs	r1, r4
 80022aa:	0018      	movs	r0, r3
 80022ac:	465d      	mov	r5, fp
 80022ae:	40d1      	lsrs	r1, r2
 80022b0:	3808      	subs	r0, #8
 80022b2:	4085      	lsls	r5, r0
 80022b4:	000a      	movs	r2, r1
 80022b6:	4084      	lsls	r4, r0
 80022b8:	432a      	orrs	r2, r5
 80022ba:	4693      	mov	fp, r2
 80022bc:	46a2      	mov	sl, r4
 80022be:	4d5f      	ldr	r5, [pc, #380]	; (800243c <__aeabi_dmul+0x574>)
 80022c0:	2600      	movs	r6, #0
 80022c2:	1aed      	subs	r5, r5, r3
 80022c4:	2300      	movs	r3, #0
 80022c6:	9300      	str	r3, [sp, #0]
 80022c8:	e625      	b.n	8001f16 <__aeabi_dmul+0x4e>
 80022ca:	465b      	mov	r3, fp
 80022cc:	4303      	orrs	r3, r0
 80022ce:	469a      	mov	sl, r3
 80022d0:	d105      	bne.n	80022de <__aeabi_dmul+0x416>
 80022d2:	2300      	movs	r3, #0
 80022d4:	469b      	mov	fp, r3
 80022d6:	3302      	adds	r3, #2
 80022d8:	2608      	movs	r6, #8
 80022da:	9300      	str	r3, [sp, #0]
 80022dc:	e61b      	b.n	8001f16 <__aeabi_dmul+0x4e>
 80022de:	2303      	movs	r3, #3
 80022e0:	4682      	mov	sl, r0
 80022e2:	260c      	movs	r6, #12
 80022e4:	9300      	str	r3, [sp, #0]
 80022e6:	e616      	b.n	8001f16 <__aeabi_dmul+0x4e>
 80022e8:	2300      	movs	r3, #0
 80022ea:	469b      	mov	fp, r3
 80022ec:	3301      	adds	r3, #1
 80022ee:	2604      	movs	r6, #4
 80022f0:	2500      	movs	r5, #0
 80022f2:	9300      	str	r3, [sp, #0]
 80022f4:	e60f      	b.n	8001f16 <__aeabi_dmul+0x4e>
 80022f6:	4642      	mov	r2, r8
 80022f8:	3301      	adds	r3, #1
 80022fa:	9501      	str	r5, [sp, #4]
 80022fc:	431e      	orrs	r6, r3
 80022fe:	9b01      	ldr	r3, [sp, #4]
 8002300:	407a      	eors	r2, r7
 8002302:	3301      	adds	r3, #1
 8002304:	2400      	movs	r4, #0
 8002306:	2000      	movs	r0, #0
 8002308:	2101      	movs	r1, #1
 800230a:	b2d2      	uxtb	r2, r2
 800230c:	9302      	str	r3, [sp, #8]
 800230e:	2e0a      	cmp	r6, #10
 8002310:	dd00      	ble.n	8002314 <__aeabi_dmul+0x44c>
 8002312:	e621      	b.n	8001f58 <__aeabi_dmul+0x90>
 8002314:	e63d      	b.n	8001f92 <__aeabi_dmul+0xca>
 8002316:	2101      	movs	r1, #1
 8002318:	1ac9      	subs	r1, r1, r3
 800231a:	2938      	cmp	r1, #56	; 0x38
 800231c:	dd00      	ble.n	8002320 <__aeabi_dmul+0x458>
 800231e:	e642      	b.n	8001fa6 <__aeabi_dmul+0xde>
 8002320:	291f      	cmp	r1, #31
 8002322:	dd47      	ble.n	80023b4 <__aeabi_dmul+0x4ec>
 8002324:	261f      	movs	r6, #31
 8002326:	0025      	movs	r5, r4
 8002328:	4276      	negs	r6, r6
 800232a:	1af3      	subs	r3, r6, r3
 800232c:	40dd      	lsrs	r5, r3
 800232e:	002b      	movs	r3, r5
 8002330:	2920      	cmp	r1, #32
 8002332:	d005      	beq.n	8002340 <__aeabi_dmul+0x478>
 8002334:	4942      	ldr	r1, [pc, #264]	; (8002440 <__aeabi_dmul+0x578>)
 8002336:	9d02      	ldr	r5, [sp, #8]
 8002338:	468c      	mov	ip, r1
 800233a:	4465      	add	r5, ip
 800233c:	40ac      	lsls	r4, r5
 800233e:	4320      	orrs	r0, r4
 8002340:	1e41      	subs	r1, r0, #1
 8002342:	4188      	sbcs	r0, r1
 8002344:	4318      	orrs	r0, r3
 8002346:	2307      	movs	r3, #7
 8002348:	001d      	movs	r5, r3
 800234a:	2400      	movs	r4, #0
 800234c:	4005      	ands	r5, r0
 800234e:	4203      	tst	r3, r0
 8002350:	d04a      	beq.n	80023e8 <__aeabi_dmul+0x520>
 8002352:	230f      	movs	r3, #15
 8002354:	2400      	movs	r4, #0
 8002356:	4003      	ands	r3, r0
 8002358:	2b04      	cmp	r3, #4
 800235a:	d042      	beq.n	80023e2 <__aeabi_dmul+0x51a>
 800235c:	1d03      	adds	r3, r0, #4
 800235e:	4283      	cmp	r3, r0
 8002360:	4180      	sbcs	r0, r0
 8002362:	4240      	negs	r0, r0
 8002364:	1824      	adds	r4, r4, r0
 8002366:	0018      	movs	r0, r3
 8002368:	0223      	lsls	r3, r4, #8
 800236a:	d53a      	bpl.n	80023e2 <__aeabi_dmul+0x51a>
 800236c:	2301      	movs	r3, #1
 800236e:	2400      	movs	r4, #0
 8002370:	2500      	movs	r5, #0
 8002372:	e61b      	b.n	8001fac <__aeabi_dmul+0xe4>
 8002374:	f000 fd64 	bl	8002e40 <__clzsi2>
 8002378:	0001      	movs	r1, r0
 800237a:	0003      	movs	r3, r0
 800237c:	3115      	adds	r1, #21
 800237e:	3320      	adds	r3, #32
 8002380:	291c      	cmp	r1, #28
 8002382:	dd8f      	ble.n	80022a4 <__aeabi_dmul+0x3dc>
 8002384:	3808      	subs	r0, #8
 8002386:	2200      	movs	r2, #0
 8002388:	4084      	lsls	r4, r0
 800238a:	4692      	mov	sl, r2
 800238c:	46a3      	mov	fp, r4
 800238e:	e796      	b.n	80022be <__aeabi_dmul+0x3f6>
 8002390:	f000 fd56 	bl	8002e40 <__clzsi2>
 8002394:	0001      	movs	r1, r0
 8002396:	0003      	movs	r3, r0
 8002398:	3115      	adds	r1, #21
 800239a:	3320      	adds	r3, #32
 800239c:	291c      	cmp	r1, #28
 800239e:	dc00      	bgt.n	80023a2 <__aeabi_dmul+0x4da>
 80023a0:	e758      	b.n	8002254 <__aeabi_dmul+0x38c>
 80023a2:	0002      	movs	r2, r0
 80023a4:	464c      	mov	r4, r9
 80023a6:	3a08      	subs	r2, #8
 80023a8:	2000      	movs	r0, #0
 80023aa:	4094      	lsls	r4, r2
 80023ac:	e75d      	b.n	800226a <__aeabi_dmul+0x3a2>
 80023ae:	9b01      	ldr	r3, [sp, #4]
 80023b0:	9302      	str	r3, [sp, #8]
 80023b2:	e711      	b.n	80021d8 <__aeabi_dmul+0x310>
 80023b4:	4b23      	ldr	r3, [pc, #140]	; (8002444 <__aeabi_dmul+0x57c>)
 80023b6:	0026      	movs	r6, r4
 80023b8:	469c      	mov	ip, r3
 80023ba:	0003      	movs	r3, r0
 80023bc:	9d02      	ldr	r5, [sp, #8]
 80023be:	40cb      	lsrs	r3, r1
 80023c0:	4465      	add	r5, ip
 80023c2:	40ae      	lsls	r6, r5
 80023c4:	431e      	orrs	r6, r3
 80023c6:	0003      	movs	r3, r0
 80023c8:	40ab      	lsls	r3, r5
 80023ca:	1e58      	subs	r0, r3, #1
 80023cc:	4183      	sbcs	r3, r0
 80023ce:	0030      	movs	r0, r6
 80023d0:	4318      	orrs	r0, r3
 80023d2:	40cc      	lsrs	r4, r1
 80023d4:	0743      	lsls	r3, r0, #29
 80023d6:	d0c7      	beq.n	8002368 <__aeabi_dmul+0x4a0>
 80023d8:	230f      	movs	r3, #15
 80023da:	4003      	ands	r3, r0
 80023dc:	2b04      	cmp	r3, #4
 80023de:	d1bd      	bne.n	800235c <__aeabi_dmul+0x494>
 80023e0:	e7c2      	b.n	8002368 <__aeabi_dmul+0x4a0>
 80023e2:	0765      	lsls	r5, r4, #29
 80023e4:	0264      	lsls	r4, r4, #9
 80023e6:	0b24      	lsrs	r4, r4, #12
 80023e8:	08c0      	lsrs	r0, r0, #3
 80023ea:	2300      	movs	r3, #0
 80023ec:	4305      	orrs	r5, r0
 80023ee:	e5dd      	b.n	8001fac <__aeabi_dmul+0xe4>
 80023f0:	2500      	movs	r5, #0
 80023f2:	2302      	movs	r3, #2
 80023f4:	2e0f      	cmp	r6, #15
 80023f6:	d10c      	bne.n	8002412 <__aeabi_dmul+0x54a>
 80023f8:	2480      	movs	r4, #128	; 0x80
 80023fa:	465b      	mov	r3, fp
 80023fc:	0324      	lsls	r4, r4, #12
 80023fe:	4223      	tst	r3, r4
 8002400:	d00e      	beq.n	8002420 <__aeabi_dmul+0x558>
 8002402:	4221      	tst	r1, r4
 8002404:	d10c      	bne.n	8002420 <__aeabi_dmul+0x558>
 8002406:	430c      	orrs	r4, r1
 8002408:	0324      	lsls	r4, r4, #12
 800240a:	003a      	movs	r2, r7
 800240c:	4b0e      	ldr	r3, [pc, #56]	; (8002448 <__aeabi_dmul+0x580>)
 800240e:	0b24      	lsrs	r4, r4, #12
 8002410:	e5cc      	b.n	8001fac <__aeabi_dmul+0xe4>
 8002412:	2e0b      	cmp	r6, #11
 8002414:	d000      	beq.n	8002418 <__aeabi_dmul+0x550>
 8002416:	e5a2      	b.n	8001f5e <__aeabi_dmul+0x96>
 8002418:	468b      	mov	fp, r1
 800241a:	46aa      	mov	sl, r5
 800241c:	9300      	str	r3, [sp, #0]
 800241e:	e5f7      	b.n	8002010 <__aeabi_dmul+0x148>
 8002420:	2480      	movs	r4, #128	; 0x80
 8002422:	465b      	mov	r3, fp
 8002424:	0324      	lsls	r4, r4, #12
 8002426:	431c      	orrs	r4, r3
 8002428:	0324      	lsls	r4, r4, #12
 800242a:	4642      	mov	r2, r8
 800242c:	4655      	mov	r5, sl
 800242e:	4b06      	ldr	r3, [pc, #24]	; (8002448 <__aeabi_dmul+0x580>)
 8002430:	0b24      	lsrs	r4, r4, #12
 8002432:	e5bb      	b.n	8001fac <__aeabi_dmul+0xe4>
 8002434:	464d      	mov	r5, r9
 8002436:	0021      	movs	r1, r4
 8002438:	2303      	movs	r3, #3
 800243a:	e7db      	b.n	80023f4 <__aeabi_dmul+0x52c>
 800243c:	fffffc0d 	.word	0xfffffc0d
 8002440:	0000043e 	.word	0x0000043e
 8002444:	0000041e 	.word	0x0000041e
 8002448:	000007ff 	.word	0x000007ff

0800244c <__aeabi_dsub>:
 800244c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800244e:	4657      	mov	r7, sl
 8002450:	464e      	mov	r6, r9
 8002452:	4645      	mov	r5, r8
 8002454:	46de      	mov	lr, fp
 8002456:	b5e0      	push	{r5, r6, r7, lr}
 8002458:	000d      	movs	r5, r1
 800245a:	0004      	movs	r4, r0
 800245c:	0019      	movs	r1, r3
 800245e:	0010      	movs	r0, r2
 8002460:	032b      	lsls	r3, r5, #12
 8002462:	0a5b      	lsrs	r3, r3, #9
 8002464:	0f62      	lsrs	r2, r4, #29
 8002466:	431a      	orrs	r2, r3
 8002468:	00e3      	lsls	r3, r4, #3
 800246a:	030c      	lsls	r4, r1, #12
 800246c:	0a64      	lsrs	r4, r4, #9
 800246e:	0f47      	lsrs	r7, r0, #29
 8002470:	4327      	orrs	r7, r4
 8002472:	4cd0      	ldr	r4, [pc, #832]	; (80027b4 <__aeabi_dsub+0x368>)
 8002474:	006e      	lsls	r6, r5, #1
 8002476:	4691      	mov	r9, r2
 8002478:	b083      	sub	sp, #12
 800247a:	004a      	lsls	r2, r1, #1
 800247c:	00c0      	lsls	r0, r0, #3
 800247e:	4698      	mov	r8, r3
 8002480:	46a2      	mov	sl, r4
 8002482:	0d76      	lsrs	r6, r6, #21
 8002484:	0fed      	lsrs	r5, r5, #31
 8002486:	0d52      	lsrs	r2, r2, #21
 8002488:	0fc9      	lsrs	r1, r1, #31
 800248a:	9001      	str	r0, [sp, #4]
 800248c:	42a2      	cmp	r2, r4
 800248e:	d100      	bne.n	8002492 <__aeabi_dsub+0x46>
 8002490:	e0b9      	b.n	8002606 <__aeabi_dsub+0x1ba>
 8002492:	2401      	movs	r4, #1
 8002494:	4061      	eors	r1, r4
 8002496:	468b      	mov	fp, r1
 8002498:	428d      	cmp	r5, r1
 800249a:	d100      	bne.n	800249e <__aeabi_dsub+0x52>
 800249c:	e08d      	b.n	80025ba <__aeabi_dsub+0x16e>
 800249e:	1ab4      	subs	r4, r6, r2
 80024a0:	46a4      	mov	ip, r4
 80024a2:	2c00      	cmp	r4, #0
 80024a4:	dc00      	bgt.n	80024a8 <__aeabi_dsub+0x5c>
 80024a6:	e0b7      	b.n	8002618 <__aeabi_dsub+0x1cc>
 80024a8:	2a00      	cmp	r2, #0
 80024aa:	d100      	bne.n	80024ae <__aeabi_dsub+0x62>
 80024ac:	e0cb      	b.n	8002646 <__aeabi_dsub+0x1fa>
 80024ae:	4ac1      	ldr	r2, [pc, #772]	; (80027b4 <__aeabi_dsub+0x368>)
 80024b0:	4296      	cmp	r6, r2
 80024b2:	d100      	bne.n	80024b6 <__aeabi_dsub+0x6a>
 80024b4:	e186      	b.n	80027c4 <__aeabi_dsub+0x378>
 80024b6:	2280      	movs	r2, #128	; 0x80
 80024b8:	0412      	lsls	r2, r2, #16
 80024ba:	4317      	orrs	r7, r2
 80024bc:	4662      	mov	r2, ip
 80024be:	2a38      	cmp	r2, #56	; 0x38
 80024c0:	dd00      	ble.n	80024c4 <__aeabi_dsub+0x78>
 80024c2:	e1a4      	b.n	800280e <__aeabi_dsub+0x3c2>
 80024c4:	2a1f      	cmp	r2, #31
 80024c6:	dd00      	ble.n	80024ca <__aeabi_dsub+0x7e>
 80024c8:	e21d      	b.n	8002906 <__aeabi_dsub+0x4ba>
 80024ca:	4661      	mov	r1, ip
 80024cc:	2220      	movs	r2, #32
 80024ce:	003c      	movs	r4, r7
 80024d0:	1a52      	subs	r2, r2, r1
 80024d2:	0001      	movs	r1, r0
 80024d4:	4090      	lsls	r0, r2
 80024d6:	4094      	lsls	r4, r2
 80024d8:	1e42      	subs	r2, r0, #1
 80024da:	4190      	sbcs	r0, r2
 80024dc:	4662      	mov	r2, ip
 80024de:	46a0      	mov	r8, r4
 80024e0:	4664      	mov	r4, ip
 80024e2:	40d7      	lsrs	r7, r2
 80024e4:	464a      	mov	r2, r9
 80024e6:	40e1      	lsrs	r1, r4
 80024e8:	4644      	mov	r4, r8
 80024ea:	1bd2      	subs	r2, r2, r7
 80024ec:	4691      	mov	r9, r2
 80024ee:	430c      	orrs	r4, r1
 80024f0:	4304      	orrs	r4, r0
 80024f2:	1b1c      	subs	r4, r3, r4
 80024f4:	42a3      	cmp	r3, r4
 80024f6:	4192      	sbcs	r2, r2
 80024f8:	464b      	mov	r3, r9
 80024fa:	4252      	negs	r2, r2
 80024fc:	1a9b      	subs	r3, r3, r2
 80024fe:	469a      	mov	sl, r3
 8002500:	4653      	mov	r3, sl
 8002502:	021b      	lsls	r3, r3, #8
 8002504:	d400      	bmi.n	8002508 <__aeabi_dsub+0xbc>
 8002506:	e12b      	b.n	8002760 <__aeabi_dsub+0x314>
 8002508:	4653      	mov	r3, sl
 800250a:	025a      	lsls	r2, r3, #9
 800250c:	0a53      	lsrs	r3, r2, #9
 800250e:	469a      	mov	sl, r3
 8002510:	4653      	mov	r3, sl
 8002512:	2b00      	cmp	r3, #0
 8002514:	d100      	bne.n	8002518 <__aeabi_dsub+0xcc>
 8002516:	e166      	b.n	80027e6 <__aeabi_dsub+0x39a>
 8002518:	4650      	mov	r0, sl
 800251a:	f000 fc91 	bl	8002e40 <__clzsi2>
 800251e:	0003      	movs	r3, r0
 8002520:	3b08      	subs	r3, #8
 8002522:	2220      	movs	r2, #32
 8002524:	0020      	movs	r0, r4
 8002526:	1ad2      	subs	r2, r2, r3
 8002528:	4651      	mov	r1, sl
 800252a:	40d0      	lsrs	r0, r2
 800252c:	4099      	lsls	r1, r3
 800252e:	0002      	movs	r2, r0
 8002530:	409c      	lsls	r4, r3
 8002532:	430a      	orrs	r2, r1
 8002534:	429e      	cmp	r6, r3
 8002536:	dd00      	ble.n	800253a <__aeabi_dsub+0xee>
 8002538:	e164      	b.n	8002804 <__aeabi_dsub+0x3b8>
 800253a:	1b9b      	subs	r3, r3, r6
 800253c:	1c59      	adds	r1, r3, #1
 800253e:	291f      	cmp	r1, #31
 8002540:	dd00      	ble.n	8002544 <__aeabi_dsub+0xf8>
 8002542:	e0fe      	b.n	8002742 <__aeabi_dsub+0x2f6>
 8002544:	2320      	movs	r3, #32
 8002546:	0010      	movs	r0, r2
 8002548:	0026      	movs	r6, r4
 800254a:	1a5b      	subs	r3, r3, r1
 800254c:	409c      	lsls	r4, r3
 800254e:	4098      	lsls	r0, r3
 8002550:	40ce      	lsrs	r6, r1
 8002552:	40ca      	lsrs	r2, r1
 8002554:	1e63      	subs	r3, r4, #1
 8002556:	419c      	sbcs	r4, r3
 8002558:	4330      	orrs	r0, r6
 800255a:	4692      	mov	sl, r2
 800255c:	2600      	movs	r6, #0
 800255e:	4304      	orrs	r4, r0
 8002560:	0763      	lsls	r3, r4, #29
 8002562:	d009      	beq.n	8002578 <__aeabi_dsub+0x12c>
 8002564:	230f      	movs	r3, #15
 8002566:	4023      	ands	r3, r4
 8002568:	2b04      	cmp	r3, #4
 800256a:	d005      	beq.n	8002578 <__aeabi_dsub+0x12c>
 800256c:	1d23      	adds	r3, r4, #4
 800256e:	42a3      	cmp	r3, r4
 8002570:	41a4      	sbcs	r4, r4
 8002572:	4264      	negs	r4, r4
 8002574:	44a2      	add	sl, r4
 8002576:	001c      	movs	r4, r3
 8002578:	4653      	mov	r3, sl
 800257a:	021b      	lsls	r3, r3, #8
 800257c:	d400      	bmi.n	8002580 <__aeabi_dsub+0x134>
 800257e:	e0f2      	b.n	8002766 <__aeabi_dsub+0x31a>
 8002580:	4b8c      	ldr	r3, [pc, #560]	; (80027b4 <__aeabi_dsub+0x368>)
 8002582:	3601      	adds	r6, #1
 8002584:	429e      	cmp	r6, r3
 8002586:	d100      	bne.n	800258a <__aeabi_dsub+0x13e>
 8002588:	e10f      	b.n	80027aa <__aeabi_dsub+0x35e>
 800258a:	4653      	mov	r3, sl
 800258c:	498a      	ldr	r1, [pc, #552]	; (80027b8 <__aeabi_dsub+0x36c>)
 800258e:	08e4      	lsrs	r4, r4, #3
 8002590:	400b      	ands	r3, r1
 8002592:	0019      	movs	r1, r3
 8002594:	075b      	lsls	r3, r3, #29
 8002596:	4323      	orrs	r3, r4
 8002598:	0572      	lsls	r2, r6, #21
 800259a:	024c      	lsls	r4, r1, #9
 800259c:	0b24      	lsrs	r4, r4, #12
 800259e:	0d52      	lsrs	r2, r2, #21
 80025a0:	0512      	lsls	r2, r2, #20
 80025a2:	4322      	orrs	r2, r4
 80025a4:	07ed      	lsls	r5, r5, #31
 80025a6:	432a      	orrs	r2, r5
 80025a8:	0018      	movs	r0, r3
 80025aa:	0011      	movs	r1, r2
 80025ac:	b003      	add	sp, #12
 80025ae:	bcf0      	pop	{r4, r5, r6, r7}
 80025b0:	46bb      	mov	fp, r7
 80025b2:	46b2      	mov	sl, r6
 80025b4:	46a9      	mov	r9, r5
 80025b6:	46a0      	mov	r8, r4
 80025b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025ba:	1ab4      	subs	r4, r6, r2
 80025bc:	46a4      	mov	ip, r4
 80025be:	2c00      	cmp	r4, #0
 80025c0:	dd59      	ble.n	8002676 <__aeabi_dsub+0x22a>
 80025c2:	2a00      	cmp	r2, #0
 80025c4:	d100      	bne.n	80025c8 <__aeabi_dsub+0x17c>
 80025c6:	e0b0      	b.n	800272a <__aeabi_dsub+0x2de>
 80025c8:	4556      	cmp	r6, sl
 80025ca:	d100      	bne.n	80025ce <__aeabi_dsub+0x182>
 80025cc:	e0fa      	b.n	80027c4 <__aeabi_dsub+0x378>
 80025ce:	2280      	movs	r2, #128	; 0x80
 80025d0:	0412      	lsls	r2, r2, #16
 80025d2:	4317      	orrs	r7, r2
 80025d4:	4662      	mov	r2, ip
 80025d6:	2a38      	cmp	r2, #56	; 0x38
 80025d8:	dd00      	ble.n	80025dc <__aeabi_dsub+0x190>
 80025da:	e0d4      	b.n	8002786 <__aeabi_dsub+0x33a>
 80025dc:	2a1f      	cmp	r2, #31
 80025de:	dc00      	bgt.n	80025e2 <__aeabi_dsub+0x196>
 80025e0:	e1c0      	b.n	8002964 <__aeabi_dsub+0x518>
 80025e2:	0039      	movs	r1, r7
 80025e4:	3a20      	subs	r2, #32
 80025e6:	40d1      	lsrs	r1, r2
 80025e8:	4662      	mov	r2, ip
 80025ea:	2a20      	cmp	r2, #32
 80025ec:	d006      	beq.n	80025fc <__aeabi_dsub+0x1b0>
 80025ee:	4664      	mov	r4, ip
 80025f0:	2240      	movs	r2, #64	; 0x40
 80025f2:	1b12      	subs	r2, r2, r4
 80025f4:	003c      	movs	r4, r7
 80025f6:	4094      	lsls	r4, r2
 80025f8:	4304      	orrs	r4, r0
 80025fa:	9401      	str	r4, [sp, #4]
 80025fc:	9c01      	ldr	r4, [sp, #4]
 80025fe:	1e62      	subs	r2, r4, #1
 8002600:	4194      	sbcs	r4, r2
 8002602:	430c      	orrs	r4, r1
 8002604:	e0c3      	b.n	800278e <__aeabi_dsub+0x342>
 8002606:	003c      	movs	r4, r7
 8002608:	4304      	orrs	r4, r0
 800260a:	d02b      	beq.n	8002664 <__aeabi_dsub+0x218>
 800260c:	468b      	mov	fp, r1
 800260e:	428d      	cmp	r5, r1
 8002610:	d02e      	beq.n	8002670 <__aeabi_dsub+0x224>
 8002612:	4c6a      	ldr	r4, [pc, #424]	; (80027bc <__aeabi_dsub+0x370>)
 8002614:	46a4      	mov	ip, r4
 8002616:	44b4      	add	ip, r6
 8002618:	4664      	mov	r4, ip
 800261a:	2c00      	cmp	r4, #0
 800261c:	d05f      	beq.n	80026de <__aeabi_dsub+0x292>
 800261e:	1b94      	subs	r4, r2, r6
 8002620:	46a4      	mov	ip, r4
 8002622:	2e00      	cmp	r6, #0
 8002624:	d000      	beq.n	8002628 <__aeabi_dsub+0x1dc>
 8002626:	e120      	b.n	800286a <__aeabi_dsub+0x41e>
 8002628:	464c      	mov	r4, r9
 800262a:	431c      	orrs	r4, r3
 800262c:	d100      	bne.n	8002630 <__aeabi_dsub+0x1e4>
 800262e:	e1c7      	b.n	80029c0 <__aeabi_dsub+0x574>
 8002630:	4661      	mov	r1, ip
 8002632:	1e4c      	subs	r4, r1, #1
 8002634:	2901      	cmp	r1, #1
 8002636:	d100      	bne.n	800263a <__aeabi_dsub+0x1ee>
 8002638:	e223      	b.n	8002a82 <__aeabi_dsub+0x636>
 800263a:	4d5e      	ldr	r5, [pc, #376]	; (80027b4 <__aeabi_dsub+0x368>)
 800263c:	45ac      	cmp	ip, r5
 800263e:	d100      	bne.n	8002642 <__aeabi_dsub+0x1f6>
 8002640:	e1d8      	b.n	80029f4 <__aeabi_dsub+0x5a8>
 8002642:	46a4      	mov	ip, r4
 8002644:	e11a      	b.n	800287c <__aeabi_dsub+0x430>
 8002646:	003a      	movs	r2, r7
 8002648:	4302      	orrs	r2, r0
 800264a:	d100      	bne.n	800264e <__aeabi_dsub+0x202>
 800264c:	e0e4      	b.n	8002818 <__aeabi_dsub+0x3cc>
 800264e:	0022      	movs	r2, r4
 8002650:	3a01      	subs	r2, #1
 8002652:	2c01      	cmp	r4, #1
 8002654:	d100      	bne.n	8002658 <__aeabi_dsub+0x20c>
 8002656:	e1c3      	b.n	80029e0 <__aeabi_dsub+0x594>
 8002658:	4956      	ldr	r1, [pc, #344]	; (80027b4 <__aeabi_dsub+0x368>)
 800265a:	428c      	cmp	r4, r1
 800265c:	d100      	bne.n	8002660 <__aeabi_dsub+0x214>
 800265e:	e0b1      	b.n	80027c4 <__aeabi_dsub+0x378>
 8002660:	4694      	mov	ip, r2
 8002662:	e72b      	b.n	80024bc <__aeabi_dsub+0x70>
 8002664:	2401      	movs	r4, #1
 8002666:	4061      	eors	r1, r4
 8002668:	468b      	mov	fp, r1
 800266a:	428d      	cmp	r5, r1
 800266c:	d000      	beq.n	8002670 <__aeabi_dsub+0x224>
 800266e:	e716      	b.n	800249e <__aeabi_dsub+0x52>
 8002670:	4952      	ldr	r1, [pc, #328]	; (80027bc <__aeabi_dsub+0x370>)
 8002672:	468c      	mov	ip, r1
 8002674:	44b4      	add	ip, r6
 8002676:	4664      	mov	r4, ip
 8002678:	2c00      	cmp	r4, #0
 800267a:	d100      	bne.n	800267e <__aeabi_dsub+0x232>
 800267c:	e0d3      	b.n	8002826 <__aeabi_dsub+0x3da>
 800267e:	1b91      	subs	r1, r2, r6
 8002680:	468c      	mov	ip, r1
 8002682:	2e00      	cmp	r6, #0
 8002684:	d100      	bne.n	8002688 <__aeabi_dsub+0x23c>
 8002686:	e15e      	b.n	8002946 <__aeabi_dsub+0x4fa>
 8002688:	494a      	ldr	r1, [pc, #296]	; (80027b4 <__aeabi_dsub+0x368>)
 800268a:	428a      	cmp	r2, r1
 800268c:	d100      	bne.n	8002690 <__aeabi_dsub+0x244>
 800268e:	e1be      	b.n	8002a0e <__aeabi_dsub+0x5c2>
 8002690:	2180      	movs	r1, #128	; 0x80
 8002692:	464c      	mov	r4, r9
 8002694:	0409      	lsls	r1, r1, #16
 8002696:	430c      	orrs	r4, r1
 8002698:	46a1      	mov	r9, r4
 800269a:	4661      	mov	r1, ip
 800269c:	2938      	cmp	r1, #56	; 0x38
 800269e:	dd00      	ble.n	80026a2 <__aeabi_dsub+0x256>
 80026a0:	e1ba      	b.n	8002a18 <__aeabi_dsub+0x5cc>
 80026a2:	291f      	cmp	r1, #31
 80026a4:	dd00      	ble.n	80026a8 <__aeabi_dsub+0x25c>
 80026a6:	e227      	b.n	8002af8 <__aeabi_dsub+0x6ac>
 80026a8:	2420      	movs	r4, #32
 80026aa:	1a64      	subs	r4, r4, r1
 80026ac:	4649      	mov	r1, r9
 80026ae:	40a1      	lsls	r1, r4
 80026b0:	001e      	movs	r6, r3
 80026b2:	4688      	mov	r8, r1
 80026b4:	4661      	mov	r1, ip
 80026b6:	40a3      	lsls	r3, r4
 80026b8:	40ce      	lsrs	r6, r1
 80026ba:	4641      	mov	r1, r8
 80026bc:	1e5c      	subs	r4, r3, #1
 80026be:	41a3      	sbcs	r3, r4
 80026c0:	4331      	orrs	r1, r6
 80026c2:	4319      	orrs	r1, r3
 80026c4:	000c      	movs	r4, r1
 80026c6:	4663      	mov	r3, ip
 80026c8:	4649      	mov	r1, r9
 80026ca:	40d9      	lsrs	r1, r3
 80026cc:	187f      	adds	r7, r7, r1
 80026ce:	1824      	adds	r4, r4, r0
 80026d0:	4284      	cmp	r4, r0
 80026d2:	419b      	sbcs	r3, r3
 80026d4:	425b      	negs	r3, r3
 80026d6:	469a      	mov	sl, r3
 80026d8:	0016      	movs	r6, r2
 80026da:	44ba      	add	sl, r7
 80026dc:	e05d      	b.n	800279a <__aeabi_dsub+0x34e>
 80026de:	4c38      	ldr	r4, [pc, #224]	; (80027c0 <__aeabi_dsub+0x374>)
 80026e0:	1c72      	adds	r2, r6, #1
 80026e2:	4222      	tst	r2, r4
 80026e4:	d000      	beq.n	80026e8 <__aeabi_dsub+0x29c>
 80026e6:	e0df      	b.n	80028a8 <__aeabi_dsub+0x45c>
 80026e8:	464a      	mov	r2, r9
 80026ea:	431a      	orrs	r2, r3
 80026ec:	2e00      	cmp	r6, #0
 80026ee:	d000      	beq.n	80026f2 <__aeabi_dsub+0x2a6>
 80026f0:	e15c      	b.n	80029ac <__aeabi_dsub+0x560>
 80026f2:	2a00      	cmp	r2, #0
 80026f4:	d100      	bne.n	80026f8 <__aeabi_dsub+0x2ac>
 80026f6:	e1cf      	b.n	8002a98 <__aeabi_dsub+0x64c>
 80026f8:	003a      	movs	r2, r7
 80026fa:	4302      	orrs	r2, r0
 80026fc:	d100      	bne.n	8002700 <__aeabi_dsub+0x2b4>
 80026fe:	e17f      	b.n	8002a00 <__aeabi_dsub+0x5b4>
 8002700:	1a1c      	subs	r4, r3, r0
 8002702:	464a      	mov	r2, r9
 8002704:	42a3      	cmp	r3, r4
 8002706:	4189      	sbcs	r1, r1
 8002708:	1bd2      	subs	r2, r2, r7
 800270a:	4249      	negs	r1, r1
 800270c:	1a52      	subs	r2, r2, r1
 800270e:	4692      	mov	sl, r2
 8002710:	0212      	lsls	r2, r2, #8
 8002712:	d400      	bmi.n	8002716 <__aeabi_dsub+0x2ca>
 8002714:	e20a      	b.n	8002b2c <__aeabi_dsub+0x6e0>
 8002716:	1ac4      	subs	r4, r0, r3
 8002718:	42a0      	cmp	r0, r4
 800271a:	4180      	sbcs	r0, r0
 800271c:	464b      	mov	r3, r9
 800271e:	4240      	negs	r0, r0
 8002720:	1aff      	subs	r7, r7, r3
 8002722:	1a3b      	subs	r3, r7, r0
 8002724:	469a      	mov	sl, r3
 8002726:	465d      	mov	r5, fp
 8002728:	e71a      	b.n	8002560 <__aeabi_dsub+0x114>
 800272a:	003a      	movs	r2, r7
 800272c:	4302      	orrs	r2, r0
 800272e:	d073      	beq.n	8002818 <__aeabi_dsub+0x3cc>
 8002730:	0022      	movs	r2, r4
 8002732:	3a01      	subs	r2, #1
 8002734:	2c01      	cmp	r4, #1
 8002736:	d100      	bne.n	800273a <__aeabi_dsub+0x2ee>
 8002738:	e0cb      	b.n	80028d2 <__aeabi_dsub+0x486>
 800273a:	4554      	cmp	r4, sl
 800273c:	d042      	beq.n	80027c4 <__aeabi_dsub+0x378>
 800273e:	4694      	mov	ip, r2
 8002740:	e748      	b.n	80025d4 <__aeabi_dsub+0x188>
 8002742:	0010      	movs	r0, r2
 8002744:	3b1f      	subs	r3, #31
 8002746:	40d8      	lsrs	r0, r3
 8002748:	2920      	cmp	r1, #32
 800274a:	d003      	beq.n	8002754 <__aeabi_dsub+0x308>
 800274c:	2340      	movs	r3, #64	; 0x40
 800274e:	1a5b      	subs	r3, r3, r1
 8002750:	409a      	lsls	r2, r3
 8002752:	4314      	orrs	r4, r2
 8002754:	1e63      	subs	r3, r4, #1
 8002756:	419c      	sbcs	r4, r3
 8002758:	2300      	movs	r3, #0
 800275a:	2600      	movs	r6, #0
 800275c:	469a      	mov	sl, r3
 800275e:	4304      	orrs	r4, r0
 8002760:	0763      	lsls	r3, r4, #29
 8002762:	d000      	beq.n	8002766 <__aeabi_dsub+0x31a>
 8002764:	e6fe      	b.n	8002564 <__aeabi_dsub+0x118>
 8002766:	4652      	mov	r2, sl
 8002768:	08e3      	lsrs	r3, r4, #3
 800276a:	0752      	lsls	r2, r2, #29
 800276c:	4313      	orrs	r3, r2
 800276e:	4652      	mov	r2, sl
 8002770:	46b4      	mov	ip, r6
 8002772:	08d2      	lsrs	r2, r2, #3
 8002774:	490f      	ldr	r1, [pc, #60]	; (80027b4 <__aeabi_dsub+0x368>)
 8002776:	458c      	cmp	ip, r1
 8002778:	d02a      	beq.n	80027d0 <__aeabi_dsub+0x384>
 800277a:	0312      	lsls	r2, r2, #12
 800277c:	0b14      	lsrs	r4, r2, #12
 800277e:	4662      	mov	r2, ip
 8002780:	0552      	lsls	r2, r2, #21
 8002782:	0d52      	lsrs	r2, r2, #21
 8002784:	e70c      	b.n	80025a0 <__aeabi_dsub+0x154>
 8002786:	003c      	movs	r4, r7
 8002788:	4304      	orrs	r4, r0
 800278a:	1e62      	subs	r2, r4, #1
 800278c:	4194      	sbcs	r4, r2
 800278e:	18e4      	adds	r4, r4, r3
 8002790:	429c      	cmp	r4, r3
 8002792:	4192      	sbcs	r2, r2
 8002794:	4252      	negs	r2, r2
 8002796:	444a      	add	r2, r9
 8002798:	4692      	mov	sl, r2
 800279a:	4653      	mov	r3, sl
 800279c:	021b      	lsls	r3, r3, #8
 800279e:	d5df      	bpl.n	8002760 <__aeabi_dsub+0x314>
 80027a0:	4b04      	ldr	r3, [pc, #16]	; (80027b4 <__aeabi_dsub+0x368>)
 80027a2:	3601      	adds	r6, #1
 80027a4:	429e      	cmp	r6, r3
 80027a6:	d000      	beq.n	80027aa <__aeabi_dsub+0x35e>
 80027a8:	e0a0      	b.n	80028ec <__aeabi_dsub+0x4a0>
 80027aa:	0032      	movs	r2, r6
 80027ac:	2400      	movs	r4, #0
 80027ae:	2300      	movs	r3, #0
 80027b0:	e6f6      	b.n	80025a0 <__aeabi_dsub+0x154>
 80027b2:	46c0      	nop			; (mov r8, r8)
 80027b4:	000007ff 	.word	0x000007ff
 80027b8:	ff7fffff 	.word	0xff7fffff
 80027bc:	fffff801 	.word	0xfffff801
 80027c0:	000007fe 	.word	0x000007fe
 80027c4:	08db      	lsrs	r3, r3, #3
 80027c6:	464a      	mov	r2, r9
 80027c8:	0752      	lsls	r2, r2, #29
 80027ca:	4313      	orrs	r3, r2
 80027cc:	464a      	mov	r2, r9
 80027ce:	08d2      	lsrs	r2, r2, #3
 80027d0:	0019      	movs	r1, r3
 80027d2:	4311      	orrs	r1, r2
 80027d4:	d100      	bne.n	80027d8 <__aeabi_dsub+0x38c>
 80027d6:	e1b5      	b.n	8002b44 <__aeabi_dsub+0x6f8>
 80027d8:	2480      	movs	r4, #128	; 0x80
 80027da:	0324      	lsls	r4, r4, #12
 80027dc:	4314      	orrs	r4, r2
 80027de:	0324      	lsls	r4, r4, #12
 80027e0:	4ad5      	ldr	r2, [pc, #852]	; (8002b38 <__aeabi_dsub+0x6ec>)
 80027e2:	0b24      	lsrs	r4, r4, #12
 80027e4:	e6dc      	b.n	80025a0 <__aeabi_dsub+0x154>
 80027e6:	0020      	movs	r0, r4
 80027e8:	f000 fb2a 	bl	8002e40 <__clzsi2>
 80027ec:	0003      	movs	r3, r0
 80027ee:	3318      	adds	r3, #24
 80027f0:	2b1f      	cmp	r3, #31
 80027f2:	dc00      	bgt.n	80027f6 <__aeabi_dsub+0x3aa>
 80027f4:	e695      	b.n	8002522 <__aeabi_dsub+0xd6>
 80027f6:	0022      	movs	r2, r4
 80027f8:	3808      	subs	r0, #8
 80027fa:	4082      	lsls	r2, r0
 80027fc:	2400      	movs	r4, #0
 80027fe:	429e      	cmp	r6, r3
 8002800:	dc00      	bgt.n	8002804 <__aeabi_dsub+0x3b8>
 8002802:	e69a      	b.n	800253a <__aeabi_dsub+0xee>
 8002804:	1af6      	subs	r6, r6, r3
 8002806:	4bcd      	ldr	r3, [pc, #820]	; (8002b3c <__aeabi_dsub+0x6f0>)
 8002808:	401a      	ands	r2, r3
 800280a:	4692      	mov	sl, r2
 800280c:	e6a8      	b.n	8002560 <__aeabi_dsub+0x114>
 800280e:	003c      	movs	r4, r7
 8002810:	4304      	orrs	r4, r0
 8002812:	1e62      	subs	r2, r4, #1
 8002814:	4194      	sbcs	r4, r2
 8002816:	e66c      	b.n	80024f2 <__aeabi_dsub+0xa6>
 8002818:	464a      	mov	r2, r9
 800281a:	08db      	lsrs	r3, r3, #3
 800281c:	0752      	lsls	r2, r2, #29
 800281e:	4313      	orrs	r3, r2
 8002820:	464a      	mov	r2, r9
 8002822:	08d2      	lsrs	r2, r2, #3
 8002824:	e7a6      	b.n	8002774 <__aeabi_dsub+0x328>
 8002826:	4cc6      	ldr	r4, [pc, #792]	; (8002b40 <__aeabi_dsub+0x6f4>)
 8002828:	1c72      	adds	r2, r6, #1
 800282a:	4222      	tst	r2, r4
 800282c:	d000      	beq.n	8002830 <__aeabi_dsub+0x3e4>
 800282e:	e0ac      	b.n	800298a <__aeabi_dsub+0x53e>
 8002830:	464a      	mov	r2, r9
 8002832:	431a      	orrs	r2, r3
 8002834:	2e00      	cmp	r6, #0
 8002836:	d000      	beq.n	800283a <__aeabi_dsub+0x3ee>
 8002838:	e105      	b.n	8002a46 <__aeabi_dsub+0x5fa>
 800283a:	2a00      	cmp	r2, #0
 800283c:	d100      	bne.n	8002840 <__aeabi_dsub+0x3f4>
 800283e:	e156      	b.n	8002aee <__aeabi_dsub+0x6a2>
 8002840:	003a      	movs	r2, r7
 8002842:	4302      	orrs	r2, r0
 8002844:	d100      	bne.n	8002848 <__aeabi_dsub+0x3fc>
 8002846:	e0db      	b.n	8002a00 <__aeabi_dsub+0x5b4>
 8002848:	181c      	adds	r4, r3, r0
 800284a:	429c      	cmp	r4, r3
 800284c:	419b      	sbcs	r3, r3
 800284e:	444f      	add	r7, r9
 8002850:	46ba      	mov	sl, r7
 8002852:	425b      	negs	r3, r3
 8002854:	449a      	add	sl, r3
 8002856:	4653      	mov	r3, sl
 8002858:	021b      	lsls	r3, r3, #8
 800285a:	d400      	bmi.n	800285e <__aeabi_dsub+0x412>
 800285c:	e780      	b.n	8002760 <__aeabi_dsub+0x314>
 800285e:	4652      	mov	r2, sl
 8002860:	4bb6      	ldr	r3, [pc, #728]	; (8002b3c <__aeabi_dsub+0x6f0>)
 8002862:	2601      	movs	r6, #1
 8002864:	401a      	ands	r2, r3
 8002866:	4692      	mov	sl, r2
 8002868:	e77a      	b.n	8002760 <__aeabi_dsub+0x314>
 800286a:	4cb3      	ldr	r4, [pc, #716]	; (8002b38 <__aeabi_dsub+0x6ec>)
 800286c:	42a2      	cmp	r2, r4
 800286e:	d100      	bne.n	8002872 <__aeabi_dsub+0x426>
 8002870:	e0c0      	b.n	80029f4 <__aeabi_dsub+0x5a8>
 8002872:	2480      	movs	r4, #128	; 0x80
 8002874:	464d      	mov	r5, r9
 8002876:	0424      	lsls	r4, r4, #16
 8002878:	4325      	orrs	r5, r4
 800287a:	46a9      	mov	r9, r5
 800287c:	4664      	mov	r4, ip
 800287e:	2c38      	cmp	r4, #56	; 0x38
 8002880:	dc53      	bgt.n	800292a <__aeabi_dsub+0x4de>
 8002882:	4661      	mov	r1, ip
 8002884:	2c1f      	cmp	r4, #31
 8002886:	dd00      	ble.n	800288a <__aeabi_dsub+0x43e>
 8002888:	e0cd      	b.n	8002a26 <__aeabi_dsub+0x5da>
 800288a:	2520      	movs	r5, #32
 800288c:	001e      	movs	r6, r3
 800288e:	1b2d      	subs	r5, r5, r4
 8002890:	464c      	mov	r4, r9
 8002892:	40ab      	lsls	r3, r5
 8002894:	40ac      	lsls	r4, r5
 8002896:	40ce      	lsrs	r6, r1
 8002898:	1e5d      	subs	r5, r3, #1
 800289a:	41ab      	sbcs	r3, r5
 800289c:	4334      	orrs	r4, r6
 800289e:	4323      	orrs	r3, r4
 80028a0:	464c      	mov	r4, r9
 80028a2:	40cc      	lsrs	r4, r1
 80028a4:	1b3f      	subs	r7, r7, r4
 80028a6:	e045      	b.n	8002934 <__aeabi_dsub+0x4e8>
 80028a8:	464a      	mov	r2, r9
 80028aa:	1a1c      	subs	r4, r3, r0
 80028ac:	1bd1      	subs	r1, r2, r7
 80028ae:	42a3      	cmp	r3, r4
 80028b0:	4192      	sbcs	r2, r2
 80028b2:	4252      	negs	r2, r2
 80028b4:	4692      	mov	sl, r2
 80028b6:	000a      	movs	r2, r1
 80028b8:	4651      	mov	r1, sl
 80028ba:	1a52      	subs	r2, r2, r1
 80028bc:	4692      	mov	sl, r2
 80028be:	0212      	lsls	r2, r2, #8
 80028c0:	d500      	bpl.n	80028c4 <__aeabi_dsub+0x478>
 80028c2:	e083      	b.n	80029cc <__aeabi_dsub+0x580>
 80028c4:	4653      	mov	r3, sl
 80028c6:	4323      	orrs	r3, r4
 80028c8:	d000      	beq.n	80028cc <__aeabi_dsub+0x480>
 80028ca:	e621      	b.n	8002510 <__aeabi_dsub+0xc4>
 80028cc:	2200      	movs	r2, #0
 80028ce:	2500      	movs	r5, #0
 80028d0:	e753      	b.n	800277a <__aeabi_dsub+0x32e>
 80028d2:	181c      	adds	r4, r3, r0
 80028d4:	429c      	cmp	r4, r3
 80028d6:	419b      	sbcs	r3, r3
 80028d8:	444f      	add	r7, r9
 80028da:	46ba      	mov	sl, r7
 80028dc:	425b      	negs	r3, r3
 80028de:	449a      	add	sl, r3
 80028e0:	4653      	mov	r3, sl
 80028e2:	2601      	movs	r6, #1
 80028e4:	021b      	lsls	r3, r3, #8
 80028e6:	d400      	bmi.n	80028ea <__aeabi_dsub+0x49e>
 80028e8:	e73a      	b.n	8002760 <__aeabi_dsub+0x314>
 80028ea:	2602      	movs	r6, #2
 80028ec:	4652      	mov	r2, sl
 80028ee:	4b93      	ldr	r3, [pc, #588]	; (8002b3c <__aeabi_dsub+0x6f0>)
 80028f0:	2101      	movs	r1, #1
 80028f2:	401a      	ands	r2, r3
 80028f4:	0013      	movs	r3, r2
 80028f6:	4021      	ands	r1, r4
 80028f8:	0862      	lsrs	r2, r4, #1
 80028fa:	430a      	orrs	r2, r1
 80028fc:	07dc      	lsls	r4, r3, #31
 80028fe:	085b      	lsrs	r3, r3, #1
 8002900:	469a      	mov	sl, r3
 8002902:	4314      	orrs	r4, r2
 8002904:	e62c      	b.n	8002560 <__aeabi_dsub+0x114>
 8002906:	0039      	movs	r1, r7
 8002908:	3a20      	subs	r2, #32
 800290a:	40d1      	lsrs	r1, r2
 800290c:	4662      	mov	r2, ip
 800290e:	2a20      	cmp	r2, #32
 8002910:	d006      	beq.n	8002920 <__aeabi_dsub+0x4d4>
 8002912:	4664      	mov	r4, ip
 8002914:	2240      	movs	r2, #64	; 0x40
 8002916:	1b12      	subs	r2, r2, r4
 8002918:	003c      	movs	r4, r7
 800291a:	4094      	lsls	r4, r2
 800291c:	4304      	orrs	r4, r0
 800291e:	9401      	str	r4, [sp, #4]
 8002920:	9c01      	ldr	r4, [sp, #4]
 8002922:	1e62      	subs	r2, r4, #1
 8002924:	4194      	sbcs	r4, r2
 8002926:	430c      	orrs	r4, r1
 8002928:	e5e3      	b.n	80024f2 <__aeabi_dsub+0xa6>
 800292a:	4649      	mov	r1, r9
 800292c:	4319      	orrs	r1, r3
 800292e:	000b      	movs	r3, r1
 8002930:	1e5c      	subs	r4, r3, #1
 8002932:	41a3      	sbcs	r3, r4
 8002934:	1ac4      	subs	r4, r0, r3
 8002936:	42a0      	cmp	r0, r4
 8002938:	419b      	sbcs	r3, r3
 800293a:	425b      	negs	r3, r3
 800293c:	1afb      	subs	r3, r7, r3
 800293e:	469a      	mov	sl, r3
 8002940:	465d      	mov	r5, fp
 8002942:	0016      	movs	r6, r2
 8002944:	e5dc      	b.n	8002500 <__aeabi_dsub+0xb4>
 8002946:	4649      	mov	r1, r9
 8002948:	4319      	orrs	r1, r3
 800294a:	d100      	bne.n	800294e <__aeabi_dsub+0x502>
 800294c:	e0ae      	b.n	8002aac <__aeabi_dsub+0x660>
 800294e:	4661      	mov	r1, ip
 8002950:	4664      	mov	r4, ip
 8002952:	3901      	subs	r1, #1
 8002954:	2c01      	cmp	r4, #1
 8002956:	d100      	bne.n	800295a <__aeabi_dsub+0x50e>
 8002958:	e0e0      	b.n	8002b1c <__aeabi_dsub+0x6d0>
 800295a:	4c77      	ldr	r4, [pc, #476]	; (8002b38 <__aeabi_dsub+0x6ec>)
 800295c:	45a4      	cmp	ip, r4
 800295e:	d056      	beq.n	8002a0e <__aeabi_dsub+0x5c2>
 8002960:	468c      	mov	ip, r1
 8002962:	e69a      	b.n	800269a <__aeabi_dsub+0x24e>
 8002964:	4661      	mov	r1, ip
 8002966:	2220      	movs	r2, #32
 8002968:	003c      	movs	r4, r7
 800296a:	1a52      	subs	r2, r2, r1
 800296c:	4094      	lsls	r4, r2
 800296e:	0001      	movs	r1, r0
 8002970:	4090      	lsls	r0, r2
 8002972:	46a0      	mov	r8, r4
 8002974:	4664      	mov	r4, ip
 8002976:	1e42      	subs	r2, r0, #1
 8002978:	4190      	sbcs	r0, r2
 800297a:	4662      	mov	r2, ip
 800297c:	40e1      	lsrs	r1, r4
 800297e:	4644      	mov	r4, r8
 8002980:	40d7      	lsrs	r7, r2
 8002982:	430c      	orrs	r4, r1
 8002984:	4304      	orrs	r4, r0
 8002986:	44b9      	add	r9, r7
 8002988:	e701      	b.n	800278e <__aeabi_dsub+0x342>
 800298a:	496b      	ldr	r1, [pc, #428]	; (8002b38 <__aeabi_dsub+0x6ec>)
 800298c:	428a      	cmp	r2, r1
 800298e:	d100      	bne.n	8002992 <__aeabi_dsub+0x546>
 8002990:	e70c      	b.n	80027ac <__aeabi_dsub+0x360>
 8002992:	1818      	adds	r0, r3, r0
 8002994:	4298      	cmp	r0, r3
 8002996:	419b      	sbcs	r3, r3
 8002998:	444f      	add	r7, r9
 800299a:	425b      	negs	r3, r3
 800299c:	18fb      	adds	r3, r7, r3
 800299e:	07dc      	lsls	r4, r3, #31
 80029a0:	0840      	lsrs	r0, r0, #1
 80029a2:	085b      	lsrs	r3, r3, #1
 80029a4:	469a      	mov	sl, r3
 80029a6:	0016      	movs	r6, r2
 80029a8:	4304      	orrs	r4, r0
 80029aa:	e6d9      	b.n	8002760 <__aeabi_dsub+0x314>
 80029ac:	2a00      	cmp	r2, #0
 80029ae:	d000      	beq.n	80029b2 <__aeabi_dsub+0x566>
 80029b0:	e081      	b.n	8002ab6 <__aeabi_dsub+0x66a>
 80029b2:	003b      	movs	r3, r7
 80029b4:	4303      	orrs	r3, r0
 80029b6:	d11d      	bne.n	80029f4 <__aeabi_dsub+0x5a8>
 80029b8:	2280      	movs	r2, #128	; 0x80
 80029ba:	2500      	movs	r5, #0
 80029bc:	0312      	lsls	r2, r2, #12
 80029be:	e70b      	b.n	80027d8 <__aeabi_dsub+0x38c>
 80029c0:	08c0      	lsrs	r0, r0, #3
 80029c2:	077b      	lsls	r3, r7, #29
 80029c4:	465d      	mov	r5, fp
 80029c6:	4303      	orrs	r3, r0
 80029c8:	08fa      	lsrs	r2, r7, #3
 80029ca:	e6d3      	b.n	8002774 <__aeabi_dsub+0x328>
 80029cc:	1ac4      	subs	r4, r0, r3
 80029ce:	42a0      	cmp	r0, r4
 80029d0:	4180      	sbcs	r0, r0
 80029d2:	464b      	mov	r3, r9
 80029d4:	4240      	negs	r0, r0
 80029d6:	1aff      	subs	r7, r7, r3
 80029d8:	1a3b      	subs	r3, r7, r0
 80029da:	469a      	mov	sl, r3
 80029dc:	465d      	mov	r5, fp
 80029de:	e597      	b.n	8002510 <__aeabi_dsub+0xc4>
 80029e0:	1a1c      	subs	r4, r3, r0
 80029e2:	464a      	mov	r2, r9
 80029e4:	42a3      	cmp	r3, r4
 80029e6:	419b      	sbcs	r3, r3
 80029e8:	1bd7      	subs	r7, r2, r7
 80029ea:	425b      	negs	r3, r3
 80029ec:	1afb      	subs	r3, r7, r3
 80029ee:	469a      	mov	sl, r3
 80029f0:	2601      	movs	r6, #1
 80029f2:	e585      	b.n	8002500 <__aeabi_dsub+0xb4>
 80029f4:	08c0      	lsrs	r0, r0, #3
 80029f6:	077b      	lsls	r3, r7, #29
 80029f8:	465d      	mov	r5, fp
 80029fa:	4303      	orrs	r3, r0
 80029fc:	08fa      	lsrs	r2, r7, #3
 80029fe:	e6e7      	b.n	80027d0 <__aeabi_dsub+0x384>
 8002a00:	464a      	mov	r2, r9
 8002a02:	08db      	lsrs	r3, r3, #3
 8002a04:	0752      	lsls	r2, r2, #29
 8002a06:	4313      	orrs	r3, r2
 8002a08:	464a      	mov	r2, r9
 8002a0a:	08d2      	lsrs	r2, r2, #3
 8002a0c:	e6b5      	b.n	800277a <__aeabi_dsub+0x32e>
 8002a0e:	08c0      	lsrs	r0, r0, #3
 8002a10:	077b      	lsls	r3, r7, #29
 8002a12:	4303      	orrs	r3, r0
 8002a14:	08fa      	lsrs	r2, r7, #3
 8002a16:	e6db      	b.n	80027d0 <__aeabi_dsub+0x384>
 8002a18:	4649      	mov	r1, r9
 8002a1a:	4319      	orrs	r1, r3
 8002a1c:	000b      	movs	r3, r1
 8002a1e:	1e59      	subs	r1, r3, #1
 8002a20:	418b      	sbcs	r3, r1
 8002a22:	001c      	movs	r4, r3
 8002a24:	e653      	b.n	80026ce <__aeabi_dsub+0x282>
 8002a26:	464d      	mov	r5, r9
 8002a28:	3c20      	subs	r4, #32
 8002a2a:	40e5      	lsrs	r5, r4
 8002a2c:	2920      	cmp	r1, #32
 8002a2e:	d005      	beq.n	8002a3c <__aeabi_dsub+0x5f0>
 8002a30:	2440      	movs	r4, #64	; 0x40
 8002a32:	1a64      	subs	r4, r4, r1
 8002a34:	4649      	mov	r1, r9
 8002a36:	40a1      	lsls	r1, r4
 8002a38:	430b      	orrs	r3, r1
 8002a3a:	4698      	mov	r8, r3
 8002a3c:	4643      	mov	r3, r8
 8002a3e:	1e5c      	subs	r4, r3, #1
 8002a40:	41a3      	sbcs	r3, r4
 8002a42:	432b      	orrs	r3, r5
 8002a44:	e776      	b.n	8002934 <__aeabi_dsub+0x4e8>
 8002a46:	2a00      	cmp	r2, #0
 8002a48:	d0e1      	beq.n	8002a0e <__aeabi_dsub+0x5c2>
 8002a4a:	003a      	movs	r2, r7
 8002a4c:	08db      	lsrs	r3, r3, #3
 8002a4e:	4302      	orrs	r2, r0
 8002a50:	d100      	bne.n	8002a54 <__aeabi_dsub+0x608>
 8002a52:	e6b8      	b.n	80027c6 <__aeabi_dsub+0x37a>
 8002a54:	464a      	mov	r2, r9
 8002a56:	0752      	lsls	r2, r2, #29
 8002a58:	2480      	movs	r4, #128	; 0x80
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	464a      	mov	r2, r9
 8002a5e:	0324      	lsls	r4, r4, #12
 8002a60:	08d2      	lsrs	r2, r2, #3
 8002a62:	4222      	tst	r2, r4
 8002a64:	d007      	beq.n	8002a76 <__aeabi_dsub+0x62a>
 8002a66:	08fe      	lsrs	r6, r7, #3
 8002a68:	4226      	tst	r6, r4
 8002a6a:	d104      	bne.n	8002a76 <__aeabi_dsub+0x62a>
 8002a6c:	465d      	mov	r5, fp
 8002a6e:	0032      	movs	r2, r6
 8002a70:	08c3      	lsrs	r3, r0, #3
 8002a72:	077f      	lsls	r7, r7, #29
 8002a74:	433b      	orrs	r3, r7
 8002a76:	0f59      	lsrs	r1, r3, #29
 8002a78:	00db      	lsls	r3, r3, #3
 8002a7a:	0749      	lsls	r1, r1, #29
 8002a7c:	08db      	lsrs	r3, r3, #3
 8002a7e:	430b      	orrs	r3, r1
 8002a80:	e6a6      	b.n	80027d0 <__aeabi_dsub+0x384>
 8002a82:	1ac4      	subs	r4, r0, r3
 8002a84:	42a0      	cmp	r0, r4
 8002a86:	4180      	sbcs	r0, r0
 8002a88:	464b      	mov	r3, r9
 8002a8a:	4240      	negs	r0, r0
 8002a8c:	1aff      	subs	r7, r7, r3
 8002a8e:	1a3b      	subs	r3, r7, r0
 8002a90:	469a      	mov	sl, r3
 8002a92:	465d      	mov	r5, fp
 8002a94:	2601      	movs	r6, #1
 8002a96:	e533      	b.n	8002500 <__aeabi_dsub+0xb4>
 8002a98:	003b      	movs	r3, r7
 8002a9a:	4303      	orrs	r3, r0
 8002a9c:	d100      	bne.n	8002aa0 <__aeabi_dsub+0x654>
 8002a9e:	e715      	b.n	80028cc <__aeabi_dsub+0x480>
 8002aa0:	08c0      	lsrs	r0, r0, #3
 8002aa2:	077b      	lsls	r3, r7, #29
 8002aa4:	465d      	mov	r5, fp
 8002aa6:	4303      	orrs	r3, r0
 8002aa8:	08fa      	lsrs	r2, r7, #3
 8002aaa:	e666      	b.n	800277a <__aeabi_dsub+0x32e>
 8002aac:	08c0      	lsrs	r0, r0, #3
 8002aae:	077b      	lsls	r3, r7, #29
 8002ab0:	4303      	orrs	r3, r0
 8002ab2:	08fa      	lsrs	r2, r7, #3
 8002ab4:	e65e      	b.n	8002774 <__aeabi_dsub+0x328>
 8002ab6:	003a      	movs	r2, r7
 8002ab8:	08db      	lsrs	r3, r3, #3
 8002aba:	4302      	orrs	r2, r0
 8002abc:	d100      	bne.n	8002ac0 <__aeabi_dsub+0x674>
 8002abe:	e682      	b.n	80027c6 <__aeabi_dsub+0x37a>
 8002ac0:	464a      	mov	r2, r9
 8002ac2:	0752      	lsls	r2, r2, #29
 8002ac4:	2480      	movs	r4, #128	; 0x80
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	464a      	mov	r2, r9
 8002aca:	0324      	lsls	r4, r4, #12
 8002acc:	08d2      	lsrs	r2, r2, #3
 8002ace:	4222      	tst	r2, r4
 8002ad0:	d007      	beq.n	8002ae2 <__aeabi_dsub+0x696>
 8002ad2:	08fe      	lsrs	r6, r7, #3
 8002ad4:	4226      	tst	r6, r4
 8002ad6:	d104      	bne.n	8002ae2 <__aeabi_dsub+0x696>
 8002ad8:	465d      	mov	r5, fp
 8002ada:	0032      	movs	r2, r6
 8002adc:	08c3      	lsrs	r3, r0, #3
 8002ade:	077f      	lsls	r7, r7, #29
 8002ae0:	433b      	orrs	r3, r7
 8002ae2:	0f59      	lsrs	r1, r3, #29
 8002ae4:	00db      	lsls	r3, r3, #3
 8002ae6:	08db      	lsrs	r3, r3, #3
 8002ae8:	0749      	lsls	r1, r1, #29
 8002aea:	430b      	orrs	r3, r1
 8002aec:	e670      	b.n	80027d0 <__aeabi_dsub+0x384>
 8002aee:	08c0      	lsrs	r0, r0, #3
 8002af0:	077b      	lsls	r3, r7, #29
 8002af2:	4303      	orrs	r3, r0
 8002af4:	08fa      	lsrs	r2, r7, #3
 8002af6:	e640      	b.n	800277a <__aeabi_dsub+0x32e>
 8002af8:	464c      	mov	r4, r9
 8002afa:	3920      	subs	r1, #32
 8002afc:	40cc      	lsrs	r4, r1
 8002afe:	4661      	mov	r1, ip
 8002b00:	2920      	cmp	r1, #32
 8002b02:	d006      	beq.n	8002b12 <__aeabi_dsub+0x6c6>
 8002b04:	4666      	mov	r6, ip
 8002b06:	2140      	movs	r1, #64	; 0x40
 8002b08:	1b89      	subs	r1, r1, r6
 8002b0a:	464e      	mov	r6, r9
 8002b0c:	408e      	lsls	r6, r1
 8002b0e:	4333      	orrs	r3, r6
 8002b10:	4698      	mov	r8, r3
 8002b12:	4643      	mov	r3, r8
 8002b14:	1e59      	subs	r1, r3, #1
 8002b16:	418b      	sbcs	r3, r1
 8002b18:	431c      	orrs	r4, r3
 8002b1a:	e5d8      	b.n	80026ce <__aeabi_dsub+0x282>
 8002b1c:	181c      	adds	r4, r3, r0
 8002b1e:	4284      	cmp	r4, r0
 8002b20:	4180      	sbcs	r0, r0
 8002b22:	444f      	add	r7, r9
 8002b24:	46ba      	mov	sl, r7
 8002b26:	4240      	negs	r0, r0
 8002b28:	4482      	add	sl, r0
 8002b2a:	e6d9      	b.n	80028e0 <__aeabi_dsub+0x494>
 8002b2c:	4653      	mov	r3, sl
 8002b2e:	4323      	orrs	r3, r4
 8002b30:	d100      	bne.n	8002b34 <__aeabi_dsub+0x6e8>
 8002b32:	e6cb      	b.n	80028cc <__aeabi_dsub+0x480>
 8002b34:	e614      	b.n	8002760 <__aeabi_dsub+0x314>
 8002b36:	46c0      	nop			; (mov r8, r8)
 8002b38:	000007ff 	.word	0x000007ff
 8002b3c:	ff7fffff 	.word	0xff7fffff
 8002b40:	000007fe 	.word	0x000007fe
 8002b44:	2300      	movs	r3, #0
 8002b46:	4a01      	ldr	r2, [pc, #4]	; (8002b4c <__aeabi_dsub+0x700>)
 8002b48:	001c      	movs	r4, r3
 8002b4a:	e529      	b.n	80025a0 <__aeabi_dsub+0x154>
 8002b4c:	000007ff 	.word	0x000007ff

08002b50 <__aeabi_dcmpun>:
 8002b50:	b570      	push	{r4, r5, r6, lr}
 8002b52:	0005      	movs	r5, r0
 8002b54:	480c      	ldr	r0, [pc, #48]	; (8002b88 <__aeabi_dcmpun+0x38>)
 8002b56:	031c      	lsls	r4, r3, #12
 8002b58:	0016      	movs	r6, r2
 8002b5a:	005b      	lsls	r3, r3, #1
 8002b5c:	030a      	lsls	r2, r1, #12
 8002b5e:	0049      	lsls	r1, r1, #1
 8002b60:	0b12      	lsrs	r2, r2, #12
 8002b62:	0d49      	lsrs	r1, r1, #21
 8002b64:	0b24      	lsrs	r4, r4, #12
 8002b66:	0d5b      	lsrs	r3, r3, #21
 8002b68:	4281      	cmp	r1, r0
 8002b6a:	d008      	beq.n	8002b7e <__aeabi_dcmpun+0x2e>
 8002b6c:	4a06      	ldr	r2, [pc, #24]	; (8002b88 <__aeabi_dcmpun+0x38>)
 8002b6e:	2000      	movs	r0, #0
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d103      	bne.n	8002b7c <__aeabi_dcmpun+0x2c>
 8002b74:	0020      	movs	r0, r4
 8002b76:	4330      	orrs	r0, r6
 8002b78:	1e43      	subs	r3, r0, #1
 8002b7a:	4198      	sbcs	r0, r3
 8002b7c:	bd70      	pop	{r4, r5, r6, pc}
 8002b7e:	2001      	movs	r0, #1
 8002b80:	432a      	orrs	r2, r5
 8002b82:	d1fb      	bne.n	8002b7c <__aeabi_dcmpun+0x2c>
 8002b84:	e7f2      	b.n	8002b6c <__aeabi_dcmpun+0x1c>
 8002b86:	46c0      	nop			; (mov r8, r8)
 8002b88:	000007ff 	.word	0x000007ff

08002b8c <__aeabi_d2iz>:
 8002b8c:	000a      	movs	r2, r1
 8002b8e:	b530      	push	{r4, r5, lr}
 8002b90:	4c13      	ldr	r4, [pc, #76]	; (8002be0 <__aeabi_d2iz+0x54>)
 8002b92:	0053      	lsls	r3, r2, #1
 8002b94:	0309      	lsls	r1, r1, #12
 8002b96:	0005      	movs	r5, r0
 8002b98:	0b09      	lsrs	r1, r1, #12
 8002b9a:	2000      	movs	r0, #0
 8002b9c:	0d5b      	lsrs	r3, r3, #21
 8002b9e:	0fd2      	lsrs	r2, r2, #31
 8002ba0:	42a3      	cmp	r3, r4
 8002ba2:	dd04      	ble.n	8002bae <__aeabi_d2iz+0x22>
 8002ba4:	480f      	ldr	r0, [pc, #60]	; (8002be4 <__aeabi_d2iz+0x58>)
 8002ba6:	4283      	cmp	r3, r0
 8002ba8:	dd02      	ble.n	8002bb0 <__aeabi_d2iz+0x24>
 8002baa:	4b0f      	ldr	r3, [pc, #60]	; (8002be8 <__aeabi_d2iz+0x5c>)
 8002bac:	18d0      	adds	r0, r2, r3
 8002bae:	bd30      	pop	{r4, r5, pc}
 8002bb0:	2080      	movs	r0, #128	; 0x80
 8002bb2:	0340      	lsls	r0, r0, #13
 8002bb4:	4301      	orrs	r1, r0
 8002bb6:	480d      	ldr	r0, [pc, #52]	; (8002bec <__aeabi_d2iz+0x60>)
 8002bb8:	1ac0      	subs	r0, r0, r3
 8002bba:	281f      	cmp	r0, #31
 8002bbc:	dd08      	ble.n	8002bd0 <__aeabi_d2iz+0x44>
 8002bbe:	480c      	ldr	r0, [pc, #48]	; (8002bf0 <__aeabi_d2iz+0x64>)
 8002bc0:	1ac3      	subs	r3, r0, r3
 8002bc2:	40d9      	lsrs	r1, r3
 8002bc4:	000b      	movs	r3, r1
 8002bc6:	4258      	negs	r0, r3
 8002bc8:	2a00      	cmp	r2, #0
 8002bca:	d1f0      	bne.n	8002bae <__aeabi_d2iz+0x22>
 8002bcc:	0018      	movs	r0, r3
 8002bce:	e7ee      	b.n	8002bae <__aeabi_d2iz+0x22>
 8002bd0:	4c08      	ldr	r4, [pc, #32]	; (8002bf4 <__aeabi_d2iz+0x68>)
 8002bd2:	40c5      	lsrs	r5, r0
 8002bd4:	46a4      	mov	ip, r4
 8002bd6:	4463      	add	r3, ip
 8002bd8:	4099      	lsls	r1, r3
 8002bda:	000b      	movs	r3, r1
 8002bdc:	432b      	orrs	r3, r5
 8002bde:	e7f2      	b.n	8002bc6 <__aeabi_d2iz+0x3a>
 8002be0:	000003fe 	.word	0x000003fe
 8002be4:	0000041d 	.word	0x0000041d
 8002be8:	7fffffff 	.word	0x7fffffff
 8002bec:	00000433 	.word	0x00000433
 8002bf0:	00000413 	.word	0x00000413
 8002bf4:	fffffbed 	.word	0xfffffbed

08002bf8 <__aeabi_i2d>:
 8002bf8:	b570      	push	{r4, r5, r6, lr}
 8002bfa:	2800      	cmp	r0, #0
 8002bfc:	d016      	beq.n	8002c2c <__aeabi_i2d+0x34>
 8002bfe:	17c3      	asrs	r3, r0, #31
 8002c00:	18c5      	adds	r5, r0, r3
 8002c02:	405d      	eors	r5, r3
 8002c04:	0fc4      	lsrs	r4, r0, #31
 8002c06:	0028      	movs	r0, r5
 8002c08:	f000 f91a 	bl	8002e40 <__clzsi2>
 8002c0c:	4b11      	ldr	r3, [pc, #68]	; (8002c54 <__aeabi_i2d+0x5c>)
 8002c0e:	1a1b      	subs	r3, r3, r0
 8002c10:	280a      	cmp	r0, #10
 8002c12:	dc16      	bgt.n	8002c42 <__aeabi_i2d+0x4a>
 8002c14:	0002      	movs	r2, r0
 8002c16:	002e      	movs	r6, r5
 8002c18:	3215      	adds	r2, #21
 8002c1a:	4096      	lsls	r6, r2
 8002c1c:	220b      	movs	r2, #11
 8002c1e:	1a12      	subs	r2, r2, r0
 8002c20:	40d5      	lsrs	r5, r2
 8002c22:	055b      	lsls	r3, r3, #21
 8002c24:	032d      	lsls	r5, r5, #12
 8002c26:	0b2d      	lsrs	r5, r5, #12
 8002c28:	0d5b      	lsrs	r3, r3, #21
 8002c2a:	e003      	b.n	8002c34 <__aeabi_i2d+0x3c>
 8002c2c:	2400      	movs	r4, #0
 8002c2e:	2300      	movs	r3, #0
 8002c30:	2500      	movs	r5, #0
 8002c32:	2600      	movs	r6, #0
 8002c34:	051b      	lsls	r3, r3, #20
 8002c36:	432b      	orrs	r3, r5
 8002c38:	07e4      	lsls	r4, r4, #31
 8002c3a:	4323      	orrs	r3, r4
 8002c3c:	0030      	movs	r0, r6
 8002c3e:	0019      	movs	r1, r3
 8002c40:	bd70      	pop	{r4, r5, r6, pc}
 8002c42:	380b      	subs	r0, #11
 8002c44:	4085      	lsls	r5, r0
 8002c46:	055b      	lsls	r3, r3, #21
 8002c48:	032d      	lsls	r5, r5, #12
 8002c4a:	2600      	movs	r6, #0
 8002c4c:	0b2d      	lsrs	r5, r5, #12
 8002c4e:	0d5b      	lsrs	r3, r3, #21
 8002c50:	e7f0      	b.n	8002c34 <__aeabi_i2d+0x3c>
 8002c52:	46c0      	nop			; (mov r8, r8)
 8002c54:	0000041e 	.word	0x0000041e

08002c58 <__aeabi_ui2d>:
 8002c58:	b510      	push	{r4, lr}
 8002c5a:	1e04      	subs	r4, r0, #0
 8002c5c:	d010      	beq.n	8002c80 <__aeabi_ui2d+0x28>
 8002c5e:	f000 f8ef 	bl	8002e40 <__clzsi2>
 8002c62:	4b0f      	ldr	r3, [pc, #60]	; (8002ca0 <__aeabi_ui2d+0x48>)
 8002c64:	1a1b      	subs	r3, r3, r0
 8002c66:	280a      	cmp	r0, #10
 8002c68:	dc11      	bgt.n	8002c8e <__aeabi_ui2d+0x36>
 8002c6a:	220b      	movs	r2, #11
 8002c6c:	0021      	movs	r1, r4
 8002c6e:	1a12      	subs	r2, r2, r0
 8002c70:	40d1      	lsrs	r1, r2
 8002c72:	3015      	adds	r0, #21
 8002c74:	030a      	lsls	r2, r1, #12
 8002c76:	055b      	lsls	r3, r3, #21
 8002c78:	4084      	lsls	r4, r0
 8002c7a:	0b12      	lsrs	r2, r2, #12
 8002c7c:	0d5b      	lsrs	r3, r3, #21
 8002c7e:	e001      	b.n	8002c84 <__aeabi_ui2d+0x2c>
 8002c80:	2300      	movs	r3, #0
 8002c82:	2200      	movs	r2, #0
 8002c84:	051b      	lsls	r3, r3, #20
 8002c86:	4313      	orrs	r3, r2
 8002c88:	0020      	movs	r0, r4
 8002c8a:	0019      	movs	r1, r3
 8002c8c:	bd10      	pop	{r4, pc}
 8002c8e:	0022      	movs	r2, r4
 8002c90:	380b      	subs	r0, #11
 8002c92:	4082      	lsls	r2, r0
 8002c94:	055b      	lsls	r3, r3, #21
 8002c96:	0312      	lsls	r2, r2, #12
 8002c98:	2400      	movs	r4, #0
 8002c9a:	0b12      	lsrs	r2, r2, #12
 8002c9c:	0d5b      	lsrs	r3, r3, #21
 8002c9e:	e7f1      	b.n	8002c84 <__aeabi_ui2d+0x2c>
 8002ca0:	0000041e 	.word	0x0000041e

08002ca4 <__aeabi_f2d>:
 8002ca4:	b570      	push	{r4, r5, r6, lr}
 8002ca6:	0242      	lsls	r2, r0, #9
 8002ca8:	0043      	lsls	r3, r0, #1
 8002caa:	0fc4      	lsrs	r4, r0, #31
 8002cac:	20fe      	movs	r0, #254	; 0xfe
 8002cae:	0e1b      	lsrs	r3, r3, #24
 8002cb0:	1c59      	adds	r1, r3, #1
 8002cb2:	0a55      	lsrs	r5, r2, #9
 8002cb4:	4208      	tst	r0, r1
 8002cb6:	d00c      	beq.n	8002cd2 <__aeabi_f2d+0x2e>
 8002cb8:	21e0      	movs	r1, #224	; 0xe0
 8002cba:	0089      	lsls	r1, r1, #2
 8002cbc:	468c      	mov	ip, r1
 8002cbe:	076d      	lsls	r5, r5, #29
 8002cc0:	0b12      	lsrs	r2, r2, #12
 8002cc2:	4463      	add	r3, ip
 8002cc4:	051b      	lsls	r3, r3, #20
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	07e4      	lsls	r4, r4, #31
 8002cca:	4323      	orrs	r3, r4
 8002ccc:	0028      	movs	r0, r5
 8002cce:	0019      	movs	r1, r3
 8002cd0:	bd70      	pop	{r4, r5, r6, pc}
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d114      	bne.n	8002d00 <__aeabi_f2d+0x5c>
 8002cd6:	2d00      	cmp	r5, #0
 8002cd8:	d01b      	beq.n	8002d12 <__aeabi_f2d+0x6e>
 8002cda:	0028      	movs	r0, r5
 8002cdc:	f000 f8b0 	bl	8002e40 <__clzsi2>
 8002ce0:	280a      	cmp	r0, #10
 8002ce2:	dc1c      	bgt.n	8002d1e <__aeabi_f2d+0x7a>
 8002ce4:	230b      	movs	r3, #11
 8002ce6:	002a      	movs	r2, r5
 8002ce8:	1a1b      	subs	r3, r3, r0
 8002cea:	40da      	lsrs	r2, r3
 8002cec:	0003      	movs	r3, r0
 8002cee:	3315      	adds	r3, #21
 8002cf0:	409d      	lsls	r5, r3
 8002cf2:	4b0e      	ldr	r3, [pc, #56]	; (8002d2c <__aeabi_f2d+0x88>)
 8002cf4:	0312      	lsls	r2, r2, #12
 8002cf6:	1a1b      	subs	r3, r3, r0
 8002cf8:	055b      	lsls	r3, r3, #21
 8002cfa:	0b12      	lsrs	r2, r2, #12
 8002cfc:	0d5b      	lsrs	r3, r3, #21
 8002cfe:	e7e1      	b.n	8002cc4 <__aeabi_f2d+0x20>
 8002d00:	2d00      	cmp	r5, #0
 8002d02:	d009      	beq.n	8002d18 <__aeabi_f2d+0x74>
 8002d04:	0b13      	lsrs	r3, r2, #12
 8002d06:	2280      	movs	r2, #128	; 0x80
 8002d08:	0312      	lsls	r2, r2, #12
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	076d      	lsls	r5, r5, #29
 8002d0e:	4b08      	ldr	r3, [pc, #32]	; (8002d30 <__aeabi_f2d+0x8c>)
 8002d10:	e7d8      	b.n	8002cc4 <__aeabi_f2d+0x20>
 8002d12:	2300      	movs	r3, #0
 8002d14:	2200      	movs	r2, #0
 8002d16:	e7d5      	b.n	8002cc4 <__aeabi_f2d+0x20>
 8002d18:	2200      	movs	r2, #0
 8002d1a:	4b05      	ldr	r3, [pc, #20]	; (8002d30 <__aeabi_f2d+0x8c>)
 8002d1c:	e7d2      	b.n	8002cc4 <__aeabi_f2d+0x20>
 8002d1e:	0003      	movs	r3, r0
 8002d20:	002a      	movs	r2, r5
 8002d22:	3b0b      	subs	r3, #11
 8002d24:	409a      	lsls	r2, r3
 8002d26:	2500      	movs	r5, #0
 8002d28:	e7e3      	b.n	8002cf2 <__aeabi_f2d+0x4e>
 8002d2a:	46c0      	nop			; (mov r8, r8)
 8002d2c:	00000389 	.word	0x00000389
 8002d30:	000007ff 	.word	0x000007ff

08002d34 <__aeabi_d2f>:
 8002d34:	0002      	movs	r2, r0
 8002d36:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d38:	004b      	lsls	r3, r1, #1
 8002d3a:	030d      	lsls	r5, r1, #12
 8002d3c:	0f40      	lsrs	r0, r0, #29
 8002d3e:	0d5b      	lsrs	r3, r3, #21
 8002d40:	0fcc      	lsrs	r4, r1, #31
 8002d42:	0a6d      	lsrs	r5, r5, #9
 8002d44:	493a      	ldr	r1, [pc, #232]	; (8002e30 <__aeabi_d2f+0xfc>)
 8002d46:	4305      	orrs	r5, r0
 8002d48:	1c58      	adds	r0, r3, #1
 8002d4a:	00d7      	lsls	r7, r2, #3
 8002d4c:	4208      	tst	r0, r1
 8002d4e:	d00a      	beq.n	8002d66 <__aeabi_d2f+0x32>
 8002d50:	4938      	ldr	r1, [pc, #224]	; (8002e34 <__aeabi_d2f+0x100>)
 8002d52:	1859      	adds	r1, r3, r1
 8002d54:	29fe      	cmp	r1, #254	; 0xfe
 8002d56:	dd16      	ble.n	8002d86 <__aeabi_d2f+0x52>
 8002d58:	20ff      	movs	r0, #255	; 0xff
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	05c0      	lsls	r0, r0, #23
 8002d5e:	4310      	orrs	r0, r2
 8002d60:	07e4      	lsls	r4, r4, #31
 8002d62:	4320      	orrs	r0, r4
 8002d64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d106      	bne.n	8002d78 <__aeabi_d2f+0x44>
 8002d6a:	433d      	orrs	r5, r7
 8002d6c:	d026      	beq.n	8002dbc <__aeabi_d2f+0x88>
 8002d6e:	2205      	movs	r2, #5
 8002d70:	0192      	lsls	r2, r2, #6
 8002d72:	0a52      	lsrs	r2, r2, #9
 8002d74:	b2d8      	uxtb	r0, r3
 8002d76:	e7f1      	b.n	8002d5c <__aeabi_d2f+0x28>
 8002d78:	432f      	orrs	r7, r5
 8002d7a:	d0ed      	beq.n	8002d58 <__aeabi_d2f+0x24>
 8002d7c:	2280      	movs	r2, #128	; 0x80
 8002d7e:	03d2      	lsls	r2, r2, #15
 8002d80:	20ff      	movs	r0, #255	; 0xff
 8002d82:	432a      	orrs	r2, r5
 8002d84:	e7ea      	b.n	8002d5c <__aeabi_d2f+0x28>
 8002d86:	2900      	cmp	r1, #0
 8002d88:	dd1b      	ble.n	8002dc2 <__aeabi_d2f+0x8e>
 8002d8a:	0192      	lsls	r2, r2, #6
 8002d8c:	1e50      	subs	r0, r2, #1
 8002d8e:	4182      	sbcs	r2, r0
 8002d90:	00ed      	lsls	r5, r5, #3
 8002d92:	0f7f      	lsrs	r7, r7, #29
 8002d94:	432a      	orrs	r2, r5
 8002d96:	433a      	orrs	r2, r7
 8002d98:	0753      	lsls	r3, r2, #29
 8002d9a:	d047      	beq.n	8002e2c <__aeabi_d2f+0xf8>
 8002d9c:	230f      	movs	r3, #15
 8002d9e:	4013      	ands	r3, r2
 8002da0:	2b04      	cmp	r3, #4
 8002da2:	d000      	beq.n	8002da6 <__aeabi_d2f+0x72>
 8002da4:	3204      	adds	r2, #4
 8002da6:	2380      	movs	r3, #128	; 0x80
 8002da8:	04db      	lsls	r3, r3, #19
 8002daa:	4013      	ands	r3, r2
 8002dac:	d03e      	beq.n	8002e2c <__aeabi_d2f+0xf8>
 8002dae:	1c48      	adds	r0, r1, #1
 8002db0:	29fe      	cmp	r1, #254	; 0xfe
 8002db2:	d0d1      	beq.n	8002d58 <__aeabi_d2f+0x24>
 8002db4:	0192      	lsls	r2, r2, #6
 8002db6:	0a52      	lsrs	r2, r2, #9
 8002db8:	b2c0      	uxtb	r0, r0
 8002dba:	e7cf      	b.n	8002d5c <__aeabi_d2f+0x28>
 8002dbc:	2000      	movs	r0, #0
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	e7cc      	b.n	8002d5c <__aeabi_d2f+0x28>
 8002dc2:	000a      	movs	r2, r1
 8002dc4:	3217      	adds	r2, #23
 8002dc6:	db2f      	blt.n	8002e28 <__aeabi_d2f+0xf4>
 8002dc8:	2680      	movs	r6, #128	; 0x80
 8002dca:	0436      	lsls	r6, r6, #16
 8002dcc:	432e      	orrs	r6, r5
 8002dce:	251e      	movs	r5, #30
 8002dd0:	1a6d      	subs	r5, r5, r1
 8002dd2:	2d1f      	cmp	r5, #31
 8002dd4:	dd11      	ble.n	8002dfa <__aeabi_d2f+0xc6>
 8002dd6:	2202      	movs	r2, #2
 8002dd8:	4252      	negs	r2, r2
 8002dda:	1a52      	subs	r2, r2, r1
 8002ddc:	0031      	movs	r1, r6
 8002dde:	40d1      	lsrs	r1, r2
 8002de0:	2d20      	cmp	r5, #32
 8002de2:	d004      	beq.n	8002dee <__aeabi_d2f+0xba>
 8002de4:	4a14      	ldr	r2, [pc, #80]	; (8002e38 <__aeabi_d2f+0x104>)
 8002de6:	4694      	mov	ip, r2
 8002de8:	4463      	add	r3, ip
 8002dea:	409e      	lsls	r6, r3
 8002dec:	4337      	orrs	r7, r6
 8002dee:	003a      	movs	r2, r7
 8002df0:	1e53      	subs	r3, r2, #1
 8002df2:	419a      	sbcs	r2, r3
 8002df4:	430a      	orrs	r2, r1
 8002df6:	2100      	movs	r1, #0
 8002df8:	e7ce      	b.n	8002d98 <__aeabi_d2f+0x64>
 8002dfa:	4a10      	ldr	r2, [pc, #64]	; (8002e3c <__aeabi_d2f+0x108>)
 8002dfc:	0038      	movs	r0, r7
 8002dfe:	4694      	mov	ip, r2
 8002e00:	4463      	add	r3, ip
 8002e02:	4098      	lsls	r0, r3
 8002e04:	003a      	movs	r2, r7
 8002e06:	1e41      	subs	r1, r0, #1
 8002e08:	4188      	sbcs	r0, r1
 8002e0a:	409e      	lsls	r6, r3
 8002e0c:	40ea      	lsrs	r2, r5
 8002e0e:	4330      	orrs	r0, r6
 8002e10:	4302      	orrs	r2, r0
 8002e12:	2100      	movs	r1, #0
 8002e14:	0753      	lsls	r3, r2, #29
 8002e16:	d1c1      	bne.n	8002d9c <__aeabi_d2f+0x68>
 8002e18:	2180      	movs	r1, #128	; 0x80
 8002e1a:	0013      	movs	r3, r2
 8002e1c:	04c9      	lsls	r1, r1, #19
 8002e1e:	2001      	movs	r0, #1
 8002e20:	400b      	ands	r3, r1
 8002e22:	420a      	tst	r2, r1
 8002e24:	d1c6      	bne.n	8002db4 <__aeabi_d2f+0x80>
 8002e26:	e7a3      	b.n	8002d70 <__aeabi_d2f+0x3c>
 8002e28:	2300      	movs	r3, #0
 8002e2a:	e7a0      	b.n	8002d6e <__aeabi_d2f+0x3a>
 8002e2c:	000b      	movs	r3, r1
 8002e2e:	e79f      	b.n	8002d70 <__aeabi_d2f+0x3c>
 8002e30:	000007fe 	.word	0x000007fe
 8002e34:	fffffc80 	.word	0xfffffc80
 8002e38:	fffffca2 	.word	0xfffffca2
 8002e3c:	fffffc82 	.word	0xfffffc82

08002e40 <__clzsi2>:
 8002e40:	211c      	movs	r1, #28
 8002e42:	2301      	movs	r3, #1
 8002e44:	041b      	lsls	r3, r3, #16
 8002e46:	4298      	cmp	r0, r3
 8002e48:	d301      	bcc.n	8002e4e <__clzsi2+0xe>
 8002e4a:	0c00      	lsrs	r0, r0, #16
 8002e4c:	3910      	subs	r1, #16
 8002e4e:	0a1b      	lsrs	r3, r3, #8
 8002e50:	4298      	cmp	r0, r3
 8002e52:	d301      	bcc.n	8002e58 <__clzsi2+0x18>
 8002e54:	0a00      	lsrs	r0, r0, #8
 8002e56:	3908      	subs	r1, #8
 8002e58:	091b      	lsrs	r3, r3, #4
 8002e5a:	4298      	cmp	r0, r3
 8002e5c:	d301      	bcc.n	8002e62 <__clzsi2+0x22>
 8002e5e:	0900      	lsrs	r0, r0, #4
 8002e60:	3904      	subs	r1, #4
 8002e62:	a202      	add	r2, pc, #8	; (adr r2, 8002e6c <__clzsi2+0x2c>)
 8002e64:	5c10      	ldrb	r0, [r2, r0]
 8002e66:	1840      	adds	r0, r0, r1
 8002e68:	4770      	bx	lr
 8002e6a:	46c0      	nop			; (mov r8, r8)
 8002e6c:	02020304 	.word	0x02020304
 8002e70:	01010101 	.word	0x01010101
	...

08002e7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b082      	sub	sp, #8
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	0002      	movs	r2, r0
 8002e84:	1dfb      	adds	r3, r7, #7
 8002e86:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002e88:	1dfb      	adds	r3, r7, #7
 8002e8a:	781b      	ldrb	r3, [r3, #0]
 8002e8c:	2b7f      	cmp	r3, #127	; 0x7f
 8002e8e:	d809      	bhi.n	8002ea4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e90:	1dfb      	adds	r3, r7, #7
 8002e92:	781b      	ldrb	r3, [r3, #0]
 8002e94:	001a      	movs	r2, r3
 8002e96:	231f      	movs	r3, #31
 8002e98:	401a      	ands	r2, r3
 8002e9a:	4b04      	ldr	r3, [pc, #16]	; (8002eac <__NVIC_EnableIRQ+0x30>)
 8002e9c:	2101      	movs	r1, #1
 8002e9e:	4091      	lsls	r1, r2
 8002ea0:	000a      	movs	r2, r1
 8002ea2:	601a      	str	r2, [r3, #0]
  }
}
 8002ea4:	46c0      	nop			; (mov r8, r8)
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	b002      	add	sp, #8
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	e000e100 	.word	0xe000e100

08002eb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002eb0:	b590      	push	{r4, r7, lr}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	0002      	movs	r2, r0
 8002eb8:	6039      	str	r1, [r7, #0]
 8002eba:	1dfb      	adds	r3, r7, #7
 8002ebc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002ebe:	1dfb      	adds	r3, r7, #7
 8002ec0:	781b      	ldrb	r3, [r3, #0]
 8002ec2:	2b7f      	cmp	r3, #127	; 0x7f
 8002ec4:	d828      	bhi.n	8002f18 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ec6:	4a2f      	ldr	r2, [pc, #188]	; (8002f84 <__NVIC_SetPriority+0xd4>)
 8002ec8:	1dfb      	adds	r3, r7, #7
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	b25b      	sxtb	r3, r3
 8002ece:	089b      	lsrs	r3, r3, #2
 8002ed0:	33c0      	adds	r3, #192	; 0xc0
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	589b      	ldr	r3, [r3, r2]
 8002ed6:	1dfa      	adds	r2, r7, #7
 8002ed8:	7812      	ldrb	r2, [r2, #0]
 8002eda:	0011      	movs	r1, r2
 8002edc:	2203      	movs	r2, #3
 8002ede:	400a      	ands	r2, r1
 8002ee0:	00d2      	lsls	r2, r2, #3
 8002ee2:	21ff      	movs	r1, #255	; 0xff
 8002ee4:	4091      	lsls	r1, r2
 8002ee6:	000a      	movs	r2, r1
 8002ee8:	43d2      	mvns	r2, r2
 8002eea:	401a      	ands	r2, r3
 8002eec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	019b      	lsls	r3, r3, #6
 8002ef2:	22ff      	movs	r2, #255	; 0xff
 8002ef4:	401a      	ands	r2, r3
 8002ef6:	1dfb      	adds	r3, r7, #7
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	0018      	movs	r0, r3
 8002efc:	2303      	movs	r3, #3
 8002efe:	4003      	ands	r3, r0
 8002f00:	00db      	lsls	r3, r3, #3
 8002f02:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f04:	481f      	ldr	r0, [pc, #124]	; (8002f84 <__NVIC_SetPriority+0xd4>)
 8002f06:	1dfb      	adds	r3, r7, #7
 8002f08:	781b      	ldrb	r3, [r3, #0]
 8002f0a:	b25b      	sxtb	r3, r3
 8002f0c:	089b      	lsrs	r3, r3, #2
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	33c0      	adds	r3, #192	; 0xc0
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002f16:	e031      	b.n	8002f7c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f18:	4a1b      	ldr	r2, [pc, #108]	; (8002f88 <__NVIC_SetPriority+0xd8>)
 8002f1a:	1dfb      	adds	r3, r7, #7
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	0019      	movs	r1, r3
 8002f20:	230f      	movs	r3, #15
 8002f22:	400b      	ands	r3, r1
 8002f24:	3b08      	subs	r3, #8
 8002f26:	089b      	lsrs	r3, r3, #2
 8002f28:	3306      	adds	r3, #6
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	18d3      	adds	r3, r2, r3
 8002f2e:	3304      	adds	r3, #4
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	1dfa      	adds	r2, r7, #7
 8002f34:	7812      	ldrb	r2, [r2, #0]
 8002f36:	0011      	movs	r1, r2
 8002f38:	2203      	movs	r2, #3
 8002f3a:	400a      	ands	r2, r1
 8002f3c:	00d2      	lsls	r2, r2, #3
 8002f3e:	21ff      	movs	r1, #255	; 0xff
 8002f40:	4091      	lsls	r1, r2
 8002f42:	000a      	movs	r2, r1
 8002f44:	43d2      	mvns	r2, r2
 8002f46:	401a      	ands	r2, r3
 8002f48:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	019b      	lsls	r3, r3, #6
 8002f4e:	22ff      	movs	r2, #255	; 0xff
 8002f50:	401a      	ands	r2, r3
 8002f52:	1dfb      	adds	r3, r7, #7
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	0018      	movs	r0, r3
 8002f58:	2303      	movs	r3, #3
 8002f5a:	4003      	ands	r3, r0
 8002f5c:	00db      	lsls	r3, r3, #3
 8002f5e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f60:	4809      	ldr	r0, [pc, #36]	; (8002f88 <__NVIC_SetPriority+0xd8>)
 8002f62:	1dfb      	adds	r3, r7, #7
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	001c      	movs	r4, r3
 8002f68:	230f      	movs	r3, #15
 8002f6a:	4023      	ands	r3, r4
 8002f6c:	3b08      	subs	r3, #8
 8002f6e:	089b      	lsrs	r3, r3, #2
 8002f70:	430a      	orrs	r2, r1
 8002f72:	3306      	adds	r3, #6
 8002f74:	009b      	lsls	r3, r3, #2
 8002f76:	18c3      	adds	r3, r0, r3
 8002f78:	3304      	adds	r3, #4
 8002f7a:	601a      	str	r2, [r3, #0]
}
 8002f7c:	46c0      	nop			; (mov r8, r8)
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	b003      	add	sp, #12
 8002f82:	bd90      	pop	{r4, r7, pc}
 8002f84:	e000e100 	.word	0xe000e100
 8002f88:	e000ed00 	.word	0xe000ed00

08002f8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f90:	f001 f98e 	bl	80042b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f94:	f000 f830 	bl	8002ff8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  SysTick_Init(Clock_Frequency);
 8002f98:	23fa      	movs	r3, #250	; 0xfa
 8002f9a:	015b      	lsls	r3, r3, #5
 8002f9c:	0018      	movs	r0, r3
 8002f9e:	f000 fcd3 	bl	8003948 <SysTick_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002fa2:	f000 f8b1 	bl	8003108 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002fa6:	f000 f87f 	bl	80030a8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  ConfigureOutputPins();
 8002faa:	f000 fee9 	bl	8003d80 <ConfigureOutputPins>
  ConfigureInputPins();
 8002fae:	f000 ff1d 	bl	8003dec <ConfigureInputPins>
  ConfigureVoltageSourcePin();
 8002fb2:	f000 fc1d 	bl	80037f0 <ConfigureVoltageSourcePin>
  adc_init();
 8002fb6:	f000 fc51 	bl	800385c <adc_init>
  LED_init();
 8002fba:	f000 fb83 	bl	80036c4 <LED_init>
  EXTI_Init();
 8002fbe:	f000 f9c3 	bl	8003348 <EXTI_Init>
  ContactorRelayCTRL(OFF);
 8002fc2:	2000      	movs	r0, #0
 8002fc4:	f000 fe08 	bl	8003bd8 <ContactorRelayCTRL>
  PreChargeRelayCTRL(OFF);
 8002fc8:	2000      	movs	r0, #0
 8002fca:	f000 fdeb 	bl	8003ba4 <PreChargeRelayCTRL>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (killSwitchFlagRE){
 8002fce:	4b09      	ldr	r3, [pc, #36]	; (8002ff4 <main+0x68>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d002      	beq.n	8002fdc <main+0x50>
		  killSwitch_Handler();
 8002fd6:	f000 f8af 	bl	8003138 <killSwitch_Handler>
 8002fda:	e7f8      	b.n	8002fce <main+0x42>
	  }else{
		  supplySenseLoop();
 8002fdc:	f000 fdae 	bl	8003b3c <supplySenseLoop>
		  while(PreChargeRelayIsON()){
 8002fe0:	e003      	b.n	8002fea <main+0x5e>
			  Precharge();
 8002fe2:	f000 fba1 	bl	8003728 <Precharge>
			  CabinLights_and_BuzzerDriver();
 8002fe6:	f000 f8ef 	bl	80031c8 <CabinLights_and_BuzzerDriver>
		  while(PreChargeRelayIsON()){
 8002fea:	f000 fe0f 	bl	8003c0c <PreChargeRelayIsON>
 8002fee:	1e03      	subs	r3, r0, #0
 8002ff0:	d1f7      	bne.n	8002fe2 <main+0x56>
	  if (killSwitchFlagRE){
 8002ff2:	e7ec      	b.n	8002fce <main+0x42>
 8002ff4:	200004f0 	.word	0x200004f0

08002ff8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ff8:	b590      	push	{r4, r7, lr}
 8002ffa:	b099      	sub	sp, #100	; 0x64
 8002ffc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ffe:	242c      	movs	r4, #44	; 0x2c
 8003000:	193b      	adds	r3, r7, r4
 8003002:	0018      	movs	r0, r3
 8003004:	2334      	movs	r3, #52	; 0x34
 8003006:	001a      	movs	r2, r3
 8003008:	2100      	movs	r1, #0
 800300a:	f003 fc13 	bl	8006834 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800300e:	231c      	movs	r3, #28
 8003010:	18fb      	adds	r3, r7, r3
 8003012:	0018      	movs	r0, r3
 8003014:	2310      	movs	r3, #16
 8003016:	001a      	movs	r2, r3
 8003018:	2100      	movs	r1, #0
 800301a:	f003 fc0b 	bl	8006834 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800301e:	003b      	movs	r3, r7
 8003020:	0018      	movs	r0, r3
 8003022:	231c      	movs	r3, #28
 8003024:	001a      	movs	r2, r3
 8003026:	2100      	movs	r1, #0
 8003028:	f003 fc04 	bl	8006834 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800302c:	0021      	movs	r1, r4
 800302e:	187b      	adds	r3, r7, r1
 8003030:	2202      	movs	r2, #2
 8003032:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003034:	187b      	adds	r3, r7, r1
 8003036:	2201      	movs	r2, #1
 8003038:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800303a:	187b      	adds	r3, r7, r1
 800303c:	2210      	movs	r2, #16
 800303e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003040:	187b      	adds	r3, r7, r1
 8003042:	2200      	movs	r2, #0
 8003044:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003046:	187b      	adds	r3, r7, r1
 8003048:	0018      	movs	r0, r3
 800304a:	f001 fbaf 	bl	80047ac <HAL_RCC_OscConfig>
 800304e:	1e03      	subs	r3, r0, #0
 8003050:	d001      	beq.n	8003056 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8003052:	f000 ffb9 	bl	8003fc8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003056:	211c      	movs	r1, #28
 8003058:	187b      	adds	r3, r7, r1
 800305a:	2207      	movs	r2, #7
 800305c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800305e:	187b      	adds	r3, r7, r1
 8003060:	2200      	movs	r2, #0
 8003062:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003064:	187b      	adds	r3, r7, r1
 8003066:	2200      	movs	r2, #0
 8003068:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800306a:	187b      	adds	r3, r7, r1
 800306c:	2200      	movs	r2, #0
 800306e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003070:	187b      	adds	r3, r7, r1
 8003072:	2100      	movs	r1, #0
 8003074:	0018      	movs	r0, r3
 8003076:	f001 ff1f 	bl	8004eb8 <HAL_RCC_ClockConfig>
 800307a:	1e03      	subs	r3, r0, #0
 800307c:	d001      	beq.n	8003082 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800307e:	f000 ffa3 	bl	8003fc8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003082:	003b      	movs	r3, r7
 8003084:	2202      	movs	r2, #2
 8003086:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003088:	003b      	movs	r3, r7
 800308a:	2200      	movs	r2, #0
 800308c:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800308e:	003b      	movs	r3, r7
 8003090:	0018      	movs	r0, r3
 8003092:	f002 f87d 	bl	8005190 <HAL_RCCEx_PeriphCLKConfig>
 8003096:	1e03      	subs	r3, r0, #0
 8003098:	d001      	beq.n	800309e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800309a:	f000 ff95 	bl	8003fc8 <Error_Handler>
  }
}
 800309e:	46c0      	nop			; (mov r8, r8)
 80030a0:	46bd      	mov	sp, r7
 80030a2:	b019      	add	sp, #100	; 0x64
 80030a4:	bd90      	pop	{r4, r7, pc}
	...

080030a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80030ac:	4b14      	ldr	r3, [pc, #80]	; (8003100 <MX_USART2_UART_Init+0x58>)
 80030ae:	4a15      	ldr	r2, [pc, #84]	; (8003104 <MX_USART2_UART_Init+0x5c>)
 80030b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80030b2:	4b13      	ldr	r3, [pc, #76]	; (8003100 <MX_USART2_UART_Init+0x58>)
 80030b4:	2296      	movs	r2, #150	; 0x96
 80030b6:	0212      	lsls	r2, r2, #8
 80030b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80030ba:	4b11      	ldr	r3, [pc, #68]	; (8003100 <MX_USART2_UART_Init+0x58>)
 80030bc:	2200      	movs	r2, #0
 80030be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80030c0:	4b0f      	ldr	r3, [pc, #60]	; (8003100 <MX_USART2_UART_Init+0x58>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80030c6:	4b0e      	ldr	r3, [pc, #56]	; (8003100 <MX_USART2_UART_Init+0x58>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80030cc:	4b0c      	ldr	r3, [pc, #48]	; (8003100 <MX_USART2_UART_Init+0x58>)
 80030ce:	220c      	movs	r2, #12
 80030d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030d2:	4b0b      	ldr	r3, [pc, #44]	; (8003100 <MX_USART2_UART_Init+0x58>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80030d8:	4b09      	ldr	r3, [pc, #36]	; (8003100 <MX_USART2_UART_Init+0x58>)
 80030da:	2200      	movs	r2, #0
 80030dc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80030de:	4b08      	ldr	r3, [pc, #32]	; (8003100 <MX_USART2_UART_Init+0x58>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80030e4:	4b06      	ldr	r3, [pc, #24]	; (8003100 <MX_USART2_UART_Init+0x58>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80030ea:	4b05      	ldr	r3, [pc, #20]	; (8003100 <MX_USART2_UART_Init+0x58>)
 80030ec:	0018      	movs	r0, r3
 80030ee:	f002 f94d 	bl	800538c <HAL_UART_Init>
 80030f2:	1e03      	subs	r3, r0, #0
 80030f4:	d001      	beq.n	80030fa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80030f6:	f000 ff67 	bl	8003fc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80030fa:	46c0      	nop			; (mov r8, r8)
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	2000027c 	.word	0x2000027c
 8003104:	40004400 	.word	0x40004400

08003108 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b082      	sub	sp, #8
 800310c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800310e:	4b09      	ldr	r3, [pc, #36]	; (8003134 <MX_GPIO_Init+0x2c>)
 8003110:	695a      	ldr	r2, [r3, #20]
 8003112:	4b08      	ldr	r3, [pc, #32]	; (8003134 <MX_GPIO_Init+0x2c>)
 8003114:	2180      	movs	r1, #128	; 0x80
 8003116:	0289      	lsls	r1, r1, #10
 8003118:	430a      	orrs	r2, r1
 800311a:	615a      	str	r2, [r3, #20]
 800311c:	4b05      	ldr	r3, [pc, #20]	; (8003134 <MX_GPIO_Init+0x2c>)
 800311e:	695a      	ldr	r2, [r3, #20]
 8003120:	2380      	movs	r3, #128	; 0x80
 8003122:	029b      	lsls	r3, r3, #10
 8003124:	4013      	ands	r3, r2
 8003126:	607b      	str	r3, [r7, #4]
 8003128:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800312a:	46c0      	nop			; (mov r8, r8)
 800312c:	46bd      	mov	sp, r7
 800312e:	b002      	add	sp, #8
 8003130:	bd80      	pop	{r7, pc}
 8003132:	46c0      	nop			; (mov r8, r8)
 8003134:	40021000 	.word	0x40021000

08003138 <killSwitch_Handler>:

/* USER CODE BEGIN 4 */

void killSwitch_Handler(void){
 8003138:	b590      	push	{r4, r7, lr}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
	  uint16_t pin = 0;
 800313e:	1dbb      	adds	r3, r7, #6
 8003140:	2200      	movs	r2, #0
 8003142:	801a      	strh	r2, [r3, #0]
	  pin  = debounceSwitch(GPIO_PORT_SWITCH->IDR & KillSwitch_PIN);
 8003144:	2390      	movs	r3, #144	; 0x90
 8003146:	05db      	lsls	r3, r3, #23
 8003148:	691b      	ldr	r3, [r3, #16]
 800314a:	b29b      	uxth	r3, r3
 800314c:	2201      	movs	r2, #1
 800314e:	4013      	ands	r3, r2
 8003150:	b29b      	uxth	r3, r3
 8003152:	1dbc      	adds	r4, r7, #6
 8003154:	0018      	movs	r0, r3
 8003156:	f000 f8b7 	bl	80032c8 <debounceSwitch>
 800315a:	0003      	movs	r3, r0
 800315c:	8023      	strh	r3, [r4, #0]
	  if (pin!=0){
 800315e:	1dbb      	adds	r3, r7, #6
 8003160:	881b      	ldrh	r3, [r3, #0]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d027      	beq.n	80031b6 <killSwitch_Handler+0x7e>
		  //Turn of all Relays
		  PreChargeRelayCTRL(OFF);
 8003166:	2000      	movs	r0, #0
 8003168:	f000 fd1c 	bl	8003ba4 <PreChargeRelayCTRL>
		  ContactorRelayCTRL(OFF);
 800316c:	2000      	movs	r0, #0
 800316e:	f000 fd33 	bl	8003bd8 <ContactorRelayCTRL>
		  FrontLightRelayCTRL(OFF);
 8003172:	2000      	movs	r0, #0
 8003174:	f000 fd82 	bl	8003c7c <FrontLightRelayCTRL>
		  BackLightRelayCTRL(OFF);
 8003178:	2000      	movs	r0, #0
 800317a:	f000 fd99 	bl	8003cb0 <BackLightRelayCTRL>
		  DickeyLightRelayCTRL(OFF);
 800317e:	2000      	movs	r0, #0
 8003180:	f000 fdb0 	bl	8003ce4 <DickeyLightRelayCTRL>
		  BuzzerCTRL(OFF);
 8003184:	2000      	movs	r0, #0
 8003186:	f000 fdc7 	bl	8003d18 <BuzzerCTRL>
		  while(1){
			//Halt Operation
			  SetWaitOneSec();
 800318a:	f000 f84d 	bl	8003228 <SetWaitOneSec>
			  if (time_expired(OneSec.delayTime, OneSec.currentTime)){
 800318e:	4b0c      	ldr	r3, [pc, #48]	; (80031c0 <killSwitch_Handler+0x88>)
 8003190:	685a      	ldr	r2, [r3, #4]
 8003192:	4b0b      	ldr	r3, [pc, #44]	; (80031c0 <killSwitch_Handler+0x88>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	0019      	movs	r1, r3
 8003198:	0010      	movs	r0, r2
 800319a:	f000 faab 	bl	80036f4 <time_expired>
 800319e:	1e03      	subs	r3, r0, #0
 80031a0:	d0f3      	beq.n	800318a <killSwitch_Handler+0x52>
				  GPIO_PORT_LEDS->ODR ^= GPIO_RED_LED_PIN; //Error Blink
 80031a2:	4b08      	ldr	r3, [pc, #32]	; (80031c4 <killSwitch_Handler+0x8c>)
 80031a4:	695a      	ldr	r2, [r3, #20]
 80031a6:	4b07      	ldr	r3, [pc, #28]	; (80031c4 <killSwitch_Handler+0x8c>)
 80031a8:	2140      	movs	r1, #64	; 0x40
 80031aa:	404a      	eors	r2, r1
 80031ac:	615a      	str	r2, [r3, #20]
				  OneSec.activeFlag = 0;
 80031ae:	4b04      	ldr	r3, [pc, #16]	; (80031c0 <killSwitch_Handler+0x88>)
 80031b0:	2200      	movs	r2, #0
 80031b2:	609a      	str	r2, [r3, #8]
			  SetWaitOneSec();
 80031b4:	e7e9      	b.n	800318a <killSwitch_Handler+0x52>
			  }
		  }
	  }
}
 80031b6:	46c0      	nop			; (mov r8, r8)
 80031b8:	46bd      	mov	sp, r7
 80031ba:	b003      	add	sp, #12
 80031bc:	bd90      	pop	{r4, r7, pc}
 80031be:	46c0      	nop			; (mov r8, r8)
 80031c0:	20000080 	.word	0x20000080
 80031c4:	48000800 	.word	0x48000800

080031c8 <CabinLights_and_BuzzerDriver>:

void CabinLights_and_BuzzerDriver(void){
 80031c8:	b580      	push	{r7, lr}
 80031ca:	af00      	add	r7, sp, #0

	  if(Check_Motor_Drive_Signal()){
 80031cc:	f000 fedc 	bl	8003f88 <Check_Motor_Drive_Signal>
 80031d0:	1e03      	subs	r3, r0, #0
 80031d2:	d001      	beq.n	80031d8 <CabinLights_and_BuzzerDriver+0x10>
		  BuzzerDriver();
 80031d4:	f000 fdba 	bl	8003d4c <BuzzerDriver>
	  }

	  if(Check_Cab_On_Door_Signal()){
 80031d8:	f000 fee6 	bl	8003fa8 <Check_Cab_On_Door_Signal>
 80031dc:	1e03      	subs	r3, r0, #0
 80031de:	d020      	beq.n	8003222 <CabinLights_and_BuzzerDriver+0x5a>

		  if (Check_Front_Door_Switches()){
 80031e0:	f000 fe46 	bl	8003e70 <Check_Front_Door_Switches>
 80031e4:	1e03      	subs	r3, r0, #0
 80031e6:	d003      	beq.n	80031f0 <CabinLights_and_BuzzerDriver+0x28>
			  FrontLightRelayCTRL(ON);
 80031e8:	2001      	movs	r0, #1
 80031ea:	f000 fd47 	bl	8003c7c <FrontLightRelayCTRL>
 80031ee:	e002      	b.n	80031f6 <CabinLights_and_BuzzerDriver+0x2e>
		  }else{
			  FrontLightRelayCTRL(OFF);
 80031f0:	2000      	movs	r0, #0
 80031f2:	f000 fd43 	bl	8003c7c <FrontLightRelayCTRL>
		  }

		  if (Check_Rear_Door_Switches()){
 80031f6:	f000 fe6f 	bl	8003ed8 <Check_Rear_Door_Switches>
 80031fa:	1e03      	subs	r3, r0, #0
 80031fc:	d003      	beq.n	8003206 <CabinLights_and_BuzzerDriver+0x3e>
			  BackLightRelayCTRL(ON);
 80031fe:	2001      	movs	r0, #1
 8003200:	f000 fd56 	bl	8003cb0 <BackLightRelayCTRL>
 8003204:	e002      	b.n	800320c <CabinLights_and_BuzzerDriver+0x44>
		  }else{
			  BackLightRelayCTRL(OFF);
 8003206:	2000      	movs	r0, #0
 8003208:	f000 fd52 	bl	8003cb0 <BackLightRelayCTRL>
		  }

		  if(Check_Dickey_Door_Switch()){
 800320c:	f000 fe9a 	bl	8003f44 <Check_Dickey_Door_Switch>
 8003210:	1e03      	subs	r3, r0, #0
 8003212:	d003      	beq.n	800321c <CabinLights_and_BuzzerDriver+0x54>
			  DickeyLightRelayCTRL(ON);
 8003214:	2001      	movs	r0, #1
 8003216:	f000 fd65 	bl	8003ce4 <DickeyLightRelayCTRL>
		  }else{
			  DickeyLightRelayCTRL(OFF);
		  }
	  }
}
 800321a:	e002      	b.n	8003222 <CabinLights_and_BuzzerDriver+0x5a>
			  DickeyLightRelayCTRL(OFF);
 800321c:	2000      	movs	r0, #0
 800321e:	f000 fd61 	bl	8003ce4 <DickeyLightRelayCTRL>
}
 8003222:	46c0      	nop			; (mov r8, r8)
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}

08003228 <SetWaitOneSec>:
		  TwoSec.currentTime = counter;
		  TwoSec.activeFlag = 1;
	  }
}

void SetWaitOneSec(void){
 8003228:	b580      	push	{r7, lr}
 800322a:	af00      	add	r7, sp, #0
	  if (!OneSec.activeFlag){
 800322c:	4b06      	ldr	r3, [pc, #24]	; (8003248 <SetWaitOneSec+0x20>)
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d106      	bne.n	8003242 <SetWaitOneSec+0x1a>
		  OneSec.currentTime = counter;
 8003234:	4b05      	ldr	r3, [pc, #20]	; (800324c <SetWaitOneSec+0x24>)
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	4b03      	ldr	r3, [pc, #12]	; (8003248 <SetWaitOneSec+0x20>)
 800323a:	601a      	str	r2, [r3, #0]
		  OneSec.activeFlag = 1;
 800323c:	4b02      	ldr	r3, [pc, #8]	; (8003248 <SetWaitOneSec+0x20>)
 800323e:	2201      	movs	r2, #1
 8003240:	609a      	str	r2, [r3, #8]
	  }
}
 8003242:	46c0      	nop			; (mov r8, r8)
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}
 8003248:	20000080 	.word	0x20000080
 800324c:	2000034c 	.word	0x2000034c

08003250 <SetWait3RC>:

void SetWait3RC(void){
 8003250:	b580      	push	{r7, lr}
 8003252:	af00      	add	r7, sp, #0
	if (!Three_RC.activeFlag){
 8003254:	4b06      	ldr	r3, [pc, #24]	; (8003270 <SetWait3RC+0x20>)
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d106      	bne.n	800326a <SetWait3RC+0x1a>
		Three_RC.currentTime = counter;
 800325c:	4b05      	ldr	r3, [pc, #20]	; (8003274 <SetWait3RC+0x24>)
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	4b03      	ldr	r3, [pc, #12]	; (8003270 <SetWait3RC+0x20>)
 8003262:	601a      	str	r2, [r3, #0]
		Three_RC.activeFlag = 1;
 8003264:	4b02      	ldr	r3, [pc, #8]	; (8003270 <SetWait3RC+0x20>)
 8003266:	2201      	movs	r2, #1
 8003268:	609a      	str	r2, [r3, #8]
	}
}
 800326a:	46c0      	nop			; (mov r8, r8)
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}
 8003270:	20000068 	.word	0x20000068
 8003274:	2000034c 	.word	0x2000034c

08003278 <SetWait7RC>:

void SetWait7RC(void){
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
	if (!Seven_RC.activeFlag){
 800327c:	4b06      	ldr	r3, [pc, #24]	; (8003298 <SetWait7RC+0x20>)
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d106      	bne.n	8003292 <SetWait7RC+0x1a>
		Seven_RC.currentTime = counter;
 8003284:	4b05      	ldr	r3, [pc, #20]	; (800329c <SetWait7RC+0x24>)
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	4b03      	ldr	r3, [pc, #12]	; (8003298 <SetWait7RC+0x20>)
 800328a:	601a      	str	r2, [r3, #0]
		Seven_RC.activeFlag = 1;
 800328c:	4b02      	ldr	r3, [pc, #8]	; (8003298 <SetWait7RC+0x20>)
 800328e:	2201      	movs	r2, #1
 8003290:	609a      	str	r2, [r3, #8]
	}
}
 8003292:	46c0      	nop			; (mov r8, r8)
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}
 8003298:	20000074 	.word	0x20000074
 800329c:	2000034c 	.word	0x2000034c

080032a0 <EXTI0_1_IRQHandler>:

void EXTI0_1_IRQHandler(void) {
 80032a0:	b580      	push	{r7, lr}
 80032a2:	af00      	add	r7, sp, #0
    if (EXTI->PR & EXTI_PR_PR0) { // Check if EXTI Line 0 triggered the interrupt
 80032a4:	4b06      	ldr	r3, [pc, #24]	; (80032c0 <EXTI0_1_IRQHandler+0x20>)
 80032a6:	695b      	ldr	r3, [r3, #20]
 80032a8:	2201      	movs	r2, #1
 80032aa:	4013      	ands	r3, r2
 80032ac:	d002      	beq.n	80032b4 <EXTI0_1_IRQHandler+0x14>
    	killSwitchFlagRE = 1;
 80032ae:	4b05      	ldr	r3, [pc, #20]	; (80032c4 <EXTI0_1_IRQHandler+0x24>)
 80032b0:	2201      	movs	r2, #1
 80032b2:	601a      	str	r2, [r3, #0]
    }
    EXTI->PR = EXTI_PR_PR0; // Clear the interrupt pending bit by writing '1' to it
 80032b4:	4b02      	ldr	r3, [pc, #8]	; (80032c0 <EXTI0_1_IRQHandler+0x20>)
 80032b6:	2201      	movs	r2, #1
 80032b8:	615a      	str	r2, [r3, #20]
}
 80032ba:	46c0      	nop			; (mov r8, r8)
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	40010400 	.word	0x40010400
 80032c4:	200004f0 	.word	0x200004f0

080032c8 <debounceSwitch>:

uint16_t debounceSwitch(uint16_t pin){
 80032c8:	b5b0      	push	{r4, r5, r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	0002      	movs	r2, r0
 80032d0:	1dbb      	adds	r3, r7, #6
 80032d2:	801a      	strh	r2, [r3, #0]
	uint16_t currPin = 0;
 80032d4:	250e      	movs	r5, #14
 80032d6:	197b      	adds	r3, r7, r5
 80032d8:	2200      	movs	r2, #0
 80032da:	801a      	strh	r2, [r3, #0]
	uint16_t temp = 0;
 80032dc:	240c      	movs	r4, #12
 80032de:	193b      	adds	r3, r7, r4
 80032e0:	2200      	movs	r2, #0
 80032e2:	801a      	strh	r2, [r3, #0]
	temp = pin;
 80032e4:	193b      	adds	r3, r7, r4
 80032e6:	1dba      	adds	r2, r7, #6
 80032e8:	8812      	ldrh	r2, [r2, #0]
 80032ea:	801a      	strh	r2, [r3, #0]
	DelayMSW(1);
 80032ec:	2001      	movs	r0, #1
 80032ee:	f000 fb57 	bl	80039a0 <DelayMSW>
	if (pin==temp){
 80032f2:	1dba      	adds	r2, r7, #6
 80032f4:	193b      	adds	r3, r7, r4
 80032f6:	8812      	ldrh	r2, [r2, #0]
 80032f8:	881b      	ldrh	r3, [r3, #0]
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d117      	bne.n	800332e <debounceSwitch+0x66>
		DelayMSW(1);
 80032fe:	2001      	movs	r0, #1
 8003300:	f000 fb4e 	bl	80039a0 <DelayMSW>
		if (pin==temp){
 8003304:	1dba      	adds	r2, r7, #6
 8003306:	193b      	adds	r3, r7, r4
 8003308:	8812      	ldrh	r2, [r2, #0]
 800330a:	881b      	ldrh	r3, [r3, #0]
 800330c:	429a      	cmp	r2, r3
 800330e:	d113      	bne.n	8003338 <debounceSwitch+0x70>
			DelayMSW(1);
 8003310:	2001      	movs	r0, #1
 8003312:	f000 fb45 	bl	80039a0 <DelayMSW>
			if (pin==temp){
 8003316:	1dba      	adds	r2, r7, #6
 8003318:	0021      	movs	r1, r4
 800331a:	187b      	adds	r3, r7, r1
 800331c:	8812      	ldrh	r2, [r2, #0]
 800331e:	881b      	ldrh	r3, [r3, #0]
 8003320:	429a      	cmp	r2, r3
 8003322:	d109      	bne.n	8003338 <debounceSwitch+0x70>
				currPin = temp;
 8003324:	197b      	adds	r3, r7, r5
 8003326:	187a      	adds	r2, r7, r1
 8003328:	8812      	ldrh	r2, [r2, #0]
 800332a:	801a      	strh	r2, [r3, #0]
 800332c:	e004      	b.n	8003338 <debounceSwitch+0x70>
			}
		}
	}else{
		currPin = pin;
 800332e:	230e      	movs	r3, #14
 8003330:	18fb      	adds	r3, r7, r3
 8003332:	1dba      	adds	r2, r7, #6
 8003334:	8812      	ldrh	r2, [r2, #0]
 8003336:	801a      	strh	r2, [r3, #0]
	}
	return currPin;
 8003338:	230e      	movs	r3, #14
 800333a:	18fb      	adds	r3, r7, r3
 800333c:	881b      	ldrh	r3, [r3, #0]
}
 800333e:	0018      	movs	r0, r3
 8003340:	46bd      	mov	sp, r7
 8003342:	b004      	add	sp, #16
 8003344:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003348 <EXTI_Init>:

void EXTI_Init(void) {
 8003348:	b580      	push	{r7, lr}
 800334a:	af00      	add	r7, sp, #0
	  // Enabling Clock for Port A
	  RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 800334c:	4b1a      	ldr	r3, [pc, #104]	; (80033b8 <EXTI_Init+0x70>)
 800334e:	695a      	ldr	r2, [r3, #20]
 8003350:	4b19      	ldr	r3, [pc, #100]	; (80033b8 <EXTI_Init+0x70>)
 8003352:	2180      	movs	r1, #128	; 0x80
 8003354:	0289      	lsls	r1, r1, #10
 8003356:	430a      	orrs	r2, r1
 8003358:	615a      	str	r2, [r3, #20]
	  // Enabling Input for PA0
	  GPIOA->MODER &= 0xfffffffc;
 800335a:	2390      	movs	r3, #144	; 0x90
 800335c:	05db      	lsls	r3, r3, #23
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	2390      	movs	r3, #144	; 0x90
 8003362:	05db      	lsls	r3, r3, #23
 8003364:	2103      	movs	r1, #3
 8003366:	438a      	bics	r2, r1
 8003368:	601a      	str	r2, [r3, #0]
	  // Setting the speed of the pin PA0 to High Speed
	  GPIOA->OSPEEDR |= 0x00000003;
 800336a:	2390      	movs	r3, #144	; 0x90
 800336c:	05db      	lsls	r3, r3, #23
 800336e:	689a      	ldr	r2, [r3, #8]
 8003370:	2390      	movs	r3, #144	; 0x90
 8003372:	05db      	lsls	r3, r3, #23
 8003374:	2103      	movs	r1, #3
 8003376:	430a      	orrs	r2, r1
 8003378:	609a      	str	r2, [r3, #8]
	  // Enabling Pull Down for PA0
	  GPIOA->PUPDR |= 0x00000002;
 800337a:	2390      	movs	r3, #144	; 0x90
 800337c:	05db      	lsls	r3, r3, #23
 800337e:	68da      	ldr	r2, [r3, #12]
 8003380:	2390      	movs	r3, #144	; 0x90
 8003382:	05db      	lsls	r3, r3, #23
 8003384:	2102      	movs	r1, #2
 8003386:	430a      	orrs	r2, r1
 8003388:	60da      	str	r2, [r3, #12]

	  // Configure EXTI Line 0 for PA0 with a rising edge trigger
	  EXTI->IMR |= EXTI_IMR_MR0; // Enable interrupt on line 0
 800338a:	4b0c      	ldr	r3, [pc, #48]	; (80033bc <EXTI_Init+0x74>)
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	4b0b      	ldr	r3, [pc, #44]	; (80033bc <EXTI_Init+0x74>)
 8003390:	2101      	movs	r1, #1
 8003392:	430a      	orrs	r2, r1
 8003394:	601a      	str	r2, [r3, #0]
	  EXTI->RTSR |= EXTI_RTSR_TR0; // Trigger on rising edge
 8003396:	4b09      	ldr	r3, [pc, #36]	; (80033bc <EXTI_Init+0x74>)
 8003398:	689a      	ldr	r2, [r3, #8]
 800339a:	4b08      	ldr	r3, [pc, #32]	; (80033bc <EXTI_Init+0x74>)
 800339c:	2101      	movs	r1, #1
 800339e:	430a      	orrs	r2, r1
 80033a0:	609a      	str	r2, [r3, #8]

	  // Enable EXTI0_1_IRQn (EXTI Line 0 and 1) in the NVIC
	  NVIC_EnableIRQ(EXTI0_1_IRQn);
 80033a2:	2005      	movs	r0, #5
 80033a4:	f7ff fd6a 	bl	8002e7c <__NVIC_EnableIRQ>
	  NVIC_SetPriority(EXTI0_1_IRQn, 0);
 80033a8:	2100      	movs	r1, #0
 80033aa:	2005      	movs	r0, #5
 80033ac:	f7ff fd80 	bl	8002eb0 <__NVIC_SetPriority>
}
 80033b0:	46c0      	nop			; (mov r8, r8)
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	46c0      	nop			; (mov r8, r8)
 80033b8:	40021000 	.word	0x40021000
 80033bc:	40010400 	.word	0x40010400

080033c0 <Avg_and_remove_outliers_V_Supply>:

float Avg_and_remove_outliers_V_Supply (void){
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0

	float V_supply = 0;
 80033c6:	2300      	movs	r3, #0
 80033c8:	60bb      	str	r3, [r7, #8]
	float V_mean = 0;
 80033ca:	2300      	movs	r3, #0
 80033cc:	607b      	str	r3, [r7, #4]

	V_mean = Average(V_supply_arr, Number_of_Samples);
 80033ce:	4b19      	ldr	r3, [pc, #100]	; (8003434 <Avg_and_remove_outliers_V_Supply+0x74>)
 80033d0:	2132      	movs	r1, #50	; 0x32
 80033d2:	0018      	movs	r0, r3
 80033d4:	f000 fb70 	bl	8003ab8 <Average>
 80033d8:	1c03      	adds	r3, r0, #0
 80033da:	607b      	str	r3, [r7, #4]

	for (int i = 0; i < Number_of_Samples; i++){
 80033dc:	2300      	movs	r3, #0
 80033de:	60fb      	str	r3, [r7, #12]
 80033e0:	e019      	b.n	8003416 <Avg_and_remove_outliers_V_Supply+0x56>
		if (!(abs(V_mean - V_supply_arr[i]) < Variance)){
 80033e2:	4b14      	ldr	r3, [pc, #80]	; (8003434 <Avg_and_remove_outliers_V_Supply+0x74>)
 80033e4:	68fa      	ldr	r2, [r7, #12]
 80033e6:	0092      	lsls	r2, r2, #2
 80033e8:	58d3      	ldr	r3, [r2, r3]
 80033ea:	1c19      	adds	r1, r3, #0
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	f7fd fbff 	bl	8000bf0 <__aeabi_fsub>
 80033f2:	1c03      	adds	r3, r0, #0
 80033f4:	1c18      	adds	r0, r3, #0
 80033f6:	f7fd fd9b 	bl	8000f30 <__aeabi_f2iz>
 80033fa:	0003      	movs	r3, r0
 80033fc:	17da      	asrs	r2, r3, #31
 80033fe:	189b      	adds	r3, r3, r2
 8003400:	4053      	eors	r3, r2
 8003402:	2b01      	cmp	r3, #1
 8003404:	dd04      	ble.n	8003410 <Avg_and_remove_outliers_V_Supply+0x50>
			V_supply_arr[i] = 0.0;
 8003406:	4b0b      	ldr	r3, [pc, #44]	; (8003434 <Avg_and_remove_outliers_V_Supply+0x74>)
 8003408:	68fa      	ldr	r2, [r7, #12]
 800340a:	0092      	lsls	r2, r2, #2
 800340c:	2100      	movs	r1, #0
 800340e:	50d1      	str	r1, [r2, r3]
	for (int i = 0; i < Number_of_Samples; i++){
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	3301      	adds	r3, #1
 8003414:	60fb      	str	r3, [r7, #12]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2b31      	cmp	r3, #49	; 0x31
 800341a:	dde2      	ble.n	80033e2 <Avg_and_remove_outliers_V_Supply+0x22>
		}
	}

	V_supply = Average(V_supply_arr, Number_of_Samples);
 800341c:	4b05      	ldr	r3, [pc, #20]	; (8003434 <Avg_and_remove_outliers_V_Supply+0x74>)
 800341e:	2132      	movs	r1, #50	; 0x32
 8003420:	0018      	movs	r0, r3
 8003422:	f000 fb49 	bl	8003ab8 <Average>
 8003426:	1c03      	adds	r3, r0, #0
 8003428:	60bb      	str	r3, [r7, #8]
	return V_supply;
 800342a:	68bb      	ldr	r3, [r7, #8]
}
 800342c:	1c18      	adds	r0, r3, #0
 800342e:	46bd      	mov	sp, r7
 8003430:	b004      	add	sp, #16
 8003432:	bd80      	pop	{r7, pc}
 8003434:	2000035c 	.word	0x2000035c

08003438 <Avg_and_remove_outliers_V_in>:

float Avg_and_remove_outliers_V_in (void){
 8003438:	b580      	push	{r7, lr}
 800343a:	b084      	sub	sp, #16
 800343c:	af00      	add	r7, sp, #0

	float V_in = 0;
 800343e:	2300      	movs	r3, #0
 8003440:	60bb      	str	r3, [r7, #8]
	float V_mean = 0;
 8003442:	2300      	movs	r3, #0
 8003444:	607b      	str	r3, [r7, #4]

	V_mean = Average(V_in_arr, Number_of_Samples);
 8003446:	4b19      	ldr	r3, [pc, #100]	; (80034ac <Avg_and_remove_outliers_V_in+0x74>)
 8003448:	2132      	movs	r1, #50	; 0x32
 800344a:	0018      	movs	r0, r3
 800344c:	f000 fb34 	bl	8003ab8 <Average>
 8003450:	1c03      	adds	r3, r0, #0
 8003452:	607b      	str	r3, [r7, #4]

	for (int i = 0; i < Number_of_Samples; i++){
 8003454:	2300      	movs	r3, #0
 8003456:	60fb      	str	r3, [r7, #12]
 8003458:	e019      	b.n	800348e <Avg_and_remove_outliers_V_in+0x56>
		if (!(abs(V_mean - V_in_arr[i]) < Variance)){
 800345a:	4b14      	ldr	r3, [pc, #80]	; (80034ac <Avg_and_remove_outliers_V_in+0x74>)
 800345c:	68fa      	ldr	r2, [r7, #12]
 800345e:	0092      	lsls	r2, r2, #2
 8003460:	58d3      	ldr	r3, [r2, r3]
 8003462:	1c19      	adds	r1, r3, #0
 8003464:	6878      	ldr	r0, [r7, #4]
 8003466:	f7fd fbc3 	bl	8000bf0 <__aeabi_fsub>
 800346a:	1c03      	adds	r3, r0, #0
 800346c:	1c18      	adds	r0, r3, #0
 800346e:	f7fd fd5f 	bl	8000f30 <__aeabi_f2iz>
 8003472:	0003      	movs	r3, r0
 8003474:	17da      	asrs	r2, r3, #31
 8003476:	189b      	adds	r3, r3, r2
 8003478:	4053      	eors	r3, r2
 800347a:	2b01      	cmp	r3, #1
 800347c:	dd04      	ble.n	8003488 <Avg_and_remove_outliers_V_in+0x50>
			V_in_arr[i] = 0.0;
 800347e:	4b0b      	ldr	r3, [pc, #44]	; (80034ac <Avg_and_remove_outliers_V_in+0x74>)
 8003480:	68fa      	ldr	r2, [r7, #12]
 8003482:	0092      	lsls	r2, r2, #2
 8003484:	2100      	movs	r1, #0
 8003486:	50d1      	str	r1, [r2, r3]
	for (int i = 0; i < Number_of_Samples; i++){
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	3301      	adds	r3, #1
 800348c:	60fb      	str	r3, [r7, #12]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2b31      	cmp	r3, #49	; 0x31
 8003492:	dde2      	ble.n	800345a <Avg_and_remove_outliers_V_in+0x22>
		}
	}

	V_in = Average(V_in_arr, Number_of_Samples);
 8003494:	4b05      	ldr	r3, [pc, #20]	; (80034ac <Avg_and_remove_outliers_V_in+0x74>)
 8003496:	2132      	movs	r1, #50	; 0x32
 8003498:	0018      	movs	r0, r3
 800349a:	f000 fb0d 	bl	8003ab8 <Average>
 800349e:	1c03      	adds	r3, r0, #0
 80034a0:	60bb      	str	r3, [r7, #8]
	return V_in;
 80034a2:	68bb      	ldr	r3, [r7, #8]
}
 80034a4:	1c18      	adds	r0, r3, #0
 80034a6:	46bd      	mov	sp, r7
 80034a8:	b004      	add	sp, #16
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	20000424 	.word	0x20000424

080034b0 <sense_V_supply>:

void sense_V_supply(void){
 80034b0:	b5b0      	push	{r4, r5, r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0

	int i = 0;
 80034b6:	2300      	movs	r3, #0
 80034b8:	60fb      	str	r3, [r7, #12]

	while (i<Number_of_Samples){
 80034ba:	e03e      	b.n	800353a <sense_V_supply+0x8a>

		uint16_t adcVal = read_adc(ADC_CHANNEL);
 80034bc:	250a      	movs	r5, #10
 80034be:	197c      	adds	r4, r7, r5
 80034c0:	2001      	movs	r0, #1
 80034c2:	f000 fa1b 	bl	80038fc <read_adc>
 80034c6:	0003      	movs	r3, r0
 80034c8:	8023      	strh	r3, [r4, #0]
		float V_supply = adcValtoVolts(adcVal);
 80034ca:	197b      	adds	r3, r7, r5
 80034cc:	881b      	ldrh	r3, [r3, #0]
 80034ce:	0018      	movs	r0, r3
 80034d0:	f000 f89c 	bl	800360c <adcValtoVolts>
 80034d4:	1c03      	adds	r3, r0, #0
 80034d6:	607b      	str	r3, [r7, #4]

		if ((V_supply >= MIN_SUPPLY_VOLTAGE) && (V_supply <= MAX_SUPPLY_VOLTAGE)){
 80034d8:	491c      	ldr	r1, [pc, #112]	; (800354c <sense_V_supply+0x9c>)
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f7fd f814 	bl	8000508 <__aeabi_fcmpge>
 80034e0:	1e03      	subs	r3, r0, #0
 80034e2:	d00e      	beq.n	8003502 <sense_V_supply+0x52>
 80034e4:	491a      	ldr	r1, [pc, #104]	; (8003550 <sense_V_supply+0xa0>)
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f7fc fffa 	bl	80004e0 <__aeabi_fcmple>
 80034ec:	1e03      	subs	r3, r0, #0
 80034ee:	d008      	beq.n	8003502 <sense_V_supply+0x52>
			V_supply_arr[i] = V_supply;
 80034f0:	4b18      	ldr	r3, [pc, #96]	; (8003554 <sense_V_supply+0xa4>)
 80034f2:	68fa      	ldr	r2, [r7, #12]
 80034f4:	0092      	lsls	r2, r2, #2
 80034f6:	6879      	ldr	r1, [r7, #4]
 80034f8:	50d1      	str	r1, [r2, r3]
			i++;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	3301      	adds	r3, #1
 80034fe:	60fb      	str	r3, [r7, #12]
 8003500:	e01b      	b.n	800353a <sense_V_supply+0x8a>
		}else{
			SetWaitOneSec();
 8003502:	f7ff fe91 	bl	8003228 <SetWaitOneSec>
			if (time_expired(OneSec.delayTime, OneSec.currentTime)){
 8003506:	4b14      	ldr	r3, [pc, #80]	; (8003558 <sense_V_supply+0xa8>)
 8003508:	685a      	ldr	r2, [r3, #4]
 800350a:	4b13      	ldr	r3, [pc, #76]	; (8003558 <sense_V_supply+0xa8>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	0019      	movs	r1, r3
 8003510:	0010      	movs	r0, r2
 8003512:	f000 f8ef 	bl	80036f4 <time_expired>
 8003516:	1e03      	subs	r3, r0, #0
 8003518:	d00f      	beq.n	800353a <sense_V_supply+0x8a>
				HAL_UART_Transmit(&huart2, (uint8_t*)supplyError, strlen(supplyError), 100); //supply out of range
 800351a:	4b10      	ldr	r3, [pc, #64]	; (800355c <sense_V_supply+0xac>)
 800351c:	0018      	movs	r0, r3
 800351e:	f7fc fdf3 	bl	8000108 <strlen>
 8003522:	0003      	movs	r3, r0
 8003524:	b29a      	uxth	r2, r3
 8003526:	490d      	ldr	r1, [pc, #52]	; (800355c <sense_V_supply+0xac>)
 8003528:	480d      	ldr	r0, [pc, #52]	; (8003560 <sense_V_supply+0xb0>)
 800352a:	2364      	movs	r3, #100	; 0x64
 800352c:	f001 ff82 	bl	8005434 <HAL_UART_Transmit>
				Voltage_Print();
 8003530:	f000 fa72 	bl	8003a18 <Voltage_Print>
				OneSec.activeFlag = 0;
 8003534:	4b08      	ldr	r3, [pc, #32]	; (8003558 <sense_V_supply+0xa8>)
 8003536:	2200      	movs	r2, #0
 8003538:	609a      	str	r2, [r3, #8]
	while (i<Number_of_Samples){
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2b31      	cmp	r3, #49	; 0x31
 800353e:	ddbd      	ble.n	80034bc <sense_V_supply+0xc>
			}
		}
	}
}
 8003540:	46c0      	nop			; (mov r8, r8)
 8003542:	46c0      	nop			; (mov r8, r8)
 8003544:	46bd      	mov	sp, r7
 8003546:	b004      	add	sp, #16
 8003548:	bdb0      	pop	{r4, r5, r7, pc}
 800354a:	46c0      	nop			; (mov r8, r8)
 800354c:	41f00000 	.word	0x41f00000
 8003550:	42740000 	.word	0x42740000
 8003554:	2000035c 	.word	0x2000035c
 8003558:	20000080 	.word	0x20000080
 800355c:	20000000 	.word	0x20000000
 8003560:	2000027c 	.word	0x2000027c

08003564 <sense_V_in>:

void sense_V_in(void){
 8003564:	b5b0      	push	{r4, r5, r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0

	int i = 0;
 800356a:	2300      	movs	r3, #0
 800356c:	60fb      	str	r3, [r7, #12]

	while (i<Number_of_Samples){
 800356e:	e03d      	b.n	80035ec <sense_V_in+0x88>

		uint16_t adcVal = read_adc(ADC_CHANNEL);
 8003570:	250a      	movs	r5, #10
 8003572:	197c      	adds	r4, r7, r5
 8003574:	2001      	movs	r0, #1
 8003576:	f000 f9c1 	bl	80038fc <read_adc>
 800357a:	0003      	movs	r3, r0
 800357c:	8023      	strh	r3, [r4, #0]
		float V_in = adcValtoVolts(adcVal);
 800357e:	197b      	adds	r3, r7, r5
 8003580:	881b      	ldrh	r3, [r3, #0]
 8003582:	0018      	movs	r0, r3
 8003584:	f000 f842 	bl	800360c <adcValtoVolts>
 8003588:	1c03      	adds	r3, r0, #0
 800358a:	607b      	str	r3, [r7, #4]

		if (VoltageInRange(V_in)){
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	1c18      	adds	r0, r3, #0
 8003590:	f000 fb54 	bl	8003c3c <VoltageInRange>
 8003594:	1e03      	subs	r3, r0, #0
 8003596:	d005      	beq.n	80035a4 <sense_V_in+0x40>
			V_in_arr[i] = V_in;
 8003598:	4b18      	ldr	r3, [pc, #96]	; (80035fc <sense_V_in+0x98>)
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	0092      	lsls	r2, r2, #2
 800359e:	6879      	ldr	r1, [r7, #4]
 80035a0:	50d1      	str	r1, [r2, r3]
 80035a2:	e020      	b.n	80035e6 <sense_V_in+0x82>

		}else{
			V_in_arr[i] = V_in;
 80035a4:	4b15      	ldr	r3, [pc, #84]	; (80035fc <sense_V_in+0x98>)
 80035a6:	68fa      	ldr	r2, [r7, #12]
 80035a8:	0092      	lsls	r2, r2, #2
 80035aa:	6879      	ldr	r1, [r7, #4]
 80035ac:	50d1      	str	r1, [r2, r3]
			SetWaitOneSec();
 80035ae:	f7ff fe3b 	bl	8003228 <SetWaitOneSec>
			if (time_expired(OneSec.delayTime, OneSec.currentTime)){
 80035b2:	4b13      	ldr	r3, [pc, #76]	; (8003600 <sense_V_in+0x9c>)
 80035b4:	685a      	ldr	r2, [r3, #4]
 80035b6:	4b12      	ldr	r3, [pc, #72]	; (8003600 <sense_V_in+0x9c>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	0019      	movs	r1, r3
 80035bc:	0010      	movs	r0, r2
 80035be:	f000 f899 	bl	80036f4 <time_expired>
 80035c2:	1e03      	subs	r3, r0, #0
 80035c4:	d00f      	beq.n	80035e6 <sense_V_in+0x82>
				HAL_UART_Transmit(&huart2, (uint8_t*)noiseError, strlen(noiseError), 100); //For Noise
 80035c6:	4b0f      	ldr	r3, [pc, #60]	; (8003604 <sense_V_in+0xa0>)
 80035c8:	0018      	movs	r0, r3
 80035ca:	f7fc fd9d 	bl	8000108 <strlen>
 80035ce:	0003      	movs	r3, r0
 80035d0:	b29a      	uxth	r2, r3
 80035d2:	490c      	ldr	r1, [pc, #48]	; (8003604 <sense_V_in+0xa0>)
 80035d4:	480c      	ldr	r0, [pc, #48]	; (8003608 <sense_V_in+0xa4>)
 80035d6:	2364      	movs	r3, #100	; 0x64
 80035d8:	f001 ff2c 	bl	8005434 <HAL_UART_Transmit>
				Voltage_Print();
 80035dc:	f000 fa1c 	bl	8003a18 <Voltage_Print>
				OneSec.activeFlag = 0;
 80035e0:	4b07      	ldr	r3, [pc, #28]	; (8003600 <sense_V_in+0x9c>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	609a      	str	r2, [r3, #8]
			}
		}
		i++;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	3301      	adds	r3, #1
 80035ea:	60fb      	str	r3, [r7, #12]
	while (i<Number_of_Samples){
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2b31      	cmp	r3, #49	; 0x31
 80035f0:	ddbe      	ble.n	8003570 <sense_V_in+0xc>

	}
}
 80035f2:	46c0      	nop			; (mov r8, r8)
 80035f4:	46c0      	nop			; (mov r8, r8)
 80035f6:	46bd      	mov	sp, r7
 80035f8:	b004      	add	sp, #16
 80035fa:	bdb0      	pop	{r4, r5, r7, pc}
 80035fc:	20000424 	.word	0x20000424
 8003600:	20000080 	.word	0x20000080
 8003604:	20000034 	.word	0x20000034
 8003608:	2000027c 	.word	0x2000027c

0800360c <adcValtoVolts>:

float adcValtoVolts (uint16_t adcVal){
 800360c:	b5b0      	push	{r4, r5, r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	0002      	movs	r2, r0
 8003614:	1dbb      	adds	r3, r7, #6
 8003616:	801a      	strh	r2, [r3, #0]
	float Vin = (adcVal/4096.0)*2.9;
 8003618:	1dbb      	adds	r3, r7, #6
 800361a:	881b      	ldrh	r3, [r3, #0]
 800361c:	0018      	movs	r0, r3
 800361e:	f7ff faeb 	bl	8002bf8 <__aeabi_i2d>
 8003622:	2200      	movs	r2, #0
 8003624:	4b20      	ldr	r3, [pc, #128]	; (80036a8 <adcValtoVolts+0x9c>)
 8003626:	f7fe f855 	bl	80016d4 <__aeabi_ddiv>
 800362a:	0002      	movs	r2, r0
 800362c:	000b      	movs	r3, r1
 800362e:	0010      	movs	r0, r2
 8003630:	0019      	movs	r1, r3
 8003632:	4a1e      	ldr	r2, [pc, #120]	; (80036ac <adcValtoVolts+0xa0>)
 8003634:	4b1e      	ldr	r3, [pc, #120]	; (80036b0 <adcValtoVolts+0xa4>)
 8003636:	f7fe fc47 	bl	8001ec8 <__aeabi_dmul>
 800363a:	0002      	movs	r2, r0
 800363c:	000b      	movs	r3, r1
 800363e:	0010      	movs	r0, r2
 8003640:	0019      	movs	r1, r3
 8003642:	f7ff fb77 	bl	8002d34 <__aeabi_d2f>
 8003646:	1c03      	adds	r3, r0, #0
 8003648:	60fb      	str	r3, [r7, #12]
	Vin = Vin*(48.0/2.70);
 800364a:	68f8      	ldr	r0, [r7, #12]
 800364c:	f7ff fb2a 	bl	8002ca4 <__aeabi_f2d>
 8003650:	4a18      	ldr	r2, [pc, #96]	; (80036b4 <adcValtoVolts+0xa8>)
 8003652:	4b19      	ldr	r3, [pc, #100]	; (80036b8 <adcValtoVolts+0xac>)
 8003654:	f7fe fc38 	bl	8001ec8 <__aeabi_dmul>
 8003658:	0002      	movs	r2, r0
 800365a:	000b      	movs	r3, r1
 800365c:	0010      	movs	r0, r2
 800365e:	0019      	movs	r1, r3
 8003660:	f7ff fb68 	bl	8002d34 <__aeabi_d2f>
 8003664:	1c03      	adds	r3, r0, #0
 8003666:	60fb      	str	r3, [r7, #12]
	Vin += Vin*(0.06); //Correction
 8003668:	68f8      	ldr	r0, [r7, #12]
 800366a:	f7ff fb1b 	bl	8002ca4 <__aeabi_f2d>
 800366e:	0004      	movs	r4, r0
 8003670:	000d      	movs	r5, r1
 8003672:	68f8      	ldr	r0, [r7, #12]
 8003674:	f7ff fb16 	bl	8002ca4 <__aeabi_f2d>
 8003678:	4a10      	ldr	r2, [pc, #64]	; (80036bc <adcValtoVolts+0xb0>)
 800367a:	4b11      	ldr	r3, [pc, #68]	; (80036c0 <adcValtoVolts+0xb4>)
 800367c:	f7fe fc24 	bl	8001ec8 <__aeabi_dmul>
 8003680:	0002      	movs	r2, r0
 8003682:	000b      	movs	r3, r1
 8003684:	0020      	movs	r0, r4
 8003686:	0029      	movs	r1, r5
 8003688:	f7fd fcc4 	bl	8001014 <__aeabi_dadd>
 800368c:	0002      	movs	r2, r0
 800368e:	000b      	movs	r3, r1
 8003690:	0010      	movs	r0, r2
 8003692:	0019      	movs	r1, r3
 8003694:	f7ff fb4e 	bl	8002d34 <__aeabi_d2f>
 8003698:	1c03      	adds	r3, r0, #0
 800369a:	60fb      	str	r3, [r7, #12]
	return Vin;
 800369c:	68fb      	ldr	r3, [r7, #12]
}
 800369e:	1c18      	adds	r0, r3, #0
 80036a0:	46bd      	mov	sp, r7
 80036a2:	b004      	add	sp, #16
 80036a4:	bdb0      	pop	{r4, r5, r7, pc}
 80036a6:	46c0      	nop			; (mov r8, r8)
 80036a8:	40b00000 	.word	0x40b00000
 80036ac:	33333333 	.word	0x33333333
 80036b0:	40073333 	.word	0x40073333
 80036b4:	71c71c71 	.word	0x71c71c71
 80036b8:	4031c71c 	.word	0x4031c71c
 80036bc:	eb851eb8 	.word	0xeb851eb8
 80036c0:	3faeb851 	.word	0x3faeb851

080036c4 <LED_init>:

void LED_init(void){
 80036c4:	b580      	push	{r7, lr}
 80036c6:	af00      	add	r7, sp, #0
	  // Enabling Clock for Port C
	  RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 80036c8:	4b08      	ldr	r3, [pc, #32]	; (80036ec <LED_init+0x28>)
 80036ca:	695a      	ldr	r2, [r3, #20]
 80036cc:	4b07      	ldr	r3, [pc, #28]	; (80036ec <LED_init+0x28>)
 80036ce:	2180      	movs	r1, #128	; 0x80
 80036d0:	0309      	lsls	r1, r1, #12
 80036d2:	430a      	orrs	r2, r1
 80036d4:	615a      	str	r2, [r3, #20]

	  GPIOC->MODER |= GPIO_MODER_MODER6_0|GPIO_MODER_MODER7_0|GPIO_MODER_MODER8_0|GPIO_MODER_MODER9_0;
 80036d6:	4b06      	ldr	r3, [pc, #24]	; (80036f0 <LED_init+0x2c>)
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	4b05      	ldr	r3, [pc, #20]	; (80036f0 <LED_init+0x2c>)
 80036dc:	21aa      	movs	r1, #170	; 0xaa
 80036de:	02c9      	lsls	r1, r1, #11
 80036e0:	430a      	orrs	r2, r1
 80036e2:	601a      	str	r2, [r3, #0]
}
 80036e4:	46c0      	nop			; (mov r8, r8)
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	46c0      	nop			; (mov r8, r8)
 80036ec:	40021000 	.word	0x40021000
 80036f0:	48000800 	.word	0x48000800

080036f4 <time_expired>:

int time_expired (int delayTime, int currentTime){
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
	int timeExpiredFlag = 0;
 80036fe:	2300      	movs	r3, #0
 8003700:	60fb      	str	r3, [r7, #12]
	if (counter> currentTime+delayTime){
 8003702:	683a      	ldr	r2, [r7, #0]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	18d2      	adds	r2, r2, r3
 8003708:	4b06      	ldr	r3, [pc, #24]	; (8003724 <time_expired+0x30>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	429a      	cmp	r2, r3
 800370e:	da02      	bge.n	8003716 <time_expired+0x22>
		timeExpiredFlag = 1;
 8003710:	2301      	movs	r3, #1
 8003712:	60fb      	str	r3, [r7, #12]
 8003714:	e001      	b.n	800371a <time_expired+0x26>
	}else{
		timeExpiredFlag = 0;
 8003716:	2300      	movs	r3, #0
 8003718:	60fb      	str	r3, [r7, #12]
	}
	return timeExpiredFlag;
 800371a:	68fb      	ldr	r3, [r7, #12]
}
 800371c:	0018      	movs	r0, r3
 800371e:	46bd      	mov	sp, r7
 8003720:	b004      	add	sp, #16
 8003722:	bd80      	pop	{r7, pc}
 8003724:	2000034c 	.word	0x2000034c

08003728 <Precharge>:

void Precharge(void) {
 8003728:	b580      	push	{r7, lr}
 800372a:	af00      	add	r7, sp, #0

	SetWait3RC();
 800372c:	f7ff fd90 	bl	8003250 <SetWait3RC>
	SetWait7RC();
 8003730:	f7ff fda2 	bl	8003278 <SetWait7RC>

	if (time_expired(Three_RC.delayTime, Three_RC.currentTime)){
 8003734:	4b29      	ldr	r3, [pc, #164]	; (80037dc <Precharge+0xb4>)
 8003736:	685a      	ldr	r2, [r3, #4]
 8003738:	4b28      	ldr	r3, [pc, #160]	; (80037dc <Precharge+0xb4>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	0019      	movs	r1, r3
 800373e:	0010      	movs	r0, r2
 8003740:	f7ff ffd8 	bl	80036f4 <time_expired>
 8003744:	1e03      	subs	r3, r0, #0
 8003746:	d046      	beq.n	80037d6 <Precharge+0xae>

		sense_V_in();
 8003748:	f7ff ff0c 	bl	8003564 <sense_V_in>
		avg_V_in = Avg_and_remove_outliers_V_in();
 800374c:	f7ff fe74 	bl	8003438 <Avg_and_remove_outliers_V_in>
 8003750:	1c02      	adds	r2, r0, #0
 8003752:	4b23      	ldr	r3, [pc, #140]	; (80037e0 <Precharge+0xb8>)
 8003754:	601a      	str	r2, [r3, #0]

	    if (avg_V_in <= V_threshold) {
 8003756:	4b23      	ldr	r3, [pc, #140]	; (80037e4 <Precharge+0xbc>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	0018      	movs	r0, r3
 800375c:	f7fd fc08 	bl	8000f70 <__aeabi_i2f>
 8003760:	1c02      	adds	r2, r0, #0
 8003762:	4b1f      	ldr	r3, [pc, #124]	; (80037e0 <Precharge+0xb8>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	1c19      	adds	r1, r3, #0
 8003768:	1c10      	adds	r0, r2, #0
 800376a:	f7fc fecd 	bl	8000508 <__aeabi_fcmpge>
 800376e:	1e03      	subs	r3, r0, #0
 8003770:	d01f      	beq.n	80037b2 <Precharge+0x8a>

	    	ContactorRelayCTRL(OFF); // Turn off the contactor relay // This turn off is essential to turn of when the supply is cut off
 8003772:	2000      	movs	r0, #0
 8003774:	f000 fa30 	bl	8003bd8 <ContactorRelayCTRL>
	        GPIO_PORT_LEDS->ODR |= (GPIO_RED_LED_PIN);
 8003778:	4b1b      	ldr	r3, [pc, #108]	; (80037e8 <Precharge+0xc0>)
 800377a:	695a      	ldr	r2, [r3, #20]
 800377c:	4b1a      	ldr	r3, [pc, #104]	; (80037e8 <Precharge+0xc0>)
 800377e:	2140      	movs	r1, #64	; 0x40
 8003780:	430a      	orrs	r2, r1
 8003782:	615a      	str	r2, [r3, #20]
	        GPIO_PORT_LEDS->ODR &= ~GPIO_BLUE_LED_PIN;
 8003784:	4b18      	ldr	r3, [pc, #96]	; (80037e8 <Precharge+0xc0>)
 8003786:	695a      	ldr	r2, [r3, #20]
 8003788:	4b17      	ldr	r3, [pc, #92]	; (80037e8 <Precharge+0xc0>)
 800378a:	2180      	movs	r1, #128	; 0x80
 800378c:	438a      	bics	r2, r1
 800378e:	615a      	str	r2, [r3, #20]


	        if (time_expired(Seven_RC.delayTime, Seven_RC.currentTime)){
 8003790:	4b16      	ldr	r3, [pc, #88]	; (80037ec <Precharge+0xc4>)
 8003792:	685a      	ldr	r2, [r3, #4]
 8003794:	4b15      	ldr	r3, [pc, #84]	; (80037ec <Precharge+0xc4>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	0019      	movs	r1, r3
 800379a:	0010      	movs	r0, r2
 800379c:	f7ff ffaa 	bl	80036f4 <time_expired>
 80037a0:	1e03      	subs	r3, r0, #0
 80037a2:	d015      	beq.n	80037d0 <Precharge+0xa8>

	        	Seven_RC.activeFlag = 0;
 80037a4:	4b11      	ldr	r3, [pc, #68]	; (80037ec <Precharge+0xc4>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	609a      	str	r2, [r3, #8]
	        	PreChargeRelayCTRL(OFF);
 80037aa:	2000      	movs	r0, #0
 80037ac:	f000 f9fa 	bl	8003ba4 <PreChargeRelayCTRL>
 80037b0:	e00e      	b.n	80037d0 <Precharge+0xa8>
	        }

	    }else {

	        ContactorRelayCTRL(ON);
 80037b2:	2001      	movs	r0, #1
 80037b4:	f000 fa10 	bl	8003bd8 <ContactorRelayCTRL>
	        GPIO_PORT_LEDS->ODR |= GPIO_BLUE_LED_PIN;
 80037b8:	4b0b      	ldr	r3, [pc, #44]	; (80037e8 <Precharge+0xc0>)
 80037ba:	695a      	ldr	r2, [r3, #20]
 80037bc:	4b0a      	ldr	r3, [pc, #40]	; (80037e8 <Precharge+0xc0>)
 80037be:	2180      	movs	r1, #128	; 0x80
 80037c0:	430a      	orrs	r2, r1
 80037c2:	615a      	str	r2, [r3, #20]
	        GPIO_PORT_LEDS->ODR &= ~GPIO_RED_LED_PIN;
 80037c4:	4b08      	ldr	r3, [pc, #32]	; (80037e8 <Precharge+0xc0>)
 80037c6:	695a      	ldr	r2, [r3, #20]
 80037c8:	4b07      	ldr	r3, [pc, #28]	; (80037e8 <Precharge+0xc0>)
 80037ca:	2140      	movs	r1, #64	; 0x40
 80037cc:	438a      	bics	r2, r1
 80037ce:	615a      	str	r2, [r3, #20]

	    }
	    Three_RC.activeFlag = 0;
 80037d0:	4b02      	ldr	r3, [pc, #8]	; (80037dc <Precharge+0xb4>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	609a      	str	r2, [r3, #8]
	}
}
 80037d6:	46c0      	nop			; (mov r8, r8)
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	20000068 	.word	0x20000068
 80037e0:	20000358 	.word	0x20000358
 80037e4:	20000350 	.word	0x20000350
 80037e8:	48000800 	.word	0x48000800
 80037ec:	20000074 	.word	0x20000074

080037f0 <ConfigureVoltageSourcePin>:

void ConfigureVoltageSourcePin(void) {
 80037f0:	b580      	push	{r7, lr}
 80037f2:	af00      	add	r7, sp, #0
    // Enable the GPIO port clock
    RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
 80037f4:	4b17      	ldr	r3, [pc, #92]	; (8003854 <ConfigureVoltageSourcePin+0x64>)
 80037f6:	695a      	ldr	r2, [r3, #20]
 80037f8:	4b16      	ldr	r3, [pc, #88]	; (8003854 <ConfigureVoltageSourcePin+0x64>)
 80037fa:	2180      	movs	r1, #128	; 0x80
 80037fc:	0309      	lsls	r1, r1, #12
 80037fe:	430a      	orrs	r2, r1
 8003800:	615a      	str	r2, [r3, #20]

    // Configure PC3 as general purpose output
    GPIO_PORT_PCHG->MODER |= GPIO_MODER_MODER3_0;
 8003802:	4b15      	ldr	r3, [pc, #84]	; (8003858 <ConfigureVoltageSourcePin+0x68>)
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	4b14      	ldr	r3, [pc, #80]	; (8003858 <ConfigureVoltageSourcePin+0x68>)
 8003808:	2140      	movs	r1, #64	; 0x40
 800380a:	430a      	orrs	r2, r1
 800380c:	601a      	str	r2, [r3, #0]

    // Configure PC3 as push-pull
    GPIO_PORT_PCHG->OTYPER &= ~(GPIO_OTYPER_OT_3);
 800380e:	4b12      	ldr	r3, [pc, #72]	; (8003858 <ConfigureVoltageSourcePin+0x68>)
 8003810:	685a      	ldr	r2, [r3, #4]
 8003812:	4b11      	ldr	r3, [pc, #68]	; (8003858 <ConfigureVoltageSourcePin+0x68>)
 8003814:	2108      	movs	r1, #8
 8003816:	438a      	bics	r2, r1
 8003818:	605a      	str	r2, [r3, #4]

    // Configure PC1 to high speed
    GPIO_PORT_PCHG->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR3;
 800381a:	4b0f      	ldr	r3, [pc, #60]	; (8003858 <ConfigureVoltageSourcePin+0x68>)
 800381c:	689a      	ldr	r2, [r3, #8]
 800381e:	4b0e      	ldr	r3, [pc, #56]	; (8003858 <ConfigureVoltageSourcePin+0x68>)
 8003820:	21c0      	movs	r1, #192	; 0xc0
 8003822:	430a      	orrs	r2, r1
 8003824:	609a      	str	r2, [r3, #8]

    // Configure PC4 as general purpose output
    GPIO_PORT_PCHG->MODER |= (GPIO_MODER_MODER4_0);
 8003826:	4b0c      	ldr	r3, [pc, #48]	; (8003858 <ConfigureVoltageSourcePin+0x68>)
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	4b0b      	ldr	r3, [pc, #44]	; (8003858 <ConfigureVoltageSourcePin+0x68>)
 800382c:	2180      	movs	r1, #128	; 0x80
 800382e:	0049      	lsls	r1, r1, #1
 8003830:	430a      	orrs	r2, r1
 8003832:	601a      	str	r2, [r3, #0]

    // Configure PC4 as push-pull
    GPIO_PORT_PCHG->OTYPER &= ~(GPIO_OTYPER_OT_4);
 8003834:	4b08      	ldr	r3, [pc, #32]	; (8003858 <ConfigureVoltageSourcePin+0x68>)
 8003836:	685a      	ldr	r2, [r3, #4]
 8003838:	4b07      	ldr	r3, [pc, #28]	; (8003858 <ConfigureVoltageSourcePin+0x68>)
 800383a:	2110      	movs	r1, #16
 800383c:	438a      	bics	r2, r1
 800383e:	605a      	str	r2, [r3, #4]
    // Using a Pull Up Resistor

    // Configure PC4 to high speed
    GPIO_PORT_PCHG->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR4;
 8003840:	4b05      	ldr	r3, [pc, #20]	; (8003858 <ConfigureVoltageSourcePin+0x68>)
 8003842:	689a      	ldr	r2, [r3, #8]
 8003844:	4b04      	ldr	r3, [pc, #16]	; (8003858 <ConfigureVoltageSourcePin+0x68>)
 8003846:	21c0      	movs	r1, #192	; 0xc0
 8003848:	0089      	lsls	r1, r1, #2
 800384a:	430a      	orrs	r2, r1
 800384c:	609a      	str	r2, [r3, #8]
}
 800384e:	46c0      	nop			; (mov r8, r8)
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	40021000 	.word	0x40021000
 8003858:	48000800 	.word	0x48000800

0800385c <adc_init>:

void adc_init(void) {
 800385c:	b580      	push	{r7, lr}
 800385e:	af00      	add	r7, sp, #0
    // Enable the ADC clock
    RCC->APB2ENR |= RCC_APB2ENR_ADCEN;
 8003860:	4b24      	ldr	r3, [pc, #144]	; (80038f4 <adc_init+0x98>)
 8003862:	699a      	ldr	r2, [r3, #24]
 8003864:	4b23      	ldr	r3, [pc, #140]	; (80038f4 <adc_init+0x98>)
 8003866:	2180      	movs	r1, #128	; 0x80
 8003868:	0089      	lsls	r1, r1, #2
 800386a:	430a      	orrs	r2, r1
 800386c:	619a      	str	r2, [r3, #24]

    // Enable the GPIOA clock (assuming you are using PA1 for ADC)
    RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 800386e:	4b21      	ldr	r3, [pc, #132]	; (80038f4 <adc_init+0x98>)
 8003870:	695a      	ldr	r2, [r3, #20]
 8003872:	4b20      	ldr	r3, [pc, #128]	; (80038f4 <adc_init+0x98>)
 8003874:	2180      	movs	r1, #128	; 0x80
 8003876:	0289      	lsls	r1, r1, #10
 8003878:	430a      	orrs	r2, r1
 800387a:	615a      	str	r2, [r3, #20]

    // Configure PA1 as analog input
    GPIOA->MODER |= GPIO_MODER_MODER1; // Analog mode
 800387c:	2390      	movs	r3, #144	; 0x90
 800387e:	05db      	lsls	r3, r3, #23
 8003880:	681a      	ldr	r2, [r3, #0]
 8003882:	2390      	movs	r3, #144	; 0x90
 8003884:	05db      	lsls	r3, r3, #23
 8003886:	210c      	movs	r1, #12
 8003888:	430a      	orrs	r2, r1
 800388a:	601a      	str	r2, [r3, #0]

    // Configure ADC settings
    ADC1->CFGR1 &= ~ADC_CFGR1_RES; // Clear the RES bits for 12-bit resolution
 800388c:	4b1a      	ldr	r3, [pc, #104]	; (80038f8 <adc_init+0x9c>)
 800388e:	68da      	ldr	r2, [r3, #12]
 8003890:	4b19      	ldr	r3, [pc, #100]	; (80038f8 <adc_init+0x9c>)
 8003892:	2118      	movs	r1, #24
 8003894:	438a      	bics	r2, r1
 8003896:	60da      	str	r2, [r3, #12]
    ADC1->CFGR1 &= ~ADC_CFGR1_ALIGN; // Data right-aligned
 8003898:	4b17      	ldr	r3, [pc, #92]	; (80038f8 <adc_init+0x9c>)
 800389a:	68da      	ldr	r2, [r3, #12]
 800389c:	4b16      	ldr	r3, [pc, #88]	; (80038f8 <adc_init+0x9c>)
 800389e:	2120      	movs	r1, #32
 80038a0:	438a      	bics	r2, r1
 80038a2:	60da      	str	r2, [r3, #12]
    ADC1->CFGR1 |= ADC_CFGR1_CONT; // Continuous conversion mode
 80038a4:	4b14      	ldr	r3, [pc, #80]	; (80038f8 <adc_init+0x9c>)
 80038a6:	68da      	ldr	r2, [r3, #12]
 80038a8:	4b13      	ldr	r3, [pc, #76]	; (80038f8 <adc_init+0x9c>)
 80038aa:	2180      	movs	r1, #128	; 0x80
 80038ac:	0189      	lsls	r1, r1, #6
 80038ae:	430a      	orrs	r2, r1
 80038b0:	60da      	str	r2, [r3, #12]
    ADC1->CHSELR &= ~ADC_CHSELR_CHSEL1; // Clear the CHSEL1 bits
 80038b2:	4b11      	ldr	r3, [pc, #68]	; (80038f8 <adc_init+0x9c>)
 80038b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80038b6:	4b10      	ldr	r3, [pc, #64]	; (80038f8 <adc_init+0x9c>)
 80038b8:	2102      	movs	r1, #2
 80038ba:	438a      	bics	r2, r1
 80038bc:	629a      	str	r2, [r3, #40]	; 0x28
    ADC1->CHSELR |= ADC_CHSELR_CHSEL1; // Set the channel number in CHSEL1 bits (Channel 1 for PA1)
 80038be:	4b0e      	ldr	r3, [pc, #56]	; (80038f8 <adc_init+0x9c>)
 80038c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80038c2:	4b0d      	ldr	r3, [pc, #52]	; (80038f8 <adc_init+0x9c>)
 80038c4:	2102      	movs	r1, #2
 80038c6:	430a      	orrs	r2, r1
 80038c8:	629a      	str	r2, [r3, #40]	; 0x28

    // Enable the ADC
    ADC1->CR |= ADC_CR_ADEN;
 80038ca:	4b0b      	ldr	r3, [pc, #44]	; (80038f8 <adc_init+0x9c>)
 80038cc:	689a      	ldr	r2, [r3, #8]
 80038ce:	4b0a      	ldr	r3, [pc, #40]	; (80038f8 <adc_init+0x9c>)
 80038d0:	2101      	movs	r1, #1
 80038d2:	430a      	orrs	r2, r1
 80038d4:	609a      	str	r2, [r3, #8]

    // Wait for ADC to be ready
    while (!(ADC1->ISR & ADC_ISR_ADRDY));
 80038d6:	46c0      	nop			; (mov r8, r8)
 80038d8:	4b07      	ldr	r3, [pc, #28]	; (80038f8 <adc_init+0x9c>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2201      	movs	r2, #1
 80038de:	4013      	ands	r3, r2
 80038e0:	d0fa      	beq.n	80038d8 <adc_init+0x7c>

    // Start the conversion
    ADC1->CR |= ADC_CR_ADSTART;
 80038e2:	4b05      	ldr	r3, [pc, #20]	; (80038f8 <adc_init+0x9c>)
 80038e4:	689a      	ldr	r2, [r3, #8]
 80038e6:	4b04      	ldr	r3, [pc, #16]	; (80038f8 <adc_init+0x9c>)
 80038e8:	2104      	movs	r1, #4
 80038ea:	430a      	orrs	r2, r1
 80038ec:	609a      	str	r2, [r3, #8]
}
 80038ee:	46c0      	nop			; (mov r8, r8)
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	40021000 	.word	0x40021000
 80038f8:	40012400 	.word	0x40012400

080038fc <read_adc>:

uint16_t read_adc(uint8_t channel) {
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b084      	sub	sp, #16
 8003900:	af00      	add	r7, sp, #0
 8003902:	0002      	movs	r2, r0
 8003904:	1dfb      	adds	r3, r7, #7
 8003906:	701a      	strb	r2, [r3, #0]
    // Set the channel in the sequence register
    ADC1->CHSELR = (1 << channel);  // Assuming channel is less than 16
 8003908:	1dfb      	adds	r3, r7, #7
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	2201      	movs	r2, #1
 800390e:	409a      	lsls	r2, r3
 8003910:	4b0c      	ldr	r3, [pc, #48]	; (8003944 <read_adc+0x48>)
 8003912:	629a      	str	r2, [r3, #40]	; 0x28

    // Start the conversion
    ADC1->CR |= ADC_CR_ADSTART;
 8003914:	4b0b      	ldr	r3, [pc, #44]	; (8003944 <read_adc+0x48>)
 8003916:	689a      	ldr	r2, [r3, #8]
 8003918:	4b0a      	ldr	r3, [pc, #40]	; (8003944 <read_adc+0x48>)
 800391a:	2104      	movs	r1, #4
 800391c:	430a      	orrs	r2, r1
 800391e:	609a      	str	r2, [r3, #8]

    // Wait for the end of conversion
    while (!(ADC1->ISR & ADC_ISR_EOC));
 8003920:	46c0      	nop			; (mov r8, r8)
 8003922:	4b08      	ldr	r3, [pc, #32]	; (8003944 <read_adc+0x48>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	2204      	movs	r2, #4
 8003928:	4013      	ands	r3, r2
 800392a:	d0fa      	beq.n	8003922 <read_adc+0x26>

    // Read the converted value
    uint16_t result = ADC1->DR;
 800392c:	4b05      	ldr	r3, [pc, #20]	; (8003944 <read_adc+0x48>)
 800392e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003930:	210e      	movs	r1, #14
 8003932:	187b      	adds	r3, r7, r1
 8003934:	801a      	strh	r2, [r3, #0]

    return result;
 8003936:	187b      	adds	r3, r7, r1
 8003938:	881b      	ldrh	r3, [r3, #0]
}
 800393a:	0018      	movs	r0, r3
 800393c:	46bd      	mov	sp, r7
 800393e:	b004      	add	sp, #16
 8003940:	bd80      	pop	{r7, pc}
 8003942:	46c0      	nop			; (mov r8, r8)
 8003944:	40012400 	.word	0x40012400

08003948 <SysTick_Init>:

void SysTick_Init(uint32_t ticks){
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]

	SysTick->CTRL = 0; // Disable SysTick
 8003950:	4b12      	ldr	r3, [pc, #72]	; (800399c <SysTick_Init+0x54>)
 8003952:	2200      	movs	r2, #0
 8003954:	601a      	str	r2, [r3, #0]

	SysTick->LOAD = ticks-1; // Set Reload Register
 8003956:	4b11      	ldr	r3, [pc, #68]	; (800399c <SysTick_Init+0x54>)
 8003958:	687a      	ldr	r2, [r7, #4]
 800395a:	3a01      	subs	r2, #1
 800395c:	605a      	str	r2, [r3, #4]

	// Setting Interrupt Priority to the highest
	NVIC_SetPriority(SysTick_IRQn, (1<<__NVIC_PRIO_BITS)-1);
 800395e:	2301      	movs	r3, #1
 8003960:	425b      	negs	r3, r3
 8003962:	2103      	movs	r1, #3
 8003964:	0018      	movs	r0, r3
 8003966:	f7ff faa3 	bl	8002eb0 <__NVIC_SetPriority>

	SysTick->VAL = 0; // Reset the SysTick counter value
 800396a:	4b0c      	ldr	r3, [pc, #48]	; (800399c <SysTick_Init+0x54>)
 800396c:	2200      	movs	r2, #0
 800396e:	609a      	str	r2, [r3, #8]

	SysTick->CTRL |= SysTick_CTRL_CLKSOURCE_Msk; // Selecting internal clock source
 8003970:	4b0a      	ldr	r3, [pc, #40]	; (800399c <SysTick_Init+0x54>)
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	4b09      	ldr	r3, [pc, #36]	; (800399c <SysTick_Init+0x54>)
 8003976:	2104      	movs	r1, #4
 8003978:	430a      	orrs	r2, r1
 800397a:	601a      	str	r2, [r3, #0]
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk; // Enabling SysTick exception Request when 0
 800397c:	4b07      	ldr	r3, [pc, #28]	; (800399c <SysTick_Init+0x54>)
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	4b06      	ldr	r3, [pc, #24]	; (800399c <SysTick_Init+0x54>)
 8003982:	2102      	movs	r1, #2
 8003984:	430a      	orrs	r2, r1
 8003986:	601a      	str	r2, [r3, #0]


	SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk; // Enable SysTick
 8003988:	4b04      	ldr	r3, [pc, #16]	; (800399c <SysTick_Init+0x54>)
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	4b03      	ldr	r3, [pc, #12]	; (800399c <SysTick_Init+0x54>)
 800398e:	2101      	movs	r1, #1
 8003990:	430a      	orrs	r2, r1
 8003992:	601a      	str	r2, [r3, #0]
}
 8003994:	46c0      	nop			; (mov r8, r8)
 8003996:	46bd      	mov	sp, r7
 8003998:	b002      	add	sp, #8
 800399a:	bd80      	pop	{r7, pc}
 800399c:	e000e010 	.word	0xe000e010

080039a0 <DelayMSW>:

void DelayMSW(unsigned int time){
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
	for(int i=0; i<=time; i++){
 80039a8:	2300      	movs	r3, #0
 80039aa:	60fb      	str	r3, [r7, #12]
 80039ac:	e009      	b.n	80039c2 <DelayMSW+0x22>
		while ((SysTick->CTRL & 0x00010000) == 0){
 80039ae:	46c0      	nop			; (mov r8, r8)
 80039b0:	4b08      	ldr	r3, [pc, #32]	; (80039d4 <DelayMSW+0x34>)
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	2380      	movs	r3, #128	; 0x80
 80039b6:	025b      	lsls	r3, r3, #9
 80039b8:	4013      	ands	r3, r2
 80039ba:	d0f9      	beq.n	80039b0 <DelayMSW+0x10>
	for(int i=0; i<=time; i++){
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	3301      	adds	r3, #1
 80039c0:	60fb      	str	r3, [r7, #12]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d2f1      	bcs.n	80039ae <DelayMSW+0xe>
				//Wait for 1 millisec.
		}
	}
}
 80039ca:	46c0      	nop			; (mov r8, r8)
 80039cc:	46c0      	nop			; (mov r8, r8)
 80039ce:	46bd      	mov	sp, r7
 80039d0:	b004      	add	sp, #16
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	e000e010 	.word	0xe000e010

080039d8 <SysTick_Handler>:

void SysTick_Handler(void) {
 80039d8:	b580      	push	{r7, lr}
 80039da:	af00      	add	r7, sp, #0

	if (counter == 0xffffffff) {
 80039dc:	4b0c      	ldr	r3, [pc, #48]	; (8003a10 <SysTick_Handler+0x38>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	3301      	adds	r3, #1
 80039e2:	d103      	bne.n	80039ec <SysTick_Handler+0x14>
        counter = 0; // Reset the counter if the maximum value is reached
 80039e4:	4b0a      	ldr	r3, [pc, #40]	; (8003a10 <SysTick_Handler+0x38>)
 80039e6:	2200      	movs	r2, #0
 80039e8:	601a      	str	r2, [r3, #0]
 80039ea:	e004      	b.n	80039f6 <SysTick_Handler+0x1e>
    } else {
        counter++; // Increment the counter
 80039ec:	4b08      	ldr	r3, [pc, #32]	; (8003a10 <SysTick_Handler+0x38>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	1c5a      	adds	r2, r3, #1
 80039f2:	4b07      	ldr	r3, [pc, #28]	; (8003a10 <SysTick_Handler+0x38>)
 80039f4:	601a      	str	r2, [r3, #0]
    }

    if (debounceTimer > 0) {
 80039f6:	4b07      	ldr	r3, [pc, #28]	; (8003a14 <SysTick_Handler+0x3c>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d004      	beq.n	8003a08 <SysTick_Handler+0x30>
        debounceTimer--;
 80039fe:	4b05      	ldr	r3, [pc, #20]	; (8003a14 <SysTick_Handler+0x3c>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	1e5a      	subs	r2, r3, #1
 8003a04:	4b03      	ldr	r3, [pc, #12]	; (8003a14 <SysTick_Handler+0x3c>)
 8003a06:	601a      	str	r2, [r3, #0]
    }

}
 8003a08:	46c0      	nop			; (mov r8, r8)
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	46c0      	nop			; (mov r8, r8)
 8003a10:	2000034c 	.word	0x2000034c
 8003a14:	200004ec 	.word	0x200004ec

08003a18 <Voltage_Print>:

void Voltage_Print(void){ // Debug
 8003a18:	b590      	push	{r4, r7, lr}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
	  uint16_t adcVal = read_adc(ADC_CHANNEL);
 8003a1e:	1dbc      	adds	r4, r7, #6
 8003a20:	2001      	movs	r0, #1
 8003a22:	f7ff ff6b 	bl	80038fc <read_adc>
 8003a26:	0003      	movs	r3, r0
 8003a28:	8023      	strh	r3, [r4, #0]
	  float Vin = adcValtoVolts(adcVal);
 8003a2a:	1dbb      	adds	r3, r7, #6
 8003a2c:	881b      	ldrh	r3, [r3, #0]
 8003a2e:	0018      	movs	r0, r3
 8003a30:	f7ff fdec 	bl	800360c <adcValtoVolts>
 8003a34:	1c03      	adds	r3, r0, #0
 8003a36:	603b      	str	r3, [r7, #0]
	  sprintf(msg2, " Vol = %.3f V ", Vin);
 8003a38:	6838      	ldr	r0, [r7, #0]
 8003a3a:	f7ff f933 	bl	8002ca4 <__aeabi_f2d>
 8003a3e:	0002      	movs	r2, r0
 8003a40:	000b      	movs	r3, r1
 8003a42:	490a      	ldr	r1, [pc, #40]	; (8003a6c <Voltage_Print+0x54>)
 8003a44:	480a      	ldr	r0, [pc, #40]	; (8003a70 <Voltage_Print+0x58>)
 8003a46:	f002 fe89 	bl	800675c <siprintf>
	  printTimestamp();
 8003a4a:	f000 f815 	bl	8003a78 <printTimestamp>
	  HAL_UART_Transmit(&huart2, (uint8_t*)(msg2), strlen(msg2), 200);
 8003a4e:	4b08      	ldr	r3, [pc, #32]	; (8003a70 <Voltage_Print+0x58>)
 8003a50:	0018      	movs	r0, r3
 8003a52:	f7fc fb59 	bl	8000108 <strlen>
 8003a56:	0003      	movs	r3, r0
 8003a58:	b29a      	uxth	r2, r3
 8003a5a:	4905      	ldr	r1, [pc, #20]	; (8003a70 <Voltage_Print+0x58>)
 8003a5c:	4805      	ldr	r0, [pc, #20]	; (8003a74 <Voltage_Print+0x5c>)
 8003a5e:	23c8      	movs	r3, #200	; 0xc8
 8003a60:	f001 fce8 	bl	8005434 <HAL_UART_Transmit>
}
 8003a64:	46c0      	nop			; (mov r8, r8)
 8003a66:	46bd      	mov	sp, r7
 8003a68:	b003      	add	sp, #12
 8003a6a:	bd90      	pop	{r4, r7, pc}
 8003a6c:	08008b68 	.word	0x08008b68
 8003a70:	20000304 	.word	0x20000304
 8003a74:	2000027c 	.word	0x2000027c

08003a78 <printTimestamp>:

void printTimestamp(void) { // Debug
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	af00      	add	r7, sp, #0
	sprintf(msg, " Time = %d ms:", counter);
 8003a7c:	4b0a      	ldr	r3, [pc, #40]	; (8003aa8 <printTimestamp+0x30>)
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	490a      	ldr	r1, [pc, #40]	; (8003aac <printTimestamp+0x34>)
 8003a82:	4b0b      	ldr	r3, [pc, #44]	; (8003ab0 <printTimestamp+0x38>)
 8003a84:	0018      	movs	r0, r3
 8003a86:	f002 fe69 	bl	800675c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)(msg), strlen(msg), 200);
 8003a8a:	4b09      	ldr	r3, [pc, #36]	; (8003ab0 <printTimestamp+0x38>)
 8003a8c:	0018      	movs	r0, r3
 8003a8e:	f7fc fb3b 	bl	8000108 <strlen>
 8003a92:	0003      	movs	r3, r0
 8003a94:	b29a      	uxth	r2, r3
 8003a96:	4906      	ldr	r1, [pc, #24]	; (8003ab0 <printTimestamp+0x38>)
 8003a98:	4806      	ldr	r0, [pc, #24]	; (8003ab4 <printTimestamp+0x3c>)
 8003a9a:	23c8      	movs	r3, #200	; 0xc8
 8003a9c:	f001 fcca 	bl	8005434 <HAL_UART_Transmit>
}
 8003aa0:	46c0      	nop			; (mov r8, r8)
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	46c0      	nop			; (mov r8, r8)
 8003aa8:	2000034c 	.word	0x2000034c
 8003aac:	08008b78 	.word	0x08008b78
 8003ab0:	20000338 	.word	0x20000338
 8003ab4:	2000027c 	.word	0x2000027c

08003ab8 <Average>:

float Average(float array[], int size) {
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b086      	sub	sp, #24
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
    float sum = 0.0;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	617b      	str	r3, [r7, #20]
    float count = 0;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < size; i++) {
 8003aca:	2300      	movs	r3, #0
 8003acc:	60fb      	str	r3, [r7, #12]
 8003ace:	e01f      	b.n	8003b10 <Average+0x58>
        if (array[i] != 0) {
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	18d3      	adds	r3, r2, r3
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2100      	movs	r1, #0
 8003adc:	1c18      	adds	r0, r3, #0
 8003ade:	f7fc fcef 	bl	80004c0 <__aeabi_fcmpeq>
 8003ae2:	1e03      	subs	r3, r0, #0
 8003ae4:	d111      	bne.n	8003b0a <Average+0x52>
            sum += array[i];
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	009b      	lsls	r3, r3, #2
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	18d3      	adds	r3, r2, r3
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	1c19      	adds	r1, r3, #0
 8003af2:	6978      	ldr	r0, [r7, #20]
 8003af4:	f7fc fd12 	bl	800051c <__aeabi_fadd>
 8003af8:	1c03      	adds	r3, r0, #0
 8003afa:	617b      	str	r3, [r7, #20]
            count++;
 8003afc:	21fe      	movs	r1, #254	; 0xfe
 8003afe:	0589      	lsls	r1, r1, #22
 8003b00:	6938      	ldr	r0, [r7, #16]
 8003b02:	f7fc fd0b 	bl	800051c <__aeabi_fadd>
 8003b06:	1c03      	adds	r3, r0, #0
 8003b08:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < size; i++) {
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	3301      	adds	r3, #1
 8003b0e:	60fb      	str	r3, [r7, #12]
 8003b10:	68fa      	ldr	r2, [r7, #12]
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	429a      	cmp	r2, r3
 8003b16:	dbdb      	blt.n	8003ad0 <Average+0x18>
        }
    }
    // Avoid division by zero
    if (count == 0) {
 8003b18:	2100      	movs	r1, #0
 8003b1a:	6938      	ldr	r0, [r7, #16]
 8003b1c:	f7fc fcd0 	bl	80004c0 <__aeabi_fcmpeq>
 8003b20:	1e03      	subs	r3, r0, #0
 8003b22:	d001      	beq.n	8003b28 <Average+0x70>
        return 0.0;
 8003b24:	2300      	movs	r3, #0
 8003b26:	e004      	b.n	8003b32 <Average+0x7a>
    }
    return sum / count;
 8003b28:	6939      	ldr	r1, [r7, #16]
 8003b2a:	6978      	ldr	r0, [r7, #20]
 8003b2c:	f7fc fe96 	bl	800085c <__aeabi_fdiv>
 8003b30:	1c03      	adds	r3, r0, #0
}
 8003b32:	1c18      	adds	r0, r3, #0
 8003b34:	46bd      	mov	sp, r7
 8003b36:	b006      	add	sp, #24
 8003b38:	bd80      	pop	{r7, pc}
	...

08003b3c <supplySenseLoop>:

void supplySenseLoop (void){
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	af00      	add	r7, sp, #0
	  do{
		  sense_V_supply();
 8003b40:	f7ff fcb6 	bl	80034b0 <sense_V_supply>
		  avg_v_supply = Avg_and_remove_outliers_V_Supply();
 8003b44:	f7ff fc3c 	bl	80033c0 <Avg_and_remove_outliers_V_Supply>
 8003b48:	1c02      	adds	r2, r0, #0
 8003b4a:	4b12      	ldr	r3, [pc, #72]	; (8003b94 <supplySenseLoop+0x58>)
 8003b4c:	601a      	str	r2, [r3, #0]

		  V_threshold = 0.9 * avg_v_supply;
 8003b4e:	4b11      	ldr	r3, [pc, #68]	; (8003b94 <supplySenseLoop+0x58>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	1c18      	adds	r0, r3, #0
 8003b54:	f7ff f8a6 	bl	8002ca4 <__aeabi_f2d>
 8003b58:	4a0f      	ldr	r2, [pc, #60]	; (8003b98 <supplySenseLoop+0x5c>)
 8003b5a:	4b10      	ldr	r3, [pc, #64]	; (8003b9c <supplySenseLoop+0x60>)
 8003b5c:	f7fe f9b4 	bl	8001ec8 <__aeabi_dmul>
 8003b60:	0002      	movs	r2, r0
 8003b62:	000b      	movs	r3, r1
 8003b64:	0010      	movs	r0, r2
 8003b66:	0019      	movs	r1, r3
 8003b68:	f7ff f810 	bl	8002b8c <__aeabi_d2iz>
 8003b6c:	0002      	movs	r2, r0
 8003b6e:	4b0c      	ldr	r3, [pc, #48]	; (8003ba0 <supplySenseLoop+0x64>)
 8003b70:	601a      	str	r2, [r3, #0]
		  DelayMSW(50); // Wait for connection to stable
 8003b72:	2032      	movs	r0, #50	; 0x32
 8003b74:	f7ff ff14 	bl	80039a0 <DelayMSW>

	  }while (!(VoltageInRange(avg_v_supply)));
 8003b78:	4b06      	ldr	r3, [pc, #24]	; (8003b94 <supplySenseLoop+0x58>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	1c18      	adds	r0, r3, #0
 8003b7e:	f000 f85d 	bl	8003c3c <VoltageInRange>
 8003b82:	1e03      	subs	r3, r0, #0
 8003b84:	d0dc      	beq.n	8003b40 <supplySenseLoop+0x4>
	  PreChargeRelayCTRL(ON);
 8003b86:	2001      	movs	r0, #1
 8003b88:	f000 f80c 	bl	8003ba4 <PreChargeRelayCTRL>
}
 8003b8c:	46c0      	nop			; (mov r8, r8)
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	46c0      	nop			; (mov r8, r8)
 8003b94:	20000354 	.word	0x20000354
 8003b98:	cccccccd 	.word	0xcccccccd
 8003b9c:	3feccccc 	.word	0x3feccccc
 8003ba0:	20000350 	.word	0x20000350

08003ba4 <PreChargeRelayCTRL>:

void PreChargeRelayCTRL(int state){
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b082      	sub	sp, #8
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
	if (state){
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d006      	beq.n	8003bc0 <PreChargeRelayCTRL+0x1c>
		GPIO_PORT_PCHG->ODR |= GPIO_PIN_PCHG_RELAY; // PreCharge Relay is ON
 8003bb2:	4b08      	ldr	r3, [pc, #32]	; (8003bd4 <PreChargeRelayCTRL+0x30>)
 8003bb4:	695a      	ldr	r2, [r3, #20]
 8003bb6:	4b07      	ldr	r3, [pc, #28]	; (8003bd4 <PreChargeRelayCTRL+0x30>)
 8003bb8:	2110      	movs	r1, #16
 8003bba:	430a      	orrs	r2, r1
 8003bbc:	615a      	str	r2, [r3, #20]
	}else{
		GPIO_PORT_PCHG->ODR &= ~(GPIO_PIN_PCHG_RELAY); // Turn off the precharge relay
	}
}
 8003bbe:	e005      	b.n	8003bcc <PreChargeRelayCTRL+0x28>
		GPIO_PORT_PCHG->ODR &= ~(GPIO_PIN_PCHG_RELAY); // Turn off the precharge relay
 8003bc0:	4b04      	ldr	r3, [pc, #16]	; (8003bd4 <PreChargeRelayCTRL+0x30>)
 8003bc2:	695a      	ldr	r2, [r3, #20]
 8003bc4:	4b03      	ldr	r3, [pc, #12]	; (8003bd4 <PreChargeRelayCTRL+0x30>)
 8003bc6:	2110      	movs	r1, #16
 8003bc8:	438a      	bics	r2, r1
 8003bca:	615a      	str	r2, [r3, #20]
}
 8003bcc:	46c0      	nop			; (mov r8, r8)
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	b002      	add	sp, #8
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	48000800 	.word	0x48000800

08003bd8 <ContactorRelayCTRL>:

void ContactorRelayCTRL(int state){
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
	if (state){
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d006      	beq.n	8003bf4 <ContactorRelayCTRL+0x1c>
		GPIO_PORT_PCHG->ODR |= GPIO_PIN_CONTACTOR_RELAY;  // Turn on the contactor relay
 8003be6:	4b08      	ldr	r3, [pc, #32]	; (8003c08 <ContactorRelayCTRL+0x30>)
 8003be8:	695a      	ldr	r2, [r3, #20]
 8003bea:	4b07      	ldr	r3, [pc, #28]	; (8003c08 <ContactorRelayCTRL+0x30>)
 8003bec:	2108      	movs	r1, #8
 8003bee:	430a      	orrs	r2, r1
 8003bf0:	615a      	str	r2, [r3, #20]
	}else{
		GPIO_PORT_PCHG->ODR &= ~(GPIO_PIN_CONTACTOR_RELAY); // Turn off the Contactor relay
	}
}
 8003bf2:	e005      	b.n	8003c00 <ContactorRelayCTRL+0x28>
		GPIO_PORT_PCHG->ODR &= ~(GPIO_PIN_CONTACTOR_RELAY); // Turn off the Contactor relay
 8003bf4:	4b04      	ldr	r3, [pc, #16]	; (8003c08 <ContactorRelayCTRL+0x30>)
 8003bf6:	695a      	ldr	r2, [r3, #20]
 8003bf8:	4b03      	ldr	r3, [pc, #12]	; (8003c08 <ContactorRelayCTRL+0x30>)
 8003bfa:	2108      	movs	r1, #8
 8003bfc:	438a      	bics	r2, r1
 8003bfe:	615a      	str	r2, [r3, #20]
}
 8003c00:	46c0      	nop			; (mov r8, r8)
 8003c02:	46bd      	mov	sp, r7
 8003c04:	b002      	add	sp, #8
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	48000800 	.word	0x48000800

08003c0c <PreChargeRelayIsON>:

int PreChargeRelayIsON(void){
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b082      	sub	sp, #8
 8003c10:	af00      	add	r7, sp, #0
	int isItON = 0;
 8003c12:	2300      	movs	r3, #0
 8003c14:	607b      	str	r3, [r7, #4]
	if ((GPIO_PORT_PCHG->ODR & GPIO_PIN_PCHG_RELAY)== GPIO_PIN_PCHG_RELAY){
 8003c16:	4b08      	ldr	r3, [pc, #32]	; (8003c38 <PreChargeRelayIsON+0x2c>)
 8003c18:	695b      	ldr	r3, [r3, #20]
 8003c1a:	2210      	movs	r2, #16
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	2b10      	cmp	r3, #16
 8003c20:	d102      	bne.n	8003c28 <PreChargeRelayIsON+0x1c>
		isItON = 1;
 8003c22:	2301      	movs	r3, #1
 8003c24:	607b      	str	r3, [r7, #4]
 8003c26:	e001      	b.n	8003c2c <PreChargeRelayIsON+0x20>
	}else{
		isItON = 0;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	607b      	str	r3, [r7, #4]
	}
	return isItON;
 8003c2c:	687b      	ldr	r3, [r7, #4]
}
 8003c2e:	0018      	movs	r0, r3
 8003c30:	46bd      	mov	sp, r7
 8003c32:	b002      	add	sp, #8
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	46c0      	nop			; (mov r8, r8)
 8003c38:	48000800 	.word	0x48000800

08003c3c <VoltageInRange>:

int VoltageInRange(float Vin){
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
	int isIt = 0;
 8003c44:	2300      	movs	r3, #0
 8003c46:	60fb      	str	r3, [r7, #12]
	if ((Vin >= MIN_SUPPLY_VOLTAGE) && (Vin <= MAX_SUPPLY_VOLTAGE)){
 8003c48:	490a      	ldr	r1, [pc, #40]	; (8003c74 <VoltageInRange+0x38>)
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f7fc fc5c 	bl	8000508 <__aeabi_fcmpge>
 8003c50:	1e03      	subs	r3, r0, #0
 8003c52:	d008      	beq.n	8003c66 <VoltageInRange+0x2a>
 8003c54:	4908      	ldr	r1, [pc, #32]	; (8003c78 <VoltageInRange+0x3c>)
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f7fc fc42 	bl	80004e0 <__aeabi_fcmple>
 8003c5c:	1e03      	subs	r3, r0, #0
 8003c5e:	d002      	beq.n	8003c66 <VoltageInRange+0x2a>
		isIt = 1;
 8003c60:	2301      	movs	r3, #1
 8003c62:	60fb      	str	r3, [r7, #12]
 8003c64:	e001      	b.n	8003c6a <VoltageInRange+0x2e>
	}else{
		isIt = 0;
 8003c66:	2300      	movs	r3, #0
 8003c68:	60fb      	str	r3, [r7, #12]
	}
	return isIt;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
}
 8003c6c:	0018      	movs	r0, r3
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	b004      	add	sp, #16
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	41f00000 	.word	0x41f00000
 8003c78:	42740000 	.word	0x42740000

08003c7c <FrontLightRelayCTRL>:

void FrontLightRelayCTRL(int state){
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b082      	sub	sp, #8
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
	if (state){
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d006      	beq.n	8003c98 <FrontLightRelayCTRL+0x1c>
		GPIO_PORT_CABINLEDS->ODR |= GPIO_PIN_CAB_LIGHT_FRNT_CTRL; // Front CabinLight is ON
 8003c8a:	4b08      	ldr	r3, [pc, #32]	; (8003cac <FrontLightRelayCTRL+0x30>)
 8003c8c:	695a      	ldr	r2, [r3, #20]
 8003c8e:	4b07      	ldr	r3, [pc, #28]	; (8003cac <FrontLightRelayCTRL+0x30>)
 8003c90:	2108      	movs	r1, #8
 8003c92:	430a      	orrs	r2, r1
 8003c94:	615a      	str	r2, [r3, #20]
	}else{
		GPIO_PORT_CABINLEDS->ODR &= ~(GPIO_PIN_CAB_LIGHT_FRNT_CTRL); // Front CabinLight is OFF
	}
}
 8003c96:	e005      	b.n	8003ca4 <FrontLightRelayCTRL+0x28>
		GPIO_PORT_CABINLEDS->ODR &= ~(GPIO_PIN_CAB_LIGHT_FRNT_CTRL); // Front CabinLight is OFF
 8003c98:	4b04      	ldr	r3, [pc, #16]	; (8003cac <FrontLightRelayCTRL+0x30>)
 8003c9a:	695a      	ldr	r2, [r3, #20]
 8003c9c:	4b03      	ldr	r3, [pc, #12]	; (8003cac <FrontLightRelayCTRL+0x30>)
 8003c9e:	2108      	movs	r1, #8
 8003ca0:	438a      	bics	r2, r1
 8003ca2:	615a      	str	r2, [r3, #20]
}
 8003ca4:	46c0      	nop			; (mov r8, r8)
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	b002      	add	sp, #8
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	48000400 	.word	0x48000400

08003cb0 <BackLightRelayCTRL>:

void BackLightRelayCTRL(int state){
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b082      	sub	sp, #8
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
	if (state){
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d006      	beq.n	8003ccc <BackLightRelayCTRL+0x1c>
		GPIO_PORT_CABINLEDS->ODR |= GPIO_PIN_CAB_LIGHT_REAR_CTRL;  // Back CabinLight is ON
 8003cbe:	4b08      	ldr	r3, [pc, #32]	; (8003ce0 <BackLightRelayCTRL+0x30>)
 8003cc0:	695a      	ldr	r2, [r3, #20]
 8003cc2:	4b07      	ldr	r3, [pc, #28]	; (8003ce0 <BackLightRelayCTRL+0x30>)
 8003cc4:	2110      	movs	r1, #16
 8003cc6:	430a      	orrs	r2, r1
 8003cc8:	615a      	str	r2, [r3, #20]
	}else{
		GPIO_PORT_CABINLEDS->ODR &= ~(GPIO_PIN_CAB_LIGHT_REAR_CTRL); // Back CabinLight is OFF
	}
}
 8003cca:	e005      	b.n	8003cd8 <BackLightRelayCTRL+0x28>
		GPIO_PORT_CABINLEDS->ODR &= ~(GPIO_PIN_CAB_LIGHT_REAR_CTRL); // Back CabinLight is OFF
 8003ccc:	4b04      	ldr	r3, [pc, #16]	; (8003ce0 <BackLightRelayCTRL+0x30>)
 8003cce:	695a      	ldr	r2, [r3, #20]
 8003cd0:	4b03      	ldr	r3, [pc, #12]	; (8003ce0 <BackLightRelayCTRL+0x30>)
 8003cd2:	2110      	movs	r1, #16
 8003cd4:	438a      	bics	r2, r1
 8003cd6:	615a      	str	r2, [r3, #20]
}
 8003cd8:	46c0      	nop			; (mov r8, r8)
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	b002      	add	sp, #8
 8003cde:	bd80      	pop	{r7, pc}
 8003ce0:	48000400 	.word	0x48000400

08003ce4 <DickeyLightRelayCTRL>:

void DickeyLightRelayCTRL(int state){
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b082      	sub	sp, #8
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
	if (state){
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d006      	beq.n	8003d00 <DickeyLightRelayCTRL+0x1c>
		GPIO_PORT_CABINLEDS->ODR |= GPIO_PIN_CAB_LIGHT_DICKEY_CTRL;  // Dickey CabinLight is ON
 8003cf2:	4b08      	ldr	r3, [pc, #32]	; (8003d14 <DickeyLightRelayCTRL+0x30>)
 8003cf4:	695a      	ldr	r2, [r3, #20]
 8003cf6:	4b07      	ldr	r3, [pc, #28]	; (8003d14 <DickeyLightRelayCTRL+0x30>)
 8003cf8:	2120      	movs	r1, #32
 8003cfa:	430a      	orrs	r2, r1
 8003cfc:	615a      	str	r2, [r3, #20]
	}else{
		GPIO_PORT_CABINLEDS->ODR &= ~(GPIO_PIN_CAB_LIGHT_DICKEY_CTRL); // Dickey CabinLight is OFF
	}
}
 8003cfe:	e005      	b.n	8003d0c <DickeyLightRelayCTRL+0x28>
		GPIO_PORT_CABINLEDS->ODR &= ~(GPIO_PIN_CAB_LIGHT_DICKEY_CTRL); // Dickey CabinLight is OFF
 8003d00:	4b04      	ldr	r3, [pc, #16]	; (8003d14 <DickeyLightRelayCTRL+0x30>)
 8003d02:	695a      	ldr	r2, [r3, #20]
 8003d04:	4b03      	ldr	r3, [pc, #12]	; (8003d14 <DickeyLightRelayCTRL+0x30>)
 8003d06:	2120      	movs	r1, #32
 8003d08:	438a      	bics	r2, r1
 8003d0a:	615a      	str	r2, [r3, #20]
}
 8003d0c:	46c0      	nop			; (mov r8, r8)
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	b002      	add	sp, #8
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	48000400 	.word	0x48000400

08003d18 <BuzzerCTRL>:

void BuzzerCTRL(int state){
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b082      	sub	sp, #8
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
	if (state){
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d006      	beq.n	8003d34 <BuzzerCTRL+0x1c>
		GPIO_PORT_BUZZER->ODR |= GPIO_PIN_BUZZER_CTRL;  // Buzzer is ON
 8003d26:	4b08      	ldr	r3, [pc, #32]	; (8003d48 <BuzzerCTRL+0x30>)
 8003d28:	695a      	ldr	r2, [r3, #20]
 8003d2a:	4b07      	ldr	r3, [pc, #28]	; (8003d48 <BuzzerCTRL+0x30>)
 8003d2c:	2104      	movs	r1, #4
 8003d2e:	430a      	orrs	r2, r1
 8003d30:	615a      	str	r2, [r3, #20]
	}else{
		GPIO_PORT_BUZZER->ODR &= ~(GPIO_PIN_BUZZER_CTRL); // Buzzer is OFF
	}
}
 8003d32:	e005      	b.n	8003d40 <BuzzerCTRL+0x28>
		GPIO_PORT_BUZZER->ODR &= ~(GPIO_PIN_BUZZER_CTRL); // Buzzer is OFF
 8003d34:	4b04      	ldr	r3, [pc, #16]	; (8003d48 <BuzzerCTRL+0x30>)
 8003d36:	695a      	ldr	r2, [r3, #20]
 8003d38:	4b03      	ldr	r3, [pc, #12]	; (8003d48 <BuzzerCTRL+0x30>)
 8003d3a:	2104      	movs	r1, #4
 8003d3c:	438a      	bics	r2, r1
 8003d3e:	615a      	str	r2, [r3, #20]
}
 8003d40:	46c0      	nop			; (mov r8, r8)
 8003d42:	46bd      	mov	sp, r7
 8003d44:	b002      	add	sp, #8
 8003d46:	bd80      	pop	{r7, pc}
 8003d48:	48000400 	.word	0x48000400

08003d4c <BuzzerDriver>:

void BuzzerDriver(void){
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	af00      	add	r7, sp, #0
	if (Check_Front_Door_Switches()||Check_Rear_Door_Switches()||Check_Dickey_Door_Switch()){
 8003d50:	f000 f88e 	bl	8003e70 <Check_Front_Door_Switches>
 8003d54:	1e03      	subs	r3, r0, #0
 8003d56:	d107      	bne.n	8003d68 <BuzzerDriver+0x1c>
 8003d58:	f000 f8be 	bl	8003ed8 <Check_Rear_Door_Switches>
 8003d5c:	1e03      	subs	r3, r0, #0
 8003d5e:	d103      	bne.n	8003d68 <BuzzerDriver+0x1c>
 8003d60:	f000 f8f0 	bl	8003f44 <Check_Dickey_Door_Switch>
 8003d64:	1e03      	subs	r3, r0, #0
 8003d66:	d003      	beq.n	8003d70 <BuzzerDriver+0x24>
		BuzzerCTRL(ON);
 8003d68:	2001      	movs	r0, #1
 8003d6a:	f7ff ffd5 	bl	8003d18 <BuzzerCTRL>
 8003d6e:	e003      	b.n	8003d78 <BuzzerDriver+0x2c>
	}else{
		BuzzerCTRL(OFF);
 8003d70:	2000      	movs	r0, #0
 8003d72:	f7ff ffd1 	bl	8003d18 <BuzzerCTRL>
	}
}
 8003d76:	46c0      	nop			; (mov r8, r8)
 8003d78:	46c0      	nop			; (mov r8, r8)
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}
	...

08003d80 <ConfigureOutputPins>:

void ConfigureOutputPins(void){
 8003d80:	b580      	push	{r7, lr}
 8003d82:	af00      	add	r7, sp, #0

	// Enable clock for GPIO Port B and C
    RCC->AHBENR |= RCC_AHBENR_GPIOBEN | RCC_AHBENR_GPIOCEN;
 8003d84:	4b17      	ldr	r3, [pc, #92]	; (8003de4 <ConfigureOutputPins+0x64>)
 8003d86:	695a      	ldr	r2, [r3, #20]
 8003d88:	4b16      	ldr	r3, [pc, #88]	; (8003de4 <ConfigureOutputPins+0x64>)
 8003d8a:	21c0      	movs	r1, #192	; 0xc0
 8003d8c:	0309      	lsls	r1, r1, #12
 8003d8e:	430a      	orrs	r2, r1
 8003d90:	615a      	str	r2, [r3, #20]

    // Configure pins PB3, PB4, PB5 output
    GPIO_PORT_CABINLEDS->MODER |= GPIO_MODER_MODER3_0 | GPIO_MODER_MODER4_0 | GPIO_MODER_MODER5_0;
 8003d92:	4b15      	ldr	r3, [pc, #84]	; (8003de8 <ConfigureOutputPins+0x68>)
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	4b14      	ldr	r3, [pc, #80]	; (8003de8 <ConfigureOutputPins+0x68>)
 8003d98:	21a8      	movs	r1, #168	; 0xa8
 8003d9a:	00c9      	lsls	r1, r1, #3
 8003d9c:	430a      	orrs	r2, r1
 8003d9e:	601a      	str	r2, [r3, #0]

    // Configure pins PC3, PC4, PC15 as high-speed output
    GPIO_PORT_CABINLEDS->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR3 | GPIO_OSPEEDER_OSPEEDR4 | GPIO_OSPEEDER_OSPEEDR5;
 8003da0:	4b11      	ldr	r3, [pc, #68]	; (8003de8 <ConfigureOutputPins+0x68>)
 8003da2:	689a      	ldr	r2, [r3, #8]
 8003da4:	4b10      	ldr	r3, [pc, #64]	; (8003de8 <ConfigureOutputPins+0x68>)
 8003da6:	21fc      	movs	r1, #252	; 0xfc
 8003da8:	0109      	lsls	r1, r1, #4
 8003daa:	430a      	orrs	r2, r1
 8003dac:	609a      	str	r2, [r3, #8]

    // Set pins PB3, PB4, PB5 as push-pull
    GPIO_PORT_CABINLEDS->OTYPER &= ~(GPIO_OTYPER_OT_3 | GPIO_OTYPER_OT_4 | GPIO_OTYPER_OT_5);
 8003dae:	4b0e      	ldr	r3, [pc, #56]	; (8003de8 <ConfigureOutputPins+0x68>)
 8003db0:	685a      	ldr	r2, [r3, #4]
 8003db2:	4b0d      	ldr	r3, [pc, #52]	; (8003de8 <ConfigureOutputPins+0x68>)
 8003db4:	2138      	movs	r1, #56	; 0x38
 8003db6:	438a      	bics	r2, r1
 8003db8:	605a      	str	r2, [r3, #4]

    // Configure pin PB2 output
    GPIO_PORT_BUZZER->MODER |= GPIO_MODER_MODER2_0;
 8003dba:	4b0b      	ldr	r3, [pc, #44]	; (8003de8 <ConfigureOutputPins+0x68>)
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	4b0a      	ldr	r3, [pc, #40]	; (8003de8 <ConfigureOutputPins+0x68>)
 8003dc0:	2110      	movs	r1, #16
 8003dc2:	430a      	orrs	r2, r1
 8003dc4:	601a      	str	r2, [r3, #0]

    // Configure pin PB2 as high-speed output
    GPIO_PORT_BUZZER->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR2;
 8003dc6:	4b08      	ldr	r3, [pc, #32]	; (8003de8 <ConfigureOutputPins+0x68>)
 8003dc8:	689a      	ldr	r2, [r3, #8]
 8003dca:	4b07      	ldr	r3, [pc, #28]	; (8003de8 <ConfigureOutputPins+0x68>)
 8003dcc:	2130      	movs	r1, #48	; 0x30
 8003dce:	430a      	orrs	r2, r1
 8003dd0:	609a      	str	r2, [r3, #8]

    // Set pin PB2 as push-pull
    GPIO_PORT_BUZZER->OTYPER &= ~GPIO_OTYPER_OT_2;
 8003dd2:	4b05      	ldr	r3, [pc, #20]	; (8003de8 <ConfigureOutputPins+0x68>)
 8003dd4:	685a      	ldr	r2, [r3, #4]
 8003dd6:	4b04      	ldr	r3, [pc, #16]	; (8003de8 <ConfigureOutputPins+0x68>)
 8003dd8:	2104      	movs	r1, #4
 8003dda:	438a      	bics	r2, r1
 8003ddc:	605a      	str	r2, [r3, #4]
}
 8003dde:	46c0      	nop			; (mov r8, r8)
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}
 8003de4:	40021000 	.word	0x40021000
 8003de8:	48000400 	.word	0x48000400

08003dec <ConfigureInputPins>:

void ConfigureInputPins(void){
 8003dec:	b580      	push	{r7, lr}
 8003dee:	af00      	add	r7, sp, #0
    // Enable clock for GPIO Port A and Port B
    RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOBEN;
 8003df0:	4b19      	ldr	r3, [pc, #100]	; (8003e58 <ConfigureInputPins+0x6c>)
 8003df2:	695a      	ldr	r2, [r3, #20]
 8003df4:	4b18      	ldr	r3, [pc, #96]	; (8003e58 <ConfigureInputPins+0x6c>)
 8003df6:	21c0      	movs	r1, #192	; 0xc0
 8003df8:	02c9      	lsls	r1, r1, #11
 8003dfa:	430a      	orrs	r2, r1
 8003dfc:	615a      	str	r2, [r3, #20]

    // Configure PA4, PA5, PA8, PA15 as digital input with internal pull-up for Front Right/Left and Back  Right/Left Switch
    GPIOA->MODER &= ~(GPIO_MODER_MODER4 | GPIO_MODER_MODER5 | GPIO_MODER_MODER8 | GPIO_MODER_MODER15); // Clear bits
 8003dfe:	2390      	movs	r3, #144	; 0x90
 8003e00:	05db      	lsls	r3, r3, #23
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	2390      	movs	r3, #144	; 0x90
 8003e06:	05db      	lsls	r3, r3, #23
 8003e08:	4914      	ldr	r1, [pc, #80]	; (8003e5c <ConfigureInputPins+0x70>)
 8003e0a:	400a      	ands	r2, r1
 8003e0c:	601a      	str	r2, [r3, #0]
    GPIOA->PUPDR |= GPIO_PUPDR_PUPDR4_0 | GPIO_PUPDR_PUPDR5_0 | GPIO_PUPDR_PUPDR8_0 | GPIO_PUPDR_PUPDR15_0; // Set pull-up
 8003e0e:	2390      	movs	r3, #144	; 0x90
 8003e10:	05db      	lsls	r3, r3, #23
 8003e12:	68da      	ldr	r2, [r3, #12]
 8003e14:	2390      	movs	r3, #144	; 0x90
 8003e16:	05db      	lsls	r3, r3, #23
 8003e18:	4911      	ldr	r1, [pc, #68]	; (8003e60 <ConfigureInputPins+0x74>)
 8003e1a:	430a      	orrs	r2, r1
 8003e1c:	60da      	str	r2, [r3, #12]

    // Configure PB6 and PB8 as digital input with internal pull-up for Dickey Switch and Cab_ON_Signal
    GPIOB->MODER &= ~(GPIO_MODER_MODER6 | GPIO_MODER_MODER8); // Clear bits
 8003e1e:	4b11      	ldr	r3, [pc, #68]	; (8003e64 <ConfigureInputPins+0x78>)
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	4b10      	ldr	r3, [pc, #64]	; (8003e64 <ConfigureInputPins+0x78>)
 8003e24:	4910      	ldr	r1, [pc, #64]	; (8003e68 <ConfigureInputPins+0x7c>)
 8003e26:	400a      	ands	r2, r1
 8003e28:	601a      	str	r2, [r3, #0]
    GPIOB->PUPDR |= (GPIO_PUPDR_PUPDR6_0 | GPIO_PUPDR_PUPDR8_0); // Set pull-up
 8003e2a:	4b0e      	ldr	r3, [pc, #56]	; (8003e64 <ConfigureInputPins+0x78>)
 8003e2c:	68da      	ldr	r2, [r3, #12]
 8003e2e:	4b0d      	ldr	r3, [pc, #52]	; (8003e64 <ConfigureInputPins+0x78>)
 8003e30:	2188      	movs	r1, #136	; 0x88
 8003e32:	0249      	lsls	r1, r1, #9
 8003e34:	430a      	orrs	r2, r1
 8003e36:	60da      	str	r2, [r3, #12]

    // Configure PB7  as digital input with internal pull-down for Motor Drive Input
    GPIOB->MODER &= ~GPIO_MODER_MODER7; // Clear bits
 8003e38:	4b0a      	ldr	r3, [pc, #40]	; (8003e64 <ConfigureInputPins+0x78>)
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	4b09      	ldr	r3, [pc, #36]	; (8003e64 <ConfigureInputPins+0x78>)
 8003e3e:	490b      	ldr	r1, [pc, #44]	; (8003e6c <ConfigureInputPins+0x80>)
 8003e40:	400a      	ands	r2, r1
 8003e42:	601a      	str	r2, [r3, #0]
    GPIOB->PUPDR |= GPIO_PUPDR_PUPDR7_1 ; // Set pull-down
 8003e44:	4b07      	ldr	r3, [pc, #28]	; (8003e64 <ConfigureInputPins+0x78>)
 8003e46:	68da      	ldr	r2, [r3, #12]
 8003e48:	4b06      	ldr	r3, [pc, #24]	; (8003e64 <ConfigureInputPins+0x78>)
 8003e4a:	2180      	movs	r1, #128	; 0x80
 8003e4c:	0209      	lsls	r1, r1, #8
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	60da      	str	r2, [r3, #12]
}
 8003e52:	46c0      	nop			; (mov r8, r8)
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	40021000 	.word	0x40021000
 8003e5c:	3ffcf0ff 	.word	0x3ffcf0ff
 8003e60:	40010500 	.word	0x40010500
 8003e64:	48000400 	.word	0x48000400
 8003e68:	fffccfff 	.word	0xfffccfff
 8003e6c:	ffff3fff 	.word	0xffff3fff

08003e70 <Check_Front_Door_Switches>:

int Check_Front_Door_Switches(void){
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b086      	sub	sp, #24
 8003e74:	af00      	add	r7, sp, #0
    int state = 0;
 8003e76:	2300      	movs	r3, #0
 8003e78:	617b      	str	r3, [r7, #20]
    int frontLeftSwitch = GPIO_PORT_DOORSWITCHES->IDR & GPIO_PIN_CAB_DOOR_SW_FRNT_L;
 8003e7a:	2390      	movs	r3, #144	; 0x90
 8003e7c:	05db      	lsls	r3, r3, #23
 8003e7e:	691b      	ldr	r3, [r3, #16]
 8003e80:	001a      	movs	r2, r3
 8003e82:	2320      	movs	r3, #32
 8003e84:	4013      	ands	r3, r2
 8003e86:	613b      	str	r3, [r7, #16]
    int frontRightSwitch = GPIO_PORT_DOORSWITCHES->IDR & GPIO_PIN_CAB_DOOR_SW_FRNT_R;
 8003e88:	2390      	movs	r3, #144	; 0x90
 8003e8a:	05db      	lsls	r3, r3, #23
 8003e8c:	691b      	ldr	r3, [r3, #16]
 8003e8e:	001a      	movs	r2, r3
 8003e90:	2310      	movs	r3, #16
 8003e92:	4013      	ands	r3, r2
 8003e94:	60fb      	str	r3, [r7, #12]

    if (frontLeftSwitch == 0 || frontRightSwitch == 0) {
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d002      	beq.n	8003ea2 <Check_Front_Door_Switches+0x32>
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d115      	bne.n	8003ece <Check_Front_Door_Switches+0x5e>
        int frontLeftDebounced = debounceSwitch(frontLeftSwitch);
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	0018      	movs	r0, r3
 8003ea8:	f7ff fa0e 	bl	80032c8 <debounceSwitch>
 8003eac:	0003      	movs	r3, r0
 8003eae:	60bb      	str	r3, [r7, #8]
        int frontRightDebounced = debounceSwitch(frontRightSwitch);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	0018      	movs	r0, r3
 8003eb6:	f7ff fa07 	bl	80032c8 <debounceSwitch>
 8003eba:	0003      	movs	r3, r0
 8003ebc:	607b      	str	r3, [r7, #4]

        if (frontLeftDebounced == 0 || frontRightDebounced == 0) {
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d002      	beq.n	8003eca <Check_Front_Door_Switches+0x5a>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d101      	bne.n	8003ece <Check_Front_Door_Switches+0x5e>
            state = 1;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	617b      	str	r3, [r7, #20]
        }
    }

    return state;
 8003ece:	697b      	ldr	r3, [r7, #20]
}
 8003ed0:	0018      	movs	r0, r3
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	b006      	add	sp, #24
 8003ed6:	bd80      	pop	{r7, pc}

08003ed8 <Check_Rear_Door_Switches>:

int Check_Rear_Door_Switches(void){
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b086      	sub	sp, #24
 8003edc:	af00      	add	r7, sp, #0
    int state = 0;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	617b      	str	r3, [r7, #20]
    int rearLeftSwitch = GPIO_PORT_DOORSWITCHES->IDR & GPIO_PIN_CAB_DOOR_SW_REAR_L;
 8003ee2:	2390      	movs	r3, #144	; 0x90
 8003ee4:	05db      	lsls	r3, r3, #23
 8003ee6:	691b      	ldr	r3, [r3, #16]
 8003ee8:	001a      	movs	r2, r3
 8003eea:	2380      	movs	r3, #128	; 0x80
 8003eec:	021b      	lsls	r3, r3, #8
 8003eee:	4013      	ands	r3, r2
 8003ef0:	613b      	str	r3, [r7, #16]
    int rearRightSwitch = GPIO_PORT_DOORSWITCHES->IDR & GPIO_PIN_CAB_DOOR_SW_REAR_R;
 8003ef2:	2390      	movs	r3, #144	; 0x90
 8003ef4:	05db      	lsls	r3, r3, #23
 8003ef6:	691b      	ldr	r3, [r3, #16]
 8003ef8:	001a      	movs	r2, r3
 8003efa:	2380      	movs	r3, #128	; 0x80
 8003efc:	005b      	lsls	r3, r3, #1
 8003efe:	4013      	ands	r3, r2
 8003f00:	60fb      	str	r3, [r7, #12]

    if (rearLeftSwitch == 0 || rearRightSwitch == 0) {
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d002      	beq.n	8003f0e <Check_Rear_Door_Switches+0x36>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d115      	bne.n	8003f3a <Check_Rear_Door_Switches+0x62>
        int rearLeftDebounced = debounceSwitch(rearLeftSwitch);
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	b29b      	uxth	r3, r3
 8003f12:	0018      	movs	r0, r3
 8003f14:	f7ff f9d8 	bl	80032c8 <debounceSwitch>
 8003f18:	0003      	movs	r3, r0
 8003f1a:	60bb      	str	r3, [r7, #8]
        int rearRightDebounced = debounceSwitch(rearRightSwitch);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	0018      	movs	r0, r3
 8003f22:	f7ff f9d1 	bl	80032c8 <debounceSwitch>
 8003f26:	0003      	movs	r3, r0
 8003f28:	607b      	str	r3, [r7, #4]

        if (rearLeftDebounced == 0 || rearRightDebounced == 0) {
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d002      	beq.n	8003f36 <Check_Rear_Door_Switches+0x5e>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d101      	bne.n	8003f3a <Check_Rear_Door_Switches+0x62>
            state = 1;
 8003f36:	2301      	movs	r3, #1
 8003f38:	617b      	str	r3, [r7, #20]
        }
    }

    return state;
 8003f3a:	697b      	ldr	r3, [r7, #20]
}
 8003f3c:	0018      	movs	r0, r3
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	b006      	add	sp, #24
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <Check_Dickey_Door_Switch>:

int Check_Dickey_Door_Switch(void){
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
    int state = 0;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	60fb      	str	r3, [r7, #12]
    int dickeySwitch = GPIO_PORT_DICKEYSWITCH->IDR & GPIO_PIN_CAB_DOOR_SW_DICKEY;
 8003f4e:	4b0d      	ldr	r3, [pc, #52]	; (8003f84 <Check_Dickey_Door_Switch+0x40>)
 8003f50:	691b      	ldr	r3, [r3, #16]
 8003f52:	001a      	movs	r2, r3
 8003f54:	2340      	movs	r3, #64	; 0x40
 8003f56:	4013      	ands	r3, r2
 8003f58:	60bb      	str	r3, [r7, #8]

    if (dickeySwitch == 0) {
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d10b      	bne.n	8003f78 <Check_Dickey_Door_Switch+0x34>
        int dickeyDebounced = debounceSwitch(dickeySwitch);
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	0018      	movs	r0, r3
 8003f66:	f7ff f9af 	bl	80032c8 <debounceSwitch>
 8003f6a:	0003      	movs	r3, r0
 8003f6c:	607b      	str	r3, [r7, #4]
        if (dickeyDebounced == 0) {
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d101      	bne.n	8003f78 <Check_Dickey_Door_Switch+0x34>
            state = 1;
 8003f74:	2301      	movs	r3, #1
 8003f76:	60fb      	str	r3, [r7, #12]
        }
    }

    return state;
 8003f78:	68fb      	ldr	r3, [r7, #12]
}
 8003f7a:	0018      	movs	r0, r3
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	b004      	add	sp, #16
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	46c0      	nop			; (mov r8, r8)
 8003f84:	48000400 	.word	0x48000400

08003f88 <Check_Motor_Drive_Signal>:

int Check_Motor_Drive_Signal(void){
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	af00      	add	r7, sp, #0
	if (((GPIO_PORT_MOTORDRIVE->IDR & GPIO_PIN_MOTORDRIVE_SIGNAL) != 0)){
 8003f8c:	4b05      	ldr	r3, [pc, #20]	; (8003fa4 <Check_Motor_Drive_Signal+0x1c>)
 8003f8e:	691b      	ldr	r3, [r3, #16]
 8003f90:	2280      	movs	r2, #128	; 0x80
 8003f92:	4013      	ands	r3, r2
 8003f94:	d001      	beq.n	8003f9a <Check_Motor_Drive_Signal+0x12>
		return 1;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e000      	b.n	8003f9c <Check_Motor_Drive_Signal+0x14>
	}else{
		return 0;
 8003f9a:	2300      	movs	r3, #0
	}
}
 8003f9c:	0018      	movs	r0, r3
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	46c0      	nop			; (mov r8, r8)
 8003fa4:	48000400 	.word	0x48000400

08003fa8 <Check_Cab_On_Door_Signal>:

int Check_Cab_On_Door_Signal(void){
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	af00      	add	r7, sp, #0
	if (((GPIO_PORT_CAB_ON_DOOR->IDR & GPIO_PIN_CAB_ON_DOOR_SIGNAL) != 0)){
 8003fac:	4b05      	ldr	r3, [pc, #20]	; (8003fc4 <Check_Cab_On_Door_Signal+0x1c>)
 8003fae:	691a      	ldr	r2, [r3, #16]
 8003fb0:	2380      	movs	r3, #128	; 0x80
 8003fb2:	005b      	lsls	r3, r3, #1
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	d001      	beq.n	8003fbc <Check_Cab_On_Door_Signal+0x14>
		return 0;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	e000      	b.n	8003fbe <Check_Cab_On_Door_Signal+0x16>
	}else{
		return 1;
 8003fbc:	2301      	movs	r3, #1
	}
}
 8003fbe:	0018      	movs	r0, r3
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}
 8003fc4:	48000400 	.word	0x48000400

08003fc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003fcc:	b672      	cpsid	i
}
 8003fce:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003fd0:	e7fe      	b.n	8003fd0 <Error_Handler+0x8>
	...

08003fd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b082      	sub	sp, #8
 8003fd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fda:	4b0f      	ldr	r3, [pc, #60]	; (8004018 <HAL_MspInit+0x44>)
 8003fdc:	699a      	ldr	r2, [r3, #24]
 8003fde:	4b0e      	ldr	r3, [pc, #56]	; (8004018 <HAL_MspInit+0x44>)
 8003fe0:	2101      	movs	r1, #1
 8003fe2:	430a      	orrs	r2, r1
 8003fe4:	619a      	str	r2, [r3, #24]
 8003fe6:	4b0c      	ldr	r3, [pc, #48]	; (8004018 <HAL_MspInit+0x44>)
 8003fe8:	699b      	ldr	r3, [r3, #24]
 8003fea:	2201      	movs	r2, #1
 8003fec:	4013      	ands	r3, r2
 8003fee:	607b      	str	r3, [r7, #4]
 8003ff0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003ff2:	4b09      	ldr	r3, [pc, #36]	; (8004018 <HAL_MspInit+0x44>)
 8003ff4:	69da      	ldr	r2, [r3, #28]
 8003ff6:	4b08      	ldr	r3, [pc, #32]	; (8004018 <HAL_MspInit+0x44>)
 8003ff8:	2180      	movs	r1, #128	; 0x80
 8003ffa:	0549      	lsls	r1, r1, #21
 8003ffc:	430a      	orrs	r2, r1
 8003ffe:	61da      	str	r2, [r3, #28]
 8004000:	4b05      	ldr	r3, [pc, #20]	; (8004018 <HAL_MspInit+0x44>)
 8004002:	69da      	ldr	r2, [r3, #28]
 8004004:	2380      	movs	r3, #128	; 0x80
 8004006:	055b      	lsls	r3, r3, #21
 8004008:	4013      	ands	r3, r2
 800400a:	603b      	str	r3, [r7, #0]
 800400c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800400e:	46c0      	nop			; (mov r8, r8)
 8004010:	46bd      	mov	sp, r7
 8004012:	b002      	add	sp, #8
 8004014:	bd80      	pop	{r7, pc}
 8004016:	46c0      	nop			; (mov r8, r8)
 8004018:	40021000 	.word	0x40021000

0800401c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800401c:	b590      	push	{r4, r7, lr}
 800401e:	b08b      	sub	sp, #44	; 0x2c
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004024:	2414      	movs	r4, #20
 8004026:	193b      	adds	r3, r7, r4
 8004028:	0018      	movs	r0, r3
 800402a:	2314      	movs	r3, #20
 800402c:	001a      	movs	r2, r3
 800402e:	2100      	movs	r1, #0
 8004030:	f002 fc00 	bl	8006834 <memset>
  if(huart->Instance==USART2)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a1c      	ldr	r2, [pc, #112]	; (80040ac <HAL_UART_MspInit+0x90>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d132      	bne.n	80040a4 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800403e:	4b1c      	ldr	r3, [pc, #112]	; (80040b0 <HAL_UART_MspInit+0x94>)
 8004040:	69da      	ldr	r2, [r3, #28]
 8004042:	4b1b      	ldr	r3, [pc, #108]	; (80040b0 <HAL_UART_MspInit+0x94>)
 8004044:	2180      	movs	r1, #128	; 0x80
 8004046:	0289      	lsls	r1, r1, #10
 8004048:	430a      	orrs	r2, r1
 800404a:	61da      	str	r2, [r3, #28]
 800404c:	4b18      	ldr	r3, [pc, #96]	; (80040b0 <HAL_UART_MspInit+0x94>)
 800404e:	69da      	ldr	r2, [r3, #28]
 8004050:	2380      	movs	r3, #128	; 0x80
 8004052:	029b      	lsls	r3, r3, #10
 8004054:	4013      	ands	r3, r2
 8004056:	613b      	str	r3, [r7, #16]
 8004058:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800405a:	4b15      	ldr	r3, [pc, #84]	; (80040b0 <HAL_UART_MspInit+0x94>)
 800405c:	695a      	ldr	r2, [r3, #20]
 800405e:	4b14      	ldr	r3, [pc, #80]	; (80040b0 <HAL_UART_MspInit+0x94>)
 8004060:	2180      	movs	r1, #128	; 0x80
 8004062:	0289      	lsls	r1, r1, #10
 8004064:	430a      	orrs	r2, r1
 8004066:	615a      	str	r2, [r3, #20]
 8004068:	4b11      	ldr	r3, [pc, #68]	; (80040b0 <HAL_UART_MspInit+0x94>)
 800406a:	695a      	ldr	r2, [r3, #20]
 800406c:	2380      	movs	r3, #128	; 0x80
 800406e:	029b      	lsls	r3, r3, #10
 8004070:	4013      	ands	r3, r2
 8004072:	60fb      	str	r3, [r7, #12]
 8004074:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004076:	0021      	movs	r1, r4
 8004078:	187b      	adds	r3, r7, r1
 800407a:	220c      	movs	r2, #12
 800407c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800407e:	187b      	adds	r3, r7, r1
 8004080:	2202      	movs	r2, #2
 8004082:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004084:	187b      	adds	r3, r7, r1
 8004086:	2200      	movs	r2, #0
 8004088:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800408a:	187b      	adds	r3, r7, r1
 800408c:	2203      	movs	r2, #3
 800408e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8004090:	187b      	adds	r3, r7, r1
 8004092:	2201      	movs	r2, #1
 8004094:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004096:	187a      	adds	r2, r7, r1
 8004098:	2390      	movs	r3, #144	; 0x90
 800409a:	05db      	lsls	r3, r3, #23
 800409c:	0011      	movs	r1, r2
 800409e:	0018      	movs	r0, r3
 80040a0:	f000 fa0c 	bl	80044bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80040a4:	46c0      	nop			; (mov r8, r8)
 80040a6:	46bd      	mov	sp, r7
 80040a8:	b00b      	add	sp, #44	; 0x2c
 80040aa:	bd90      	pop	{r4, r7, pc}
 80040ac:	40004400 	.word	0x40004400
 80040b0:	40021000 	.word	0x40021000

080040b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80040b8:	e7fe      	b.n	80040b8 <NMI_Handler+0x4>

080040ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80040ba:	b580      	push	{r7, lr}
 80040bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80040be:	e7fe      	b.n	80040be <HardFault_Handler+0x4>

080040c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80040c4:	46c0      	nop			; (mov r8, r8)
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}

080040ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80040ca:	b580      	push	{r7, lr}
 80040cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80040ce:	46c0      	nop			; (mov r8, r8)
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}

080040d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	af00      	add	r7, sp, #0
  return 1;
 80040d8:	2301      	movs	r3, #1
}
 80040da:	0018      	movs	r0, r3
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}

080040e0 <_kill>:

int _kill(int pid, int sig)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b082      	sub	sp, #8
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80040ea:	f002 fbfd 	bl	80068e8 <__errno>
 80040ee:	0003      	movs	r3, r0
 80040f0:	2216      	movs	r2, #22
 80040f2:	601a      	str	r2, [r3, #0]
  return -1;
 80040f4:	2301      	movs	r3, #1
 80040f6:	425b      	negs	r3, r3
}
 80040f8:	0018      	movs	r0, r3
 80040fa:	46bd      	mov	sp, r7
 80040fc:	b002      	add	sp, #8
 80040fe:	bd80      	pop	{r7, pc}

08004100 <_exit>:

void _exit (int status)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004108:	2301      	movs	r3, #1
 800410a:	425a      	negs	r2, r3
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	0011      	movs	r1, r2
 8004110:	0018      	movs	r0, r3
 8004112:	f7ff ffe5 	bl	80040e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004116:	e7fe      	b.n	8004116 <_exit+0x16>

08004118 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b086      	sub	sp, #24
 800411c:	af00      	add	r7, sp, #0
 800411e:	60f8      	str	r0, [r7, #12]
 8004120:	60b9      	str	r1, [r7, #8]
 8004122:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004124:	2300      	movs	r3, #0
 8004126:	617b      	str	r3, [r7, #20]
 8004128:	e00a      	b.n	8004140 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800412a:	e000      	b.n	800412e <_read+0x16>
 800412c:	bf00      	nop
 800412e:	0001      	movs	r1, r0
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	1c5a      	adds	r2, r3, #1
 8004134:	60ba      	str	r2, [r7, #8]
 8004136:	b2ca      	uxtb	r2, r1
 8004138:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	3301      	adds	r3, #1
 800413e:	617b      	str	r3, [r7, #20]
 8004140:	697a      	ldr	r2, [r7, #20]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	429a      	cmp	r2, r3
 8004146:	dbf0      	blt.n	800412a <_read+0x12>
  }

  return len;
 8004148:	687b      	ldr	r3, [r7, #4]
}
 800414a:	0018      	movs	r0, r3
 800414c:	46bd      	mov	sp, r7
 800414e:	b006      	add	sp, #24
 8004150:	bd80      	pop	{r7, pc}

08004152 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004152:	b580      	push	{r7, lr}
 8004154:	b086      	sub	sp, #24
 8004156:	af00      	add	r7, sp, #0
 8004158:	60f8      	str	r0, [r7, #12]
 800415a:	60b9      	str	r1, [r7, #8]
 800415c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800415e:	2300      	movs	r3, #0
 8004160:	617b      	str	r3, [r7, #20]
 8004162:	e009      	b.n	8004178 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	1c5a      	adds	r2, r3, #1
 8004168:	60ba      	str	r2, [r7, #8]
 800416a:	781b      	ldrb	r3, [r3, #0]
 800416c:	0018      	movs	r0, r3
 800416e:	e000      	b.n	8004172 <_write+0x20>
 8004170:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	3301      	adds	r3, #1
 8004176:	617b      	str	r3, [r7, #20]
 8004178:	697a      	ldr	r2, [r7, #20]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	429a      	cmp	r2, r3
 800417e:	dbf1      	blt.n	8004164 <_write+0x12>
  }
  return len;
 8004180:	687b      	ldr	r3, [r7, #4]
}
 8004182:	0018      	movs	r0, r3
 8004184:	46bd      	mov	sp, r7
 8004186:	b006      	add	sp, #24
 8004188:	bd80      	pop	{r7, pc}

0800418a <_close>:

int _close(int file)
{
 800418a:	b580      	push	{r7, lr}
 800418c:	b082      	sub	sp, #8
 800418e:	af00      	add	r7, sp, #0
 8004190:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004192:	2301      	movs	r3, #1
 8004194:	425b      	negs	r3, r3
}
 8004196:	0018      	movs	r0, r3
 8004198:	46bd      	mov	sp, r7
 800419a:	b002      	add	sp, #8
 800419c:	bd80      	pop	{r7, pc}

0800419e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800419e:	b580      	push	{r7, lr}
 80041a0:	b082      	sub	sp, #8
 80041a2:	af00      	add	r7, sp, #0
 80041a4:	6078      	str	r0, [r7, #4]
 80041a6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	2280      	movs	r2, #128	; 0x80
 80041ac:	0192      	lsls	r2, r2, #6
 80041ae:	605a      	str	r2, [r3, #4]
  return 0;
 80041b0:	2300      	movs	r3, #0
}
 80041b2:	0018      	movs	r0, r3
 80041b4:	46bd      	mov	sp, r7
 80041b6:	b002      	add	sp, #8
 80041b8:	bd80      	pop	{r7, pc}

080041ba <_isatty>:

int _isatty(int file)
{
 80041ba:	b580      	push	{r7, lr}
 80041bc:	b082      	sub	sp, #8
 80041be:	af00      	add	r7, sp, #0
 80041c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80041c2:	2301      	movs	r3, #1
}
 80041c4:	0018      	movs	r0, r3
 80041c6:	46bd      	mov	sp, r7
 80041c8:	b002      	add	sp, #8
 80041ca:	bd80      	pop	{r7, pc}

080041cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b084      	sub	sp, #16
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	60f8      	str	r0, [r7, #12]
 80041d4:	60b9      	str	r1, [r7, #8]
 80041d6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80041d8:	2300      	movs	r3, #0
}
 80041da:	0018      	movs	r0, r3
 80041dc:	46bd      	mov	sp, r7
 80041de:	b004      	add	sp, #16
 80041e0:	bd80      	pop	{r7, pc}
	...

080041e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b086      	sub	sp, #24
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80041ec:	4a14      	ldr	r2, [pc, #80]	; (8004240 <_sbrk+0x5c>)
 80041ee:	4b15      	ldr	r3, [pc, #84]	; (8004244 <_sbrk+0x60>)
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80041f8:	4b13      	ldr	r3, [pc, #76]	; (8004248 <_sbrk+0x64>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d102      	bne.n	8004206 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004200:	4b11      	ldr	r3, [pc, #68]	; (8004248 <_sbrk+0x64>)
 8004202:	4a12      	ldr	r2, [pc, #72]	; (800424c <_sbrk+0x68>)
 8004204:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004206:	4b10      	ldr	r3, [pc, #64]	; (8004248 <_sbrk+0x64>)
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	18d3      	adds	r3, r2, r3
 800420e:	693a      	ldr	r2, [r7, #16]
 8004210:	429a      	cmp	r2, r3
 8004212:	d207      	bcs.n	8004224 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004214:	f002 fb68 	bl	80068e8 <__errno>
 8004218:	0003      	movs	r3, r0
 800421a:	220c      	movs	r2, #12
 800421c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800421e:	2301      	movs	r3, #1
 8004220:	425b      	negs	r3, r3
 8004222:	e009      	b.n	8004238 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004224:	4b08      	ldr	r3, [pc, #32]	; (8004248 <_sbrk+0x64>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800422a:	4b07      	ldr	r3, [pc, #28]	; (8004248 <_sbrk+0x64>)
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	18d2      	adds	r2, r2, r3
 8004232:	4b05      	ldr	r3, [pc, #20]	; (8004248 <_sbrk+0x64>)
 8004234:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8004236:	68fb      	ldr	r3, [r7, #12]
}
 8004238:	0018      	movs	r0, r3
 800423a:	46bd      	mov	sp, r7
 800423c:	b006      	add	sp, #24
 800423e:	bd80      	pop	{r7, pc}
 8004240:	20004000 	.word	0x20004000
 8004244:	00000400 	.word	0x00000400
 8004248:	200004f4 	.word	0x200004f4
 800424c:	20000648 	.word	0x20000648

08004250 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8004254:	46c0      	nop			; (mov r8, r8)
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
	...

0800425c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800425c:	480d      	ldr	r0, [pc, #52]	; (8004294 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800425e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004260:	f7ff fff6 	bl	8004250 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004264:	480c      	ldr	r0, [pc, #48]	; (8004298 <LoopForever+0x6>)
  ldr r1, =_edata
 8004266:	490d      	ldr	r1, [pc, #52]	; (800429c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004268:	4a0d      	ldr	r2, [pc, #52]	; (80042a0 <LoopForever+0xe>)
  movs r3, #0
 800426a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800426c:	e002      	b.n	8004274 <LoopCopyDataInit>

0800426e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800426e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004270:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004272:	3304      	adds	r3, #4

08004274 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004274:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004276:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004278:	d3f9      	bcc.n	800426e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800427a:	4a0a      	ldr	r2, [pc, #40]	; (80042a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800427c:	4c0a      	ldr	r4, [pc, #40]	; (80042a8 <LoopForever+0x16>)
  movs r3, #0
 800427e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004280:	e001      	b.n	8004286 <LoopFillZerobss>

08004282 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004282:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004284:	3204      	adds	r2, #4

08004286 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004286:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004288:	d3fb      	bcc.n	8004282 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800428a:	f002 fb33 	bl	80068f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800428e:	f7fe fe7d 	bl	8002f8c <main>

08004292 <LoopForever>:

LoopForever:
    b LoopForever
 8004292:	e7fe      	b.n	8004292 <LoopForever>
  ldr   r0, =_estack
 8004294:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8004298:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800429c:	20000260 	.word	0x20000260
  ldr r2, =_sidata
 80042a0:	08008ffc 	.word	0x08008ffc
  ldr r2, =_sbss
 80042a4:	20000260 	.word	0x20000260
  ldr r4, =_ebss
 80042a8:	20000648 	.word	0x20000648

080042ac <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80042ac:	e7fe      	b.n	80042ac <ADC1_COMP_IRQHandler>
	...

080042b0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80042b4:	4b07      	ldr	r3, [pc, #28]	; (80042d4 <HAL_Init+0x24>)
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	4b06      	ldr	r3, [pc, #24]	; (80042d4 <HAL_Init+0x24>)
 80042ba:	2110      	movs	r1, #16
 80042bc:	430a      	orrs	r2, r1
 80042be:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80042c0:	2003      	movs	r0, #3
 80042c2:	f000 f809 	bl	80042d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80042c6:	f7ff fe85 	bl	8003fd4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80042ca:	2300      	movs	r3, #0
}
 80042cc:	0018      	movs	r0, r3
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	46c0      	nop			; (mov r8, r8)
 80042d4:	40022000 	.word	0x40022000

080042d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80042d8:	b590      	push	{r4, r7, lr}
 80042da:	b083      	sub	sp, #12
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80042e0:	4b14      	ldr	r3, [pc, #80]	; (8004334 <HAL_InitTick+0x5c>)
 80042e2:	681c      	ldr	r4, [r3, #0]
 80042e4:	4b14      	ldr	r3, [pc, #80]	; (8004338 <HAL_InitTick+0x60>)
 80042e6:	781b      	ldrb	r3, [r3, #0]
 80042e8:	0019      	movs	r1, r3
 80042ea:	23fa      	movs	r3, #250	; 0xfa
 80042ec:	0098      	lsls	r0, r3, #2
 80042ee:	f7fb ff27 	bl	8000140 <__udivsi3>
 80042f2:	0003      	movs	r3, r0
 80042f4:	0019      	movs	r1, r3
 80042f6:	0020      	movs	r0, r4
 80042f8:	f7fb ff22 	bl	8000140 <__udivsi3>
 80042fc:	0003      	movs	r3, r0
 80042fe:	0018      	movs	r0, r3
 8004300:	f000 f8cf 	bl	80044a2 <HAL_SYSTICK_Config>
 8004304:	1e03      	subs	r3, r0, #0
 8004306:	d001      	beq.n	800430c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e00f      	b.n	800432c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2b03      	cmp	r3, #3
 8004310:	d80b      	bhi.n	800432a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004312:	6879      	ldr	r1, [r7, #4]
 8004314:	2301      	movs	r3, #1
 8004316:	425b      	negs	r3, r3
 8004318:	2200      	movs	r2, #0
 800431a:	0018      	movs	r0, r3
 800431c:	f000 f8ac 	bl	8004478 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004320:	4b06      	ldr	r3, [pc, #24]	; (800433c <HAL_InitTick+0x64>)
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8004326:	2300      	movs	r3, #0
 8004328:	e000      	b.n	800432c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
}
 800432c:	0018      	movs	r0, r3
 800432e:	46bd      	mov	sp, r7
 8004330:	b003      	add	sp, #12
 8004332:	bd90      	pop	{r4, r7, pc}
 8004334:	2000008c 	.word	0x2000008c
 8004338:	20000094 	.word	0x20000094
 800433c:	20000090 	.word	0x20000090

08004340 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	af00      	add	r7, sp, #0
  return uwTick;
 8004344:	4b02      	ldr	r3, [pc, #8]	; (8004350 <HAL_GetTick+0x10>)
 8004346:	681b      	ldr	r3, [r3, #0]
}
 8004348:	0018      	movs	r0, r3
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}
 800434e:	46c0      	nop			; (mov r8, r8)
 8004350:	200004f8 	.word	0x200004f8

08004354 <__NVIC_SetPriority>:
{
 8004354:	b590      	push	{r4, r7, lr}
 8004356:	b083      	sub	sp, #12
 8004358:	af00      	add	r7, sp, #0
 800435a:	0002      	movs	r2, r0
 800435c:	6039      	str	r1, [r7, #0]
 800435e:	1dfb      	adds	r3, r7, #7
 8004360:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004362:	1dfb      	adds	r3, r7, #7
 8004364:	781b      	ldrb	r3, [r3, #0]
 8004366:	2b7f      	cmp	r3, #127	; 0x7f
 8004368:	d828      	bhi.n	80043bc <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800436a:	4a2f      	ldr	r2, [pc, #188]	; (8004428 <__NVIC_SetPriority+0xd4>)
 800436c:	1dfb      	adds	r3, r7, #7
 800436e:	781b      	ldrb	r3, [r3, #0]
 8004370:	b25b      	sxtb	r3, r3
 8004372:	089b      	lsrs	r3, r3, #2
 8004374:	33c0      	adds	r3, #192	; 0xc0
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	589b      	ldr	r3, [r3, r2]
 800437a:	1dfa      	adds	r2, r7, #7
 800437c:	7812      	ldrb	r2, [r2, #0]
 800437e:	0011      	movs	r1, r2
 8004380:	2203      	movs	r2, #3
 8004382:	400a      	ands	r2, r1
 8004384:	00d2      	lsls	r2, r2, #3
 8004386:	21ff      	movs	r1, #255	; 0xff
 8004388:	4091      	lsls	r1, r2
 800438a:	000a      	movs	r2, r1
 800438c:	43d2      	mvns	r2, r2
 800438e:	401a      	ands	r2, r3
 8004390:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	019b      	lsls	r3, r3, #6
 8004396:	22ff      	movs	r2, #255	; 0xff
 8004398:	401a      	ands	r2, r3
 800439a:	1dfb      	adds	r3, r7, #7
 800439c:	781b      	ldrb	r3, [r3, #0]
 800439e:	0018      	movs	r0, r3
 80043a0:	2303      	movs	r3, #3
 80043a2:	4003      	ands	r3, r0
 80043a4:	00db      	lsls	r3, r3, #3
 80043a6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80043a8:	481f      	ldr	r0, [pc, #124]	; (8004428 <__NVIC_SetPriority+0xd4>)
 80043aa:	1dfb      	adds	r3, r7, #7
 80043ac:	781b      	ldrb	r3, [r3, #0]
 80043ae:	b25b      	sxtb	r3, r3
 80043b0:	089b      	lsrs	r3, r3, #2
 80043b2:	430a      	orrs	r2, r1
 80043b4:	33c0      	adds	r3, #192	; 0xc0
 80043b6:	009b      	lsls	r3, r3, #2
 80043b8:	501a      	str	r2, [r3, r0]
}
 80043ba:	e031      	b.n	8004420 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80043bc:	4a1b      	ldr	r2, [pc, #108]	; (800442c <__NVIC_SetPriority+0xd8>)
 80043be:	1dfb      	adds	r3, r7, #7
 80043c0:	781b      	ldrb	r3, [r3, #0]
 80043c2:	0019      	movs	r1, r3
 80043c4:	230f      	movs	r3, #15
 80043c6:	400b      	ands	r3, r1
 80043c8:	3b08      	subs	r3, #8
 80043ca:	089b      	lsrs	r3, r3, #2
 80043cc:	3306      	adds	r3, #6
 80043ce:	009b      	lsls	r3, r3, #2
 80043d0:	18d3      	adds	r3, r2, r3
 80043d2:	3304      	adds	r3, #4
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	1dfa      	adds	r2, r7, #7
 80043d8:	7812      	ldrb	r2, [r2, #0]
 80043da:	0011      	movs	r1, r2
 80043dc:	2203      	movs	r2, #3
 80043de:	400a      	ands	r2, r1
 80043e0:	00d2      	lsls	r2, r2, #3
 80043e2:	21ff      	movs	r1, #255	; 0xff
 80043e4:	4091      	lsls	r1, r2
 80043e6:	000a      	movs	r2, r1
 80043e8:	43d2      	mvns	r2, r2
 80043ea:	401a      	ands	r2, r3
 80043ec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	019b      	lsls	r3, r3, #6
 80043f2:	22ff      	movs	r2, #255	; 0xff
 80043f4:	401a      	ands	r2, r3
 80043f6:	1dfb      	adds	r3, r7, #7
 80043f8:	781b      	ldrb	r3, [r3, #0]
 80043fa:	0018      	movs	r0, r3
 80043fc:	2303      	movs	r3, #3
 80043fe:	4003      	ands	r3, r0
 8004400:	00db      	lsls	r3, r3, #3
 8004402:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004404:	4809      	ldr	r0, [pc, #36]	; (800442c <__NVIC_SetPriority+0xd8>)
 8004406:	1dfb      	adds	r3, r7, #7
 8004408:	781b      	ldrb	r3, [r3, #0]
 800440a:	001c      	movs	r4, r3
 800440c:	230f      	movs	r3, #15
 800440e:	4023      	ands	r3, r4
 8004410:	3b08      	subs	r3, #8
 8004412:	089b      	lsrs	r3, r3, #2
 8004414:	430a      	orrs	r2, r1
 8004416:	3306      	adds	r3, #6
 8004418:	009b      	lsls	r3, r3, #2
 800441a:	18c3      	adds	r3, r0, r3
 800441c:	3304      	adds	r3, #4
 800441e:	601a      	str	r2, [r3, #0]
}
 8004420:	46c0      	nop			; (mov r8, r8)
 8004422:	46bd      	mov	sp, r7
 8004424:	b003      	add	sp, #12
 8004426:	bd90      	pop	{r4, r7, pc}
 8004428:	e000e100 	.word	0xe000e100
 800442c:	e000ed00 	.word	0xe000ed00

08004430 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b082      	sub	sp, #8
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	1e5a      	subs	r2, r3, #1
 800443c:	2380      	movs	r3, #128	; 0x80
 800443e:	045b      	lsls	r3, r3, #17
 8004440:	429a      	cmp	r2, r3
 8004442:	d301      	bcc.n	8004448 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004444:	2301      	movs	r3, #1
 8004446:	e010      	b.n	800446a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004448:	4b0a      	ldr	r3, [pc, #40]	; (8004474 <SysTick_Config+0x44>)
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	3a01      	subs	r2, #1
 800444e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004450:	2301      	movs	r3, #1
 8004452:	425b      	negs	r3, r3
 8004454:	2103      	movs	r1, #3
 8004456:	0018      	movs	r0, r3
 8004458:	f7ff ff7c 	bl	8004354 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800445c:	4b05      	ldr	r3, [pc, #20]	; (8004474 <SysTick_Config+0x44>)
 800445e:	2200      	movs	r2, #0
 8004460:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004462:	4b04      	ldr	r3, [pc, #16]	; (8004474 <SysTick_Config+0x44>)
 8004464:	2207      	movs	r2, #7
 8004466:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004468:	2300      	movs	r3, #0
}
 800446a:	0018      	movs	r0, r3
 800446c:	46bd      	mov	sp, r7
 800446e:	b002      	add	sp, #8
 8004470:	bd80      	pop	{r7, pc}
 8004472:	46c0      	nop			; (mov r8, r8)
 8004474:	e000e010 	.word	0xe000e010

08004478 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004478:	b580      	push	{r7, lr}
 800447a:	b084      	sub	sp, #16
 800447c:	af00      	add	r7, sp, #0
 800447e:	60b9      	str	r1, [r7, #8]
 8004480:	607a      	str	r2, [r7, #4]
 8004482:	210f      	movs	r1, #15
 8004484:	187b      	adds	r3, r7, r1
 8004486:	1c02      	adds	r2, r0, #0
 8004488:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800448a:	68ba      	ldr	r2, [r7, #8]
 800448c:	187b      	adds	r3, r7, r1
 800448e:	781b      	ldrb	r3, [r3, #0]
 8004490:	b25b      	sxtb	r3, r3
 8004492:	0011      	movs	r1, r2
 8004494:	0018      	movs	r0, r3
 8004496:	f7ff ff5d 	bl	8004354 <__NVIC_SetPriority>
}
 800449a:	46c0      	nop			; (mov r8, r8)
 800449c:	46bd      	mov	sp, r7
 800449e:	b004      	add	sp, #16
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80044a2:	b580      	push	{r7, lr}
 80044a4:	b082      	sub	sp, #8
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	0018      	movs	r0, r3
 80044ae:	f7ff ffbf 	bl	8004430 <SysTick_Config>
 80044b2:	0003      	movs	r3, r0
}
 80044b4:	0018      	movs	r0, r3
 80044b6:	46bd      	mov	sp, r7
 80044b8:	b002      	add	sp, #8
 80044ba:	bd80      	pop	{r7, pc}

080044bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b086      	sub	sp, #24
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
 80044c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80044c6:	2300      	movs	r3, #0
 80044c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80044ca:	e155      	b.n	8004778 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	2101      	movs	r1, #1
 80044d2:	697a      	ldr	r2, [r7, #20]
 80044d4:	4091      	lsls	r1, r2
 80044d6:	000a      	movs	r2, r1
 80044d8:	4013      	ands	r3, r2
 80044da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d100      	bne.n	80044e4 <HAL_GPIO_Init+0x28>
 80044e2:	e146      	b.n	8004772 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	2203      	movs	r2, #3
 80044ea:	4013      	ands	r3, r2
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d005      	beq.n	80044fc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	2203      	movs	r2, #3
 80044f6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80044f8:	2b02      	cmp	r3, #2
 80044fa:	d130      	bne.n	800455e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	005b      	lsls	r3, r3, #1
 8004506:	2203      	movs	r2, #3
 8004508:	409a      	lsls	r2, r3
 800450a:	0013      	movs	r3, r2
 800450c:	43da      	mvns	r2, r3
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	4013      	ands	r3, r2
 8004512:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	68da      	ldr	r2, [r3, #12]
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	005b      	lsls	r3, r3, #1
 800451c:	409a      	lsls	r2, r3
 800451e:	0013      	movs	r3, r2
 8004520:	693a      	ldr	r2, [r7, #16]
 8004522:	4313      	orrs	r3, r2
 8004524:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	693a      	ldr	r2, [r7, #16]
 800452a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004532:	2201      	movs	r2, #1
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	409a      	lsls	r2, r3
 8004538:	0013      	movs	r3, r2
 800453a:	43da      	mvns	r2, r3
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	4013      	ands	r3, r2
 8004540:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	091b      	lsrs	r3, r3, #4
 8004548:	2201      	movs	r2, #1
 800454a:	401a      	ands	r2, r3
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	409a      	lsls	r2, r3
 8004550:	0013      	movs	r3, r2
 8004552:	693a      	ldr	r2, [r7, #16]
 8004554:	4313      	orrs	r3, r2
 8004556:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	693a      	ldr	r2, [r7, #16]
 800455c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	2203      	movs	r2, #3
 8004564:	4013      	ands	r3, r2
 8004566:	2b03      	cmp	r3, #3
 8004568:	d017      	beq.n	800459a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	68db      	ldr	r3, [r3, #12]
 800456e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	005b      	lsls	r3, r3, #1
 8004574:	2203      	movs	r2, #3
 8004576:	409a      	lsls	r2, r3
 8004578:	0013      	movs	r3, r2
 800457a:	43da      	mvns	r2, r3
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	4013      	ands	r3, r2
 8004580:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	689a      	ldr	r2, [r3, #8]
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	005b      	lsls	r3, r3, #1
 800458a:	409a      	lsls	r2, r3
 800458c:	0013      	movs	r3, r2
 800458e:	693a      	ldr	r2, [r7, #16]
 8004590:	4313      	orrs	r3, r2
 8004592:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	693a      	ldr	r2, [r7, #16]
 8004598:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	2203      	movs	r2, #3
 80045a0:	4013      	ands	r3, r2
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	d123      	bne.n	80045ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	08da      	lsrs	r2, r3, #3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	3208      	adds	r2, #8
 80045ae:	0092      	lsls	r2, r2, #2
 80045b0:	58d3      	ldr	r3, [r2, r3]
 80045b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	2207      	movs	r2, #7
 80045b8:	4013      	ands	r3, r2
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	220f      	movs	r2, #15
 80045be:	409a      	lsls	r2, r3
 80045c0:	0013      	movs	r3, r2
 80045c2:	43da      	mvns	r2, r3
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	4013      	ands	r3, r2
 80045c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	691a      	ldr	r2, [r3, #16]
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	2107      	movs	r1, #7
 80045d2:	400b      	ands	r3, r1
 80045d4:	009b      	lsls	r3, r3, #2
 80045d6:	409a      	lsls	r2, r3
 80045d8:	0013      	movs	r3, r2
 80045da:	693a      	ldr	r2, [r7, #16]
 80045dc:	4313      	orrs	r3, r2
 80045de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	08da      	lsrs	r2, r3, #3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	3208      	adds	r2, #8
 80045e8:	0092      	lsls	r2, r2, #2
 80045ea:	6939      	ldr	r1, [r7, #16]
 80045ec:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	005b      	lsls	r3, r3, #1
 80045f8:	2203      	movs	r2, #3
 80045fa:	409a      	lsls	r2, r3
 80045fc:	0013      	movs	r3, r2
 80045fe:	43da      	mvns	r2, r3
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	4013      	ands	r3, r2
 8004604:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	2203      	movs	r2, #3
 800460c:	401a      	ands	r2, r3
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	005b      	lsls	r3, r3, #1
 8004612:	409a      	lsls	r2, r3
 8004614:	0013      	movs	r3, r2
 8004616:	693a      	ldr	r2, [r7, #16]
 8004618:	4313      	orrs	r3, r2
 800461a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	693a      	ldr	r2, [r7, #16]
 8004620:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	685a      	ldr	r2, [r3, #4]
 8004626:	23c0      	movs	r3, #192	; 0xc0
 8004628:	029b      	lsls	r3, r3, #10
 800462a:	4013      	ands	r3, r2
 800462c:	d100      	bne.n	8004630 <HAL_GPIO_Init+0x174>
 800462e:	e0a0      	b.n	8004772 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004630:	4b57      	ldr	r3, [pc, #348]	; (8004790 <HAL_GPIO_Init+0x2d4>)
 8004632:	699a      	ldr	r2, [r3, #24]
 8004634:	4b56      	ldr	r3, [pc, #344]	; (8004790 <HAL_GPIO_Init+0x2d4>)
 8004636:	2101      	movs	r1, #1
 8004638:	430a      	orrs	r2, r1
 800463a:	619a      	str	r2, [r3, #24]
 800463c:	4b54      	ldr	r3, [pc, #336]	; (8004790 <HAL_GPIO_Init+0x2d4>)
 800463e:	699b      	ldr	r3, [r3, #24]
 8004640:	2201      	movs	r2, #1
 8004642:	4013      	ands	r3, r2
 8004644:	60bb      	str	r3, [r7, #8]
 8004646:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004648:	4a52      	ldr	r2, [pc, #328]	; (8004794 <HAL_GPIO_Init+0x2d8>)
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	089b      	lsrs	r3, r3, #2
 800464e:	3302      	adds	r3, #2
 8004650:	009b      	lsls	r3, r3, #2
 8004652:	589b      	ldr	r3, [r3, r2]
 8004654:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	2203      	movs	r2, #3
 800465a:	4013      	ands	r3, r2
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	220f      	movs	r2, #15
 8004660:	409a      	lsls	r2, r3
 8004662:	0013      	movs	r3, r2
 8004664:	43da      	mvns	r2, r3
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	4013      	ands	r3, r2
 800466a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	2390      	movs	r3, #144	; 0x90
 8004670:	05db      	lsls	r3, r3, #23
 8004672:	429a      	cmp	r2, r3
 8004674:	d019      	beq.n	80046aa <HAL_GPIO_Init+0x1ee>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4a47      	ldr	r2, [pc, #284]	; (8004798 <HAL_GPIO_Init+0x2dc>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d013      	beq.n	80046a6 <HAL_GPIO_Init+0x1ea>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	4a46      	ldr	r2, [pc, #280]	; (800479c <HAL_GPIO_Init+0x2e0>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d00d      	beq.n	80046a2 <HAL_GPIO_Init+0x1e6>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4a45      	ldr	r2, [pc, #276]	; (80047a0 <HAL_GPIO_Init+0x2e4>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d007      	beq.n	800469e <HAL_GPIO_Init+0x1e2>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a44      	ldr	r2, [pc, #272]	; (80047a4 <HAL_GPIO_Init+0x2e8>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d101      	bne.n	800469a <HAL_GPIO_Init+0x1de>
 8004696:	2304      	movs	r3, #4
 8004698:	e008      	b.n	80046ac <HAL_GPIO_Init+0x1f0>
 800469a:	2305      	movs	r3, #5
 800469c:	e006      	b.n	80046ac <HAL_GPIO_Init+0x1f0>
 800469e:	2303      	movs	r3, #3
 80046a0:	e004      	b.n	80046ac <HAL_GPIO_Init+0x1f0>
 80046a2:	2302      	movs	r3, #2
 80046a4:	e002      	b.n	80046ac <HAL_GPIO_Init+0x1f0>
 80046a6:	2301      	movs	r3, #1
 80046a8:	e000      	b.n	80046ac <HAL_GPIO_Init+0x1f0>
 80046aa:	2300      	movs	r3, #0
 80046ac:	697a      	ldr	r2, [r7, #20]
 80046ae:	2103      	movs	r1, #3
 80046b0:	400a      	ands	r2, r1
 80046b2:	0092      	lsls	r2, r2, #2
 80046b4:	4093      	lsls	r3, r2
 80046b6:	693a      	ldr	r2, [r7, #16]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80046bc:	4935      	ldr	r1, [pc, #212]	; (8004794 <HAL_GPIO_Init+0x2d8>)
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	089b      	lsrs	r3, r3, #2
 80046c2:	3302      	adds	r3, #2
 80046c4:	009b      	lsls	r3, r3, #2
 80046c6:	693a      	ldr	r2, [r7, #16]
 80046c8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80046ca:	4b37      	ldr	r3, [pc, #220]	; (80047a8 <HAL_GPIO_Init+0x2ec>)
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	43da      	mvns	r2, r3
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	4013      	ands	r3, r2
 80046d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	685a      	ldr	r2, [r3, #4]
 80046de:	2380      	movs	r3, #128	; 0x80
 80046e0:	035b      	lsls	r3, r3, #13
 80046e2:	4013      	ands	r3, r2
 80046e4:	d003      	beq.n	80046ee <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 80046e6:	693a      	ldr	r2, [r7, #16]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80046ee:	4b2e      	ldr	r3, [pc, #184]	; (80047a8 <HAL_GPIO_Init+0x2ec>)
 80046f0:	693a      	ldr	r2, [r7, #16]
 80046f2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80046f4:	4b2c      	ldr	r3, [pc, #176]	; (80047a8 <HAL_GPIO_Init+0x2ec>)
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	43da      	mvns	r2, r3
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	4013      	ands	r3, r2
 8004702:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	685a      	ldr	r2, [r3, #4]
 8004708:	2380      	movs	r3, #128	; 0x80
 800470a:	039b      	lsls	r3, r3, #14
 800470c:	4013      	ands	r3, r2
 800470e:	d003      	beq.n	8004718 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8004710:	693a      	ldr	r2, [r7, #16]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	4313      	orrs	r3, r2
 8004716:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004718:	4b23      	ldr	r3, [pc, #140]	; (80047a8 <HAL_GPIO_Init+0x2ec>)
 800471a:	693a      	ldr	r2, [r7, #16]
 800471c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800471e:	4b22      	ldr	r3, [pc, #136]	; (80047a8 <HAL_GPIO_Init+0x2ec>)
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	43da      	mvns	r2, r3
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	4013      	ands	r3, r2
 800472c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	685a      	ldr	r2, [r3, #4]
 8004732:	2380      	movs	r3, #128	; 0x80
 8004734:	029b      	lsls	r3, r3, #10
 8004736:	4013      	ands	r3, r2
 8004738:	d003      	beq.n	8004742 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800473a:	693a      	ldr	r2, [r7, #16]
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	4313      	orrs	r3, r2
 8004740:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004742:	4b19      	ldr	r3, [pc, #100]	; (80047a8 <HAL_GPIO_Init+0x2ec>)
 8004744:	693a      	ldr	r2, [r7, #16]
 8004746:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8004748:	4b17      	ldr	r3, [pc, #92]	; (80047a8 <HAL_GPIO_Init+0x2ec>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	43da      	mvns	r2, r3
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	4013      	ands	r3, r2
 8004756:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	685a      	ldr	r2, [r3, #4]
 800475c:	2380      	movs	r3, #128	; 0x80
 800475e:	025b      	lsls	r3, r3, #9
 8004760:	4013      	ands	r3, r2
 8004762:	d003      	beq.n	800476c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004764:	693a      	ldr	r2, [r7, #16]
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	4313      	orrs	r3, r2
 800476a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800476c:	4b0e      	ldr	r3, [pc, #56]	; (80047a8 <HAL_GPIO_Init+0x2ec>)
 800476e:	693a      	ldr	r2, [r7, #16]
 8004770:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	3301      	adds	r3, #1
 8004776:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	40da      	lsrs	r2, r3
 8004780:	1e13      	subs	r3, r2, #0
 8004782:	d000      	beq.n	8004786 <HAL_GPIO_Init+0x2ca>
 8004784:	e6a2      	b.n	80044cc <HAL_GPIO_Init+0x10>
  } 
}
 8004786:	46c0      	nop			; (mov r8, r8)
 8004788:	46c0      	nop			; (mov r8, r8)
 800478a:	46bd      	mov	sp, r7
 800478c:	b006      	add	sp, #24
 800478e:	bd80      	pop	{r7, pc}
 8004790:	40021000 	.word	0x40021000
 8004794:	40010000 	.word	0x40010000
 8004798:	48000400 	.word	0x48000400
 800479c:	48000800 	.word	0x48000800
 80047a0:	48000c00 	.word	0x48000c00
 80047a4:	48001000 	.word	0x48001000
 80047a8:	40010400 	.word	0x40010400

080047ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b088      	sub	sp, #32
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d102      	bne.n	80047c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	f000 fb76 	bl	8004eac <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2201      	movs	r2, #1
 80047c6:	4013      	ands	r3, r2
 80047c8:	d100      	bne.n	80047cc <HAL_RCC_OscConfig+0x20>
 80047ca:	e08e      	b.n	80048ea <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80047cc:	4bc5      	ldr	r3, [pc, #788]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	220c      	movs	r2, #12
 80047d2:	4013      	ands	r3, r2
 80047d4:	2b04      	cmp	r3, #4
 80047d6:	d00e      	beq.n	80047f6 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80047d8:	4bc2      	ldr	r3, [pc, #776]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	220c      	movs	r2, #12
 80047de:	4013      	ands	r3, r2
 80047e0:	2b08      	cmp	r3, #8
 80047e2:	d117      	bne.n	8004814 <HAL_RCC_OscConfig+0x68>
 80047e4:	4bbf      	ldr	r3, [pc, #764]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 80047e6:	685a      	ldr	r2, [r3, #4]
 80047e8:	23c0      	movs	r3, #192	; 0xc0
 80047ea:	025b      	lsls	r3, r3, #9
 80047ec:	401a      	ands	r2, r3
 80047ee:	2380      	movs	r3, #128	; 0x80
 80047f0:	025b      	lsls	r3, r3, #9
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d10e      	bne.n	8004814 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047f6:	4bbb      	ldr	r3, [pc, #748]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	2380      	movs	r3, #128	; 0x80
 80047fc:	029b      	lsls	r3, r3, #10
 80047fe:	4013      	ands	r3, r2
 8004800:	d100      	bne.n	8004804 <HAL_RCC_OscConfig+0x58>
 8004802:	e071      	b.n	80048e8 <HAL_RCC_OscConfig+0x13c>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d000      	beq.n	800480e <HAL_RCC_OscConfig+0x62>
 800480c:	e06c      	b.n	80048e8 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	f000 fb4c 	bl	8004eac <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	2b01      	cmp	r3, #1
 800481a:	d107      	bne.n	800482c <HAL_RCC_OscConfig+0x80>
 800481c:	4bb1      	ldr	r3, [pc, #708]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	4bb0      	ldr	r3, [pc, #704]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004822:	2180      	movs	r1, #128	; 0x80
 8004824:	0249      	lsls	r1, r1, #9
 8004826:	430a      	orrs	r2, r1
 8004828:	601a      	str	r2, [r3, #0]
 800482a:	e02f      	b.n	800488c <HAL_RCC_OscConfig+0xe0>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d10c      	bne.n	800484e <HAL_RCC_OscConfig+0xa2>
 8004834:	4bab      	ldr	r3, [pc, #684]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	4baa      	ldr	r3, [pc, #680]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 800483a:	49ab      	ldr	r1, [pc, #684]	; (8004ae8 <HAL_RCC_OscConfig+0x33c>)
 800483c:	400a      	ands	r2, r1
 800483e:	601a      	str	r2, [r3, #0]
 8004840:	4ba8      	ldr	r3, [pc, #672]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	4ba7      	ldr	r3, [pc, #668]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004846:	49a9      	ldr	r1, [pc, #676]	; (8004aec <HAL_RCC_OscConfig+0x340>)
 8004848:	400a      	ands	r2, r1
 800484a:	601a      	str	r2, [r3, #0]
 800484c:	e01e      	b.n	800488c <HAL_RCC_OscConfig+0xe0>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	2b05      	cmp	r3, #5
 8004854:	d10e      	bne.n	8004874 <HAL_RCC_OscConfig+0xc8>
 8004856:	4ba3      	ldr	r3, [pc, #652]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	4ba2      	ldr	r3, [pc, #648]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 800485c:	2180      	movs	r1, #128	; 0x80
 800485e:	02c9      	lsls	r1, r1, #11
 8004860:	430a      	orrs	r2, r1
 8004862:	601a      	str	r2, [r3, #0]
 8004864:	4b9f      	ldr	r3, [pc, #636]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	4b9e      	ldr	r3, [pc, #632]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 800486a:	2180      	movs	r1, #128	; 0x80
 800486c:	0249      	lsls	r1, r1, #9
 800486e:	430a      	orrs	r2, r1
 8004870:	601a      	str	r2, [r3, #0]
 8004872:	e00b      	b.n	800488c <HAL_RCC_OscConfig+0xe0>
 8004874:	4b9b      	ldr	r3, [pc, #620]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	4b9a      	ldr	r3, [pc, #616]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 800487a:	499b      	ldr	r1, [pc, #620]	; (8004ae8 <HAL_RCC_OscConfig+0x33c>)
 800487c:	400a      	ands	r2, r1
 800487e:	601a      	str	r2, [r3, #0]
 8004880:	4b98      	ldr	r3, [pc, #608]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	4b97      	ldr	r3, [pc, #604]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004886:	4999      	ldr	r1, [pc, #612]	; (8004aec <HAL_RCC_OscConfig+0x340>)
 8004888:	400a      	ands	r2, r1
 800488a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d014      	beq.n	80048be <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004894:	f7ff fd54 	bl	8004340 <HAL_GetTick>
 8004898:	0003      	movs	r3, r0
 800489a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800489c:	e008      	b.n	80048b0 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800489e:	f7ff fd4f 	bl	8004340 <HAL_GetTick>
 80048a2:	0002      	movs	r2, r0
 80048a4:	69bb      	ldr	r3, [r7, #24]
 80048a6:	1ad3      	subs	r3, r2, r3
 80048a8:	2b64      	cmp	r3, #100	; 0x64
 80048aa:	d901      	bls.n	80048b0 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80048ac:	2303      	movs	r3, #3
 80048ae:	e2fd      	b.n	8004eac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048b0:	4b8c      	ldr	r3, [pc, #560]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	2380      	movs	r3, #128	; 0x80
 80048b6:	029b      	lsls	r3, r3, #10
 80048b8:	4013      	ands	r3, r2
 80048ba:	d0f0      	beq.n	800489e <HAL_RCC_OscConfig+0xf2>
 80048bc:	e015      	b.n	80048ea <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048be:	f7ff fd3f 	bl	8004340 <HAL_GetTick>
 80048c2:	0003      	movs	r3, r0
 80048c4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048c6:	e008      	b.n	80048da <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048c8:	f7ff fd3a 	bl	8004340 <HAL_GetTick>
 80048cc:	0002      	movs	r2, r0
 80048ce:	69bb      	ldr	r3, [r7, #24]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	2b64      	cmp	r3, #100	; 0x64
 80048d4:	d901      	bls.n	80048da <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80048d6:	2303      	movs	r3, #3
 80048d8:	e2e8      	b.n	8004eac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048da:	4b82      	ldr	r3, [pc, #520]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	2380      	movs	r3, #128	; 0x80
 80048e0:	029b      	lsls	r3, r3, #10
 80048e2:	4013      	ands	r3, r2
 80048e4:	d1f0      	bne.n	80048c8 <HAL_RCC_OscConfig+0x11c>
 80048e6:	e000      	b.n	80048ea <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048e8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	2202      	movs	r2, #2
 80048f0:	4013      	ands	r3, r2
 80048f2:	d100      	bne.n	80048f6 <HAL_RCC_OscConfig+0x14a>
 80048f4:	e06c      	b.n	80049d0 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80048f6:	4b7b      	ldr	r3, [pc, #492]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	220c      	movs	r2, #12
 80048fc:	4013      	ands	r3, r2
 80048fe:	d00e      	beq.n	800491e <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004900:	4b78      	ldr	r3, [pc, #480]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	220c      	movs	r2, #12
 8004906:	4013      	ands	r3, r2
 8004908:	2b08      	cmp	r3, #8
 800490a:	d11f      	bne.n	800494c <HAL_RCC_OscConfig+0x1a0>
 800490c:	4b75      	ldr	r3, [pc, #468]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 800490e:	685a      	ldr	r2, [r3, #4]
 8004910:	23c0      	movs	r3, #192	; 0xc0
 8004912:	025b      	lsls	r3, r3, #9
 8004914:	401a      	ands	r2, r3
 8004916:	2380      	movs	r3, #128	; 0x80
 8004918:	021b      	lsls	r3, r3, #8
 800491a:	429a      	cmp	r2, r3
 800491c:	d116      	bne.n	800494c <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800491e:	4b71      	ldr	r3, [pc, #452]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	2202      	movs	r2, #2
 8004924:	4013      	ands	r3, r2
 8004926:	d005      	beq.n	8004934 <HAL_RCC_OscConfig+0x188>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	68db      	ldr	r3, [r3, #12]
 800492c:	2b01      	cmp	r3, #1
 800492e:	d001      	beq.n	8004934 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	e2bb      	b.n	8004eac <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004934:	4b6b      	ldr	r3, [pc, #428]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	22f8      	movs	r2, #248	; 0xf8
 800493a:	4393      	bics	r3, r2
 800493c:	0019      	movs	r1, r3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	691b      	ldr	r3, [r3, #16]
 8004942:	00da      	lsls	r2, r3, #3
 8004944:	4b67      	ldr	r3, [pc, #412]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004946:	430a      	orrs	r2, r1
 8004948:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800494a:	e041      	b.n	80049d0 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	68db      	ldr	r3, [r3, #12]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d024      	beq.n	800499e <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004954:	4b63      	ldr	r3, [pc, #396]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	4b62      	ldr	r3, [pc, #392]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 800495a:	2101      	movs	r1, #1
 800495c:	430a      	orrs	r2, r1
 800495e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004960:	f7ff fcee 	bl	8004340 <HAL_GetTick>
 8004964:	0003      	movs	r3, r0
 8004966:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004968:	e008      	b.n	800497c <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800496a:	f7ff fce9 	bl	8004340 <HAL_GetTick>
 800496e:	0002      	movs	r2, r0
 8004970:	69bb      	ldr	r3, [r7, #24]
 8004972:	1ad3      	subs	r3, r2, r3
 8004974:	2b02      	cmp	r3, #2
 8004976:	d901      	bls.n	800497c <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8004978:	2303      	movs	r3, #3
 800497a:	e297      	b.n	8004eac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800497c:	4b59      	ldr	r3, [pc, #356]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2202      	movs	r2, #2
 8004982:	4013      	ands	r3, r2
 8004984:	d0f1      	beq.n	800496a <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004986:	4b57      	ldr	r3, [pc, #348]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	22f8      	movs	r2, #248	; 0xf8
 800498c:	4393      	bics	r3, r2
 800498e:	0019      	movs	r1, r3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	691b      	ldr	r3, [r3, #16]
 8004994:	00da      	lsls	r2, r3, #3
 8004996:	4b53      	ldr	r3, [pc, #332]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004998:	430a      	orrs	r2, r1
 800499a:	601a      	str	r2, [r3, #0]
 800499c:	e018      	b.n	80049d0 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800499e:	4b51      	ldr	r3, [pc, #324]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	4b50      	ldr	r3, [pc, #320]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 80049a4:	2101      	movs	r1, #1
 80049a6:	438a      	bics	r2, r1
 80049a8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049aa:	f7ff fcc9 	bl	8004340 <HAL_GetTick>
 80049ae:	0003      	movs	r3, r0
 80049b0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049b2:	e008      	b.n	80049c6 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049b4:	f7ff fcc4 	bl	8004340 <HAL_GetTick>
 80049b8:	0002      	movs	r2, r0
 80049ba:	69bb      	ldr	r3, [r7, #24]
 80049bc:	1ad3      	subs	r3, r2, r3
 80049be:	2b02      	cmp	r3, #2
 80049c0:	d901      	bls.n	80049c6 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80049c2:	2303      	movs	r3, #3
 80049c4:	e272      	b.n	8004eac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049c6:	4b47      	ldr	r3, [pc, #284]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	2202      	movs	r2, #2
 80049cc:	4013      	ands	r3, r2
 80049ce:	d1f1      	bne.n	80049b4 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2208      	movs	r2, #8
 80049d6:	4013      	ands	r3, r2
 80049d8:	d036      	beq.n	8004a48 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	69db      	ldr	r3, [r3, #28]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d019      	beq.n	8004a16 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049e2:	4b40      	ldr	r3, [pc, #256]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 80049e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049e6:	4b3f      	ldr	r3, [pc, #252]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 80049e8:	2101      	movs	r1, #1
 80049ea:	430a      	orrs	r2, r1
 80049ec:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049ee:	f7ff fca7 	bl	8004340 <HAL_GetTick>
 80049f2:	0003      	movs	r3, r0
 80049f4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049f6:	e008      	b.n	8004a0a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049f8:	f7ff fca2 	bl	8004340 <HAL_GetTick>
 80049fc:	0002      	movs	r2, r0
 80049fe:	69bb      	ldr	r3, [r7, #24]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d901      	bls.n	8004a0a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	e250      	b.n	8004eac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a0a:	4b36      	ldr	r3, [pc, #216]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a0e:	2202      	movs	r2, #2
 8004a10:	4013      	ands	r3, r2
 8004a12:	d0f1      	beq.n	80049f8 <HAL_RCC_OscConfig+0x24c>
 8004a14:	e018      	b.n	8004a48 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a16:	4b33      	ldr	r3, [pc, #204]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004a18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a1a:	4b32      	ldr	r3, [pc, #200]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004a1c:	2101      	movs	r1, #1
 8004a1e:	438a      	bics	r2, r1
 8004a20:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a22:	f7ff fc8d 	bl	8004340 <HAL_GetTick>
 8004a26:	0003      	movs	r3, r0
 8004a28:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a2a:	e008      	b.n	8004a3e <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a2c:	f7ff fc88 	bl	8004340 <HAL_GetTick>
 8004a30:	0002      	movs	r2, r0
 8004a32:	69bb      	ldr	r3, [r7, #24]
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	2b02      	cmp	r3, #2
 8004a38:	d901      	bls.n	8004a3e <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	e236      	b.n	8004eac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a3e:	4b29      	ldr	r3, [pc, #164]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a42:	2202      	movs	r2, #2
 8004a44:	4013      	ands	r3, r2
 8004a46:	d1f1      	bne.n	8004a2c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	2204      	movs	r2, #4
 8004a4e:	4013      	ands	r3, r2
 8004a50:	d100      	bne.n	8004a54 <HAL_RCC_OscConfig+0x2a8>
 8004a52:	e0b5      	b.n	8004bc0 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a54:	201f      	movs	r0, #31
 8004a56:	183b      	adds	r3, r7, r0
 8004a58:	2200      	movs	r2, #0
 8004a5a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a5c:	4b21      	ldr	r3, [pc, #132]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004a5e:	69da      	ldr	r2, [r3, #28]
 8004a60:	2380      	movs	r3, #128	; 0x80
 8004a62:	055b      	lsls	r3, r3, #21
 8004a64:	4013      	ands	r3, r2
 8004a66:	d110      	bne.n	8004a8a <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a68:	4b1e      	ldr	r3, [pc, #120]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004a6a:	69da      	ldr	r2, [r3, #28]
 8004a6c:	4b1d      	ldr	r3, [pc, #116]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004a6e:	2180      	movs	r1, #128	; 0x80
 8004a70:	0549      	lsls	r1, r1, #21
 8004a72:	430a      	orrs	r2, r1
 8004a74:	61da      	str	r2, [r3, #28]
 8004a76:	4b1b      	ldr	r3, [pc, #108]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004a78:	69da      	ldr	r2, [r3, #28]
 8004a7a:	2380      	movs	r3, #128	; 0x80
 8004a7c:	055b      	lsls	r3, r3, #21
 8004a7e:	4013      	ands	r3, r2
 8004a80:	60fb      	str	r3, [r7, #12]
 8004a82:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004a84:	183b      	adds	r3, r7, r0
 8004a86:	2201      	movs	r2, #1
 8004a88:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a8a:	4b19      	ldr	r3, [pc, #100]	; (8004af0 <HAL_RCC_OscConfig+0x344>)
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	2380      	movs	r3, #128	; 0x80
 8004a90:	005b      	lsls	r3, r3, #1
 8004a92:	4013      	ands	r3, r2
 8004a94:	d11a      	bne.n	8004acc <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a96:	4b16      	ldr	r3, [pc, #88]	; (8004af0 <HAL_RCC_OscConfig+0x344>)
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	4b15      	ldr	r3, [pc, #84]	; (8004af0 <HAL_RCC_OscConfig+0x344>)
 8004a9c:	2180      	movs	r1, #128	; 0x80
 8004a9e:	0049      	lsls	r1, r1, #1
 8004aa0:	430a      	orrs	r2, r1
 8004aa2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004aa4:	f7ff fc4c 	bl	8004340 <HAL_GetTick>
 8004aa8:	0003      	movs	r3, r0
 8004aaa:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004aac:	e008      	b.n	8004ac0 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004aae:	f7ff fc47 	bl	8004340 <HAL_GetTick>
 8004ab2:	0002      	movs	r2, r0
 8004ab4:	69bb      	ldr	r3, [r7, #24]
 8004ab6:	1ad3      	subs	r3, r2, r3
 8004ab8:	2b64      	cmp	r3, #100	; 0x64
 8004aba:	d901      	bls.n	8004ac0 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8004abc:	2303      	movs	r3, #3
 8004abe:	e1f5      	b.n	8004eac <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ac0:	4b0b      	ldr	r3, [pc, #44]	; (8004af0 <HAL_RCC_OscConfig+0x344>)
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	2380      	movs	r3, #128	; 0x80
 8004ac6:	005b      	lsls	r3, r3, #1
 8004ac8:	4013      	ands	r3, r2
 8004aca:	d0f0      	beq.n	8004aae <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d10f      	bne.n	8004af4 <HAL_RCC_OscConfig+0x348>
 8004ad4:	4b03      	ldr	r3, [pc, #12]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004ad6:	6a1a      	ldr	r2, [r3, #32]
 8004ad8:	4b02      	ldr	r3, [pc, #8]	; (8004ae4 <HAL_RCC_OscConfig+0x338>)
 8004ada:	2101      	movs	r1, #1
 8004adc:	430a      	orrs	r2, r1
 8004ade:	621a      	str	r2, [r3, #32]
 8004ae0:	e036      	b.n	8004b50 <HAL_RCC_OscConfig+0x3a4>
 8004ae2:	46c0      	nop			; (mov r8, r8)
 8004ae4:	40021000 	.word	0x40021000
 8004ae8:	fffeffff 	.word	0xfffeffff
 8004aec:	fffbffff 	.word	0xfffbffff
 8004af0:	40007000 	.word	0x40007000
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d10c      	bne.n	8004b16 <HAL_RCC_OscConfig+0x36a>
 8004afc:	4bca      	ldr	r3, [pc, #808]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004afe:	6a1a      	ldr	r2, [r3, #32]
 8004b00:	4bc9      	ldr	r3, [pc, #804]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004b02:	2101      	movs	r1, #1
 8004b04:	438a      	bics	r2, r1
 8004b06:	621a      	str	r2, [r3, #32]
 8004b08:	4bc7      	ldr	r3, [pc, #796]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004b0a:	6a1a      	ldr	r2, [r3, #32]
 8004b0c:	4bc6      	ldr	r3, [pc, #792]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004b0e:	2104      	movs	r1, #4
 8004b10:	438a      	bics	r2, r1
 8004b12:	621a      	str	r2, [r3, #32]
 8004b14:	e01c      	b.n	8004b50 <HAL_RCC_OscConfig+0x3a4>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	2b05      	cmp	r3, #5
 8004b1c:	d10c      	bne.n	8004b38 <HAL_RCC_OscConfig+0x38c>
 8004b1e:	4bc2      	ldr	r3, [pc, #776]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004b20:	6a1a      	ldr	r2, [r3, #32]
 8004b22:	4bc1      	ldr	r3, [pc, #772]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004b24:	2104      	movs	r1, #4
 8004b26:	430a      	orrs	r2, r1
 8004b28:	621a      	str	r2, [r3, #32]
 8004b2a:	4bbf      	ldr	r3, [pc, #764]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004b2c:	6a1a      	ldr	r2, [r3, #32]
 8004b2e:	4bbe      	ldr	r3, [pc, #760]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004b30:	2101      	movs	r1, #1
 8004b32:	430a      	orrs	r2, r1
 8004b34:	621a      	str	r2, [r3, #32]
 8004b36:	e00b      	b.n	8004b50 <HAL_RCC_OscConfig+0x3a4>
 8004b38:	4bbb      	ldr	r3, [pc, #748]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004b3a:	6a1a      	ldr	r2, [r3, #32]
 8004b3c:	4bba      	ldr	r3, [pc, #744]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004b3e:	2101      	movs	r1, #1
 8004b40:	438a      	bics	r2, r1
 8004b42:	621a      	str	r2, [r3, #32]
 8004b44:	4bb8      	ldr	r3, [pc, #736]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004b46:	6a1a      	ldr	r2, [r3, #32]
 8004b48:	4bb7      	ldr	r3, [pc, #732]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004b4a:	2104      	movs	r1, #4
 8004b4c:	438a      	bics	r2, r1
 8004b4e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d014      	beq.n	8004b82 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b58:	f7ff fbf2 	bl	8004340 <HAL_GetTick>
 8004b5c:	0003      	movs	r3, r0
 8004b5e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b60:	e009      	b.n	8004b76 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b62:	f7ff fbed 	bl	8004340 <HAL_GetTick>
 8004b66:	0002      	movs	r2, r0
 8004b68:	69bb      	ldr	r3, [r7, #24]
 8004b6a:	1ad3      	subs	r3, r2, r3
 8004b6c:	4aaf      	ldr	r2, [pc, #700]	; (8004e2c <HAL_RCC_OscConfig+0x680>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d901      	bls.n	8004b76 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8004b72:	2303      	movs	r3, #3
 8004b74:	e19a      	b.n	8004eac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b76:	4bac      	ldr	r3, [pc, #688]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004b78:	6a1b      	ldr	r3, [r3, #32]
 8004b7a:	2202      	movs	r2, #2
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	d0f0      	beq.n	8004b62 <HAL_RCC_OscConfig+0x3b6>
 8004b80:	e013      	b.n	8004baa <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b82:	f7ff fbdd 	bl	8004340 <HAL_GetTick>
 8004b86:	0003      	movs	r3, r0
 8004b88:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b8a:	e009      	b.n	8004ba0 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b8c:	f7ff fbd8 	bl	8004340 <HAL_GetTick>
 8004b90:	0002      	movs	r2, r0
 8004b92:	69bb      	ldr	r3, [r7, #24]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	4aa5      	ldr	r2, [pc, #660]	; (8004e2c <HAL_RCC_OscConfig+0x680>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d901      	bls.n	8004ba0 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8004b9c:	2303      	movs	r3, #3
 8004b9e:	e185      	b.n	8004eac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ba0:	4ba1      	ldr	r3, [pc, #644]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004ba2:	6a1b      	ldr	r3, [r3, #32]
 8004ba4:	2202      	movs	r2, #2
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	d1f0      	bne.n	8004b8c <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004baa:	231f      	movs	r3, #31
 8004bac:	18fb      	adds	r3, r7, r3
 8004bae:	781b      	ldrb	r3, [r3, #0]
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d105      	bne.n	8004bc0 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bb4:	4b9c      	ldr	r3, [pc, #624]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004bb6:	69da      	ldr	r2, [r3, #28]
 8004bb8:	4b9b      	ldr	r3, [pc, #620]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004bba:	499d      	ldr	r1, [pc, #628]	; (8004e30 <HAL_RCC_OscConfig+0x684>)
 8004bbc:	400a      	ands	r2, r1
 8004bbe:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2210      	movs	r2, #16
 8004bc6:	4013      	ands	r3, r2
 8004bc8:	d063      	beq.n	8004c92 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	695b      	ldr	r3, [r3, #20]
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d12a      	bne.n	8004c28 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004bd2:	4b95      	ldr	r3, [pc, #596]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004bd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004bd6:	4b94      	ldr	r3, [pc, #592]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004bd8:	2104      	movs	r1, #4
 8004bda:	430a      	orrs	r2, r1
 8004bdc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8004bde:	4b92      	ldr	r3, [pc, #584]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004be0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004be2:	4b91      	ldr	r3, [pc, #580]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004be4:	2101      	movs	r1, #1
 8004be6:	430a      	orrs	r2, r1
 8004be8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bea:	f7ff fba9 	bl	8004340 <HAL_GetTick>
 8004bee:	0003      	movs	r3, r0
 8004bf0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004bf2:	e008      	b.n	8004c06 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004bf4:	f7ff fba4 	bl	8004340 <HAL_GetTick>
 8004bf8:	0002      	movs	r2, r0
 8004bfa:	69bb      	ldr	r3, [r7, #24]
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	2b02      	cmp	r3, #2
 8004c00:	d901      	bls.n	8004c06 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8004c02:	2303      	movs	r3, #3
 8004c04:	e152      	b.n	8004eac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004c06:	4b88      	ldr	r3, [pc, #544]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004c08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c0a:	2202      	movs	r2, #2
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	d0f1      	beq.n	8004bf4 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004c10:	4b85      	ldr	r3, [pc, #532]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004c12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c14:	22f8      	movs	r2, #248	; 0xf8
 8004c16:	4393      	bics	r3, r2
 8004c18:	0019      	movs	r1, r3
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	699b      	ldr	r3, [r3, #24]
 8004c1e:	00da      	lsls	r2, r3, #3
 8004c20:	4b81      	ldr	r3, [pc, #516]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004c22:	430a      	orrs	r2, r1
 8004c24:	635a      	str	r2, [r3, #52]	; 0x34
 8004c26:	e034      	b.n	8004c92 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	695b      	ldr	r3, [r3, #20]
 8004c2c:	3305      	adds	r3, #5
 8004c2e:	d111      	bne.n	8004c54 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8004c30:	4b7d      	ldr	r3, [pc, #500]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004c32:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c34:	4b7c      	ldr	r3, [pc, #496]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004c36:	2104      	movs	r1, #4
 8004c38:	438a      	bics	r2, r1
 8004c3a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004c3c:	4b7a      	ldr	r3, [pc, #488]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004c3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c40:	22f8      	movs	r2, #248	; 0xf8
 8004c42:	4393      	bics	r3, r2
 8004c44:	0019      	movs	r1, r3
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	699b      	ldr	r3, [r3, #24]
 8004c4a:	00da      	lsls	r2, r3, #3
 8004c4c:	4b76      	ldr	r3, [pc, #472]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004c4e:	430a      	orrs	r2, r1
 8004c50:	635a      	str	r2, [r3, #52]	; 0x34
 8004c52:	e01e      	b.n	8004c92 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004c54:	4b74      	ldr	r3, [pc, #464]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004c56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c58:	4b73      	ldr	r3, [pc, #460]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004c5a:	2104      	movs	r1, #4
 8004c5c:	430a      	orrs	r2, r1
 8004c5e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8004c60:	4b71      	ldr	r3, [pc, #452]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004c62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c64:	4b70      	ldr	r3, [pc, #448]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004c66:	2101      	movs	r1, #1
 8004c68:	438a      	bics	r2, r1
 8004c6a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c6c:	f7ff fb68 	bl	8004340 <HAL_GetTick>
 8004c70:	0003      	movs	r3, r0
 8004c72:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004c74:	e008      	b.n	8004c88 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004c76:	f7ff fb63 	bl	8004340 <HAL_GetTick>
 8004c7a:	0002      	movs	r2, r0
 8004c7c:	69bb      	ldr	r3, [r7, #24]
 8004c7e:	1ad3      	subs	r3, r2, r3
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d901      	bls.n	8004c88 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8004c84:	2303      	movs	r3, #3
 8004c86:	e111      	b.n	8004eac <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004c88:	4b67      	ldr	r3, [pc, #412]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004c8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c8c:	2202      	movs	r2, #2
 8004c8e:	4013      	ands	r3, r2
 8004c90:	d1f1      	bne.n	8004c76 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2220      	movs	r2, #32
 8004c98:	4013      	ands	r3, r2
 8004c9a:	d05c      	beq.n	8004d56 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8004c9c:	4b62      	ldr	r3, [pc, #392]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	220c      	movs	r2, #12
 8004ca2:	4013      	ands	r3, r2
 8004ca4:	2b0c      	cmp	r3, #12
 8004ca6:	d00e      	beq.n	8004cc6 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8004ca8:	4b5f      	ldr	r3, [pc, #380]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	220c      	movs	r2, #12
 8004cae:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8004cb0:	2b08      	cmp	r3, #8
 8004cb2:	d114      	bne.n	8004cde <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8004cb4:	4b5c      	ldr	r3, [pc, #368]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004cb6:	685a      	ldr	r2, [r3, #4]
 8004cb8:	23c0      	movs	r3, #192	; 0xc0
 8004cba:	025b      	lsls	r3, r3, #9
 8004cbc:	401a      	ands	r2, r3
 8004cbe:	23c0      	movs	r3, #192	; 0xc0
 8004cc0:	025b      	lsls	r3, r3, #9
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d10b      	bne.n	8004cde <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8004cc6:	4b58      	ldr	r3, [pc, #352]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004cc8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004cca:	2380      	movs	r3, #128	; 0x80
 8004ccc:	029b      	lsls	r3, r3, #10
 8004cce:	4013      	ands	r3, r2
 8004cd0:	d040      	beq.n	8004d54 <HAL_RCC_OscConfig+0x5a8>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6a1b      	ldr	r3, [r3, #32]
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d03c      	beq.n	8004d54 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	e0e6      	b.n	8004eac <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a1b      	ldr	r3, [r3, #32]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d01b      	beq.n	8004d1e <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8004ce6:	4b50      	ldr	r3, [pc, #320]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004ce8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004cea:	4b4f      	ldr	r3, [pc, #316]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004cec:	2180      	movs	r1, #128	; 0x80
 8004cee:	0249      	lsls	r1, r1, #9
 8004cf0:	430a      	orrs	r2, r1
 8004cf2:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cf4:	f7ff fb24 	bl	8004340 <HAL_GetTick>
 8004cf8:	0003      	movs	r3, r0
 8004cfa:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8004cfc:	e008      	b.n	8004d10 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004cfe:	f7ff fb1f 	bl	8004340 <HAL_GetTick>
 8004d02:	0002      	movs	r2, r0
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	1ad3      	subs	r3, r2, r3
 8004d08:	2b02      	cmp	r3, #2
 8004d0a:	d901      	bls.n	8004d10 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8004d0c:	2303      	movs	r3, #3
 8004d0e:	e0cd      	b.n	8004eac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8004d10:	4b45      	ldr	r3, [pc, #276]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004d12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d14:	2380      	movs	r3, #128	; 0x80
 8004d16:	029b      	lsls	r3, r3, #10
 8004d18:	4013      	ands	r3, r2
 8004d1a:	d0f0      	beq.n	8004cfe <HAL_RCC_OscConfig+0x552>
 8004d1c:	e01b      	b.n	8004d56 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004d1e:	4b42      	ldr	r3, [pc, #264]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004d20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d22:	4b41      	ldr	r3, [pc, #260]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004d24:	4943      	ldr	r1, [pc, #268]	; (8004e34 <HAL_RCC_OscConfig+0x688>)
 8004d26:	400a      	ands	r2, r1
 8004d28:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d2a:	f7ff fb09 	bl	8004340 <HAL_GetTick>
 8004d2e:	0003      	movs	r3, r0
 8004d30:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8004d32:	e008      	b.n	8004d46 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d34:	f7ff fb04 	bl	8004340 <HAL_GetTick>
 8004d38:	0002      	movs	r2, r0
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	1ad3      	subs	r3, r2, r3
 8004d3e:	2b02      	cmp	r3, #2
 8004d40:	d901      	bls.n	8004d46 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e0b2      	b.n	8004eac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8004d46:	4b38      	ldr	r3, [pc, #224]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004d48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d4a:	2380      	movs	r3, #128	; 0x80
 8004d4c:	029b      	lsls	r3, r3, #10
 8004d4e:	4013      	ands	r3, r2
 8004d50:	d1f0      	bne.n	8004d34 <HAL_RCC_OscConfig+0x588>
 8004d52:	e000      	b.n	8004d56 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8004d54:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d100      	bne.n	8004d60 <HAL_RCC_OscConfig+0x5b4>
 8004d5e:	e0a4      	b.n	8004eaa <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d60:	4b31      	ldr	r3, [pc, #196]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	220c      	movs	r2, #12
 8004d66:	4013      	ands	r3, r2
 8004d68:	2b08      	cmp	r3, #8
 8004d6a:	d100      	bne.n	8004d6e <HAL_RCC_OscConfig+0x5c2>
 8004d6c:	e078      	b.n	8004e60 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d72:	2b02      	cmp	r3, #2
 8004d74:	d14c      	bne.n	8004e10 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d76:	4b2c      	ldr	r3, [pc, #176]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	4b2b      	ldr	r3, [pc, #172]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004d7c:	492e      	ldr	r1, [pc, #184]	; (8004e38 <HAL_RCC_OscConfig+0x68c>)
 8004d7e:	400a      	ands	r2, r1
 8004d80:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d82:	f7ff fadd 	bl	8004340 <HAL_GetTick>
 8004d86:	0003      	movs	r3, r0
 8004d88:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d8a:	e008      	b.n	8004d9e <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d8c:	f7ff fad8 	bl	8004340 <HAL_GetTick>
 8004d90:	0002      	movs	r2, r0
 8004d92:	69bb      	ldr	r3, [r7, #24]
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	2b02      	cmp	r3, #2
 8004d98:	d901      	bls.n	8004d9e <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e086      	b.n	8004eac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d9e:	4b22      	ldr	r3, [pc, #136]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	2380      	movs	r3, #128	; 0x80
 8004da4:	049b      	lsls	r3, r3, #18
 8004da6:	4013      	ands	r3, r2
 8004da8:	d1f0      	bne.n	8004d8c <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004daa:	4b1f      	ldr	r3, [pc, #124]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dae:	220f      	movs	r2, #15
 8004db0:	4393      	bics	r3, r2
 8004db2:	0019      	movs	r1, r3
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004db8:	4b1b      	ldr	r3, [pc, #108]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004dba:	430a      	orrs	r2, r1
 8004dbc:	62da      	str	r2, [r3, #44]	; 0x2c
 8004dbe:	4b1a      	ldr	r3, [pc, #104]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	4a1e      	ldr	r2, [pc, #120]	; (8004e3c <HAL_RCC_OscConfig+0x690>)
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	0019      	movs	r1, r3
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dd0:	431a      	orrs	r2, r3
 8004dd2:	4b15      	ldr	r3, [pc, #84]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004dd4:	430a      	orrs	r2, r1
 8004dd6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004dd8:	4b13      	ldr	r3, [pc, #76]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	4b12      	ldr	r3, [pc, #72]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004dde:	2180      	movs	r1, #128	; 0x80
 8004de0:	0449      	lsls	r1, r1, #17
 8004de2:	430a      	orrs	r2, r1
 8004de4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004de6:	f7ff faab 	bl	8004340 <HAL_GetTick>
 8004dea:	0003      	movs	r3, r0
 8004dec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004dee:	e008      	b.n	8004e02 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004df0:	f7ff faa6 	bl	8004340 <HAL_GetTick>
 8004df4:	0002      	movs	r2, r0
 8004df6:	69bb      	ldr	r3, [r7, #24]
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	2b02      	cmp	r3, #2
 8004dfc:	d901      	bls.n	8004e02 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e054      	b.n	8004eac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e02:	4b09      	ldr	r3, [pc, #36]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	2380      	movs	r3, #128	; 0x80
 8004e08:	049b      	lsls	r3, r3, #18
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	d0f0      	beq.n	8004df0 <HAL_RCC_OscConfig+0x644>
 8004e0e:	e04c      	b.n	8004eaa <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e10:	4b05      	ldr	r3, [pc, #20]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	4b04      	ldr	r3, [pc, #16]	; (8004e28 <HAL_RCC_OscConfig+0x67c>)
 8004e16:	4908      	ldr	r1, [pc, #32]	; (8004e38 <HAL_RCC_OscConfig+0x68c>)
 8004e18:	400a      	ands	r2, r1
 8004e1a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e1c:	f7ff fa90 	bl	8004340 <HAL_GetTick>
 8004e20:	0003      	movs	r3, r0
 8004e22:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e24:	e015      	b.n	8004e52 <HAL_RCC_OscConfig+0x6a6>
 8004e26:	46c0      	nop			; (mov r8, r8)
 8004e28:	40021000 	.word	0x40021000
 8004e2c:	00001388 	.word	0x00001388
 8004e30:	efffffff 	.word	0xefffffff
 8004e34:	fffeffff 	.word	0xfffeffff
 8004e38:	feffffff 	.word	0xfeffffff
 8004e3c:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e40:	f7ff fa7e 	bl	8004340 <HAL_GetTick>
 8004e44:	0002      	movs	r2, r0
 8004e46:	69bb      	ldr	r3, [r7, #24]
 8004e48:	1ad3      	subs	r3, r2, r3
 8004e4a:	2b02      	cmp	r3, #2
 8004e4c:	d901      	bls.n	8004e52 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	e02c      	b.n	8004eac <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e52:	4b18      	ldr	r3, [pc, #96]	; (8004eb4 <HAL_RCC_OscConfig+0x708>)
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	2380      	movs	r3, #128	; 0x80
 8004e58:	049b      	lsls	r3, r3, #18
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	d1f0      	bne.n	8004e40 <HAL_RCC_OscConfig+0x694>
 8004e5e:	e024      	b.n	8004eaa <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d101      	bne.n	8004e6c <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	e01f      	b.n	8004eac <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8004e6c:	4b11      	ldr	r3, [pc, #68]	; (8004eb4 <HAL_RCC_OscConfig+0x708>)
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8004e72:	4b10      	ldr	r3, [pc, #64]	; (8004eb4 <HAL_RCC_OscConfig+0x708>)
 8004e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e76:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e78:	697a      	ldr	r2, [r7, #20]
 8004e7a:	23c0      	movs	r3, #192	; 0xc0
 8004e7c:	025b      	lsls	r3, r3, #9
 8004e7e:	401a      	ands	r2, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e84:	429a      	cmp	r2, r3
 8004e86:	d10e      	bne.n	8004ea6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	220f      	movs	r2, #15
 8004e8c:	401a      	ands	r2, r3
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d107      	bne.n	8004ea6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004e96:	697a      	ldr	r2, [r7, #20]
 8004e98:	23f0      	movs	r3, #240	; 0xf0
 8004e9a:	039b      	lsls	r3, r3, #14
 8004e9c:	401a      	ands	r2, r3
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d001      	beq.n	8004eaa <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e000      	b.n	8004eac <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8004eaa:	2300      	movs	r3, #0
}
 8004eac:	0018      	movs	r0, r3
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	b008      	add	sp, #32
 8004eb2:	bd80      	pop	{r7, pc}
 8004eb4:	40021000 	.word	0x40021000

08004eb8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d101      	bne.n	8004ecc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e0bf      	b.n	800504c <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ecc:	4b61      	ldr	r3, [pc, #388]	; (8005054 <HAL_RCC_ClockConfig+0x19c>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	2201      	movs	r2, #1
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	683a      	ldr	r2, [r7, #0]
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	d911      	bls.n	8004efe <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eda:	4b5e      	ldr	r3, [pc, #376]	; (8005054 <HAL_RCC_ClockConfig+0x19c>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	4393      	bics	r3, r2
 8004ee2:	0019      	movs	r1, r3
 8004ee4:	4b5b      	ldr	r3, [pc, #364]	; (8005054 <HAL_RCC_ClockConfig+0x19c>)
 8004ee6:	683a      	ldr	r2, [r7, #0]
 8004ee8:	430a      	orrs	r2, r1
 8004eea:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eec:	4b59      	ldr	r3, [pc, #356]	; (8005054 <HAL_RCC_ClockConfig+0x19c>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	4013      	ands	r3, r2
 8004ef4:	683a      	ldr	r2, [r7, #0]
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d001      	beq.n	8004efe <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e0a6      	b.n	800504c <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	2202      	movs	r2, #2
 8004f04:	4013      	ands	r3, r2
 8004f06:	d015      	beq.n	8004f34 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	2204      	movs	r2, #4
 8004f0e:	4013      	ands	r3, r2
 8004f10:	d006      	beq.n	8004f20 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004f12:	4b51      	ldr	r3, [pc, #324]	; (8005058 <HAL_RCC_ClockConfig+0x1a0>)
 8004f14:	685a      	ldr	r2, [r3, #4]
 8004f16:	4b50      	ldr	r3, [pc, #320]	; (8005058 <HAL_RCC_ClockConfig+0x1a0>)
 8004f18:	21e0      	movs	r1, #224	; 0xe0
 8004f1a:	00c9      	lsls	r1, r1, #3
 8004f1c:	430a      	orrs	r2, r1
 8004f1e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f20:	4b4d      	ldr	r3, [pc, #308]	; (8005058 <HAL_RCC_ClockConfig+0x1a0>)
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	22f0      	movs	r2, #240	; 0xf0
 8004f26:	4393      	bics	r3, r2
 8004f28:	0019      	movs	r1, r3
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	689a      	ldr	r2, [r3, #8]
 8004f2e:	4b4a      	ldr	r3, [pc, #296]	; (8005058 <HAL_RCC_ClockConfig+0x1a0>)
 8004f30:	430a      	orrs	r2, r1
 8004f32:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	2201      	movs	r2, #1
 8004f3a:	4013      	ands	r3, r2
 8004f3c:	d04c      	beq.n	8004fd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d107      	bne.n	8004f56 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f46:	4b44      	ldr	r3, [pc, #272]	; (8005058 <HAL_RCC_ClockConfig+0x1a0>)
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	2380      	movs	r3, #128	; 0x80
 8004f4c:	029b      	lsls	r3, r3, #10
 8004f4e:	4013      	ands	r3, r2
 8004f50:	d120      	bne.n	8004f94 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	e07a      	b.n	800504c <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	2b02      	cmp	r3, #2
 8004f5c:	d107      	bne.n	8004f6e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f5e:	4b3e      	ldr	r3, [pc, #248]	; (8005058 <HAL_RCC_ClockConfig+0x1a0>)
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	2380      	movs	r3, #128	; 0x80
 8004f64:	049b      	lsls	r3, r3, #18
 8004f66:	4013      	ands	r3, r2
 8004f68:	d114      	bne.n	8004f94 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e06e      	b.n	800504c <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	2b03      	cmp	r3, #3
 8004f74:	d107      	bne.n	8004f86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8004f76:	4b38      	ldr	r3, [pc, #224]	; (8005058 <HAL_RCC_ClockConfig+0x1a0>)
 8004f78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f7a:	2380      	movs	r3, #128	; 0x80
 8004f7c:	029b      	lsls	r3, r3, #10
 8004f7e:	4013      	ands	r3, r2
 8004f80:	d108      	bne.n	8004f94 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e062      	b.n	800504c <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f86:	4b34      	ldr	r3, [pc, #208]	; (8005058 <HAL_RCC_ClockConfig+0x1a0>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	2202      	movs	r2, #2
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	d101      	bne.n	8004f94 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	e05b      	b.n	800504c <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f94:	4b30      	ldr	r3, [pc, #192]	; (8005058 <HAL_RCC_ClockConfig+0x1a0>)
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	2203      	movs	r2, #3
 8004f9a:	4393      	bics	r3, r2
 8004f9c:	0019      	movs	r1, r3
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	685a      	ldr	r2, [r3, #4]
 8004fa2:	4b2d      	ldr	r3, [pc, #180]	; (8005058 <HAL_RCC_ClockConfig+0x1a0>)
 8004fa4:	430a      	orrs	r2, r1
 8004fa6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fa8:	f7ff f9ca 	bl	8004340 <HAL_GetTick>
 8004fac:	0003      	movs	r3, r0
 8004fae:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fb0:	e009      	b.n	8004fc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fb2:	f7ff f9c5 	bl	8004340 <HAL_GetTick>
 8004fb6:	0002      	movs	r2, r0
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	1ad3      	subs	r3, r2, r3
 8004fbc:	4a27      	ldr	r2, [pc, #156]	; (800505c <HAL_RCC_ClockConfig+0x1a4>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d901      	bls.n	8004fc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	e042      	b.n	800504c <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fc6:	4b24      	ldr	r3, [pc, #144]	; (8005058 <HAL_RCC_ClockConfig+0x1a0>)
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	220c      	movs	r2, #12
 8004fcc:	401a      	ands	r2, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d1ec      	bne.n	8004fb2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004fd8:	4b1e      	ldr	r3, [pc, #120]	; (8005054 <HAL_RCC_ClockConfig+0x19c>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	4013      	ands	r3, r2
 8004fe0:	683a      	ldr	r2, [r7, #0]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d211      	bcs.n	800500a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fe6:	4b1b      	ldr	r3, [pc, #108]	; (8005054 <HAL_RCC_ClockConfig+0x19c>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	2201      	movs	r2, #1
 8004fec:	4393      	bics	r3, r2
 8004fee:	0019      	movs	r1, r3
 8004ff0:	4b18      	ldr	r3, [pc, #96]	; (8005054 <HAL_RCC_ClockConfig+0x19c>)
 8004ff2:	683a      	ldr	r2, [r7, #0]
 8004ff4:	430a      	orrs	r2, r1
 8004ff6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ff8:	4b16      	ldr	r3, [pc, #88]	; (8005054 <HAL_RCC_ClockConfig+0x19c>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	4013      	ands	r3, r2
 8005000:	683a      	ldr	r2, [r7, #0]
 8005002:	429a      	cmp	r2, r3
 8005004:	d001      	beq.n	800500a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e020      	b.n	800504c <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	2204      	movs	r2, #4
 8005010:	4013      	ands	r3, r2
 8005012:	d009      	beq.n	8005028 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005014:	4b10      	ldr	r3, [pc, #64]	; (8005058 <HAL_RCC_ClockConfig+0x1a0>)
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	4a11      	ldr	r2, [pc, #68]	; (8005060 <HAL_RCC_ClockConfig+0x1a8>)
 800501a:	4013      	ands	r3, r2
 800501c:	0019      	movs	r1, r3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	68da      	ldr	r2, [r3, #12]
 8005022:	4b0d      	ldr	r3, [pc, #52]	; (8005058 <HAL_RCC_ClockConfig+0x1a0>)
 8005024:	430a      	orrs	r2, r1
 8005026:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005028:	f000 f820 	bl	800506c <HAL_RCC_GetSysClockFreq>
 800502c:	0001      	movs	r1, r0
 800502e:	4b0a      	ldr	r3, [pc, #40]	; (8005058 <HAL_RCC_ClockConfig+0x1a0>)
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	091b      	lsrs	r3, r3, #4
 8005034:	220f      	movs	r2, #15
 8005036:	4013      	ands	r3, r2
 8005038:	4a0a      	ldr	r2, [pc, #40]	; (8005064 <HAL_RCC_ClockConfig+0x1ac>)
 800503a:	5cd3      	ldrb	r3, [r2, r3]
 800503c:	000a      	movs	r2, r1
 800503e:	40da      	lsrs	r2, r3
 8005040:	4b09      	ldr	r3, [pc, #36]	; (8005068 <HAL_RCC_ClockConfig+0x1b0>)
 8005042:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005044:	2003      	movs	r0, #3
 8005046:	f7ff f947 	bl	80042d8 <HAL_InitTick>
  
  return HAL_OK;
 800504a:	2300      	movs	r3, #0
}
 800504c:	0018      	movs	r0, r3
 800504e:	46bd      	mov	sp, r7
 8005050:	b004      	add	sp, #16
 8005052:	bd80      	pop	{r7, pc}
 8005054:	40022000 	.word	0x40022000
 8005058:	40021000 	.word	0x40021000
 800505c:	00001388 	.word	0x00001388
 8005060:	fffff8ff 	.word	0xfffff8ff
 8005064:	08008c48 	.word	0x08008c48
 8005068:	2000008c 	.word	0x2000008c

0800506c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b086      	sub	sp, #24
 8005070:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005072:	2300      	movs	r3, #0
 8005074:	60fb      	str	r3, [r7, #12]
 8005076:	2300      	movs	r3, #0
 8005078:	60bb      	str	r3, [r7, #8]
 800507a:	2300      	movs	r3, #0
 800507c:	617b      	str	r3, [r7, #20]
 800507e:	2300      	movs	r3, #0
 8005080:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005082:	2300      	movs	r3, #0
 8005084:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8005086:	4b2d      	ldr	r3, [pc, #180]	; (800513c <HAL_RCC_GetSysClockFreq+0xd0>)
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	220c      	movs	r2, #12
 8005090:	4013      	ands	r3, r2
 8005092:	2b0c      	cmp	r3, #12
 8005094:	d046      	beq.n	8005124 <HAL_RCC_GetSysClockFreq+0xb8>
 8005096:	d848      	bhi.n	800512a <HAL_RCC_GetSysClockFreq+0xbe>
 8005098:	2b04      	cmp	r3, #4
 800509a:	d002      	beq.n	80050a2 <HAL_RCC_GetSysClockFreq+0x36>
 800509c:	2b08      	cmp	r3, #8
 800509e:	d003      	beq.n	80050a8 <HAL_RCC_GetSysClockFreq+0x3c>
 80050a0:	e043      	b.n	800512a <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80050a2:	4b27      	ldr	r3, [pc, #156]	; (8005140 <HAL_RCC_GetSysClockFreq+0xd4>)
 80050a4:	613b      	str	r3, [r7, #16]
      break;
 80050a6:	e043      	b.n	8005130 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	0c9b      	lsrs	r3, r3, #18
 80050ac:	220f      	movs	r2, #15
 80050ae:	4013      	ands	r3, r2
 80050b0:	4a24      	ldr	r2, [pc, #144]	; (8005144 <HAL_RCC_GetSysClockFreq+0xd8>)
 80050b2:	5cd3      	ldrb	r3, [r2, r3]
 80050b4:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80050b6:	4b21      	ldr	r3, [pc, #132]	; (800513c <HAL_RCC_GetSysClockFreq+0xd0>)
 80050b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ba:	220f      	movs	r2, #15
 80050bc:	4013      	ands	r3, r2
 80050be:	4a22      	ldr	r2, [pc, #136]	; (8005148 <HAL_RCC_GetSysClockFreq+0xdc>)
 80050c0:	5cd3      	ldrb	r3, [r2, r3]
 80050c2:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80050c4:	68fa      	ldr	r2, [r7, #12]
 80050c6:	23c0      	movs	r3, #192	; 0xc0
 80050c8:	025b      	lsls	r3, r3, #9
 80050ca:	401a      	ands	r2, r3
 80050cc:	2380      	movs	r3, #128	; 0x80
 80050ce:	025b      	lsls	r3, r3, #9
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d109      	bne.n	80050e8 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80050d4:	68b9      	ldr	r1, [r7, #8]
 80050d6:	481a      	ldr	r0, [pc, #104]	; (8005140 <HAL_RCC_GetSysClockFreq+0xd4>)
 80050d8:	f7fb f832 	bl	8000140 <__udivsi3>
 80050dc:	0003      	movs	r3, r0
 80050de:	001a      	movs	r2, r3
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	4353      	muls	r3, r2
 80050e4:	617b      	str	r3, [r7, #20]
 80050e6:	e01a      	b.n	800511e <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80050e8:	68fa      	ldr	r2, [r7, #12]
 80050ea:	23c0      	movs	r3, #192	; 0xc0
 80050ec:	025b      	lsls	r3, r3, #9
 80050ee:	401a      	ands	r2, r3
 80050f0:	23c0      	movs	r3, #192	; 0xc0
 80050f2:	025b      	lsls	r3, r3, #9
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d109      	bne.n	800510c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80050f8:	68b9      	ldr	r1, [r7, #8]
 80050fa:	4814      	ldr	r0, [pc, #80]	; (800514c <HAL_RCC_GetSysClockFreq+0xe0>)
 80050fc:	f7fb f820 	bl	8000140 <__udivsi3>
 8005100:	0003      	movs	r3, r0
 8005102:	001a      	movs	r2, r3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	4353      	muls	r3, r2
 8005108:	617b      	str	r3, [r7, #20]
 800510a:	e008      	b.n	800511e <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800510c:	68b9      	ldr	r1, [r7, #8]
 800510e:	480c      	ldr	r0, [pc, #48]	; (8005140 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005110:	f7fb f816 	bl	8000140 <__udivsi3>
 8005114:	0003      	movs	r3, r0
 8005116:	001a      	movs	r2, r3
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	4353      	muls	r3, r2
 800511c:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	613b      	str	r3, [r7, #16]
      break;
 8005122:	e005      	b.n	8005130 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8005124:	4b09      	ldr	r3, [pc, #36]	; (800514c <HAL_RCC_GetSysClockFreq+0xe0>)
 8005126:	613b      	str	r3, [r7, #16]
      break;
 8005128:	e002      	b.n	8005130 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800512a:	4b05      	ldr	r3, [pc, #20]	; (8005140 <HAL_RCC_GetSysClockFreq+0xd4>)
 800512c:	613b      	str	r3, [r7, #16]
      break;
 800512e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005130:	693b      	ldr	r3, [r7, #16]
}
 8005132:	0018      	movs	r0, r3
 8005134:	46bd      	mov	sp, r7
 8005136:	b006      	add	sp, #24
 8005138:	bd80      	pop	{r7, pc}
 800513a:	46c0      	nop			; (mov r8, r8)
 800513c:	40021000 	.word	0x40021000
 8005140:	007a1200 	.word	0x007a1200
 8005144:	08008c60 	.word	0x08008c60
 8005148:	08008c70 	.word	0x08008c70
 800514c:	02dc6c00 	.word	0x02dc6c00

08005150 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005154:	4b02      	ldr	r3, [pc, #8]	; (8005160 <HAL_RCC_GetHCLKFreq+0x10>)
 8005156:	681b      	ldr	r3, [r3, #0]
}
 8005158:	0018      	movs	r0, r3
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
 800515e:	46c0      	nop			; (mov r8, r8)
 8005160:	2000008c 	.word	0x2000008c

08005164 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8005168:	f7ff fff2 	bl	8005150 <HAL_RCC_GetHCLKFreq>
 800516c:	0001      	movs	r1, r0
 800516e:	4b06      	ldr	r3, [pc, #24]	; (8005188 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	0a1b      	lsrs	r3, r3, #8
 8005174:	2207      	movs	r2, #7
 8005176:	4013      	ands	r3, r2
 8005178:	4a04      	ldr	r2, [pc, #16]	; (800518c <HAL_RCC_GetPCLK1Freq+0x28>)
 800517a:	5cd3      	ldrb	r3, [r2, r3]
 800517c:	40d9      	lsrs	r1, r3
 800517e:	000b      	movs	r3, r1
}    
 8005180:	0018      	movs	r0, r3
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
 8005186:	46c0      	nop			; (mov r8, r8)
 8005188:	40021000 	.word	0x40021000
 800518c:	08008c58 	.word	0x08008c58

08005190 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b086      	sub	sp, #24
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005198:	2300      	movs	r3, #0
 800519a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800519c:	2300      	movs	r3, #0
 800519e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	2380      	movs	r3, #128	; 0x80
 80051a6:	025b      	lsls	r3, r3, #9
 80051a8:	4013      	ands	r3, r2
 80051aa:	d100      	bne.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80051ac:	e08e      	b.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80051ae:	2017      	movs	r0, #23
 80051b0:	183b      	adds	r3, r7, r0
 80051b2:	2200      	movs	r2, #0
 80051b4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051b6:	4b6e      	ldr	r3, [pc, #440]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80051b8:	69da      	ldr	r2, [r3, #28]
 80051ba:	2380      	movs	r3, #128	; 0x80
 80051bc:	055b      	lsls	r3, r3, #21
 80051be:	4013      	ands	r3, r2
 80051c0:	d110      	bne.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80051c2:	4b6b      	ldr	r3, [pc, #428]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80051c4:	69da      	ldr	r2, [r3, #28]
 80051c6:	4b6a      	ldr	r3, [pc, #424]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80051c8:	2180      	movs	r1, #128	; 0x80
 80051ca:	0549      	lsls	r1, r1, #21
 80051cc:	430a      	orrs	r2, r1
 80051ce:	61da      	str	r2, [r3, #28]
 80051d0:	4b67      	ldr	r3, [pc, #412]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80051d2:	69da      	ldr	r2, [r3, #28]
 80051d4:	2380      	movs	r3, #128	; 0x80
 80051d6:	055b      	lsls	r3, r3, #21
 80051d8:	4013      	ands	r3, r2
 80051da:	60bb      	str	r3, [r7, #8]
 80051dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051de:	183b      	adds	r3, r7, r0
 80051e0:	2201      	movs	r2, #1
 80051e2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051e4:	4b63      	ldr	r3, [pc, #396]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80051e6:	681a      	ldr	r2, [r3, #0]
 80051e8:	2380      	movs	r3, #128	; 0x80
 80051ea:	005b      	lsls	r3, r3, #1
 80051ec:	4013      	ands	r3, r2
 80051ee:	d11a      	bne.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051f0:	4b60      	ldr	r3, [pc, #384]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	4b5f      	ldr	r3, [pc, #380]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80051f6:	2180      	movs	r1, #128	; 0x80
 80051f8:	0049      	lsls	r1, r1, #1
 80051fa:	430a      	orrs	r2, r1
 80051fc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051fe:	f7ff f89f 	bl	8004340 <HAL_GetTick>
 8005202:	0003      	movs	r3, r0
 8005204:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005206:	e008      	b.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005208:	f7ff f89a 	bl	8004340 <HAL_GetTick>
 800520c:	0002      	movs	r2, r0
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	1ad3      	subs	r3, r2, r3
 8005212:	2b64      	cmp	r3, #100	; 0x64
 8005214:	d901      	bls.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8005216:	2303      	movs	r3, #3
 8005218:	e0a6      	b.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800521a:	4b56      	ldr	r3, [pc, #344]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	2380      	movs	r3, #128	; 0x80
 8005220:	005b      	lsls	r3, r3, #1
 8005222:	4013      	ands	r3, r2
 8005224:	d0f0      	beq.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005226:	4b52      	ldr	r3, [pc, #328]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005228:	6a1a      	ldr	r2, [r3, #32]
 800522a:	23c0      	movs	r3, #192	; 0xc0
 800522c:	009b      	lsls	r3, r3, #2
 800522e:	4013      	ands	r3, r2
 8005230:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d034      	beq.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	685a      	ldr	r2, [r3, #4]
 800523c:	23c0      	movs	r3, #192	; 0xc0
 800523e:	009b      	lsls	r3, r3, #2
 8005240:	4013      	ands	r3, r2
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	429a      	cmp	r2, r3
 8005246:	d02c      	beq.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005248:	4b49      	ldr	r3, [pc, #292]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800524a:	6a1b      	ldr	r3, [r3, #32]
 800524c:	4a4a      	ldr	r2, [pc, #296]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800524e:	4013      	ands	r3, r2
 8005250:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005252:	4b47      	ldr	r3, [pc, #284]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005254:	6a1a      	ldr	r2, [r3, #32]
 8005256:	4b46      	ldr	r3, [pc, #280]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005258:	2180      	movs	r1, #128	; 0x80
 800525a:	0249      	lsls	r1, r1, #9
 800525c:	430a      	orrs	r2, r1
 800525e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005260:	4b43      	ldr	r3, [pc, #268]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005262:	6a1a      	ldr	r2, [r3, #32]
 8005264:	4b42      	ldr	r3, [pc, #264]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005266:	4945      	ldr	r1, [pc, #276]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8005268:	400a      	ands	r2, r1
 800526a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800526c:	4b40      	ldr	r3, [pc, #256]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800526e:	68fa      	ldr	r2, [r7, #12]
 8005270:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2201      	movs	r2, #1
 8005276:	4013      	ands	r3, r2
 8005278:	d013      	beq.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800527a:	f7ff f861 	bl	8004340 <HAL_GetTick>
 800527e:	0003      	movs	r3, r0
 8005280:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005282:	e009      	b.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005284:	f7ff f85c 	bl	8004340 <HAL_GetTick>
 8005288:	0002      	movs	r2, r0
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	1ad3      	subs	r3, r2, r3
 800528e:	4a3c      	ldr	r2, [pc, #240]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d901      	bls.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005294:	2303      	movs	r3, #3
 8005296:	e067      	b.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005298:	4b35      	ldr	r3, [pc, #212]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800529a:	6a1b      	ldr	r3, [r3, #32]
 800529c:	2202      	movs	r2, #2
 800529e:	4013      	ands	r3, r2
 80052a0:	d0f0      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052a2:	4b33      	ldr	r3, [pc, #204]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80052a4:	6a1b      	ldr	r3, [r3, #32]
 80052a6:	4a34      	ldr	r2, [pc, #208]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80052a8:	4013      	ands	r3, r2
 80052aa:	0019      	movs	r1, r3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	685a      	ldr	r2, [r3, #4]
 80052b0:	4b2f      	ldr	r3, [pc, #188]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80052b2:	430a      	orrs	r2, r1
 80052b4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80052b6:	2317      	movs	r3, #23
 80052b8:	18fb      	adds	r3, r7, r3
 80052ba:	781b      	ldrb	r3, [r3, #0]
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d105      	bne.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052c0:	4b2b      	ldr	r3, [pc, #172]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80052c2:	69da      	ldr	r2, [r3, #28]
 80052c4:	4b2a      	ldr	r3, [pc, #168]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80052c6:	492f      	ldr	r1, [pc, #188]	; (8005384 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80052c8:	400a      	ands	r2, r1
 80052ca:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2201      	movs	r2, #1
 80052d2:	4013      	ands	r3, r2
 80052d4:	d009      	beq.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80052d6:	4b26      	ldr	r3, [pc, #152]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80052d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052da:	2203      	movs	r2, #3
 80052dc:	4393      	bics	r3, r2
 80052de:	0019      	movs	r1, r3
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	689a      	ldr	r2, [r3, #8]
 80052e4:	4b22      	ldr	r3, [pc, #136]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80052e6:	430a      	orrs	r2, r1
 80052e8:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	2202      	movs	r2, #2
 80052f0:	4013      	ands	r3, r2
 80052f2:	d009      	beq.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80052f4:	4b1e      	ldr	r3, [pc, #120]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80052f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052f8:	4a23      	ldr	r2, [pc, #140]	; (8005388 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80052fa:	4013      	ands	r3, r2
 80052fc:	0019      	movs	r1, r3
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	68da      	ldr	r2, [r3, #12]
 8005302:	4b1b      	ldr	r3, [pc, #108]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005304:	430a      	orrs	r2, r1
 8005306:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	2220      	movs	r2, #32
 800530e:	4013      	ands	r3, r2
 8005310:	d009      	beq.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005312:	4b17      	ldr	r3, [pc, #92]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005316:	2210      	movs	r2, #16
 8005318:	4393      	bics	r3, r2
 800531a:	0019      	movs	r1, r3
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	691a      	ldr	r2, [r3, #16]
 8005320:	4b13      	ldr	r3, [pc, #76]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005322:	430a      	orrs	r2, r1
 8005324:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	2380      	movs	r3, #128	; 0x80
 800532c:	029b      	lsls	r3, r3, #10
 800532e:	4013      	ands	r3, r2
 8005330:	d009      	beq.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005332:	4b0f      	ldr	r3, [pc, #60]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005336:	2280      	movs	r2, #128	; 0x80
 8005338:	4393      	bics	r3, r2
 800533a:	0019      	movs	r1, r3
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	699a      	ldr	r2, [r3, #24]
 8005340:	4b0b      	ldr	r3, [pc, #44]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005342:	430a      	orrs	r2, r1
 8005344:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	2380      	movs	r3, #128	; 0x80
 800534c:	00db      	lsls	r3, r3, #3
 800534e:	4013      	ands	r3, r2
 8005350:	d009      	beq.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005352:	4b07      	ldr	r3, [pc, #28]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005356:	2240      	movs	r2, #64	; 0x40
 8005358:	4393      	bics	r3, r2
 800535a:	0019      	movs	r1, r3
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	695a      	ldr	r2, [r3, #20]
 8005360:	4b03      	ldr	r3, [pc, #12]	; (8005370 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005362:	430a      	orrs	r2, r1
 8005364:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8005366:	2300      	movs	r3, #0
}
 8005368:	0018      	movs	r0, r3
 800536a:	46bd      	mov	sp, r7
 800536c:	b006      	add	sp, #24
 800536e:	bd80      	pop	{r7, pc}
 8005370:	40021000 	.word	0x40021000
 8005374:	40007000 	.word	0x40007000
 8005378:	fffffcff 	.word	0xfffffcff
 800537c:	fffeffff 	.word	0xfffeffff
 8005380:	00001388 	.word	0x00001388
 8005384:	efffffff 	.word	0xefffffff
 8005388:	fffcffff 	.word	0xfffcffff

0800538c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b082      	sub	sp, #8
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d101      	bne.n	800539e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	e044      	b.n	8005428 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d107      	bne.n	80053b6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2278      	movs	r2, #120	; 0x78
 80053aa:	2100      	movs	r1, #0
 80053ac:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	0018      	movs	r0, r3
 80053b2:	f7fe fe33 	bl	800401c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2224      	movs	r2, #36	; 0x24
 80053ba:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	2101      	movs	r1, #1
 80053c8:	438a      	bics	r2, r1
 80053ca:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	0018      	movs	r0, r3
 80053d0:	f000 f8d0 	bl	8005574 <UART_SetConfig>
 80053d4:	0003      	movs	r3, r0
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	d101      	bne.n	80053de <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	e024      	b.n	8005428 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d003      	beq.n	80053ee <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	0018      	movs	r0, r3
 80053ea:	f000 fa4b 	bl	8005884 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	685a      	ldr	r2, [r3, #4]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	490d      	ldr	r1, [pc, #52]	; (8005430 <HAL_UART_Init+0xa4>)
 80053fa:	400a      	ands	r2, r1
 80053fc:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	689a      	ldr	r2, [r3, #8]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	212a      	movs	r1, #42	; 0x2a
 800540a:	438a      	bics	r2, r1
 800540c:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	2101      	movs	r1, #1
 800541a:	430a      	orrs	r2, r1
 800541c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	0018      	movs	r0, r3
 8005422:	f000 fae3 	bl	80059ec <UART_CheckIdleState>
 8005426:	0003      	movs	r3, r0
}
 8005428:	0018      	movs	r0, r3
 800542a:	46bd      	mov	sp, r7
 800542c:	b002      	add	sp, #8
 800542e:	bd80      	pop	{r7, pc}
 8005430:	ffffb7ff 	.word	0xffffb7ff

08005434 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b08a      	sub	sp, #40	; 0x28
 8005438:	af02      	add	r7, sp, #8
 800543a:	60f8      	str	r0, [r7, #12]
 800543c:	60b9      	str	r1, [r7, #8]
 800543e:	603b      	str	r3, [r7, #0]
 8005440:	1dbb      	adds	r3, r7, #6
 8005442:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005448:	2b20      	cmp	r3, #32
 800544a:	d000      	beq.n	800544e <HAL_UART_Transmit+0x1a>
 800544c:	e08d      	b.n	800556a <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d003      	beq.n	800545c <HAL_UART_Transmit+0x28>
 8005454:	1dbb      	adds	r3, r7, #6
 8005456:	881b      	ldrh	r3, [r3, #0]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d101      	bne.n	8005460 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e085      	b.n	800556c <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	689a      	ldr	r2, [r3, #8]
 8005464:	2380      	movs	r3, #128	; 0x80
 8005466:	015b      	lsls	r3, r3, #5
 8005468:	429a      	cmp	r2, r3
 800546a:	d109      	bne.n	8005480 <HAL_UART_Transmit+0x4c>
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	691b      	ldr	r3, [r3, #16]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d105      	bne.n	8005480 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	2201      	movs	r2, #1
 8005478:	4013      	ands	r3, r2
 800547a:	d001      	beq.n	8005480 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e075      	b.n	800556c <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2284      	movs	r2, #132	; 0x84
 8005484:	2100      	movs	r1, #0
 8005486:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2221      	movs	r2, #33	; 0x21
 800548c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800548e:	f7fe ff57 	bl	8004340 <HAL_GetTick>
 8005492:	0003      	movs	r3, r0
 8005494:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	1dba      	adds	r2, r7, #6
 800549a:	2150      	movs	r1, #80	; 0x50
 800549c:	8812      	ldrh	r2, [r2, #0]
 800549e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	1dba      	adds	r2, r7, #6
 80054a4:	2152      	movs	r1, #82	; 0x52
 80054a6:	8812      	ldrh	r2, [r2, #0]
 80054a8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	689a      	ldr	r2, [r3, #8]
 80054ae:	2380      	movs	r3, #128	; 0x80
 80054b0:	015b      	lsls	r3, r3, #5
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d108      	bne.n	80054c8 <HAL_UART_Transmit+0x94>
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	691b      	ldr	r3, [r3, #16]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d104      	bne.n	80054c8 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80054be:	2300      	movs	r3, #0
 80054c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	61bb      	str	r3, [r7, #24]
 80054c6:	e003      	b.n	80054d0 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054cc:	2300      	movs	r3, #0
 80054ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80054d0:	e030      	b.n	8005534 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054d2:	697a      	ldr	r2, [r7, #20]
 80054d4:	68f8      	ldr	r0, [r7, #12]
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	9300      	str	r3, [sp, #0]
 80054da:	0013      	movs	r3, r2
 80054dc:	2200      	movs	r2, #0
 80054de:	2180      	movs	r1, #128	; 0x80
 80054e0:	f000 fb2c 	bl	8005b3c <UART_WaitOnFlagUntilTimeout>
 80054e4:	1e03      	subs	r3, r0, #0
 80054e6:	d004      	beq.n	80054f2 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2220      	movs	r2, #32
 80054ec:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80054ee:	2303      	movs	r3, #3
 80054f0:	e03c      	b.n	800556c <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 80054f2:	69fb      	ldr	r3, [r7, #28]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d10b      	bne.n	8005510 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80054f8:	69bb      	ldr	r3, [r7, #24]
 80054fa:	881a      	ldrh	r2, [r3, #0]
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	05d2      	lsls	r2, r2, #23
 8005502:	0dd2      	lsrs	r2, r2, #23
 8005504:	b292      	uxth	r2, r2
 8005506:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005508:	69bb      	ldr	r3, [r7, #24]
 800550a:	3302      	adds	r3, #2
 800550c:	61bb      	str	r3, [r7, #24]
 800550e:	e008      	b.n	8005522 <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005510:	69fb      	ldr	r3, [r7, #28]
 8005512:	781a      	ldrb	r2, [r3, #0]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	b292      	uxth	r2, r2
 800551a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800551c:	69fb      	ldr	r3, [r7, #28]
 800551e:	3301      	adds	r3, #1
 8005520:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2252      	movs	r2, #82	; 0x52
 8005526:	5a9b      	ldrh	r3, [r3, r2]
 8005528:	b29b      	uxth	r3, r3
 800552a:	3b01      	subs	r3, #1
 800552c:	b299      	uxth	r1, r3
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2252      	movs	r2, #82	; 0x52
 8005532:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2252      	movs	r2, #82	; 0x52
 8005538:	5a9b      	ldrh	r3, [r3, r2]
 800553a:	b29b      	uxth	r3, r3
 800553c:	2b00      	cmp	r3, #0
 800553e:	d1c8      	bne.n	80054d2 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005540:	697a      	ldr	r2, [r7, #20]
 8005542:	68f8      	ldr	r0, [r7, #12]
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	9300      	str	r3, [sp, #0]
 8005548:	0013      	movs	r3, r2
 800554a:	2200      	movs	r2, #0
 800554c:	2140      	movs	r1, #64	; 0x40
 800554e:	f000 faf5 	bl	8005b3c <UART_WaitOnFlagUntilTimeout>
 8005552:	1e03      	subs	r3, r0, #0
 8005554:	d004      	beq.n	8005560 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2220      	movs	r2, #32
 800555a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800555c:	2303      	movs	r3, #3
 800555e:	e005      	b.n	800556c <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2220      	movs	r2, #32
 8005564:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005566:	2300      	movs	r3, #0
 8005568:	e000      	b.n	800556c <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 800556a:	2302      	movs	r3, #2
  }
}
 800556c:	0018      	movs	r0, r3
 800556e:	46bd      	mov	sp, r7
 8005570:	b008      	add	sp, #32
 8005572:	bd80      	pop	{r7, pc}

08005574 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b088      	sub	sp, #32
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800557c:	231e      	movs	r3, #30
 800557e:	18fb      	adds	r3, r7, r3
 8005580:	2200      	movs	r2, #0
 8005582:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	689a      	ldr	r2, [r3, #8]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	691b      	ldr	r3, [r3, #16]
 800558c:	431a      	orrs	r2, r3
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	695b      	ldr	r3, [r3, #20]
 8005592:	431a      	orrs	r2, r3
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	69db      	ldr	r3, [r3, #28]
 8005598:	4313      	orrs	r3, r2
 800559a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4aaf      	ldr	r2, [pc, #700]	; (8005860 <UART_SetConfig+0x2ec>)
 80055a4:	4013      	ands	r3, r2
 80055a6:	0019      	movs	r1, r3
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	697a      	ldr	r2, [r7, #20]
 80055ae:	430a      	orrs	r2, r1
 80055b0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	4aaa      	ldr	r2, [pc, #680]	; (8005864 <UART_SetConfig+0x2f0>)
 80055ba:	4013      	ands	r3, r2
 80055bc:	0019      	movs	r1, r3
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	68da      	ldr	r2, [r3, #12]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	430a      	orrs	r2, r1
 80055c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	699b      	ldr	r3, [r3, #24]
 80055ce:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6a1b      	ldr	r3, [r3, #32]
 80055d4:	697a      	ldr	r2, [r7, #20]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	4aa1      	ldr	r2, [pc, #644]	; (8005868 <UART_SetConfig+0x2f4>)
 80055e2:	4013      	ands	r3, r2
 80055e4:	0019      	movs	r1, r3
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	430a      	orrs	r2, r1
 80055ee:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a9d      	ldr	r2, [pc, #628]	; (800586c <UART_SetConfig+0x2f8>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d127      	bne.n	800564a <UART_SetConfig+0xd6>
 80055fa:	4b9d      	ldr	r3, [pc, #628]	; (8005870 <UART_SetConfig+0x2fc>)
 80055fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055fe:	2203      	movs	r2, #3
 8005600:	4013      	ands	r3, r2
 8005602:	2b03      	cmp	r3, #3
 8005604:	d00d      	beq.n	8005622 <UART_SetConfig+0xae>
 8005606:	d81b      	bhi.n	8005640 <UART_SetConfig+0xcc>
 8005608:	2b02      	cmp	r3, #2
 800560a:	d014      	beq.n	8005636 <UART_SetConfig+0xc2>
 800560c:	d818      	bhi.n	8005640 <UART_SetConfig+0xcc>
 800560e:	2b00      	cmp	r3, #0
 8005610:	d002      	beq.n	8005618 <UART_SetConfig+0xa4>
 8005612:	2b01      	cmp	r3, #1
 8005614:	d00a      	beq.n	800562c <UART_SetConfig+0xb8>
 8005616:	e013      	b.n	8005640 <UART_SetConfig+0xcc>
 8005618:	231f      	movs	r3, #31
 800561a:	18fb      	adds	r3, r7, r3
 800561c:	2200      	movs	r2, #0
 800561e:	701a      	strb	r2, [r3, #0]
 8005620:	e065      	b.n	80056ee <UART_SetConfig+0x17a>
 8005622:	231f      	movs	r3, #31
 8005624:	18fb      	adds	r3, r7, r3
 8005626:	2202      	movs	r2, #2
 8005628:	701a      	strb	r2, [r3, #0]
 800562a:	e060      	b.n	80056ee <UART_SetConfig+0x17a>
 800562c:	231f      	movs	r3, #31
 800562e:	18fb      	adds	r3, r7, r3
 8005630:	2204      	movs	r2, #4
 8005632:	701a      	strb	r2, [r3, #0]
 8005634:	e05b      	b.n	80056ee <UART_SetConfig+0x17a>
 8005636:	231f      	movs	r3, #31
 8005638:	18fb      	adds	r3, r7, r3
 800563a:	2208      	movs	r2, #8
 800563c:	701a      	strb	r2, [r3, #0]
 800563e:	e056      	b.n	80056ee <UART_SetConfig+0x17a>
 8005640:	231f      	movs	r3, #31
 8005642:	18fb      	adds	r3, r7, r3
 8005644:	2210      	movs	r2, #16
 8005646:	701a      	strb	r2, [r3, #0]
 8005648:	e051      	b.n	80056ee <UART_SetConfig+0x17a>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	4a89      	ldr	r2, [pc, #548]	; (8005874 <UART_SetConfig+0x300>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d134      	bne.n	80056be <UART_SetConfig+0x14a>
 8005654:	4b86      	ldr	r3, [pc, #536]	; (8005870 <UART_SetConfig+0x2fc>)
 8005656:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005658:	23c0      	movs	r3, #192	; 0xc0
 800565a:	029b      	lsls	r3, r3, #10
 800565c:	4013      	ands	r3, r2
 800565e:	22c0      	movs	r2, #192	; 0xc0
 8005660:	0292      	lsls	r2, r2, #10
 8005662:	4293      	cmp	r3, r2
 8005664:	d017      	beq.n	8005696 <UART_SetConfig+0x122>
 8005666:	22c0      	movs	r2, #192	; 0xc0
 8005668:	0292      	lsls	r2, r2, #10
 800566a:	4293      	cmp	r3, r2
 800566c:	d822      	bhi.n	80056b4 <UART_SetConfig+0x140>
 800566e:	2280      	movs	r2, #128	; 0x80
 8005670:	0292      	lsls	r2, r2, #10
 8005672:	4293      	cmp	r3, r2
 8005674:	d019      	beq.n	80056aa <UART_SetConfig+0x136>
 8005676:	2280      	movs	r2, #128	; 0x80
 8005678:	0292      	lsls	r2, r2, #10
 800567a:	4293      	cmp	r3, r2
 800567c:	d81a      	bhi.n	80056b4 <UART_SetConfig+0x140>
 800567e:	2b00      	cmp	r3, #0
 8005680:	d004      	beq.n	800568c <UART_SetConfig+0x118>
 8005682:	2280      	movs	r2, #128	; 0x80
 8005684:	0252      	lsls	r2, r2, #9
 8005686:	4293      	cmp	r3, r2
 8005688:	d00a      	beq.n	80056a0 <UART_SetConfig+0x12c>
 800568a:	e013      	b.n	80056b4 <UART_SetConfig+0x140>
 800568c:	231f      	movs	r3, #31
 800568e:	18fb      	adds	r3, r7, r3
 8005690:	2200      	movs	r2, #0
 8005692:	701a      	strb	r2, [r3, #0]
 8005694:	e02b      	b.n	80056ee <UART_SetConfig+0x17a>
 8005696:	231f      	movs	r3, #31
 8005698:	18fb      	adds	r3, r7, r3
 800569a:	2202      	movs	r2, #2
 800569c:	701a      	strb	r2, [r3, #0]
 800569e:	e026      	b.n	80056ee <UART_SetConfig+0x17a>
 80056a0:	231f      	movs	r3, #31
 80056a2:	18fb      	adds	r3, r7, r3
 80056a4:	2204      	movs	r2, #4
 80056a6:	701a      	strb	r2, [r3, #0]
 80056a8:	e021      	b.n	80056ee <UART_SetConfig+0x17a>
 80056aa:	231f      	movs	r3, #31
 80056ac:	18fb      	adds	r3, r7, r3
 80056ae:	2208      	movs	r2, #8
 80056b0:	701a      	strb	r2, [r3, #0]
 80056b2:	e01c      	b.n	80056ee <UART_SetConfig+0x17a>
 80056b4:	231f      	movs	r3, #31
 80056b6:	18fb      	adds	r3, r7, r3
 80056b8:	2210      	movs	r2, #16
 80056ba:	701a      	strb	r2, [r3, #0]
 80056bc:	e017      	b.n	80056ee <UART_SetConfig+0x17a>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a6d      	ldr	r2, [pc, #436]	; (8005878 <UART_SetConfig+0x304>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d104      	bne.n	80056d2 <UART_SetConfig+0x15e>
 80056c8:	231f      	movs	r3, #31
 80056ca:	18fb      	adds	r3, r7, r3
 80056cc:	2200      	movs	r2, #0
 80056ce:	701a      	strb	r2, [r3, #0]
 80056d0:	e00d      	b.n	80056ee <UART_SetConfig+0x17a>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a69      	ldr	r2, [pc, #420]	; (800587c <UART_SetConfig+0x308>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d104      	bne.n	80056e6 <UART_SetConfig+0x172>
 80056dc:	231f      	movs	r3, #31
 80056de:	18fb      	adds	r3, r7, r3
 80056e0:	2200      	movs	r2, #0
 80056e2:	701a      	strb	r2, [r3, #0]
 80056e4:	e003      	b.n	80056ee <UART_SetConfig+0x17a>
 80056e6:	231f      	movs	r3, #31
 80056e8:	18fb      	adds	r3, r7, r3
 80056ea:	2210      	movs	r2, #16
 80056ec:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	69da      	ldr	r2, [r3, #28]
 80056f2:	2380      	movs	r3, #128	; 0x80
 80056f4:	021b      	lsls	r3, r3, #8
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d15c      	bne.n	80057b4 <UART_SetConfig+0x240>
  {
    switch (clocksource)
 80056fa:	231f      	movs	r3, #31
 80056fc:	18fb      	adds	r3, r7, r3
 80056fe:	781b      	ldrb	r3, [r3, #0]
 8005700:	2b08      	cmp	r3, #8
 8005702:	d015      	beq.n	8005730 <UART_SetConfig+0x1bc>
 8005704:	dc18      	bgt.n	8005738 <UART_SetConfig+0x1c4>
 8005706:	2b04      	cmp	r3, #4
 8005708:	d00d      	beq.n	8005726 <UART_SetConfig+0x1b2>
 800570a:	dc15      	bgt.n	8005738 <UART_SetConfig+0x1c4>
 800570c:	2b00      	cmp	r3, #0
 800570e:	d002      	beq.n	8005716 <UART_SetConfig+0x1a2>
 8005710:	2b02      	cmp	r3, #2
 8005712:	d005      	beq.n	8005720 <UART_SetConfig+0x1ac>
 8005714:	e010      	b.n	8005738 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005716:	f7ff fd25 	bl	8005164 <HAL_RCC_GetPCLK1Freq>
 800571a:	0003      	movs	r3, r0
 800571c:	61bb      	str	r3, [r7, #24]
        break;
 800571e:	e012      	b.n	8005746 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005720:	4b57      	ldr	r3, [pc, #348]	; (8005880 <UART_SetConfig+0x30c>)
 8005722:	61bb      	str	r3, [r7, #24]
        break;
 8005724:	e00f      	b.n	8005746 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005726:	f7ff fca1 	bl	800506c <HAL_RCC_GetSysClockFreq>
 800572a:	0003      	movs	r3, r0
 800572c:	61bb      	str	r3, [r7, #24]
        break;
 800572e:	e00a      	b.n	8005746 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005730:	2380      	movs	r3, #128	; 0x80
 8005732:	021b      	lsls	r3, r3, #8
 8005734:	61bb      	str	r3, [r7, #24]
        break;
 8005736:	e006      	b.n	8005746 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8005738:	2300      	movs	r3, #0
 800573a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800573c:	231e      	movs	r3, #30
 800573e:	18fb      	adds	r3, r7, r3
 8005740:	2201      	movs	r2, #1
 8005742:	701a      	strb	r2, [r3, #0]
        break;
 8005744:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005746:	69bb      	ldr	r3, [r7, #24]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d100      	bne.n	800574e <UART_SetConfig+0x1da>
 800574c:	e07a      	b.n	8005844 <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800574e:	69bb      	ldr	r3, [r7, #24]
 8005750:	005a      	lsls	r2, r3, #1
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	085b      	lsrs	r3, r3, #1
 8005758:	18d2      	adds	r2, r2, r3
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	0019      	movs	r1, r3
 8005760:	0010      	movs	r0, r2
 8005762:	f7fa fced 	bl	8000140 <__udivsi3>
 8005766:	0003      	movs	r3, r0
 8005768:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	2b0f      	cmp	r3, #15
 800576e:	d91c      	bls.n	80057aa <UART_SetConfig+0x236>
 8005770:	693a      	ldr	r2, [r7, #16]
 8005772:	2380      	movs	r3, #128	; 0x80
 8005774:	025b      	lsls	r3, r3, #9
 8005776:	429a      	cmp	r2, r3
 8005778:	d217      	bcs.n	80057aa <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	b29a      	uxth	r2, r3
 800577e:	200e      	movs	r0, #14
 8005780:	183b      	adds	r3, r7, r0
 8005782:	210f      	movs	r1, #15
 8005784:	438a      	bics	r2, r1
 8005786:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	085b      	lsrs	r3, r3, #1
 800578c:	b29b      	uxth	r3, r3
 800578e:	2207      	movs	r2, #7
 8005790:	4013      	ands	r3, r2
 8005792:	b299      	uxth	r1, r3
 8005794:	183b      	adds	r3, r7, r0
 8005796:	183a      	adds	r2, r7, r0
 8005798:	8812      	ldrh	r2, [r2, #0]
 800579a:	430a      	orrs	r2, r1
 800579c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	183a      	adds	r2, r7, r0
 80057a4:	8812      	ldrh	r2, [r2, #0]
 80057a6:	60da      	str	r2, [r3, #12]
 80057a8:	e04c      	b.n	8005844 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 80057aa:	231e      	movs	r3, #30
 80057ac:	18fb      	adds	r3, r7, r3
 80057ae:	2201      	movs	r2, #1
 80057b0:	701a      	strb	r2, [r3, #0]
 80057b2:	e047      	b.n	8005844 <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80057b4:	231f      	movs	r3, #31
 80057b6:	18fb      	adds	r3, r7, r3
 80057b8:	781b      	ldrb	r3, [r3, #0]
 80057ba:	2b08      	cmp	r3, #8
 80057bc:	d015      	beq.n	80057ea <UART_SetConfig+0x276>
 80057be:	dc18      	bgt.n	80057f2 <UART_SetConfig+0x27e>
 80057c0:	2b04      	cmp	r3, #4
 80057c2:	d00d      	beq.n	80057e0 <UART_SetConfig+0x26c>
 80057c4:	dc15      	bgt.n	80057f2 <UART_SetConfig+0x27e>
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d002      	beq.n	80057d0 <UART_SetConfig+0x25c>
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d005      	beq.n	80057da <UART_SetConfig+0x266>
 80057ce:	e010      	b.n	80057f2 <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80057d0:	f7ff fcc8 	bl	8005164 <HAL_RCC_GetPCLK1Freq>
 80057d4:	0003      	movs	r3, r0
 80057d6:	61bb      	str	r3, [r7, #24]
        break;
 80057d8:	e012      	b.n	8005800 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80057da:	4b29      	ldr	r3, [pc, #164]	; (8005880 <UART_SetConfig+0x30c>)
 80057dc:	61bb      	str	r3, [r7, #24]
        break;
 80057de:	e00f      	b.n	8005800 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057e0:	f7ff fc44 	bl	800506c <HAL_RCC_GetSysClockFreq>
 80057e4:	0003      	movs	r3, r0
 80057e6:	61bb      	str	r3, [r7, #24]
        break;
 80057e8:	e00a      	b.n	8005800 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057ea:	2380      	movs	r3, #128	; 0x80
 80057ec:	021b      	lsls	r3, r3, #8
 80057ee:	61bb      	str	r3, [r7, #24]
        break;
 80057f0:	e006      	b.n	8005800 <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 80057f2:	2300      	movs	r3, #0
 80057f4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80057f6:	231e      	movs	r3, #30
 80057f8:	18fb      	adds	r3, r7, r3
 80057fa:	2201      	movs	r2, #1
 80057fc:	701a      	strb	r2, [r3, #0]
        break;
 80057fe:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8005800:	69bb      	ldr	r3, [r7, #24]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d01e      	beq.n	8005844 <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	085a      	lsrs	r2, r3, #1
 800580c:	69bb      	ldr	r3, [r7, #24]
 800580e:	18d2      	adds	r2, r2, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	0019      	movs	r1, r3
 8005816:	0010      	movs	r0, r2
 8005818:	f7fa fc92 	bl	8000140 <__udivsi3>
 800581c:	0003      	movs	r3, r0
 800581e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	2b0f      	cmp	r3, #15
 8005824:	d90a      	bls.n	800583c <UART_SetConfig+0x2c8>
 8005826:	693a      	ldr	r2, [r7, #16]
 8005828:	2380      	movs	r3, #128	; 0x80
 800582a:	025b      	lsls	r3, r3, #9
 800582c:	429a      	cmp	r2, r3
 800582e:	d205      	bcs.n	800583c <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	b29a      	uxth	r2, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	60da      	str	r2, [r3, #12]
 800583a:	e003      	b.n	8005844 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 800583c:	231e      	movs	r3, #30
 800583e:	18fb      	adds	r3, r7, r3
 8005840:	2201      	movs	r2, #1
 8005842:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2200      	movs	r2, #0
 8005848:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2200      	movs	r2, #0
 800584e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005850:	231e      	movs	r3, #30
 8005852:	18fb      	adds	r3, r7, r3
 8005854:	781b      	ldrb	r3, [r3, #0]
}
 8005856:	0018      	movs	r0, r3
 8005858:	46bd      	mov	sp, r7
 800585a:	b008      	add	sp, #32
 800585c:	bd80      	pop	{r7, pc}
 800585e:	46c0      	nop			; (mov r8, r8)
 8005860:	efff69f3 	.word	0xefff69f3
 8005864:	ffffcfff 	.word	0xffffcfff
 8005868:	fffff4ff 	.word	0xfffff4ff
 800586c:	40013800 	.word	0x40013800
 8005870:	40021000 	.word	0x40021000
 8005874:	40004400 	.word	0x40004400
 8005878:	40004800 	.word	0x40004800
 800587c:	40004c00 	.word	0x40004c00
 8005880:	007a1200 	.word	0x007a1200

08005884 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b082      	sub	sp, #8
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005890:	2201      	movs	r2, #1
 8005892:	4013      	ands	r3, r2
 8005894:	d00b      	beq.n	80058ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	4a4a      	ldr	r2, [pc, #296]	; (80059c8 <UART_AdvFeatureConfig+0x144>)
 800589e:	4013      	ands	r3, r2
 80058a0:	0019      	movs	r1, r3
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	430a      	orrs	r2, r1
 80058ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b2:	2202      	movs	r2, #2
 80058b4:	4013      	ands	r3, r2
 80058b6:	d00b      	beq.n	80058d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	4a43      	ldr	r2, [pc, #268]	; (80059cc <UART_AdvFeatureConfig+0x148>)
 80058c0:	4013      	ands	r3, r2
 80058c2:	0019      	movs	r1, r3
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	430a      	orrs	r2, r1
 80058ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d4:	2204      	movs	r2, #4
 80058d6:	4013      	ands	r3, r2
 80058d8:	d00b      	beq.n	80058f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	4a3b      	ldr	r2, [pc, #236]	; (80059d0 <UART_AdvFeatureConfig+0x14c>)
 80058e2:	4013      	ands	r3, r2
 80058e4:	0019      	movs	r1, r3
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	430a      	orrs	r2, r1
 80058f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f6:	2208      	movs	r2, #8
 80058f8:	4013      	ands	r3, r2
 80058fa:	d00b      	beq.n	8005914 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	4a34      	ldr	r2, [pc, #208]	; (80059d4 <UART_AdvFeatureConfig+0x150>)
 8005904:	4013      	ands	r3, r2
 8005906:	0019      	movs	r1, r3
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	430a      	orrs	r2, r1
 8005912:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005918:	2210      	movs	r2, #16
 800591a:	4013      	ands	r3, r2
 800591c:	d00b      	beq.n	8005936 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	4a2c      	ldr	r2, [pc, #176]	; (80059d8 <UART_AdvFeatureConfig+0x154>)
 8005926:	4013      	ands	r3, r2
 8005928:	0019      	movs	r1, r3
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	430a      	orrs	r2, r1
 8005934:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800593a:	2220      	movs	r2, #32
 800593c:	4013      	ands	r3, r2
 800593e:	d00b      	beq.n	8005958 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	4a25      	ldr	r2, [pc, #148]	; (80059dc <UART_AdvFeatureConfig+0x158>)
 8005948:	4013      	ands	r3, r2
 800594a:	0019      	movs	r1, r3
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	430a      	orrs	r2, r1
 8005956:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800595c:	2240      	movs	r2, #64	; 0x40
 800595e:	4013      	ands	r3, r2
 8005960:	d01d      	beq.n	800599e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	4a1d      	ldr	r2, [pc, #116]	; (80059e0 <UART_AdvFeatureConfig+0x15c>)
 800596a:	4013      	ands	r3, r2
 800596c:	0019      	movs	r1, r3
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	430a      	orrs	r2, r1
 8005978:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800597e:	2380      	movs	r3, #128	; 0x80
 8005980:	035b      	lsls	r3, r3, #13
 8005982:	429a      	cmp	r2, r3
 8005984:	d10b      	bne.n	800599e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	4a15      	ldr	r2, [pc, #84]	; (80059e4 <UART_AdvFeatureConfig+0x160>)
 800598e:	4013      	ands	r3, r2
 8005990:	0019      	movs	r1, r3
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	430a      	orrs	r2, r1
 800599c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059a2:	2280      	movs	r2, #128	; 0x80
 80059a4:	4013      	ands	r3, r2
 80059a6:	d00b      	beq.n	80059c0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	4a0e      	ldr	r2, [pc, #56]	; (80059e8 <UART_AdvFeatureConfig+0x164>)
 80059b0:	4013      	ands	r3, r2
 80059b2:	0019      	movs	r1, r3
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	430a      	orrs	r2, r1
 80059be:	605a      	str	r2, [r3, #4]
  }
}
 80059c0:	46c0      	nop			; (mov r8, r8)
 80059c2:	46bd      	mov	sp, r7
 80059c4:	b002      	add	sp, #8
 80059c6:	bd80      	pop	{r7, pc}
 80059c8:	fffdffff 	.word	0xfffdffff
 80059cc:	fffeffff 	.word	0xfffeffff
 80059d0:	fffbffff 	.word	0xfffbffff
 80059d4:	ffff7fff 	.word	0xffff7fff
 80059d8:	ffffefff 	.word	0xffffefff
 80059dc:	ffffdfff 	.word	0xffffdfff
 80059e0:	ffefffff 	.word	0xffefffff
 80059e4:	ff9fffff 	.word	0xff9fffff
 80059e8:	fff7ffff 	.word	0xfff7ffff

080059ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b092      	sub	sp, #72	; 0x48
 80059f0:	af02      	add	r7, sp, #8
 80059f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2284      	movs	r2, #132	; 0x84
 80059f8:	2100      	movs	r1, #0
 80059fa:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80059fc:	f7fe fca0 	bl	8004340 <HAL_GetTick>
 8005a00:	0003      	movs	r3, r0
 8005a02:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	2208      	movs	r2, #8
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	2b08      	cmp	r3, #8
 8005a10:	d12c      	bne.n	8005a6c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a14:	2280      	movs	r2, #128	; 0x80
 8005a16:	0391      	lsls	r1, r2, #14
 8005a18:	6878      	ldr	r0, [r7, #4]
 8005a1a:	4a46      	ldr	r2, [pc, #280]	; (8005b34 <UART_CheckIdleState+0x148>)
 8005a1c:	9200      	str	r2, [sp, #0]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	f000 f88c 	bl	8005b3c <UART_WaitOnFlagUntilTimeout>
 8005a24:	1e03      	subs	r3, r0, #0
 8005a26:	d021      	beq.n	8005a6c <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a28:	f3ef 8310 	mrs	r3, PRIMASK
 8005a2c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005a30:	63bb      	str	r3, [r7, #56]	; 0x38
 8005a32:	2301      	movs	r3, #1
 8005a34:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a38:	f383 8810 	msr	PRIMASK, r3
}
 8005a3c:	46c0      	nop			; (mov r8, r8)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	681a      	ldr	r2, [r3, #0]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2180      	movs	r1, #128	; 0x80
 8005a4a:	438a      	bics	r2, r1
 8005a4c:	601a      	str	r2, [r3, #0]
 8005a4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a50:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a54:	f383 8810 	msr	PRIMASK, r3
}
 8005a58:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2220      	movs	r2, #32
 8005a5e:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2278      	movs	r2, #120	; 0x78
 8005a64:	2100      	movs	r1, #0
 8005a66:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a68:	2303      	movs	r3, #3
 8005a6a:	e05f      	b.n	8005b2c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	2204      	movs	r2, #4
 8005a74:	4013      	ands	r3, r2
 8005a76:	2b04      	cmp	r3, #4
 8005a78:	d146      	bne.n	8005b08 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a7c:	2280      	movs	r2, #128	; 0x80
 8005a7e:	03d1      	lsls	r1, r2, #15
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	4a2c      	ldr	r2, [pc, #176]	; (8005b34 <UART_CheckIdleState+0x148>)
 8005a84:	9200      	str	r2, [sp, #0]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f000 f858 	bl	8005b3c <UART_WaitOnFlagUntilTimeout>
 8005a8c:	1e03      	subs	r3, r0, #0
 8005a8e:	d03b      	beq.n	8005b08 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a90:	f3ef 8310 	mrs	r3, PRIMASK
 8005a94:	60fb      	str	r3, [r7, #12]
  return(result);
 8005a96:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a98:	637b      	str	r3, [r7, #52]	; 0x34
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	f383 8810 	msr	PRIMASK, r3
}
 8005aa4:	46c0      	nop			; (mov r8, r8)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	681a      	ldr	r2, [r3, #0]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4921      	ldr	r1, [pc, #132]	; (8005b38 <UART_CheckIdleState+0x14c>)
 8005ab2:	400a      	ands	r2, r1
 8005ab4:	601a      	str	r2, [r3, #0]
 8005ab6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ab8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	f383 8810 	msr	PRIMASK, r3
}
 8005ac0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ac2:	f3ef 8310 	mrs	r3, PRIMASK
 8005ac6:	61bb      	str	r3, [r7, #24]
  return(result);
 8005ac8:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aca:	633b      	str	r3, [r7, #48]	; 0x30
 8005acc:	2301      	movs	r3, #1
 8005ace:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ad0:	69fb      	ldr	r3, [r7, #28]
 8005ad2:	f383 8810 	msr	PRIMASK, r3
}
 8005ad6:	46c0      	nop			; (mov r8, r8)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	689a      	ldr	r2, [r3, #8]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	2101      	movs	r1, #1
 8005ae4:	438a      	bics	r2, r1
 8005ae6:	609a      	str	r2, [r3, #8]
 8005ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005aea:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005aec:	6a3b      	ldr	r3, [r7, #32]
 8005aee:	f383 8810 	msr	PRIMASK, r3
}
 8005af2:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2280      	movs	r2, #128	; 0x80
 8005af8:	2120      	movs	r1, #32
 8005afa:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2278      	movs	r2, #120	; 0x78
 8005b00:	2100      	movs	r1, #0
 8005b02:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b04:	2303      	movs	r3, #3
 8005b06:	e011      	b.n	8005b2c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2220      	movs	r2, #32
 8005b0c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2280      	movs	r2, #128	; 0x80
 8005b12:	2120      	movs	r1, #32
 8005b14:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2278      	movs	r2, #120	; 0x78
 8005b26:	2100      	movs	r1, #0
 8005b28:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005b2a:	2300      	movs	r3, #0
}
 8005b2c:	0018      	movs	r0, r3
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	b010      	add	sp, #64	; 0x40
 8005b32:	bd80      	pop	{r7, pc}
 8005b34:	01ffffff 	.word	0x01ffffff
 8005b38:	fffffedf 	.word	0xfffffedf

08005b3c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b084      	sub	sp, #16
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	60f8      	str	r0, [r7, #12]
 8005b44:	60b9      	str	r1, [r7, #8]
 8005b46:	603b      	str	r3, [r7, #0]
 8005b48:	1dfb      	adds	r3, r7, #7
 8005b4a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b4c:	e04b      	b.n	8005be6 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b4e:	69bb      	ldr	r3, [r7, #24]
 8005b50:	3301      	adds	r3, #1
 8005b52:	d048      	beq.n	8005be6 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b54:	f7fe fbf4 	bl	8004340 <HAL_GetTick>
 8005b58:	0002      	movs	r2, r0
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	1ad3      	subs	r3, r2, r3
 8005b5e:	69ba      	ldr	r2, [r7, #24]
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d302      	bcc.n	8005b6a <UART_WaitOnFlagUntilTimeout+0x2e>
 8005b64:	69bb      	ldr	r3, [r7, #24]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d101      	bne.n	8005b6e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005b6a:	2303      	movs	r3, #3
 8005b6c:	e04b      	b.n	8005c06 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	2204      	movs	r2, #4
 8005b76:	4013      	ands	r3, r2
 8005b78:	d035      	beq.n	8005be6 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	69db      	ldr	r3, [r3, #28]
 8005b80:	2208      	movs	r2, #8
 8005b82:	4013      	ands	r3, r2
 8005b84:	2b08      	cmp	r3, #8
 8005b86:	d111      	bne.n	8005bac <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	2208      	movs	r2, #8
 8005b8e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	0018      	movs	r0, r3
 8005b94:	f000 f83c 	bl	8005c10 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	2284      	movs	r2, #132	; 0x84
 8005b9c:	2108      	movs	r1, #8
 8005b9e:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2278      	movs	r2, #120	; 0x78
 8005ba4:	2100      	movs	r1, #0
 8005ba6:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	e02c      	b.n	8005c06 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	69da      	ldr	r2, [r3, #28]
 8005bb2:	2380      	movs	r3, #128	; 0x80
 8005bb4:	011b      	lsls	r3, r3, #4
 8005bb6:	401a      	ands	r2, r3
 8005bb8:	2380      	movs	r3, #128	; 0x80
 8005bba:	011b      	lsls	r3, r3, #4
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d112      	bne.n	8005be6 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	2280      	movs	r2, #128	; 0x80
 8005bc6:	0112      	lsls	r2, r2, #4
 8005bc8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	0018      	movs	r0, r3
 8005bce:	f000 f81f 	bl	8005c10 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2284      	movs	r2, #132	; 0x84
 8005bd6:	2120      	movs	r1, #32
 8005bd8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2278      	movs	r2, #120	; 0x78
 8005bde:	2100      	movs	r1, #0
 8005be0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005be2:	2303      	movs	r3, #3
 8005be4:	e00f      	b.n	8005c06 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	69db      	ldr	r3, [r3, #28]
 8005bec:	68ba      	ldr	r2, [r7, #8]
 8005bee:	4013      	ands	r3, r2
 8005bf0:	68ba      	ldr	r2, [r7, #8]
 8005bf2:	1ad3      	subs	r3, r2, r3
 8005bf4:	425a      	negs	r2, r3
 8005bf6:	4153      	adcs	r3, r2
 8005bf8:	b2db      	uxtb	r3, r3
 8005bfa:	001a      	movs	r2, r3
 8005bfc:	1dfb      	adds	r3, r7, #7
 8005bfe:	781b      	ldrb	r3, [r3, #0]
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d0a4      	beq.n	8005b4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c04:	2300      	movs	r3, #0
}
 8005c06:	0018      	movs	r0, r3
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	b004      	add	sp, #16
 8005c0c:	bd80      	pop	{r7, pc}
	...

08005c10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b08e      	sub	sp, #56	; 0x38
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c18:	f3ef 8310 	mrs	r3, PRIMASK
 8005c1c:	617b      	str	r3, [r7, #20]
  return(result);
 8005c1e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c20:	637b      	str	r3, [r7, #52]	; 0x34
 8005c22:	2301      	movs	r3, #1
 8005c24:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c26:	69bb      	ldr	r3, [r7, #24]
 8005c28:	f383 8810 	msr	PRIMASK, r3
}
 8005c2c:	46c0      	nop			; (mov r8, r8)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	681a      	ldr	r2, [r3, #0]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4926      	ldr	r1, [pc, #152]	; (8005cd4 <UART_EndRxTransfer+0xc4>)
 8005c3a:	400a      	ands	r2, r1
 8005c3c:	601a      	str	r2, [r3, #0]
 8005c3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c40:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	f383 8810 	msr	PRIMASK, r3
}
 8005c48:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c4a:	f3ef 8310 	mrs	r3, PRIMASK
 8005c4e:	623b      	str	r3, [r7, #32]
  return(result);
 8005c50:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c52:	633b      	str	r3, [r7, #48]	; 0x30
 8005c54:	2301      	movs	r3, #1
 8005c56:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c5a:	f383 8810 	msr	PRIMASK, r3
}
 8005c5e:	46c0      	nop			; (mov r8, r8)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	689a      	ldr	r2, [r3, #8]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	2101      	movs	r1, #1
 8005c6c:	438a      	bics	r2, r1
 8005c6e:	609a      	str	r2, [r3, #8]
 8005c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c72:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c76:	f383 8810 	msr	PRIMASK, r3
}
 8005c7a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d118      	bne.n	8005cb6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c84:	f3ef 8310 	mrs	r3, PRIMASK
 8005c88:	60bb      	str	r3, [r7, #8]
  return(result);
 8005c8a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c8e:	2301      	movs	r3, #1
 8005c90:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	f383 8810 	msr	PRIMASK, r3
}
 8005c98:	46c0      	nop			; (mov r8, r8)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	2110      	movs	r1, #16
 8005ca6:	438a      	bics	r2, r1
 8005ca8:	601a      	str	r2, [r3, #0]
 8005caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	f383 8810 	msr	PRIMASK, r3
}
 8005cb4:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2280      	movs	r2, #128	; 0x80
 8005cba:	2120      	movs	r1, #32
 8005cbc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005cca:	46c0      	nop			; (mov r8, r8)
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	b00e      	add	sp, #56	; 0x38
 8005cd0:	bd80      	pop	{r7, pc}
 8005cd2:	46c0      	nop			; (mov r8, r8)
 8005cd4:	fffffedf 	.word	0xfffffedf

08005cd8 <__cvt>:
 8005cd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cda:	001e      	movs	r6, r3
 8005cdc:	2300      	movs	r3, #0
 8005cde:	0014      	movs	r4, r2
 8005ce0:	b08b      	sub	sp, #44	; 0x2c
 8005ce2:	429e      	cmp	r6, r3
 8005ce4:	da04      	bge.n	8005cf0 <__cvt+0x18>
 8005ce6:	2180      	movs	r1, #128	; 0x80
 8005ce8:	0609      	lsls	r1, r1, #24
 8005cea:	1873      	adds	r3, r6, r1
 8005cec:	001e      	movs	r6, r3
 8005cee:	232d      	movs	r3, #45	; 0x2d
 8005cf0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005cf2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005cf4:	7013      	strb	r3, [r2, #0]
 8005cf6:	2320      	movs	r3, #32
 8005cf8:	2203      	movs	r2, #3
 8005cfa:	439f      	bics	r7, r3
 8005cfc:	2f46      	cmp	r7, #70	; 0x46
 8005cfe:	d007      	beq.n	8005d10 <__cvt+0x38>
 8005d00:	003b      	movs	r3, r7
 8005d02:	3b45      	subs	r3, #69	; 0x45
 8005d04:	4259      	negs	r1, r3
 8005d06:	414b      	adcs	r3, r1
 8005d08:	9910      	ldr	r1, [sp, #64]	; 0x40
 8005d0a:	3a01      	subs	r2, #1
 8005d0c:	18cb      	adds	r3, r1, r3
 8005d0e:	9310      	str	r3, [sp, #64]	; 0x40
 8005d10:	ab09      	add	r3, sp, #36	; 0x24
 8005d12:	9304      	str	r3, [sp, #16]
 8005d14:	ab08      	add	r3, sp, #32
 8005d16:	9303      	str	r3, [sp, #12]
 8005d18:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005d1a:	9200      	str	r2, [sp, #0]
 8005d1c:	9302      	str	r3, [sp, #8]
 8005d1e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005d20:	0022      	movs	r2, r4
 8005d22:	9301      	str	r3, [sp, #4]
 8005d24:	0033      	movs	r3, r6
 8005d26:	f000 fea7 	bl	8006a78 <_dtoa_r>
 8005d2a:	0005      	movs	r5, r0
 8005d2c:	2f47      	cmp	r7, #71	; 0x47
 8005d2e:	d102      	bne.n	8005d36 <__cvt+0x5e>
 8005d30:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005d32:	07db      	lsls	r3, r3, #31
 8005d34:	d528      	bpl.n	8005d88 <__cvt+0xb0>
 8005d36:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005d38:	18eb      	adds	r3, r5, r3
 8005d3a:	9307      	str	r3, [sp, #28]
 8005d3c:	2f46      	cmp	r7, #70	; 0x46
 8005d3e:	d114      	bne.n	8005d6a <__cvt+0x92>
 8005d40:	782b      	ldrb	r3, [r5, #0]
 8005d42:	2b30      	cmp	r3, #48	; 0x30
 8005d44:	d10c      	bne.n	8005d60 <__cvt+0x88>
 8005d46:	2200      	movs	r2, #0
 8005d48:	2300      	movs	r3, #0
 8005d4a:	0020      	movs	r0, r4
 8005d4c:	0031      	movs	r1, r6
 8005d4e:	f7fa fb7d 	bl	800044c <__aeabi_dcmpeq>
 8005d52:	2800      	cmp	r0, #0
 8005d54:	d104      	bne.n	8005d60 <__cvt+0x88>
 8005d56:	2301      	movs	r3, #1
 8005d58:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005d5a:	1a9b      	subs	r3, r3, r2
 8005d5c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005d5e:	6013      	str	r3, [r2, #0]
 8005d60:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005d62:	9a07      	ldr	r2, [sp, #28]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	18d3      	adds	r3, r2, r3
 8005d68:	9307      	str	r3, [sp, #28]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	0020      	movs	r0, r4
 8005d70:	0031      	movs	r1, r6
 8005d72:	f7fa fb6b 	bl	800044c <__aeabi_dcmpeq>
 8005d76:	2800      	cmp	r0, #0
 8005d78:	d001      	beq.n	8005d7e <__cvt+0xa6>
 8005d7a:	9b07      	ldr	r3, [sp, #28]
 8005d7c:	9309      	str	r3, [sp, #36]	; 0x24
 8005d7e:	2230      	movs	r2, #48	; 0x30
 8005d80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d82:	9907      	ldr	r1, [sp, #28]
 8005d84:	428b      	cmp	r3, r1
 8005d86:	d306      	bcc.n	8005d96 <__cvt+0xbe>
 8005d88:	0028      	movs	r0, r5
 8005d8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d8c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005d8e:	1b5b      	subs	r3, r3, r5
 8005d90:	6013      	str	r3, [r2, #0]
 8005d92:	b00b      	add	sp, #44	; 0x2c
 8005d94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d96:	1c59      	adds	r1, r3, #1
 8005d98:	9109      	str	r1, [sp, #36]	; 0x24
 8005d9a:	701a      	strb	r2, [r3, #0]
 8005d9c:	e7f0      	b.n	8005d80 <__cvt+0xa8>

08005d9e <__exponent>:
 8005d9e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005da0:	1c83      	adds	r3, r0, #2
 8005da2:	b087      	sub	sp, #28
 8005da4:	9303      	str	r3, [sp, #12]
 8005da6:	0005      	movs	r5, r0
 8005da8:	000c      	movs	r4, r1
 8005daa:	232b      	movs	r3, #43	; 0x2b
 8005dac:	7002      	strb	r2, [r0, #0]
 8005dae:	2900      	cmp	r1, #0
 8005db0:	da01      	bge.n	8005db6 <__exponent+0x18>
 8005db2:	424c      	negs	r4, r1
 8005db4:	3302      	adds	r3, #2
 8005db6:	706b      	strb	r3, [r5, #1]
 8005db8:	2c09      	cmp	r4, #9
 8005dba:	dd2f      	ble.n	8005e1c <__exponent+0x7e>
 8005dbc:	270a      	movs	r7, #10
 8005dbe:	ab04      	add	r3, sp, #16
 8005dc0:	1dde      	adds	r6, r3, #7
 8005dc2:	0020      	movs	r0, r4
 8005dc4:	0039      	movs	r1, r7
 8005dc6:	9601      	str	r6, [sp, #4]
 8005dc8:	f7fa fb2a 	bl	8000420 <__aeabi_idivmod>
 8005dcc:	3e01      	subs	r6, #1
 8005dce:	3130      	adds	r1, #48	; 0x30
 8005dd0:	0020      	movs	r0, r4
 8005dd2:	7031      	strb	r1, [r6, #0]
 8005dd4:	0039      	movs	r1, r7
 8005dd6:	9402      	str	r4, [sp, #8]
 8005dd8:	f7fa fa3c 	bl	8000254 <__divsi3>
 8005ddc:	9b02      	ldr	r3, [sp, #8]
 8005dde:	0004      	movs	r4, r0
 8005de0:	2b63      	cmp	r3, #99	; 0x63
 8005de2:	dcee      	bgt.n	8005dc2 <__exponent+0x24>
 8005de4:	9b01      	ldr	r3, [sp, #4]
 8005de6:	3430      	adds	r4, #48	; 0x30
 8005de8:	1e9a      	subs	r2, r3, #2
 8005dea:	0013      	movs	r3, r2
 8005dec:	9903      	ldr	r1, [sp, #12]
 8005dee:	7014      	strb	r4, [r2, #0]
 8005df0:	a804      	add	r0, sp, #16
 8005df2:	3007      	adds	r0, #7
 8005df4:	4298      	cmp	r0, r3
 8005df6:	d80c      	bhi.n	8005e12 <__exponent+0x74>
 8005df8:	2300      	movs	r3, #0
 8005dfa:	4282      	cmp	r2, r0
 8005dfc:	d804      	bhi.n	8005e08 <__exponent+0x6a>
 8005dfe:	aa04      	add	r2, sp, #16
 8005e00:	3309      	adds	r3, #9
 8005e02:	189b      	adds	r3, r3, r2
 8005e04:	9a01      	ldr	r2, [sp, #4]
 8005e06:	1a9b      	subs	r3, r3, r2
 8005e08:	9a03      	ldr	r2, [sp, #12]
 8005e0a:	18d3      	adds	r3, r2, r3
 8005e0c:	1b58      	subs	r0, r3, r5
 8005e0e:	b007      	add	sp, #28
 8005e10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e12:	7818      	ldrb	r0, [r3, #0]
 8005e14:	3301      	adds	r3, #1
 8005e16:	7008      	strb	r0, [r1, #0]
 8005e18:	3101      	adds	r1, #1
 8005e1a:	e7e9      	b.n	8005df0 <__exponent+0x52>
 8005e1c:	2330      	movs	r3, #48	; 0x30
 8005e1e:	3430      	adds	r4, #48	; 0x30
 8005e20:	70ab      	strb	r3, [r5, #2]
 8005e22:	70ec      	strb	r4, [r5, #3]
 8005e24:	1d2b      	adds	r3, r5, #4
 8005e26:	e7f1      	b.n	8005e0c <__exponent+0x6e>

08005e28 <_printf_float>:
 8005e28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e2a:	b095      	sub	sp, #84	; 0x54
 8005e2c:	000c      	movs	r4, r1
 8005e2e:	9208      	str	r2, [sp, #32]
 8005e30:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8005e32:	9309      	str	r3, [sp, #36]	; 0x24
 8005e34:	0007      	movs	r7, r0
 8005e36:	f000 fd05 	bl	8006844 <_localeconv_r>
 8005e3a:	6803      	ldr	r3, [r0, #0]
 8005e3c:	0018      	movs	r0, r3
 8005e3e:	930c      	str	r3, [sp, #48]	; 0x30
 8005e40:	f7fa f962 	bl	8000108 <strlen>
 8005e44:	2300      	movs	r3, #0
 8005e46:	9312      	str	r3, [sp, #72]	; 0x48
 8005e48:	7e23      	ldrb	r3, [r4, #24]
 8005e4a:	2207      	movs	r2, #7
 8005e4c:	930a      	str	r3, [sp, #40]	; 0x28
 8005e4e:	6823      	ldr	r3, [r4, #0]
 8005e50:	900d      	str	r0, [sp, #52]	; 0x34
 8005e52:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e54:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005e56:	682b      	ldr	r3, [r5, #0]
 8005e58:	05c9      	lsls	r1, r1, #23
 8005e5a:	d547      	bpl.n	8005eec <_printf_float+0xc4>
 8005e5c:	189b      	adds	r3, r3, r2
 8005e5e:	4393      	bics	r3, r2
 8005e60:	001a      	movs	r2, r3
 8005e62:	3208      	adds	r2, #8
 8005e64:	602a      	str	r2, [r5, #0]
 8005e66:	681e      	ldr	r6, [r3, #0]
 8005e68:	685d      	ldr	r5, [r3, #4]
 8005e6a:	0032      	movs	r2, r6
 8005e6c:	002b      	movs	r3, r5
 8005e6e:	64a2      	str	r2, [r4, #72]	; 0x48
 8005e70:	64e3      	str	r3, [r4, #76]	; 0x4c
 8005e72:	2201      	movs	r2, #1
 8005e74:	006b      	lsls	r3, r5, #1
 8005e76:	085b      	lsrs	r3, r3, #1
 8005e78:	930e      	str	r3, [sp, #56]	; 0x38
 8005e7a:	0030      	movs	r0, r6
 8005e7c:	4bab      	ldr	r3, [pc, #684]	; (800612c <_printf_float+0x304>)
 8005e7e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005e80:	4252      	negs	r2, r2
 8005e82:	f7fc fe65 	bl	8002b50 <__aeabi_dcmpun>
 8005e86:	2800      	cmp	r0, #0
 8005e88:	d132      	bne.n	8005ef0 <_printf_float+0xc8>
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	0030      	movs	r0, r6
 8005e8e:	4ba7      	ldr	r3, [pc, #668]	; (800612c <_printf_float+0x304>)
 8005e90:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005e92:	4252      	negs	r2, r2
 8005e94:	f7fa faea 	bl	800046c <__aeabi_dcmple>
 8005e98:	2800      	cmp	r0, #0
 8005e9a:	d129      	bne.n	8005ef0 <_printf_float+0xc8>
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	0030      	movs	r0, r6
 8005ea2:	0029      	movs	r1, r5
 8005ea4:	f7fa fad8 	bl	8000458 <__aeabi_dcmplt>
 8005ea8:	2800      	cmp	r0, #0
 8005eaa:	d003      	beq.n	8005eb4 <_printf_float+0x8c>
 8005eac:	0023      	movs	r3, r4
 8005eae:	222d      	movs	r2, #45	; 0x2d
 8005eb0:	3343      	adds	r3, #67	; 0x43
 8005eb2:	701a      	strb	r2, [r3, #0]
 8005eb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005eb6:	4d9e      	ldr	r5, [pc, #632]	; (8006130 <_printf_float+0x308>)
 8005eb8:	2b47      	cmp	r3, #71	; 0x47
 8005eba:	d900      	bls.n	8005ebe <_printf_float+0x96>
 8005ebc:	4d9d      	ldr	r5, [pc, #628]	; (8006134 <_printf_float+0x30c>)
 8005ebe:	2303      	movs	r3, #3
 8005ec0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005ec2:	6123      	str	r3, [r4, #16]
 8005ec4:	3301      	adds	r3, #1
 8005ec6:	439a      	bics	r2, r3
 8005ec8:	2300      	movs	r3, #0
 8005eca:	6022      	str	r2, [r4, #0]
 8005ecc:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ece:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ed0:	0021      	movs	r1, r4
 8005ed2:	9300      	str	r3, [sp, #0]
 8005ed4:	0038      	movs	r0, r7
 8005ed6:	9b08      	ldr	r3, [sp, #32]
 8005ed8:	aa13      	add	r2, sp, #76	; 0x4c
 8005eda:	f000 f9fb 	bl	80062d4 <_printf_common>
 8005ede:	3001      	adds	r0, #1
 8005ee0:	d000      	beq.n	8005ee4 <_printf_float+0xbc>
 8005ee2:	e0a3      	b.n	800602c <_printf_float+0x204>
 8005ee4:	2001      	movs	r0, #1
 8005ee6:	4240      	negs	r0, r0
 8005ee8:	b015      	add	sp, #84	; 0x54
 8005eea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005eec:	3307      	adds	r3, #7
 8005eee:	e7b6      	b.n	8005e5e <_printf_float+0x36>
 8005ef0:	0032      	movs	r2, r6
 8005ef2:	002b      	movs	r3, r5
 8005ef4:	0030      	movs	r0, r6
 8005ef6:	0029      	movs	r1, r5
 8005ef8:	f7fc fe2a 	bl	8002b50 <__aeabi_dcmpun>
 8005efc:	2800      	cmp	r0, #0
 8005efe:	d00b      	beq.n	8005f18 <_printf_float+0xf0>
 8005f00:	2d00      	cmp	r5, #0
 8005f02:	da03      	bge.n	8005f0c <_printf_float+0xe4>
 8005f04:	0023      	movs	r3, r4
 8005f06:	222d      	movs	r2, #45	; 0x2d
 8005f08:	3343      	adds	r3, #67	; 0x43
 8005f0a:	701a      	strb	r2, [r3, #0]
 8005f0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f0e:	4d8a      	ldr	r5, [pc, #552]	; (8006138 <_printf_float+0x310>)
 8005f10:	2b47      	cmp	r3, #71	; 0x47
 8005f12:	d9d4      	bls.n	8005ebe <_printf_float+0x96>
 8005f14:	4d89      	ldr	r5, [pc, #548]	; (800613c <_printf_float+0x314>)
 8005f16:	e7d2      	b.n	8005ebe <_printf_float+0x96>
 8005f18:	2220      	movs	r2, #32
 8005f1a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005f1c:	6863      	ldr	r3, [r4, #4]
 8005f1e:	4391      	bics	r1, r2
 8005f20:	910e      	str	r1, [sp, #56]	; 0x38
 8005f22:	1c5a      	adds	r2, r3, #1
 8005f24:	d14a      	bne.n	8005fbc <_printf_float+0x194>
 8005f26:	3307      	adds	r3, #7
 8005f28:	6063      	str	r3, [r4, #4]
 8005f2a:	2380      	movs	r3, #128	; 0x80
 8005f2c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005f2e:	00db      	lsls	r3, r3, #3
 8005f30:	4313      	orrs	r3, r2
 8005f32:	2200      	movs	r2, #0
 8005f34:	9206      	str	r2, [sp, #24]
 8005f36:	aa12      	add	r2, sp, #72	; 0x48
 8005f38:	9205      	str	r2, [sp, #20]
 8005f3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f3c:	6023      	str	r3, [r4, #0]
 8005f3e:	9204      	str	r2, [sp, #16]
 8005f40:	aa11      	add	r2, sp, #68	; 0x44
 8005f42:	9203      	str	r2, [sp, #12]
 8005f44:	2223      	movs	r2, #35	; 0x23
 8005f46:	a908      	add	r1, sp, #32
 8005f48:	9301      	str	r3, [sp, #4]
 8005f4a:	6863      	ldr	r3, [r4, #4]
 8005f4c:	1852      	adds	r2, r2, r1
 8005f4e:	9202      	str	r2, [sp, #8]
 8005f50:	9300      	str	r3, [sp, #0]
 8005f52:	0032      	movs	r2, r6
 8005f54:	002b      	movs	r3, r5
 8005f56:	0038      	movs	r0, r7
 8005f58:	f7ff febe 	bl	8005cd8 <__cvt>
 8005f5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f5e:	0005      	movs	r5, r0
 8005f60:	2b47      	cmp	r3, #71	; 0x47
 8005f62:	d109      	bne.n	8005f78 <_printf_float+0x150>
 8005f64:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005f66:	1cda      	adds	r2, r3, #3
 8005f68:	db02      	blt.n	8005f70 <_printf_float+0x148>
 8005f6a:	6862      	ldr	r2, [r4, #4]
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	dd49      	ble.n	8006004 <_printf_float+0x1dc>
 8005f70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f72:	3b02      	subs	r3, #2
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	930a      	str	r3, [sp, #40]	; 0x28
 8005f78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f7a:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005f7c:	2b65      	cmp	r3, #101	; 0x65
 8005f7e:	d824      	bhi.n	8005fca <_printf_float+0x1a2>
 8005f80:	0020      	movs	r0, r4
 8005f82:	001a      	movs	r2, r3
 8005f84:	3901      	subs	r1, #1
 8005f86:	3050      	adds	r0, #80	; 0x50
 8005f88:	9111      	str	r1, [sp, #68]	; 0x44
 8005f8a:	f7ff ff08 	bl	8005d9e <__exponent>
 8005f8e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005f90:	900b      	str	r0, [sp, #44]	; 0x2c
 8005f92:	1813      	adds	r3, r2, r0
 8005f94:	6123      	str	r3, [r4, #16]
 8005f96:	2a01      	cmp	r2, #1
 8005f98:	dc02      	bgt.n	8005fa0 <_printf_float+0x178>
 8005f9a:	6822      	ldr	r2, [r4, #0]
 8005f9c:	07d2      	lsls	r2, r2, #31
 8005f9e:	d501      	bpl.n	8005fa4 <_printf_float+0x17c>
 8005fa0:	3301      	adds	r3, #1
 8005fa2:	6123      	str	r3, [r4, #16]
 8005fa4:	2323      	movs	r3, #35	; 0x23
 8005fa6:	aa08      	add	r2, sp, #32
 8005fa8:	189b      	adds	r3, r3, r2
 8005faa:	781b      	ldrb	r3, [r3, #0]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d100      	bne.n	8005fb2 <_printf_float+0x18a>
 8005fb0:	e78d      	b.n	8005ece <_printf_float+0xa6>
 8005fb2:	0023      	movs	r3, r4
 8005fb4:	222d      	movs	r2, #45	; 0x2d
 8005fb6:	3343      	adds	r3, #67	; 0x43
 8005fb8:	701a      	strb	r2, [r3, #0]
 8005fba:	e788      	b.n	8005ece <_printf_float+0xa6>
 8005fbc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005fbe:	2a47      	cmp	r2, #71	; 0x47
 8005fc0:	d1b3      	bne.n	8005f2a <_printf_float+0x102>
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d1b1      	bne.n	8005f2a <_printf_float+0x102>
 8005fc6:	3301      	adds	r3, #1
 8005fc8:	e7ae      	b.n	8005f28 <_printf_float+0x100>
 8005fca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fcc:	2b66      	cmp	r3, #102	; 0x66
 8005fce:	d11b      	bne.n	8006008 <_printf_float+0x1e0>
 8005fd0:	6863      	ldr	r3, [r4, #4]
 8005fd2:	2900      	cmp	r1, #0
 8005fd4:	dd09      	ble.n	8005fea <_printf_float+0x1c2>
 8005fd6:	6121      	str	r1, [r4, #16]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d102      	bne.n	8005fe2 <_printf_float+0x1ba>
 8005fdc:	6822      	ldr	r2, [r4, #0]
 8005fde:	07d2      	lsls	r2, r2, #31
 8005fe0:	d50b      	bpl.n	8005ffa <_printf_float+0x1d2>
 8005fe2:	3301      	adds	r3, #1
 8005fe4:	185b      	adds	r3, r3, r1
 8005fe6:	6123      	str	r3, [r4, #16]
 8005fe8:	e007      	b.n	8005ffa <_printf_float+0x1d2>
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d103      	bne.n	8005ff6 <_printf_float+0x1ce>
 8005fee:	2201      	movs	r2, #1
 8005ff0:	6821      	ldr	r1, [r4, #0]
 8005ff2:	4211      	tst	r1, r2
 8005ff4:	d000      	beq.n	8005ff8 <_printf_float+0x1d0>
 8005ff6:	1c9a      	adds	r2, r3, #2
 8005ff8:	6122      	str	r2, [r4, #16]
 8005ffa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ffc:	65a3      	str	r3, [r4, #88]	; 0x58
 8005ffe:	2300      	movs	r3, #0
 8006000:	930b      	str	r3, [sp, #44]	; 0x2c
 8006002:	e7cf      	b.n	8005fa4 <_printf_float+0x17c>
 8006004:	2367      	movs	r3, #103	; 0x67
 8006006:	930a      	str	r3, [sp, #40]	; 0x28
 8006008:	9911      	ldr	r1, [sp, #68]	; 0x44
 800600a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800600c:	4299      	cmp	r1, r3
 800600e:	db06      	blt.n	800601e <_printf_float+0x1f6>
 8006010:	6823      	ldr	r3, [r4, #0]
 8006012:	6121      	str	r1, [r4, #16]
 8006014:	07db      	lsls	r3, r3, #31
 8006016:	d5f0      	bpl.n	8005ffa <_printf_float+0x1d2>
 8006018:	3101      	adds	r1, #1
 800601a:	6121      	str	r1, [r4, #16]
 800601c:	e7ed      	b.n	8005ffa <_printf_float+0x1d2>
 800601e:	2201      	movs	r2, #1
 8006020:	2900      	cmp	r1, #0
 8006022:	dc01      	bgt.n	8006028 <_printf_float+0x200>
 8006024:	1892      	adds	r2, r2, r2
 8006026:	1a52      	subs	r2, r2, r1
 8006028:	189b      	adds	r3, r3, r2
 800602a:	e7dc      	b.n	8005fe6 <_printf_float+0x1be>
 800602c:	6822      	ldr	r2, [r4, #0]
 800602e:	0553      	lsls	r3, r2, #21
 8006030:	d408      	bmi.n	8006044 <_printf_float+0x21c>
 8006032:	6923      	ldr	r3, [r4, #16]
 8006034:	002a      	movs	r2, r5
 8006036:	0038      	movs	r0, r7
 8006038:	9908      	ldr	r1, [sp, #32]
 800603a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800603c:	47a8      	blx	r5
 800603e:	3001      	adds	r0, #1
 8006040:	d12a      	bne.n	8006098 <_printf_float+0x270>
 8006042:	e74f      	b.n	8005ee4 <_printf_float+0xbc>
 8006044:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006046:	2b65      	cmp	r3, #101	; 0x65
 8006048:	d800      	bhi.n	800604c <_printf_float+0x224>
 800604a:	e0ec      	b.n	8006226 <_printf_float+0x3fe>
 800604c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800604e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006050:	2200      	movs	r2, #0
 8006052:	2300      	movs	r3, #0
 8006054:	f7fa f9fa 	bl	800044c <__aeabi_dcmpeq>
 8006058:	2800      	cmp	r0, #0
 800605a:	d034      	beq.n	80060c6 <_printf_float+0x29e>
 800605c:	2301      	movs	r3, #1
 800605e:	0038      	movs	r0, r7
 8006060:	4a37      	ldr	r2, [pc, #220]	; (8006140 <_printf_float+0x318>)
 8006062:	9908      	ldr	r1, [sp, #32]
 8006064:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006066:	47a8      	blx	r5
 8006068:	3001      	adds	r0, #1
 800606a:	d100      	bne.n	800606e <_printf_float+0x246>
 800606c:	e73a      	b.n	8005ee4 <_printf_float+0xbc>
 800606e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006070:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006072:	429a      	cmp	r2, r3
 8006074:	db02      	blt.n	800607c <_printf_float+0x254>
 8006076:	6823      	ldr	r3, [r4, #0]
 8006078:	07db      	lsls	r3, r3, #31
 800607a:	d50d      	bpl.n	8006098 <_printf_float+0x270>
 800607c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800607e:	0038      	movs	r0, r7
 8006080:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006082:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006084:	9908      	ldr	r1, [sp, #32]
 8006086:	47a8      	blx	r5
 8006088:	2500      	movs	r5, #0
 800608a:	3001      	adds	r0, #1
 800608c:	d100      	bne.n	8006090 <_printf_float+0x268>
 800608e:	e729      	b.n	8005ee4 <_printf_float+0xbc>
 8006090:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006092:	3b01      	subs	r3, #1
 8006094:	42ab      	cmp	r3, r5
 8006096:	dc0a      	bgt.n	80060ae <_printf_float+0x286>
 8006098:	6823      	ldr	r3, [r4, #0]
 800609a:	079b      	lsls	r3, r3, #30
 800609c:	d500      	bpl.n	80060a0 <_printf_float+0x278>
 800609e:	e116      	b.n	80062ce <_printf_float+0x4a6>
 80060a0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80060a2:	68e0      	ldr	r0, [r4, #12]
 80060a4:	4298      	cmp	r0, r3
 80060a6:	db00      	blt.n	80060aa <_printf_float+0x282>
 80060a8:	e71e      	b.n	8005ee8 <_printf_float+0xc0>
 80060aa:	0018      	movs	r0, r3
 80060ac:	e71c      	b.n	8005ee8 <_printf_float+0xc0>
 80060ae:	0022      	movs	r2, r4
 80060b0:	2301      	movs	r3, #1
 80060b2:	0038      	movs	r0, r7
 80060b4:	9908      	ldr	r1, [sp, #32]
 80060b6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80060b8:	321a      	adds	r2, #26
 80060ba:	47b0      	blx	r6
 80060bc:	3001      	adds	r0, #1
 80060be:	d100      	bne.n	80060c2 <_printf_float+0x29a>
 80060c0:	e710      	b.n	8005ee4 <_printf_float+0xbc>
 80060c2:	3501      	adds	r5, #1
 80060c4:	e7e4      	b.n	8006090 <_printf_float+0x268>
 80060c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	dc3b      	bgt.n	8006144 <_printf_float+0x31c>
 80060cc:	2301      	movs	r3, #1
 80060ce:	0038      	movs	r0, r7
 80060d0:	4a1b      	ldr	r2, [pc, #108]	; (8006140 <_printf_float+0x318>)
 80060d2:	9908      	ldr	r1, [sp, #32]
 80060d4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80060d6:	47b0      	blx	r6
 80060d8:	3001      	adds	r0, #1
 80060da:	d100      	bne.n	80060de <_printf_float+0x2b6>
 80060dc:	e702      	b.n	8005ee4 <_printf_float+0xbc>
 80060de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80060e0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80060e2:	4313      	orrs	r3, r2
 80060e4:	d102      	bne.n	80060ec <_printf_float+0x2c4>
 80060e6:	6823      	ldr	r3, [r4, #0]
 80060e8:	07db      	lsls	r3, r3, #31
 80060ea:	d5d5      	bpl.n	8006098 <_printf_float+0x270>
 80060ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80060ee:	0038      	movs	r0, r7
 80060f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80060f2:	9908      	ldr	r1, [sp, #32]
 80060f4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80060f6:	47b0      	blx	r6
 80060f8:	2300      	movs	r3, #0
 80060fa:	3001      	adds	r0, #1
 80060fc:	d100      	bne.n	8006100 <_printf_float+0x2d8>
 80060fe:	e6f1      	b.n	8005ee4 <_printf_float+0xbc>
 8006100:	930a      	str	r3, [sp, #40]	; 0x28
 8006102:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006104:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006106:	425b      	negs	r3, r3
 8006108:	4293      	cmp	r3, r2
 800610a:	dc01      	bgt.n	8006110 <_printf_float+0x2e8>
 800610c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800610e:	e791      	b.n	8006034 <_printf_float+0x20c>
 8006110:	0022      	movs	r2, r4
 8006112:	2301      	movs	r3, #1
 8006114:	0038      	movs	r0, r7
 8006116:	9908      	ldr	r1, [sp, #32]
 8006118:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800611a:	321a      	adds	r2, #26
 800611c:	47b0      	blx	r6
 800611e:	3001      	adds	r0, #1
 8006120:	d100      	bne.n	8006124 <_printf_float+0x2fc>
 8006122:	e6df      	b.n	8005ee4 <_printf_float+0xbc>
 8006124:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006126:	3301      	adds	r3, #1
 8006128:	e7ea      	b.n	8006100 <_printf_float+0x2d8>
 800612a:	46c0      	nop			; (mov r8, r8)
 800612c:	7fefffff 	.word	0x7fefffff
 8006130:	08008c80 	.word	0x08008c80
 8006134:	08008c84 	.word	0x08008c84
 8006138:	08008c88 	.word	0x08008c88
 800613c:	08008c8c 	.word	0x08008c8c
 8006140:	08008c90 	.word	0x08008c90
 8006144:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006146:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006148:	920a      	str	r2, [sp, #40]	; 0x28
 800614a:	429a      	cmp	r2, r3
 800614c:	dd00      	ble.n	8006150 <_printf_float+0x328>
 800614e:	930a      	str	r3, [sp, #40]	; 0x28
 8006150:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006152:	2b00      	cmp	r3, #0
 8006154:	dc3d      	bgt.n	80061d2 <_printf_float+0x3aa>
 8006156:	2300      	movs	r3, #0
 8006158:	930e      	str	r3, [sp, #56]	; 0x38
 800615a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800615c:	43db      	mvns	r3, r3
 800615e:	17db      	asrs	r3, r3, #31
 8006160:	930f      	str	r3, [sp, #60]	; 0x3c
 8006162:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006164:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006166:	930b      	str	r3, [sp, #44]	; 0x2c
 8006168:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800616a:	4013      	ands	r3, r2
 800616c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800616e:	1ad3      	subs	r3, r2, r3
 8006170:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006172:	4293      	cmp	r3, r2
 8006174:	dc36      	bgt.n	80061e4 <_printf_float+0x3bc>
 8006176:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006178:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800617a:	429a      	cmp	r2, r3
 800617c:	db40      	blt.n	8006200 <_printf_float+0x3d8>
 800617e:	6823      	ldr	r3, [r4, #0]
 8006180:	07db      	lsls	r3, r3, #31
 8006182:	d43d      	bmi.n	8006200 <_printf_float+0x3d8>
 8006184:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8006186:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006188:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800618a:	1af3      	subs	r3, r6, r3
 800618c:	1ab6      	subs	r6, r6, r2
 800618e:	429e      	cmp	r6, r3
 8006190:	dd00      	ble.n	8006194 <_printf_float+0x36c>
 8006192:	001e      	movs	r6, r3
 8006194:	2e00      	cmp	r6, #0
 8006196:	dc3c      	bgt.n	8006212 <_printf_float+0x3ea>
 8006198:	2300      	movs	r3, #0
 800619a:	930a      	str	r3, [sp, #40]	; 0x28
 800619c:	43f3      	mvns	r3, r6
 800619e:	17db      	asrs	r3, r3, #31
 80061a0:	930b      	str	r3, [sp, #44]	; 0x2c
 80061a2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80061a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80061a6:	1a9b      	subs	r3, r3, r2
 80061a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80061aa:	4032      	ands	r2, r6
 80061ac:	1a9b      	subs	r3, r3, r2
 80061ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80061b0:	4293      	cmp	r3, r2
 80061b2:	dc00      	bgt.n	80061b6 <_printf_float+0x38e>
 80061b4:	e770      	b.n	8006098 <_printf_float+0x270>
 80061b6:	0022      	movs	r2, r4
 80061b8:	2301      	movs	r3, #1
 80061ba:	0038      	movs	r0, r7
 80061bc:	9908      	ldr	r1, [sp, #32]
 80061be:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80061c0:	321a      	adds	r2, #26
 80061c2:	47a8      	blx	r5
 80061c4:	3001      	adds	r0, #1
 80061c6:	d100      	bne.n	80061ca <_printf_float+0x3a2>
 80061c8:	e68c      	b.n	8005ee4 <_printf_float+0xbc>
 80061ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061cc:	3301      	adds	r3, #1
 80061ce:	930a      	str	r3, [sp, #40]	; 0x28
 80061d0:	e7e7      	b.n	80061a2 <_printf_float+0x37a>
 80061d2:	002a      	movs	r2, r5
 80061d4:	0038      	movs	r0, r7
 80061d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061d8:	9908      	ldr	r1, [sp, #32]
 80061da:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80061dc:	47b0      	blx	r6
 80061de:	3001      	adds	r0, #1
 80061e0:	d1b9      	bne.n	8006156 <_printf_float+0x32e>
 80061e2:	e67f      	b.n	8005ee4 <_printf_float+0xbc>
 80061e4:	0022      	movs	r2, r4
 80061e6:	2301      	movs	r3, #1
 80061e8:	0038      	movs	r0, r7
 80061ea:	9908      	ldr	r1, [sp, #32]
 80061ec:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80061ee:	321a      	adds	r2, #26
 80061f0:	47b0      	blx	r6
 80061f2:	3001      	adds	r0, #1
 80061f4:	d100      	bne.n	80061f8 <_printf_float+0x3d0>
 80061f6:	e675      	b.n	8005ee4 <_printf_float+0xbc>
 80061f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80061fa:	3301      	adds	r3, #1
 80061fc:	930e      	str	r3, [sp, #56]	; 0x38
 80061fe:	e7b0      	b.n	8006162 <_printf_float+0x33a>
 8006200:	0038      	movs	r0, r7
 8006202:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006204:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006206:	9908      	ldr	r1, [sp, #32]
 8006208:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800620a:	47b0      	blx	r6
 800620c:	3001      	adds	r0, #1
 800620e:	d1b9      	bne.n	8006184 <_printf_float+0x35c>
 8006210:	e668      	b.n	8005ee4 <_printf_float+0xbc>
 8006212:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006214:	0038      	movs	r0, r7
 8006216:	18ea      	adds	r2, r5, r3
 8006218:	9908      	ldr	r1, [sp, #32]
 800621a:	0033      	movs	r3, r6
 800621c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800621e:	47a8      	blx	r5
 8006220:	3001      	adds	r0, #1
 8006222:	d1b9      	bne.n	8006198 <_printf_float+0x370>
 8006224:	e65e      	b.n	8005ee4 <_printf_float+0xbc>
 8006226:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006228:	2b01      	cmp	r3, #1
 800622a:	dc02      	bgt.n	8006232 <_printf_float+0x40a>
 800622c:	2301      	movs	r3, #1
 800622e:	421a      	tst	r2, r3
 8006230:	d03a      	beq.n	80062a8 <_printf_float+0x480>
 8006232:	2301      	movs	r3, #1
 8006234:	002a      	movs	r2, r5
 8006236:	0038      	movs	r0, r7
 8006238:	9908      	ldr	r1, [sp, #32]
 800623a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800623c:	47b0      	blx	r6
 800623e:	3001      	adds	r0, #1
 8006240:	d100      	bne.n	8006244 <_printf_float+0x41c>
 8006242:	e64f      	b.n	8005ee4 <_printf_float+0xbc>
 8006244:	0038      	movs	r0, r7
 8006246:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006248:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800624a:	9908      	ldr	r1, [sp, #32]
 800624c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800624e:	47b0      	blx	r6
 8006250:	3001      	adds	r0, #1
 8006252:	d100      	bne.n	8006256 <_printf_float+0x42e>
 8006254:	e646      	b.n	8005ee4 <_printf_float+0xbc>
 8006256:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006258:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800625a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800625c:	2200      	movs	r2, #0
 800625e:	001e      	movs	r6, r3
 8006260:	2300      	movs	r3, #0
 8006262:	f7fa f8f3 	bl	800044c <__aeabi_dcmpeq>
 8006266:	2800      	cmp	r0, #0
 8006268:	d11c      	bne.n	80062a4 <_printf_float+0x47c>
 800626a:	0033      	movs	r3, r6
 800626c:	1c6a      	adds	r2, r5, #1
 800626e:	3b01      	subs	r3, #1
 8006270:	0038      	movs	r0, r7
 8006272:	9908      	ldr	r1, [sp, #32]
 8006274:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006276:	47a8      	blx	r5
 8006278:	3001      	adds	r0, #1
 800627a:	d10f      	bne.n	800629c <_printf_float+0x474>
 800627c:	e632      	b.n	8005ee4 <_printf_float+0xbc>
 800627e:	0022      	movs	r2, r4
 8006280:	2301      	movs	r3, #1
 8006282:	0038      	movs	r0, r7
 8006284:	9908      	ldr	r1, [sp, #32]
 8006286:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006288:	321a      	adds	r2, #26
 800628a:	47b0      	blx	r6
 800628c:	3001      	adds	r0, #1
 800628e:	d100      	bne.n	8006292 <_printf_float+0x46a>
 8006290:	e628      	b.n	8005ee4 <_printf_float+0xbc>
 8006292:	3501      	adds	r5, #1
 8006294:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006296:	3b01      	subs	r3, #1
 8006298:	42ab      	cmp	r3, r5
 800629a:	dcf0      	bgt.n	800627e <_printf_float+0x456>
 800629c:	0022      	movs	r2, r4
 800629e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062a0:	3250      	adds	r2, #80	; 0x50
 80062a2:	e6c8      	b.n	8006036 <_printf_float+0x20e>
 80062a4:	2500      	movs	r5, #0
 80062a6:	e7f5      	b.n	8006294 <_printf_float+0x46c>
 80062a8:	002a      	movs	r2, r5
 80062aa:	e7e1      	b.n	8006270 <_printf_float+0x448>
 80062ac:	0022      	movs	r2, r4
 80062ae:	2301      	movs	r3, #1
 80062b0:	0038      	movs	r0, r7
 80062b2:	9908      	ldr	r1, [sp, #32]
 80062b4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80062b6:	3219      	adds	r2, #25
 80062b8:	47b0      	blx	r6
 80062ba:	3001      	adds	r0, #1
 80062bc:	d100      	bne.n	80062c0 <_printf_float+0x498>
 80062be:	e611      	b.n	8005ee4 <_printf_float+0xbc>
 80062c0:	3501      	adds	r5, #1
 80062c2:	68e3      	ldr	r3, [r4, #12]
 80062c4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80062c6:	1a9b      	subs	r3, r3, r2
 80062c8:	42ab      	cmp	r3, r5
 80062ca:	dcef      	bgt.n	80062ac <_printf_float+0x484>
 80062cc:	e6e8      	b.n	80060a0 <_printf_float+0x278>
 80062ce:	2500      	movs	r5, #0
 80062d0:	e7f7      	b.n	80062c2 <_printf_float+0x49a>
 80062d2:	46c0      	nop			; (mov r8, r8)

080062d4 <_printf_common>:
 80062d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80062d6:	0016      	movs	r6, r2
 80062d8:	9301      	str	r3, [sp, #4]
 80062da:	688a      	ldr	r2, [r1, #8]
 80062dc:	690b      	ldr	r3, [r1, #16]
 80062de:	000c      	movs	r4, r1
 80062e0:	9000      	str	r0, [sp, #0]
 80062e2:	4293      	cmp	r3, r2
 80062e4:	da00      	bge.n	80062e8 <_printf_common+0x14>
 80062e6:	0013      	movs	r3, r2
 80062e8:	0022      	movs	r2, r4
 80062ea:	6033      	str	r3, [r6, #0]
 80062ec:	3243      	adds	r2, #67	; 0x43
 80062ee:	7812      	ldrb	r2, [r2, #0]
 80062f0:	2a00      	cmp	r2, #0
 80062f2:	d001      	beq.n	80062f8 <_printf_common+0x24>
 80062f4:	3301      	adds	r3, #1
 80062f6:	6033      	str	r3, [r6, #0]
 80062f8:	6823      	ldr	r3, [r4, #0]
 80062fa:	069b      	lsls	r3, r3, #26
 80062fc:	d502      	bpl.n	8006304 <_printf_common+0x30>
 80062fe:	6833      	ldr	r3, [r6, #0]
 8006300:	3302      	adds	r3, #2
 8006302:	6033      	str	r3, [r6, #0]
 8006304:	6822      	ldr	r2, [r4, #0]
 8006306:	2306      	movs	r3, #6
 8006308:	0015      	movs	r5, r2
 800630a:	401d      	ands	r5, r3
 800630c:	421a      	tst	r2, r3
 800630e:	d027      	beq.n	8006360 <_printf_common+0x8c>
 8006310:	0023      	movs	r3, r4
 8006312:	3343      	adds	r3, #67	; 0x43
 8006314:	781b      	ldrb	r3, [r3, #0]
 8006316:	1e5a      	subs	r2, r3, #1
 8006318:	4193      	sbcs	r3, r2
 800631a:	6822      	ldr	r2, [r4, #0]
 800631c:	0692      	lsls	r2, r2, #26
 800631e:	d430      	bmi.n	8006382 <_printf_common+0xae>
 8006320:	0022      	movs	r2, r4
 8006322:	9901      	ldr	r1, [sp, #4]
 8006324:	9800      	ldr	r0, [sp, #0]
 8006326:	9d08      	ldr	r5, [sp, #32]
 8006328:	3243      	adds	r2, #67	; 0x43
 800632a:	47a8      	blx	r5
 800632c:	3001      	adds	r0, #1
 800632e:	d025      	beq.n	800637c <_printf_common+0xa8>
 8006330:	2206      	movs	r2, #6
 8006332:	6823      	ldr	r3, [r4, #0]
 8006334:	2500      	movs	r5, #0
 8006336:	4013      	ands	r3, r2
 8006338:	2b04      	cmp	r3, #4
 800633a:	d105      	bne.n	8006348 <_printf_common+0x74>
 800633c:	6833      	ldr	r3, [r6, #0]
 800633e:	68e5      	ldr	r5, [r4, #12]
 8006340:	1aed      	subs	r5, r5, r3
 8006342:	43eb      	mvns	r3, r5
 8006344:	17db      	asrs	r3, r3, #31
 8006346:	401d      	ands	r5, r3
 8006348:	68a3      	ldr	r3, [r4, #8]
 800634a:	6922      	ldr	r2, [r4, #16]
 800634c:	4293      	cmp	r3, r2
 800634e:	dd01      	ble.n	8006354 <_printf_common+0x80>
 8006350:	1a9b      	subs	r3, r3, r2
 8006352:	18ed      	adds	r5, r5, r3
 8006354:	2600      	movs	r6, #0
 8006356:	42b5      	cmp	r5, r6
 8006358:	d120      	bne.n	800639c <_printf_common+0xc8>
 800635a:	2000      	movs	r0, #0
 800635c:	e010      	b.n	8006380 <_printf_common+0xac>
 800635e:	3501      	adds	r5, #1
 8006360:	68e3      	ldr	r3, [r4, #12]
 8006362:	6832      	ldr	r2, [r6, #0]
 8006364:	1a9b      	subs	r3, r3, r2
 8006366:	42ab      	cmp	r3, r5
 8006368:	ddd2      	ble.n	8006310 <_printf_common+0x3c>
 800636a:	0022      	movs	r2, r4
 800636c:	2301      	movs	r3, #1
 800636e:	9901      	ldr	r1, [sp, #4]
 8006370:	9800      	ldr	r0, [sp, #0]
 8006372:	9f08      	ldr	r7, [sp, #32]
 8006374:	3219      	adds	r2, #25
 8006376:	47b8      	blx	r7
 8006378:	3001      	adds	r0, #1
 800637a:	d1f0      	bne.n	800635e <_printf_common+0x8a>
 800637c:	2001      	movs	r0, #1
 800637e:	4240      	negs	r0, r0
 8006380:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006382:	2030      	movs	r0, #48	; 0x30
 8006384:	18e1      	adds	r1, r4, r3
 8006386:	3143      	adds	r1, #67	; 0x43
 8006388:	7008      	strb	r0, [r1, #0]
 800638a:	0021      	movs	r1, r4
 800638c:	1c5a      	adds	r2, r3, #1
 800638e:	3145      	adds	r1, #69	; 0x45
 8006390:	7809      	ldrb	r1, [r1, #0]
 8006392:	18a2      	adds	r2, r4, r2
 8006394:	3243      	adds	r2, #67	; 0x43
 8006396:	3302      	adds	r3, #2
 8006398:	7011      	strb	r1, [r2, #0]
 800639a:	e7c1      	b.n	8006320 <_printf_common+0x4c>
 800639c:	0022      	movs	r2, r4
 800639e:	2301      	movs	r3, #1
 80063a0:	9901      	ldr	r1, [sp, #4]
 80063a2:	9800      	ldr	r0, [sp, #0]
 80063a4:	9f08      	ldr	r7, [sp, #32]
 80063a6:	321a      	adds	r2, #26
 80063a8:	47b8      	blx	r7
 80063aa:	3001      	adds	r0, #1
 80063ac:	d0e6      	beq.n	800637c <_printf_common+0xa8>
 80063ae:	3601      	adds	r6, #1
 80063b0:	e7d1      	b.n	8006356 <_printf_common+0x82>
	...

080063b4 <_printf_i>:
 80063b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80063b6:	b08b      	sub	sp, #44	; 0x2c
 80063b8:	9206      	str	r2, [sp, #24]
 80063ba:	000a      	movs	r2, r1
 80063bc:	3243      	adds	r2, #67	; 0x43
 80063be:	9307      	str	r3, [sp, #28]
 80063c0:	9005      	str	r0, [sp, #20]
 80063c2:	9204      	str	r2, [sp, #16]
 80063c4:	7e0a      	ldrb	r2, [r1, #24]
 80063c6:	000c      	movs	r4, r1
 80063c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80063ca:	2a78      	cmp	r2, #120	; 0x78
 80063cc:	d809      	bhi.n	80063e2 <_printf_i+0x2e>
 80063ce:	2a62      	cmp	r2, #98	; 0x62
 80063d0:	d80b      	bhi.n	80063ea <_printf_i+0x36>
 80063d2:	2a00      	cmp	r2, #0
 80063d4:	d100      	bne.n	80063d8 <_printf_i+0x24>
 80063d6:	e0be      	b.n	8006556 <_printf_i+0x1a2>
 80063d8:	497c      	ldr	r1, [pc, #496]	; (80065cc <_printf_i+0x218>)
 80063da:	9103      	str	r1, [sp, #12]
 80063dc:	2a58      	cmp	r2, #88	; 0x58
 80063de:	d100      	bne.n	80063e2 <_printf_i+0x2e>
 80063e0:	e093      	b.n	800650a <_printf_i+0x156>
 80063e2:	0026      	movs	r6, r4
 80063e4:	3642      	adds	r6, #66	; 0x42
 80063e6:	7032      	strb	r2, [r6, #0]
 80063e8:	e022      	b.n	8006430 <_printf_i+0x7c>
 80063ea:	0010      	movs	r0, r2
 80063ec:	3863      	subs	r0, #99	; 0x63
 80063ee:	2815      	cmp	r0, #21
 80063f0:	d8f7      	bhi.n	80063e2 <_printf_i+0x2e>
 80063f2:	f7f9 fe9b 	bl	800012c <__gnu_thumb1_case_shi>
 80063f6:	0016      	.short	0x0016
 80063f8:	fff6001f 	.word	0xfff6001f
 80063fc:	fff6fff6 	.word	0xfff6fff6
 8006400:	001ffff6 	.word	0x001ffff6
 8006404:	fff6fff6 	.word	0xfff6fff6
 8006408:	fff6fff6 	.word	0xfff6fff6
 800640c:	003600a3 	.word	0x003600a3
 8006410:	fff60083 	.word	0xfff60083
 8006414:	00b4fff6 	.word	0x00b4fff6
 8006418:	0036fff6 	.word	0x0036fff6
 800641c:	fff6fff6 	.word	0xfff6fff6
 8006420:	0087      	.short	0x0087
 8006422:	0026      	movs	r6, r4
 8006424:	681a      	ldr	r2, [r3, #0]
 8006426:	3642      	adds	r6, #66	; 0x42
 8006428:	1d11      	adds	r1, r2, #4
 800642a:	6019      	str	r1, [r3, #0]
 800642c:	6813      	ldr	r3, [r2, #0]
 800642e:	7033      	strb	r3, [r6, #0]
 8006430:	2301      	movs	r3, #1
 8006432:	e0a2      	b.n	800657a <_printf_i+0x1c6>
 8006434:	6818      	ldr	r0, [r3, #0]
 8006436:	6809      	ldr	r1, [r1, #0]
 8006438:	1d02      	adds	r2, r0, #4
 800643a:	060d      	lsls	r5, r1, #24
 800643c:	d50b      	bpl.n	8006456 <_printf_i+0xa2>
 800643e:	6805      	ldr	r5, [r0, #0]
 8006440:	601a      	str	r2, [r3, #0]
 8006442:	2d00      	cmp	r5, #0
 8006444:	da03      	bge.n	800644e <_printf_i+0x9a>
 8006446:	232d      	movs	r3, #45	; 0x2d
 8006448:	9a04      	ldr	r2, [sp, #16]
 800644a:	426d      	negs	r5, r5
 800644c:	7013      	strb	r3, [r2, #0]
 800644e:	4b5f      	ldr	r3, [pc, #380]	; (80065cc <_printf_i+0x218>)
 8006450:	270a      	movs	r7, #10
 8006452:	9303      	str	r3, [sp, #12]
 8006454:	e01b      	b.n	800648e <_printf_i+0xda>
 8006456:	6805      	ldr	r5, [r0, #0]
 8006458:	601a      	str	r2, [r3, #0]
 800645a:	0649      	lsls	r1, r1, #25
 800645c:	d5f1      	bpl.n	8006442 <_printf_i+0x8e>
 800645e:	b22d      	sxth	r5, r5
 8006460:	e7ef      	b.n	8006442 <_printf_i+0x8e>
 8006462:	680d      	ldr	r5, [r1, #0]
 8006464:	6819      	ldr	r1, [r3, #0]
 8006466:	1d08      	adds	r0, r1, #4
 8006468:	6018      	str	r0, [r3, #0]
 800646a:	062e      	lsls	r6, r5, #24
 800646c:	d501      	bpl.n	8006472 <_printf_i+0xbe>
 800646e:	680d      	ldr	r5, [r1, #0]
 8006470:	e003      	b.n	800647a <_printf_i+0xc6>
 8006472:	066d      	lsls	r5, r5, #25
 8006474:	d5fb      	bpl.n	800646e <_printf_i+0xba>
 8006476:	680d      	ldr	r5, [r1, #0]
 8006478:	b2ad      	uxth	r5, r5
 800647a:	4b54      	ldr	r3, [pc, #336]	; (80065cc <_printf_i+0x218>)
 800647c:	2708      	movs	r7, #8
 800647e:	9303      	str	r3, [sp, #12]
 8006480:	2a6f      	cmp	r2, #111	; 0x6f
 8006482:	d000      	beq.n	8006486 <_printf_i+0xd2>
 8006484:	3702      	adds	r7, #2
 8006486:	0023      	movs	r3, r4
 8006488:	2200      	movs	r2, #0
 800648a:	3343      	adds	r3, #67	; 0x43
 800648c:	701a      	strb	r2, [r3, #0]
 800648e:	6863      	ldr	r3, [r4, #4]
 8006490:	60a3      	str	r3, [r4, #8]
 8006492:	2b00      	cmp	r3, #0
 8006494:	db03      	blt.n	800649e <_printf_i+0xea>
 8006496:	2104      	movs	r1, #4
 8006498:	6822      	ldr	r2, [r4, #0]
 800649a:	438a      	bics	r2, r1
 800649c:	6022      	str	r2, [r4, #0]
 800649e:	2d00      	cmp	r5, #0
 80064a0:	d102      	bne.n	80064a8 <_printf_i+0xf4>
 80064a2:	9e04      	ldr	r6, [sp, #16]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d00c      	beq.n	80064c2 <_printf_i+0x10e>
 80064a8:	9e04      	ldr	r6, [sp, #16]
 80064aa:	0028      	movs	r0, r5
 80064ac:	0039      	movs	r1, r7
 80064ae:	f7f9 fecd 	bl	800024c <__aeabi_uidivmod>
 80064b2:	9b03      	ldr	r3, [sp, #12]
 80064b4:	3e01      	subs	r6, #1
 80064b6:	5c5b      	ldrb	r3, [r3, r1]
 80064b8:	7033      	strb	r3, [r6, #0]
 80064ba:	002b      	movs	r3, r5
 80064bc:	0005      	movs	r5, r0
 80064be:	429f      	cmp	r7, r3
 80064c0:	d9f3      	bls.n	80064aa <_printf_i+0xf6>
 80064c2:	2f08      	cmp	r7, #8
 80064c4:	d109      	bne.n	80064da <_printf_i+0x126>
 80064c6:	6823      	ldr	r3, [r4, #0]
 80064c8:	07db      	lsls	r3, r3, #31
 80064ca:	d506      	bpl.n	80064da <_printf_i+0x126>
 80064cc:	6862      	ldr	r2, [r4, #4]
 80064ce:	6923      	ldr	r3, [r4, #16]
 80064d0:	429a      	cmp	r2, r3
 80064d2:	dc02      	bgt.n	80064da <_printf_i+0x126>
 80064d4:	2330      	movs	r3, #48	; 0x30
 80064d6:	3e01      	subs	r6, #1
 80064d8:	7033      	strb	r3, [r6, #0]
 80064da:	9b04      	ldr	r3, [sp, #16]
 80064dc:	1b9b      	subs	r3, r3, r6
 80064de:	6123      	str	r3, [r4, #16]
 80064e0:	9b07      	ldr	r3, [sp, #28]
 80064e2:	0021      	movs	r1, r4
 80064e4:	9300      	str	r3, [sp, #0]
 80064e6:	9805      	ldr	r0, [sp, #20]
 80064e8:	9b06      	ldr	r3, [sp, #24]
 80064ea:	aa09      	add	r2, sp, #36	; 0x24
 80064ec:	f7ff fef2 	bl	80062d4 <_printf_common>
 80064f0:	3001      	adds	r0, #1
 80064f2:	d147      	bne.n	8006584 <_printf_i+0x1d0>
 80064f4:	2001      	movs	r0, #1
 80064f6:	4240      	negs	r0, r0
 80064f8:	b00b      	add	sp, #44	; 0x2c
 80064fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064fc:	2220      	movs	r2, #32
 80064fe:	6809      	ldr	r1, [r1, #0]
 8006500:	430a      	orrs	r2, r1
 8006502:	6022      	str	r2, [r4, #0]
 8006504:	2278      	movs	r2, #120	; 0x78
 8006506:	4932      	ldr	r1, [pc, #200]	; (80065d0 <_printf_i+0x21c>)
 8006508:	9103      	str	r1, [sp, #12]
 800650a:	0021      	movs	r1, r4
 800650c:	3145      	adds	r1, #69	; 0x45
 800650e:	700a      	strb	r2, [r1, #0]
 8006510:	6819      	ldr	r1, [r3, #0]
 8006512:	6822      	ldr	r2, [r4, #0]
 8006514:	c920      	ldmia	r1!, {r5}
 8006516:	0610      	lsls	r0, r2, #24
 8006518:	d402      	bmi.n	8006520 <_printf_i+0x16c>
 800651a:	0650      	lsls	r0, r2, #25
 800651c:	d500      	bpl.n	8006520 <_printf_i+0x16c>
 800651e:	b2ad      	uxth	r5, r5
 8006520:	6019      	str	r1, [r3, #0]
 8006522:	07d3      	lsls	r3, r2, #31
 8006524:	d502      	bpl.n	800652c <_printf_i+0x178>
 8006526:	2320      	movs	r3, #32
 8006528:	4313      	orrs	r3, r2
 800652a:	6023      	str	r3, [r4, #0]
 800652c:	2710      	movs	r7, #16
 800652e:	2d00      	cmp	r5, #0
 8006530:	d1a9      	bne.n	8006486 <_printf_i+0xd2>
 8006532:	2220      	movs	r2, #32
 8006534:	6823      	ldr	r3, [r4, #0]
 8006536:	4393      	bics	r3, r2
 8006538:	6023      	str	r3, [r4, #0]
 800653a:	e7a4      	b.n	8006486 <_printf_i+0xd2>
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	680d      	ldr	r5, [r1, #0]
 8006540:	1d10      	adds	r0, r2, #4
 8006542:	6949      	ldr	r1, [r1, #20]
 8006544:	6018      	str	r0, [r3, #0]
 8006546:	6813      	ldr	r3, [r2, #0]
 8006548:	062e      	lsls	r6, r5, #24
 800654a:	d501      	bpl.n	8006550 <_printf_i+0x19c>
 800654c:	6019      	str	r1, [r3, #0]
 800654e:	e002      	b.n	8006556 <_printf_i+0x1a2>
 8006550:	066d      	lsls	r5, r5, #25
 8006552:	d5fb      	bpl.n	800654c <_printf_i+0x198>
 8006554:	8019      	strh	r1, [r3, #0]
 8006556:	2300      	movs	r3, #0
 8006558:	9e04      	ldr	r6, [sp, #16]
 800655a:	6123      	str	r3, [r4, #16]
 800655c:	e7c0      	b.n	80064e0 <_printf_i+0x12c>
 800655e:	681a      	ldr	r2, [r3, #0]
 8006560:	1d11      	adds	r1, r2, #4
 8006562:	6019      	str	r1, [r3, #0]
 8006564:	6816      	ldr	r6, [r2, #0]
 8006566:	2100      	movs	r1, #0
 8006568:	0030      	movs	r0, r6
 800656a:	6862      	ldr	r2, [r4, #4]
 800656c:	f000 f9e9 	bl	8006942 <memchr>
 8006570:	2800      	cmp	r0, #0
 8006572:	d001      	beq.n	8006578 <_printf_i+0x1c4>
 8006574:	1b80      	subs	r0, r0, r6
 8006576:	6060      	str	r0, [r4, #4]
 8006578:	6863      	ldr	r3, [r4, #4]
 800657a:	6123      	str	r3, [r4, #16]
 800657c:	2300      	movs	r3, #0
 800657e:	9a04      	ldr	r2, [sp, #16]
 8006580:	7013      	strb	r3, [r2, #0]
 8006582:	e7ad      	b.n	80064e0 <_printf_i+0x12c>
 8006584:	0032      	movs	r2, r6
 8006586:	6923      	ldr	r3, [r4, #16]
 8006588:	9906      	ldr	r1, [sp, #24]
 800658a:	9805      	ldr	r0, [sp, #20]
 800658c:	9d07      	ldr	r5, [sp, #28]
 800658e:	47a8      	blx	r5
 8006590:	3001      	adds	r0, #1
 8006592:	d0af      	beq.n	80064f4 <_printf_i+0x140>
 8006594:	6823      	ldr	r3, [r4, #0]
 8006596:	079b      	lsls	r3, r3, #30
 8006598:	d415      	bmi.n	80065c6 <_printf_i+0x212>
 800659a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800659c:	68e0      	ldr	r0, [r4, #12]
 800659e:	4298      	cmp	r0, r3
 80065a0:	daaa      	bge.n	80064f8 <_printf_i+0x144>
 80065a2:	0018      	movs	r0, r3
 80065a4:	e7a8      	b.n	80064f8 <_printf_i+0x144>
 80065a6:	0022      	movs	r2, r4
 80065a8:	2301      	movs	r3, #1
 80065aa:	9906      	ldr	r1, [sp, #24]
 80065ac:	9805      	ldr	r0, [sp, #20]
 80065ae:	9e07      	ldr	r6, [sp, #28]
 80065b0:	3219      	adds	r2, #25
 80065b2:	47b0      	blx	r6
 80065b4:	3001      	adds	r0, #1
 80065b6:	d09d      	beq.n	80064f4 <_printf_i+0x140>
 80065b8:	3501      	adds	r5, #1
 80065ba:	68e3      	ldr	r3, [r4, #12]
 80065bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065be:	1a9b      	subs	r3, r3, r2
 80065c0:	42ab      	cmp	r3, r5
 80065c2:	dcf0      	bgt.n	80065a6 <_printf_i+0x1f2>
 80065c4:	e7e9      	b.n	800659a <_printf_i+0x1e6>
 80065c6:	2500      	movs	r5, #0
 80065c8:	e7f7      	b.n	80065ba <_printf_i+0x206>
 80065ca:	46c0      	nop			; (mov r8, r8)
 80065cc:	08008c92 	.word	0x08008c92
 80065d0:	08008ca3 	.word	0x08008ca3

080065d4 <std>:
 80065d4:	2300      	movs	r3, #0
 80065d6:	b510      	push	{r4, lr}
 80065d8:	0004      	movs	r4, r0
 80065da:	6003      	str	r3, [r0, #0]
 80065dc:	6043      	str	r3, [r0, #4]
 80065de:	6083      	str	r3, [r0, #8]
 80065e0:	8181      	strh	r1, [r0, #12]
 80065e2:	6643      	str	r3, [r0, #100]	; 0x64
 80065e4:	81c2      	strh	r2, [r0, #14]
 80065e6:	6103      	str	r3, [r0, #16]
 80065e8:	6143      	str	r3, [r0, #20]
 80065ea:	6183      	str	r3, [r0, #24]
 80065ec:	0019      	movs	r1, r3
 80065ee:	2208      	movs	r2, #8
 80065f0:	305c      	adds	r0, #92	; 0x5c
 80065f2:	f000 f91f 	bl	8006834 <memset>
 80065f6:	4b0b      	ldr	r3, [pc, #44]	; (8006624 <std+0x50>)
 80065f8:	6224      	str	r4, [r4, #32]
 80065fa:	6263      	str	r3, [r4, #36]	; 0x24
 80065fc:	4b0a      	ldr	r3, [pc, #40]	; (8006628 <std+0x54>)
 80065fe:	62a3      	str	r3, [r4, #40]	; 0x28
 8006600:	4b0a      	ldr	r3, [pc, #40]	; (800662c <std+0x58>)
 8006602:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006604:	4b0a      	ldr	r3, [pc, #40]	; (8006630 <std+0x5c>)
 8006606:	6323      	str	r3, [r4, #48]	; 0x30
 8006608:	4b0a      	ldr	r3, [pc, #40]	; (8006634 <std+0x60>)
 800660a:	429c      	cmp	r4, r3
 800660c:	d005      	beq.n	800661a <std+0x46>
 800660e:	4b0a      	ldr	r3, [pc, #40]	; (8006638 <std+0x64>)
 8006610:	429c      	cmp	r4, r3
 8006612:	d002      	beq.n	800661a <std+0x46>
 8006614:	4b09      	ldr	r3, [pc, #36]	; (800663c <std+0x68>)
 8006616:	429c      	cmp	r4, r3
 8006618:	d103      	bne.n	8006622 <std+0x4e>
 800661a:	0020      	movs	r0, r4
 800661c:	3058      	adds	r0, #88	; 0x58
 800661e:	f000 f98d 	bl	800693c <__retarget_lock_init_recursive>
 8006622:	bd10      	pop	{r4, pc}
 8006624:	0800679d 	.word	0x0800679d
 8006628:	080067c5 	.word	0x080067c5
 800662c:	080067fd 	.word	0x080067fd
 8006630:	08006829 	.word	0x08006829
 8006634:	200004fc 	.word	0x200004fc
 8006638:	20000564 	.word	0x20000564
 800663c:	200005cc 	.word	0x200005cc

08006640 <stdio_exit_handler>:
 8006640:	b510      	push	{r4, lr}
 8006642:	4a03      	ldr	r2, [pc, #12]	; (8006650 <stdio_exit_handler+0x10>)
 8006644:	4903      	ldr	r1, [pc, #12]	; (8006654 <stdio_exit_handler+0x14>)
 8006646:	4804      	ldr	r0, [pc, #16]	; (8006658 <stdio_exit_handler+0x18>)
 8006648:	f000 f86c 	bl	8006724 <_fwalk_sglue>
 800664c:	bd10      	pop	{r4, pc}
 800664e:	46c0      	nop			; (mov r8, r8)
 8006650:	20000098 	.word	0x20000098
 8006654:	080083b1 	.word	0x080083b1
 8006658:	200000a4 	.word	0x200000a4

0800665c <cleanup_stdio>:
 800665c:	6841      	ldr	r1, [r0, #4]
 800665e:	4b0b      	ldr	r3, [pc, #44]	; (800668c <cleanup_stdio+0x30>)
 8006660:	b510      	push	{r4, lr}
 8006662:	0004      	movs	r4, r0
 8006664:	4299      	cmp	r1, r3
 8006666:	d001      	beq.n	800666c <cleanup_stdio+0x10>
 8006668:	f001 fea2 	bl	80083b0 <_fflush_r>
 800666c:	68a1      	ldr	r1, [r4, #8]
 800666e:	4b08      	ldr	r3, [pc, #32]	; (8006690 <cleanup_stdio+0x34>)
 8006670:	4299      	cmp	r1, r3
 8006672:	d002      	beq.n	800667a <cleanup_stdio+0x1e>
 8006674:	0020      	movs	r0, r4
 8006676:	f001 fe9b 	bl	80083b0 <_fflush_r>
 800667a:	68e1      	ldr	r1, [r4, #12]
 800667c:	4b05      	ldr	r3, [pc, #20]	; (8006694 <cleanup_stdio+0x38>)
 800667e:	4299      	cmp	r1, r3
 8006680:	d002      	beq.n	8006688 <cleanup_stdio+0x2c>
 8006682:	0020      	movs	r0, r4
 8006684:	f001 fe94 	bl	80083b0 <_fflush_r>
 8006688:	bd10      	pop	{r4, pc}
 800668a:	46c0      	nop			; (mov r8, r8)
 800668c:	200004fc 	.word	0x200004fc
 8006690:	20000564 	.word	0x20000564
 8006694:	200005cc 	.word	0x200005cc

08006698 <global_stdio_init.part.0>:
 8006698:	b510      	push	{r4, lr}
 800669a:	4b09      	ldr	r3, [pc, #36]	; (80066c0 <global_stdio_init.part.0+0x28>)
 800669c:	4a09      	ldr	r2, [pc, #36]	; (80066c4 <global_stdio_init.part.0+0x2c>)
 800669e:	2104      	movs	r1, #4
 80066a0:	601a      	str	r2, [r3, #0]
 80066a2:	4809      	ldr	r0, [pc, #36]	; (80066c8 <global_stdio_init.part.0+0x30>)
 80066a4:	2200      	movs	r2, #0
 80066a6:	f7ff ff95 	bl	80065d4 <std>
 80066aa:	2201      	movs	r2, #1
 80066ac:	2109      	movs	r1, #9
 80066ae:	4807      	ldr	r0, [pc, #28]	; (80066cc <global_stdio_init.part.0+0x34>)
 80066b0:	f7ff ff90 	bl	80065d4 <std>
 80066b4:	2202      	movs	r2, #2
 80066b6:	2112      	movs	r1, #18
 80066b8:	4805      	ldr	r0, [pc, #20]	; (80066d0 <global_stdio_init.part.0+0x38>)
 80066ba:	f7ff ff8b 	bl	80065d4 <std>
 80066be:	bd10      	pop	{r4, pc}
 80066c0:	20000634 	.word	0x20000634
 80066c4:	08006641 	.word	0x08006641
 80066c8:	200004fc 	.word	0x200004fc
 80066cc:	20000564 	.word	0x20000564
 80066d0:	200005cc 	.word	0x200005cc

080066d4 <__sfp_lock_acquire>:
 80066d4:	b510      	push	{r4, lr}
 80066d6:	4802      	ldr	r0, [pc, #8]	; (80066e0 <__sfp_lock_acquire+0xc>)
 80066d8:	f000 f931 	bl	800693e <__retarget_lock_acquire_recursive>
 80066dc:	bd10      	pop	{r4, pc}
 80066de:	46c0      	nop			; (mov r8, r8)
 80066e0:	2000063d 	.word	0x2000063d

080066e4 <__sfp_lock_release>:
 80066e4:	b510      	push	{r4, lr}
 80066e6:	4802      	ldr	r0, [pc, #8]	; (80066f0 <__sfp_lock_release+0xc>)
 80066e8:	f000 f92a 	bl	8006940 <__retarget_lock_release_recursive>
 80066ec:	bd10      	pop	{r4, pc}
 80066ee:	46c0      	nop			; (mov r8, r8)
 80066f0:	2000063d 	.word	0x2000063d

080066f4 <__sinit>:
 80066f4:	b510      	push	{r4, lr}
 80066f6:	0004      	movs	r4, r0
 80066f8:	f7ff ffec 	bl	80066d4 <__sfp_lock_acquire>
 80066fc:	6a23      	ldr	r3, [r4, #32]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d002      	beq.n	8006708 <__sinit+0x14>
 8006702:	f7ff ffef 	bl	80066e4 <__sfp_lock_release>
 8006706:	bd10      	pop	{r4, pc}
 8006708:	4b04      	ldr	r3, [pc, #16]	; (800671c <__sinit+0x28>)
 800670a:	6223      	str	r3, [r4, #32]
 800670c:	4b04      	ldr	r3, [pc, #16]	; (8006720 <__sinit+0x2c>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d1f6      	bne.n	8006702 <__sinit+0xe>
 8006714:	f7ff ffc0 	bl	8006698 <global_stdio_init.part.0>
 8006718:	e7f3      	b.n	8006702 <__sinit+0xe>
 800671a:	46c0      	nop			; (mov r8, r8)
 800671c:	0800665d 	.word	0x0800665d
 8006720:	20000634 	.word	0x20000634

08006724 <_fwalk_sglue>:
 8006724:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006726:	0014      	movs	r4, r2
 8006728:	2600      	movs	r6, #0
 800672a:	9000      	str	r0, [sp, #0]
 800672c:	9101      	str	r1, [sp, #4]
 800672e:	68a5      	ldr	r5, [r4, #8]
 8006730:	6867      	ldr	r7, [r4, #4]
 8006732:	3f01      	subs	r7, #1
 8006734:	d504      	bpl.n	8006740 <_fwalk_sglue+0x1c>
 8006736:	6824      	ldr	r4, [r4, #0]
 8006738:	2c00      	cmp	r4, #0
 800673a:	d1f8      	bne.n	800672e <_fwalk_sglue+0xa>
 800673c:	0030      	movs	r0, r6
 800673e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006740:	89ab      	ldrh	r3, [r5, #12]
 8006742:	2b01      	cmp	r3, #1
 8006744:	d908      	bls.n	8006758 <_fwalk_sglue+0x34>
 8006746:	220e      	movs	r2, #14
 8006748:	5eab      	ldrsh	r3, [r5, r2]
 800674a:	3301      	adds	r3, #1
 800674c:	d004      	beq.n	8006758 <_fwalk_sglue+0x34>
 800674e:	0029      	movs	r1, r5
 8006750:	9800      	ldr	r0, [sp, #0]
 8006752:	9b01      	ldr	r3, [sp, #4]
 8006754:	4798      	blx	r3
 8006756:	4306      	orrs	r6, r0
 8006758:	3568      	adds	r5, #104	; 0x68
 800675a:	e7ea      	b.n	8006732 <_fwalk_sglue+0xe>

0800675c <siprintf>:
 800675c:	b40e      	push	{r1, r2, r3}
 800675e:	b500      	push	{lr}
 8006760:	490b      	ldr	r1, [pc, #44]	; (8006790 <siprintf+0x34>)
 8006762:	b09c      	sub	sp, #112	; 0x70
 8006764:	ab1d      	add	r3, sp, #116	; 0x74
 8006766:	9002      	str	r0, [sp, #8]
 8006768:	9006      	str	r0, [sp, #24]
 800676a:	9107      	str	r1, [sp, #28]
 800676c:	9104      	str	r1, [sp, #16]
 800676e:	4809      	ldr	r0, [pc, #36]	; (8006794 <siprintf+0x38>)
 8006770:	4909      	ldr	r1, [pc, #36]	; (8006798 <siprintf+0x3c>)
 8006772:	cb04      	ldmia	r3!, {r2}
 8006774:	9105      	str	r1, [sp, #20]
 8006776:	6800      	ldr	r0, [r0, #0]
 8006778:	a902      	add	r1, sp, #8
 800677a:	9301      	str	r3, [sp, #4]
 800677c:	f001 fc8e 	bl	800809c <_svfiprintf_r>
 8006780:	2200      	movs	r2, #0
 8006782:	9b02      	ldr	r3, [sp, #8]
 8006784:	701a      	strb	r2, [r3, #0]
 8006786:	b01c      	add	sp, #112	; 0x70
 8006788:	bc08      	pop	{r3}
 800678a:	b003      	add	sp, #12
 800678c:	4718      	bx	r3
 800678e:	46c0      	nop			; (mov r8, r8)
 8006790:	7fffffff 	.word	0x7fffffff
 8006794:	200000f0 	.word	0x200000f0
 8006798:	ffff0208 	.word	0xffff0208

0800679c <__sread>:
 800679c:	b570      	push	{r4, r5, r6, lr}
 800679e:	000c      	movs	r4, r1
 80067a0:	250e      	movs	r5, #14
 80067a2:	5f49      	ldrsh	r1, [r1, r5]
 80067a4:	f000 f878 	bl	8006898 <_read_r>
 80067a8:	2800      	cmp	r0, #0
 80067aa:	db03      	blt.n	80067b4 <__sread+0x18>
 80067ac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80067ae:	181b      	adds	r3, r3, r0
 80067b0:	6563      	str	r3, [r4, #84]	; 0x54
 80067b2:	bd70      	pop	{r4, r5, r6, pc}
 80067b4:	89a3      	ldrh	r3, [r4, #12]
 80067b6:	4a02      	ldr	r2, [pc, #8]	; (80067c0 <__sread+0x24>)
 80067b8:	4013      	ands	r3, r2
 80067ba:	81a3      	strh	r3, [r4, #12]
 80067bc:	e7f9      	b.n	80067b2 <__sread+0x16>
 80067be:	46c0      	nop			; (mov r8, r8)
 80067c0:	ffffefff 	.word	0xffffefff

080067c4 <__swrite>:
 80067c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067c6:	001f      	movs	r7, r3
 80067c8:	898b      	ldrh	r3, [r1, #12]
 80067ca:	0005      	movs	r5, r0
 80067cc:	000c      	movs	r4, r1
 80067ce:	0016      	movs	r6, r2
 80067d0:	05db      	lsls	r3, r3, #23
 80067d2:	d505      	bpl.n	80067e0 <__swrite+0x1c>
 80067d4:	230e      	movs	r3, #14
 80067d6:	5ec9      	ldrsh	r1, [r1, r3]
 80067d8:	2200      	movs	r2, #0
 80067da:	2302      	movs	r3, #2
 80067dc:	f000 f848 	bl	8006870 <_lseek_r>
 80067e0:	89a3      	ldrh	r3, [r4, #12]
 80067e2:	4a05      	ldr	r2, [pc, #20]	; (80067f8 <__swrite+0x34>)
 80067e4:	0028      	movs	r0, r5
 80067e6:	4013      	ands	r3, r2
 80067e8:	81a3      	strh	r3, [r4, #12]
 80067ea:	0032      	movs	r2, r6
 80067ec:	230e      	movs	r3, #14
 80067ee:	5ee1      	ldrsh	r1, [r4, r3]
 80067f0:	003b      	movs	r3, r7
 80067f2:	f000 f865 	bl	80068c0 <_write_r>
 80067f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067f8:	ffffefff 	.word	0xffffefff

080067fc <__sseek>:
 80067fc:	b570      	push	{r4, r5, r6, lr}
 80067fe:	000c      	movs	r4, r1
 8006800:	250e      	movs	r5, #14
 8006802:	5f49      	ldrsh	r1, [r1, r5]
 8006804:	f000 f834 	bl	8006870 <_lseek_r>
 8006808:	89a3      	ldrh	r3, [r4, #12]
 800680a:	1c42      	adds	r2, r0, #1
 800680c:	d103      	bne.n	8006816 <__sseek+0x1a>
 800680e:	4a05      	ldr	r2, [pc, #20]	; (8006824 <__sseek+0x28>)
 8006810:	4013      	ands	r3, r2
 8006812:	81a3      	strh	r3, [r4, #12]
 8006814:	bd70      	pop	{r4, r5, r6, pc}
 8006816:	2280      	movs	r2, #128	; 0x80
 8006818:	0152      	lsls	r2, r2, #5
 800681a:	4313      	orrs	r3, r2
 800681c:	81a3      	strh	r3, [r4, #12]
 800681e:	6560      	str	r0, [r4, #84]	; 0x54
 8006820:	e7f8      	b.n	8006814 <__sseek+0x18>
 8006822:	46c0      	nop			; (mov r8, r8)
 8006824:	ffffefff 	.word	0xffffefff

08006828 <__sclose>:
 8006828:	b510      	push	{r4, lr}
 800682a:	230e      	movs	r3, #14
 800682c:	5ec9      	ldrsh	r1, [r1, r3]
 800682e:	f000 f80d 	bl	800684c <_close_r>
 8006832:	bd10      	pop	{r4, pc}

08006834 <memset>:
 8006834:	0003      	movs	r3, r0
 8006836:	1882      	adds	r2, r0, r2
 8006838:	4293      	cmp	r3, r2
 800683a:	d100      	bne.n	800683e <memset+0xa>
 800683c:	4770      	bx	lr
 800683e:	7019      	strb	r1, [r3, #0]
 8006840:	3301      	adds	r3, #1
 8006842:	e7f9      	b.n	8006838 <memset+0x4>

08006844 <_localeconv_r>:
 8006844:	4800      	ldr	r0, [pc, #0]	; (8006848 <_localeconv_r+0x4>)
 8006846:	4770      	bx	lr
 8006848:	200001e4 	.word	0x200001e4

0800684c <_close_r>:
 800684c:	2300      	movs	r3, #0
 800684e:	b570      	push	{r4, r5, r6, lr}
 8006850:	4d06      	ldr	r5, [pc, #24]	; (800686c <_close_r+0x20>)
 8006852:	0004      	movs	r4, r0
 8006854:	0008      	movs	r0, r1
 8006856:	602b      	str	r3, [r5, #0]
 8006858:	f7fd fc97 	bl	800418a <_close>
 800685c:	1c43      	adds	r3, r0, #1
 800685e:	d103      	bne.n	8006868 <_close_r+0x1c>
 8006860:	682b      	ldr	r3, [r5, #0]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d000      	beq.n	8006868 <_close_r+0x1c>
 8006866:	6023      	str	r3, [r4, #0]
 8006868:	bd70      	pop	{r4, r5, r6, pc}
 800686a:	46c0      	nop			; (mov r8, r8)
 800686c:	20000638 	.word	0x20000638

08006870 <_lseek_r>:
 8006870:	b570      	push	{r4, r5, r6, lr}
 8006872:	0004      	movs	r4, r0
 8006874:	0008      	movs	r0, r1
 8006876:	0011      	movs	r1, r2
 8006878:	001a      	movs	r2, r3
 800687a:	2300      	movs	r3, #0
 800687c:	4d05      	ldr	r5, [pc, #20]	; (8006894 <_lseek_r+0x24>)
 800687e:	602b      	str	r3, [r5, #0]
 8006880:	f7fd fca4 	bl	80041cc <_lseek>
 8006884:	1c43      	adds	r3, r0, #1
 8006886:	d103      	bne.n	8006890 <_lseek_r+0x20>
 8006888:	682b      	ldr	r3, [r5, #0]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d000      	beq.n	8006890 <_lseek_r+0x20>
 800688e:	6023      	str	r3, [r4, #0]
 8006890:	bd70      	pop	{r4, r5, r6, pc}
 8006892:	46c0      	nop			; (mov r8, r8)
 8006894:	20000638 	.word	0x20000638

08006898 <_read_r>:
 8006898:	b570      	push	{r4, r5, r6, lr}
 800689a:	0004      	movs	r4, r0
 800689c:	0008      	movs	r0, r1
 800689e:	0011      	movs	r1, r2
 80068a0:	001a      	movs	r2, r3
 80068a2:	2300      	movs	r3, #0
 80068a4:	4d05      	ldr	r5, [pc, #20]	; (80068bc <_read_r+0x24>)
 80068a6:	602b      	str	r3, [r5, #0]
 80068a8:	f7fd fc36 	bl	8004118 <_read>
 80068ac:	1c43      	adds	r3, r0, #1
 80068ae:	d103      	bne.n	80068b8 <_read_r+0x20>
 80068b0:	682b      	ldr	r3, [r5, #0]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d000      	beq.n	80068b8 <_read_r+0x20>
 80068b6:	6023      	str	r3, [r4, #0]
 80068b8:	bd70      	pop	{r4, r5, r6, pc}
 80068ba:	46c0      	nop			; (mov r8, r8)
 80068bc:	20000638 	.word	0x20000638

080068c0 <_write_r>:
 80068c0:	b570      	push	{r4, r5, r6, lr}
 80068c2:	0004      	movs	r4, r0
 80068c4:	0008      	movs	r0, r1
 80068c6:	0011      	movs	r1, r2
 80068c8:	001a      	movs	r2, r3
 80068ca:	2300      	movs	r3, #0
 80068cc:	4d05      	ldr	r5, [pc, #20]	; (80068e4 <_write_r+0x24>)
 80068ce:	602b      	str	r3, [r5, #0]
 80068d0:	f7fd fc3f 	bl	8004152 <_write>
 80068d4:	1c43      	adds	r3, r0, #1
 80068d6:	d103      	bne.n	80068e0 <_write_r+0x20>
 80068d8:	682b      	ldr	r3, [r5, #0]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d000      	beq.n	80068e0 <_write_r+0x20>
 80068de:	6023      	str	r3, [r4, #0]
 80068e0:	bd70      	pop	{r4, r5, r6, pc}
 80068e2:	46c0      	nop			; (mov r8, r8)
 80068e4:	20000638 	.word	0x20000638

080068e8 <__errno>:
 80068e8:	4b01      	ldr	r3, [pc, #4]	; (80068f0 <__errno+0x8>)
 80068ea:	6818      	ldr	r0, [r3, #0]
 80068ec:	4770      	bx	lr
 80068ee:	46c0      	nop			; (mov r8, r8)
 80068f0:	200000f0 	.word	0x200000f0

080068f4 <__libc_init_array>:
 80068f4:	b570      	push	{r4, r5, r6, lr}
 80068f6:	2600      	movs	r6, #0
 80068f8:	4c0c      	ldr	r4, [pc, #48]	; (800692c <__libc_init_array+0x38>)
 80068fa:	4d0d      	ldr	r5, [pc, #52]	; (8006930 <__libc_init_array+0x3c>)
 80068fc:	1b64      	subs	r4, r4, r5
 80068fe:	10a4      	asrs	r4, r4, #2
 8006900:	42a6      	cmp	r6, r4
 8006902:	d109      	bne.n	8006918 <__libc_init_array+0x24>
 8006904:	2600      	movs	r6, #0
 8006906:	f002 f923 	bl	8008b50 <_init>
 800690a:	4c0a      	ldr	r4, [pc, #40]	; (8006934 <__libc_init_array+0x40>)
 800690c:	4d0a      	ldr	r5, [pc, #40]	; (8006938 <__libc_init_array+0x44>)
 800690e:	1b64      	subs	r4, r4, r5
 8006910:	10a4      	asrs	r4, r4, #2
 8006912:	42a6      	cmp	r6, r4
 8006914:	d105      	bne.n	8006922 <__libc_init_array+0x2e>
 8006916:	bd70      	pop	{r4, r5, r6, pc}
 8006918:	00b3      	lsls	r3, r6, #2
 800691a:	58eb      	ldr	r3, [r5, r3]
 800691c:	4798      	blx	r3
 800691e:	3601      	adds	r6, #1
 8006920:	e7ee      	b.n	8006900 <__libc_init_array+0xc>
 8006922:	00b3      	lsls	r3, r6, #2
 8006924:	58eb      	ldr	r3, [r5, r3]
 8006926:	4798      	blx	r3
 8006928:	3601      	adds	r6, #1
 800692a:	e7f2      	b.n	8006912 <__libc_init_array+0x1e>
 800692c:	08008ff4 	.word	0x08008ff4
 8006930:	08008ff4 	.word	0x08008ff4
 8006934:	08008ff8 	.word	0x08008ff8
 8006938:	08008ff4 	.word	0x08008ff4

0800693c <__retarget_lock_init_recursive>:
 800693c:	4770      	bx	lr

0800693e <__retarget_lock_acquire_recursive>:
 800693e:	4770      	bx	lr

08006940 <__retarget_lock_release_recursive>:
 8006940:	4770      	bx	lr

08006942 <memchr>:
 8006942:	b2c9      	uxtb	r1, r1
 8006944:	1882      	adds	r2, r0, r2
 8006946:	4290      	cmp	r0, r2
 8006948:	d101      	bne.n	800694e <memchr+0xc>
 800694a:	2000      	movs	r0, #0
 800694c:	4770      	bx	lr
 800694e:	7803      	ldrb	r3, [r0, #0]
 8006950:	428b      	cmp	r3, r1
 8006952:	d0fb      	beq.n	800694c <memchr+0xa>
 8006954:	3001      	adds	r0, #1
 8006956:	e7f6      	b.n	8006946 <memchr+0x4>

08006958 <quorem>:
 8006958:	b5f0      	push	{r4, r5, r6, r7, lr}
 800695a:	6902      	ldr	r2, [r0, #16]
 800695c:	690b      	ldr	r3, [r1, #16]
 800695e:	b089      	sub	sp, #36	; 0x24
 8006960:	0007      	movs	r7, r0
 8006962:	9104      	str	r1, [sp, #16]
 8006964:	2000      	movs	r0, #0
 8006966:	429a      	cmp	r2, r3
 8006968:	db69      	blt.n	8006a3e <quorem+0xe6>
 800696a:	3b01      	subs	r3, #1
 800696c:	009c      	lsls	r4, r3, #2
 800696e:	9301      	str	r3, [sp, #4]
 8006970:	000b      	movs	r3, r1
 8006972:	3314      	adds	r3, #20
 8006974:	9306      	str	r3, [sp, #24]
 8006976:	191b      	adds	r3, r3, r4
 8006978:	9305      	str	r3, [sp, #20]
 800697a:	003b      	movs	r3, r7
 800697c:	3314      	adds	r3, #20
 800697e:	9303      	str	r3, [sp, #12]
 8006980:	191c      	adds	r4, r3, r4
 8006982:	9b05      	ldr	r3, [sp, #20]
 8006984:	6826      	ldr	r6, [r4, #0]
 8006986:	681d      	ldr	r5, [r3, #0]
 8006988:	0030      	movs	r0, r6
 800698a:	3501      	adds	r5, #1
 800698c:	0029      	movs	r1, r5
 800698e:	f7f9 fbd7 	bl	8000140 <__udivsi3>
 8006992:	9002      	str	r0, [sp, #8]
 8006994:	42ae      	cmp	r6, r5
 8006996:	d329      	bcc.n	80069ec <quorem+0x94>
 8006998:	9b06      	ldr	r3, [sp, #24]
 800699a:	2600      	movs	r6, #0
 800699c:	469c      	mov	ip, r3
 800699e:	9d03      	ldr	r5, [sp, #12]
 80069a0:	9606      	str	r6, [sp, #24]
 80069a2:	4662      	mov	r2, ip
 80069a4:	ca08      	ldmia	r2!, {r3}
 80069a6:	6828      	ldr	r0, [r5, #0]
 80069a8:	4694      	mov	ip, r2
 80069aa:	9a02      	ldr	r2, [sp, #8]
 80069ac:	b299      	uxth	r1, r3
 80069ae:	4351      	muls	r1, r2
 80069b0:	0c1b      	lsrs	r3, r3, #16
 80069b2:	4353      	muls	r3, r2
 80069b4:	1989      	adds	r1, r1, r6
 80069b6:	0c0a      	lsrs	r2, r1, #16
 80069b8:	189b      	adds	r3, r3, r2
 80069ba:	9307      	str	r3, [sp, #28]
 80069bc:	0c1e      	lsrs	r6, r3, #16
 80069be:	9b06      	ldr	r3, [sp, #24]
 80069c0:	b282      	uxth	r2, r0
 80069c2:	18d2      	adds	r2, r2, r3
 80069c4:	466b      	mov	r3, sp
 80069c6:	b289      	uxth	r1, r1
 80069c8:	8b9b      	ldrh	r3, [r3, #28]
 80069ca:	1a52      	subs	r2, r2, r1
 80069cc:	0c01      	lsrs	r1, r0, #16
 80069ce:	1ac9      	subs	r1, r1, r3
 80069d0:	1413      	asrs	r3, r2, #16
 80069d2:	18cb      	adds	r3, r1, r3
 80069d4:	1419      	asrs	r1, r3, #16
 80069d6:	b292      	uxth	r2, r2
 80069d8:	041b      	lsls	r3, r3, #16
 80069da:	4313      	orrs	r3, r2
 80069dc:	c508      	stmia	r5!, {r3}
 80069de:	9b05      	ldr	r3, [sp, #20]
 80069e0:	9106      	str	r1, [sp, #24]
 80069e2:	4563      	cmp	r3, ip
 80069e4:	d2dd      	bcs.n	80069a2 <quorem+0x4a>
 80069e6:	6823      	ldr	r3, [r4, #0]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d030      	beq.n	8006a4e <quorem+0xf6>
 80069ec:	0038      	movs	r0, r7
 80069ee:	9904      	ldr	r1, [sp, #16]
 80069f0:	f001 f9de 	bl	8007db0 <__mcmp>
 80069f4:	2800      	cmp	r0, #0
 80069f6:	db21      	blt.n	8006a3c <quorem+0xe4>
 80069f8:	0038      	movs	r0, r7
 80069fa:	2600      	movs	r6, #0
 80069fc:	9b02      	ldr	r3, [sp, #8]
 80069fe:	9c04      	ldr	r4, [sp, #16]
 8006a00:	3301      	adds	r3, #1
 8006a02:	9302      	str	r3, [sp, #8]
 8006a04:	3014      	adds	r0, #20
 8006a06:	3414      	adds	r4, #20
 8006a08:	6803      	ldr	r3, [r0, #0]
 8006a0a:	cc02      	ldmia	r4!, {r1}
 8006a0c:	b29d      	uxth	r5, r3
 8006a0e:	19ad      	adds	r5, r5, r6
 8006a10:	b28a      	uxth	r2, r1
 8006a12:	1aaa      	subs	r2, r5, r2
 8006a14:	0c09      	lsrs	r1, r1, #16
 8006a16:	0c1b      	lsrs	r3, r3, #16
 8006a18:	1a5b      	subs	r3, r3, r1
 8006a1a:	1411      	asrs	r1, r2, #16
 8006a1c:	185b      	adds	r3, r3, r1
 8006a1e:	141e      	asrs	r6, r3, #16
 8006a20:	b292      	uxth	r2, r2
 8006a22:	041b      	lsls	r3, r3, #16
 8006a24:	4313      	orrs	r3, r2
 8006a26:	c008      	stmia	r0!, {r3}
 8006a28:	9b05      	ldr	r3, [sp, #20]
 8006a2a:	42a3      	cmp	r3, r4
 8006a2c:	d2ec      	bcs.n	8006a08 <quorem+0xb0>
 8006a2e:	9b01      	ldr	r3, [sp, #4]
 8006a30:	9a03      	ldr	r2, [sp, #12]
 8006a32:	009b      	lsls	r3, r3, #2
 8006a34:	18d3      	adds	r3, r2, r3
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	2a00      	cmp	r2, #0
 8006a3a:	d015      	beq.n	8006a68 <quorem+0x110>
 8006a3c:	9802      	ldr	r0, [sp, #8]
 8006a3e:	b009      	add	sp, #36	; 0x24
 8006a40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a42:	6823      	ldr	r3, [r4, #0]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d106      	bne.n	8006a56 <quorem+0xfe>
 8006a48:	9b01      	ldr	r3, [sp, #4]
 8006a4a:	3b01      	subs	r3, #1
 8006a4c:	9301      	str	r3, [sp, #4]
 8006a4e:	9b03      	ldr	r3, [sp, #12]
 8006a50:	3c04      	subs	r4, #4
 8006a52:	42a3      	cmp	r3, r4
 8006a54:	d3f5      	bcc.n	8006a42 <quorem+0xea>
 8006a56:	9b01      	ldr	r3, [sp, #4]
 8006a58:	613b      	str	r3, [r7, #16]
 8006a5a:	e7c7      	b.n	80069ec <quorem+0x94>
 8006a5c:	681a      	ldr	r2, [r3, #0]
 8006a5e:	2a00      	cmp	r2, #0
 8006a60:	d106      	bne.n	8006a70 <quorem+0x118>
 8006a62:	9a01      	ldr	r2, [sp, #4]
 8006a64:	3a01      	subs	r2, #1
 8006a66:	9201      	str	r2, [sp, #4]
 8006a68:	9a03      	ldr	r2, [sp, #12]
 8006a6a:	3b04      	subs	r3, #4
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d3f5      	bcc.n	8006a5c <quorem+0x104>
 8006a70:	9b01      	ldr	r3, [sp, #4]
 8006a72:	613b      	str	r3, [r7, #16]
 8006a74:	e7e2      	b.n	8006a3c <quorem+0xe4>
	...

08006a78 <_dtoa_r>:
 8006a78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a7a:	0014      	movs	r4, r2
 8006a7c:	001d      	movs	r5, r3
 8006a7e:	69c6      	ldr	r6, [r0, #28]
 8006a80:	b09d      	sub	sp, #116	; 0x74
 8006a82:	9408      	str	r4, [sp, #32]
 8006a84:	9509      	str	r5, [sp, #36]	; 0x24
 8006a86:	9f25      	ldr	r7, [sp, #148]	; 0x94
 8006a88:	9004      	str	r0, [sp, #16]
 8006a8a:	2e00      	cmp	r6, #0
 8006a8c:	d10f      	bne.n	8006aae <_dtoa_r+0x36>
 8006a8e:	2010      	movs	r0, #16
 8006a90:	f000 fe4a 	bl	8007728 <malloc>
 8006a94:	9b04      	ldr	r3, [sp, #16]
 8006a96:	1e02      	subs	r2, r0, #0
 8006a98:	61d8      	str	r0, [r3, #28]
 8006a9a:	d104      	bne.n	8006aa6 <_dtoa_r+0x2e>
 8006a9c:	21ef      	movs	r1, #239	; 0xef
 8006a9e:	4bc6      	ldr	r3, [pc, #792]	; (8006db8 <_dtoa_r+0x340>)
 8006aa0:	48c6      	ldr	r0, [pc, #792]	; (8006dbc <_dtoa_r+0x344>)
 8006aa2:	f001 fcdf 	bl	8008464 <__assert_func>
 8006aa6:	6046      	str	r6, [r0, #4]
 8006aa8:	6086      	str	r6, [r0, #8]
 8006aaa:	6006      	str	r6, [r0, #0]
 8006aac:	60c6      	str	r6, [r0, #12]
 8006aae:	9b04      	ldr	r3, [sp, #16]
 8006ab0:	69db      	ldr	r3, [r3, #28]
 8006ab2:	6819      	ldr	r1, [r3, #0]
 8006ab4:	2900      	cmp	r1, #0
 8006ab6:	d00b      	beq.n	8006ad0 <_dtoa_r+0x58>
 8006ab8:	685a      	ldr	r2, [r3, #4]
 8006aba:	2301      	movs	r3, #1
 8006abc:	4093      	lsls	r3, r2
 8006abe:	604a      	str	r2, [r1, #4]
 8006ac0:	608b      	str	r3, [r1, #8]
 8006ac2:	9804      	ldr	r0, [sp, #16]
 8006ac4:	f000 ff32 	bl	800792c <_Bfree>
 8006ac8:	2200      	movs	r2, #0
 8006aca:	9b04      	ldr	r3, [sp, #16]
 8006acc:	69db      	ldr	r3, [r3, #28]
 8006ace:	601a      	str	r2, [r3, #0]
 8006ad0:	2d00      	cmp	r5, #0
 8006ad2:	da1e      	bge.n	8006b12 <_dtoa_r+0x9a>
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	603b      	str	r3, [r7, #0]
 8006ad8:	006b      	lsls	r3, r5, #1
 8006ada:	085b      	lsrs	r3, r3, #1
 8006adc:	9309      	str	r3, [sp, #36]	; 0x24
 8006ade:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006ae0:	4bb7      	ldr	r3, [pc, #732]	; (8006dc0 <_dtoa_r+0x348>)
 8006ae2:	4ab7      	ldr	r2, [pc, #732]	; (8006dc0 <_dtoa_r+0x348>)
 8006ae4:	403b      	ands	r3, r7
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d116      	bne.n	8006b18 <_dtoa_r+0xa0>
 8006aea:	4bb6      	ldr	r3, [pc, #728]	; (8006dc4 <_dtoa_r+0x34c>)
 8006aec:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006aee:	6013      	str	r3, [r2, #0]
 8006af0:	033b      	lsls	r3, r7, #12
 8006af2:	0b1b      	lsrs	r3, r3, #12
 8006af4:	4323      	orrs	r3, r4
 8006af6:	d101      	bne.n	8006afc <_dtoa_r+0x84>
 8006af8:	f000 fdb5 	bl	8007666 <_dtoa_r+0xbee>
 8006afc:	4bb2      	ldr	r3, [pc, #712]	; (8006dc8 <_dtoa_r+0x350>)
 8006afe:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006b00:	9306      	str	r3, [sp, #24]
 8006b02:	2a00      	cmp	r2, #0
 8006b04:	d002      	beq.n	8006b0c <_dtoa_r+0x94>
 8006b06:	4bb1      	ldr	r3, [pc, #708]	; (8006dcc <_dtoa_r+0x354>)
 8006b08:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006b0a:	6013      	str	r3, [r2, #0]
 8006b0c:	9806      	ldr	r0, [sp, #24]
 8006b0e:	b01d      	add	sp, #116	; 0x74
 8006b10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b12:	2300      	movs	r3, #0
 8006b14:	603b      	str	r3, [r7, #0]
 8006b16:	e7e2      	b.n	8006ade <_dtoa_r+0x66>
 8006b18:	9a08      	ldr	r2, [sp, #32]
 8006b1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b1c:	9210      	str	r2, [sp, #64]	; 0x40
 8006b1e:	9311      	str	r3, [sp, #68]	; 0x44
 8006b20:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006b22:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006b24:	2200      	movs	r2, #0
 8006b26:	2300      	movs	r3, #0
 8006b28:	f7f9 fc90 	bl	800044c <__aeabi_dcmpeq>
 8006b2c:	1e06      	subs	r6, r0, #0
 8006b2e:	d009      	beq.n	8006b44 <_dtoa_r+0xcc>
 8006b30:	2301      	movs	r3, #1
 8006b32:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006b34:	6013      	str	r3, [r2, #0]
 8006b36:	4ba6      	ldr	r3, [pc, #664]	; (8006dd0 <_dtoa_r+0x358>)
 8006b38:	9306      	str	r3, [sp, #24]
 8006b3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d0e5      	beq.n	8006b0c <_dtoa_r+0x94>
 8006b40:	4ba4      	ldr	r3, [pc, #656]	; (8006dd4 <_dtoa_r+0x35c>)
 8006b42:	e7e1      	b.n	8006b08 <_dtoa_r+0x90>
 8006b44:	ab1a      	add	r3, sp, #104	; 0x68
 8006b46:	9301      	str	r3, [sp, #4]
 8006b48:	ab1b      	add	r3, sp, #108	; 0x6c
 8006b4a:	9300      	str	r3, [sp, #0]
 8006b4c:	9804      	ldr	r0, [sp, #16]
 8006b4e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006b50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006b52:	f001 f9e1 	bl	8007f18 <__d2b>
 8006b56:	007a      	lsls	r2, r7, #1
 8006b58:	9005      	str	r0, [sp, #20]
 8006b5a:	0d52      	lsrs	r2, r2, #21
 8006b5c:	d100      	bne.n	8006b60 <_dtoa_r+0xe8>
 8006b5e:	e07b      	b.n	8006c58 <_dtoa_r+0x1e0>
 8006b60:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006b62:	9617      	str	r6, [sp, #92]	; 0x5c
 8006b64:	0319      	lsls	r1, r3, #12
 8006b66:	4b9c      	ldr	r3, [pc, #624]	; (8006dd8 <_dtoa_r+0x360>)
 8006b68:	0b09      	lsrs	r1, r1, #12
 8006b6a:	430b      	orrs	r3, r1
 8006b6c:	499b      	ldr	r1, [pc, #620]	; (8006ddc <_dtoa_r+0x364>)
 8006b6e:	1857      	adds	r7, r2, r1
 8006b70:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006b72:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006b74:	0019      	movs	r1, r3
 8006b76:	2200      	movs	r2, #0
 8006b78:	4b99      	ldr	r3, [pc, #612]	; (8006de0 <_dtoa_r+0x368>)
 8006b7a:	f7fb fc67 	bl	800244c <__aeabi_dsub>
 8006b7e:	4a99      	ldr	r2, [pc, #612]	; (8006de4 <_dtoa_r+0x36c>)
 8006b80:	4b99      	ldr	r3, [pc, #612]	; (8006de8 <_dtoa_r+0x370>)
 8006b82:	f7fb f9a1 	bl	8001ec8 <__aeabi_dmul>
 8006b86:	4a99      	ldr	r2, [pc, #612]	; (8006dec <_dtoa_r+0x374>)
 8006b88:	4b99      	ldr	r3, [pc, #612]	; (8006df0 <_dtoa_r+0x378>)
 8006b8a:	f7fa fa43 	bl	8001014 <__aeabi_dadd>
 8006b8e:	0004      	movs	r4, r0
 8006b90:	0038      	movs	r0, r7
 8006b92:	000d      	movs	r5, r1
 8006b94:	f7fc f830 	bl	8002bf8 <__aeabi_i2d>
 8006b98:	4a96      	ldr	r2, [pc, #600]	; (8006df4 <_dtoa_r+0x37c>)
 8006b9a:	4b97      	ldr	r3, [pc, #604]	; (8006df8 <_dtoa_r+0x380>)
 8006b9c:	f7fb f994 	bl	8001ec8 <__aeabi_dmul>
 8006ba0:	0002      	movs	r2, r0
 8006ba2:	000b      	movs	r3, r1
 8006ba4:	0020      	movs	r0, r4
 8006ba6:	0029      	movs	r1, r5
 8006ba8:	f7fa fa34 	bl	8001014 <__aeabi_dadd>
 8006bac:	0004      	movs	r4, r0
 8006bae:	000d      	movs	r5, r1
 8006bb0:	f7fb ffec 	bl	8002b8c <__aeabi_d2iz>
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	9003      	str	r0, [sp, #12]
 8006bb8:	2300      	movs	r3, #0
 8006bba:	0020      	movs	r0, r4
 8006bbc:	0029      	movs	r1, r5
 8006bbe:	f7f9 fc4b 	bl	8000458 <__aeabi_dcmplt>
 8006bc2:	2800      	cmp	r0, #0
 8006bc4:	d00b      	beq.n	8006bde <_dtoa_r+0x166>
 8006bc6:	9803      	ldr	r0, [sp, #12]
 8006bc8:	f7fc f816 	bl	8002bf8 <__aeabi_i2d>
 8006bcc:	002b      	movs	r3, r5
 8006bce:	0022      	movs	r2, r4
 8006bd0:	f7f9 fc3c 	bl	800044c <__aeabi_dcmpeq>
 8006bd4:	4243      	negs	r3, r0
 8006bd6:	4158      	adcs	r0, r3
 8006bd8:	9b03      	ldr	r3, [sp, #12]
 8006bda:	1a1b      	subs	r3, r3, r0
 8006bdc:	9303      	str	r3, [sp, #12]
 8006bde:	2301      	movs	r3, #1
 8006be0:	9316      	str	r3, [sp, #88]	; 0x58
 8006be2:	9b03      	ldr	r3, [sp, #12]
 8006be4:	2b16      	cmp	r3, #22
 8006be6:	d810      	bhi.n	8006c0a <_dtoa_r+0x192>
 8006be8:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006bea:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006bec:	9a03      	ldr	r2, [sp, #12]
 8006bee:	4b83      	ldr	r3, [pc, #524]	; (8006dfc <_dtoa_r+0x384>)
 8006bf0:	00d2      	lsls	r2, r2, #3
 8006bf2:	189b      	adds	r3, r3, r2
 8006bf4:	681a      	ldr	r2, [r3, #0]
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	f7f9 fc2e 	bl	8000458 <__aeabi_dcmplt>
 8006bfc:	2800      	cmp	r0, #0
 8006bfe:	d047      	beq.n	8006c90 <_dtoa_r+0x218>
 8006c00:	9b03      	ldr	r3, [sp, #12]
 8006c02:	3b01      	subs	r3, #1
 8006c04:	9303      	str	r3, [sp, #12]
 8006c06:	2300      	movs	r3, #0
 8006c08:	9316      	str	r3, [sp, #88]	; 0x58
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8006c0e:	920a      	str	r2, [sp, #40]	; 0x28
 8006c10:	1bdb      	subs	r3, r3, r7
 8006c12:	1e5a      	subs	r2, r3, #1
 8006c14:	d53e      	bpl.n	8006c94 <_dtoa_r+0x21c>
 8006c16:	2201      	movs	r2, #1
 8006c18:	1ad3      	subs	r3, r2, r3
 8006c1a:	930a      	str	r3, [sp, #40]	; 0x28
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	930c      	str	r3, [sp, #48]	; 0x30
 8006c20:	9b03      	ldr	r3, [sp, #12]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	db38      	blt.n	8006c98 <_dtoa_r+0x220>
 8006c26:	9a03      	ldr	r2, [sp, #12]
 8006c28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c2a:	4694      	mov	ip, r2
 8006c2c:	4463      	add	r3, ip
 8006c2e:	930c      	str	r3, [sp, #48]	; 0x30
 8006c30:	2300      	movs	r3, #0
 8006c32:	9213      	str	r2, [sp, #76]	; 0x4c
 8006c34:	930d      	str	r3, [sp, #52]	; 0x34
 8006c36:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c38:	2401      	movs	r4, #1
 8006c3a:	2b09      	cmp	r3, #9
 8006c3c:	d867      	bhi.n	8006d0e <_dtoa_r+0x296>
 8006c3e:	2b05      	cmp	r3, #5
 8006c40:	dd02      	ble.n	8006c48 <_dtoa_r+0x1d0>
 8006c42:	2400      	movs	r4, #0
 8006c44:	3b04      	subs	r3, #4
 8006c46:	9322      	str	r3, [sp, #136]	; 0x88
 8006c48:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c4a:	1e98      	subs	r0, r3, #2
 8006c4c:	2803      	cmp	r0, #3
 8006c4e:	d867      	bhi.n	8006d20 <_dtoa_r+0x2a8>
 8006c50:	f7f9 fa62 	bl	8000118 <__gnu_thumb1_case_uqi>
 8006c54:	5b383a2b 	.word	0x5b383a2b
 8006c58:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006c5a:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8006c5c:	18f6      	adds	r6, r6, r3
 8006c5e:	4b68      	ldr	r3, [pc, #416]	; (8006e00 <_dtoa_r+0x388>)
 8006c60:	18f2      	adds	r2, r6, r3
 8006c62:	2a20      	cmp	r2, #32
 8006c64:	dd0f      	ble.n	8006c86 <_dtoa_r+0x20e>
 8006c66:	2340      	movs	r3, #64	; 0x40
 8006c68:	1a9b      	subs	r3, r3, r2
 8006c6a:	409f      	lsls	r7, r3
 8006c6c:	4b65      	ldr	r3, [pc, #404]	; (8006e04 <_dtoa_r+0x38c>)
 8006c6e:	0038      	movs	r0, r7
 8006c70:	18f3      	adds	r3, r6, r3
 8006c72:	40dc      	lsrs	r4, r3
 8006c74:	4320      	orrs	r0, r4
 8006c76:	f7fb ffef 	bl	8002c58 <__aeabi_ui2d>
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	4b62      	ldr	r3, [pc, #392]	; (8006e08 <_dtoa_r+0x390>)
 8006c7e:	1e77      	subs	r7, r6, #1
 8006c80:	18cb      	adds	r3, r1, r3
 8006c82:	9217      	str	r2, [sp, #92]	; 0x5c
 8006c84:	e776      	b.n	8006b74 <_dtoa_r+0xfc>
 8006c86:	2320      	movs	r3, #32
 8006c88:	0020      	movs	r0, r4
 8006c8a:	1a9b      	subs	r3, r3, r2
 8006c8c:	4098      	lsls	r0, r3
 8006c8e:	e7f2      	b.n	8006c76 <_dtoa_r+0x1fe>
 8006c90:	9016      	str	r0, [sp, #88]	; 0x58
 8006c92:	e7ba      	b.n	8006c0a <_dtoa_r+0x192>
 8006c94:	920c      	str	r2, [sp, #48]	; 0x30
 8006c96:	e7c3      	b.n	8006c20 <_dtoa_r+0x1a8>
 8006c98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c9a:	9a03      	ldr	r2, [sp, #12]
 8006c9c:	1a9b      	subs	r3, r3, r2
 8006c9e:	930a      	str	r3, [sp, #40]	; 0x28
 8006ca0:	4253      	negs	r3, r2
 8006ca2:	930d      	str	r3, [sp, #52]	; 0x34
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	9313      	str	r3, [sp, #76]	; 0x4c
 8006ca8:	e7c5      	b.n	8006c36 <_dtoa_r+0x1be>
 8006caa:	2300      	movs	r3, #0
 8006cac:	930f      	str	r3, [sp, #60]	; 0x3c
 8006cae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006cb0:	930b      	str	r3, [sp, #44]	; 0x2c
 8006cb2:	9307      	str	r3, [sp, #28]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	dc13      	bgt.n	8006ce0 <_dtoa_r+0x268>
 8006cb8:	2301      	movs	r3, #1
 8006cba:	001a      	movs	r2, r3
 8006cbc:	930b      	str	r3, [sp, #44]	; 0x2c
 8006cbe:	9307      	str	r3, [sp, #28]
 8006cc0:	9223      	str	r2, [sp, #140]	; 0x8c
 8006cc2:	e00d      	b.n	8006ce0 <_dtoa_r+0x268>
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	e7f1      	b.n	8006cac <_dtoa_r+0x234>
 8006cc8:	2300      	movs	r3, #0
 8006cca:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8006ccc:	930f      	str	r3, [sp, #60]	; 0x3c
 8006cce:	4694      	mov	ip, r2
 8006cd0:	9b03      	ldr	r3, [sp, #12]
 8006cd2:	4463      	add	r3, ip
 8006cd4:	930b      	str	r3, [sp, #44]	; 0x2c
 8006cd6:	3301      	adds	r3, #1
 8006cd8:	9307      	str	r3, [sp, #28]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	dc00      	bgt.n	8006ce0 <_dtoa_r+0x268>
 8006cde:	2301      	movs	r3, #1
 8006ce0:	9a04      	ldr	r2, [sp, #16]
 8006ce2:	2100      	movs	r1, #0
 8006ce4:	69d0      	ldr	r0, [r2, #28]
 8006ce6:	2204      	movs	r2, #4
 8006ce8:	0015      	movs	r5, r2
 8006cea:	3514      	adds	r5, #20
 8006cec:	429d      	cmp	r5, r3
 8006cee:	d91b      	bls.n	8006d28 <_dtoa_r+0x2b0>
 8006cf0:	6041      	str	r1, [r0, #4]
 8006cf2:	9804      	ldr	r0, [sp, #16]
 8006cf4:	f000 fdd6 	bl	80078a4 <_Balloc>
 8006cf8:	9006      	str	r0, [sp, #24]
 8006cfa:	2800      	cmp	r0, #0
 8006cfc:	d117      	bne.n	8006d2e <_dtoa_r+0x2b6>
 8006cfe:	21b0      	movs	r1, #176	; 0xb0
 8006d00:	4b42      	ldr	r3, [pc, #264]	; (8006e0c <_dtoa_r+0x394>)
 8006d02:	482e      	ldr	r0, [pc, #184]	; (8006dbc <_dtoa_r+0x344>)
 8006d04:	9a06      	ldr	r2, [sp, #24]
 8006d06:	31ff      	adds	r1, #255	; 0xff
 8006d08:	e6cb      	b.n	8006aa2 <_dtoa_r+0x2a>
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	e7dd      	b.n	8006cca <_dtoa_r+0x252>
 8006d0e:	2300      	movs	r3, #0
 8006d10:	940f      	str	r4, [sp, #60]	; 0x3c
 8006d12:	9322      	str	r3, [sp, #136]	; 0x88
 8006d14:	3b01      	subs	r3, #1
 8006d16:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d18:	9307      	str	r3, [sp, #28]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	3313      	adds	r3, #19
 8006d1e:	e7cf      	b.n	8006cc0 <_dtoa_r+0x248>
 8006d20:	2301      	movs	r3, #1
 8006d22:	930f      	str	r3, [sp, #60]	; 0x3c
 8006d24:	3b02      	subs	r3, #2
 8006d26:	e7f6      	b.n	8006d16 <_dtoa_r+0x29e>
 8006d28:	3101      	adds	r1, #1
 8006d2a:	0052      	lsls	r2, r2, #1
 8006d2c:	e7dc      	b.n	8006ce8 <_dtoa_r+0x270>
 8006d2e:	9b04      	ldr	r3, [sp, #16]
 8006d30:	9a06      	ldr	r2, [sp, #24]
 8006d32:	69db      	ldr	r3, [r3, #28]
 8006d34:	601a      	str	r2, [r3, #0]
 8006d36:	9b07      	ldr	r3, [sp, #28]
 8006d38:	2b0e      	cmp	r3, #14
 8006d3a:	d900      	bls.n	8006d3e <_dtoa_r+0x2c6>
 8006d3c:	e0e5      	b.n	8006f0a <_dtoa_r+0x492>
 8006d3e:	2c00      	cmp	r4, #0
 8006d40:	d100      	bne.n	8006d44 <_dtoa_r+0x2cc>
 8006d42:	e0e2      	b.n	8006f0a <_dtoa_r+0x492>
 8006d44:	9b03      	ldr	r3, [sp, #12]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	dd64      	ble.n	8006e14 <_dtoa_r+0x39c>
 8006d4a:	210f      	movs	r1, #15
 8006d4c:	9a03      	ldr	r2, [sp, #12]
 8006d4e:	4b2b      	ldr	r3, [pc, #172]	; (8006dfc <_dtoa_r+0x384>)
 8006d50:	400a      	ands	r2, r1
 8006d52:	00d2      	lsls	r2, r2, #3
 8006d54:	189b      	adds	r3, r3, r2
 8006d56:	681e      	ldr	r6, [r3, #0]
 8006d58:	685f      	ldr	r7, [r3, #4]
 8006d5a:	9b03      	ldr	r3, [sp, #12]
 8006d5c:	2402      	movs	r4, #2
 8006d5e:	111d      	asrs	r5, r3, #4
 8006d60:	05db      	lsls	r3, r3, #23
 8006d62:	d50a      	bpl.n	8006d7a <_dtoa_r+0x302>
 8006d64:	4b2a      	ldr	r3, [pc, #168]	; (8006e10 <_dtoa_r+0x398>)
 8006d66:	400d      	ands	r5, r1
 8006d68:	6a1a      	ldr	r2, [r3, #32]
 8006d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d6c:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006d6e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006d70:	f7fa fcb0 	bl	80016d4 <__aeabi_ddiv>
 8006d74:	9008      	str	r0, [sp, #32]
 8006d76:	9109      	str	r1, [sp, #36]	; 0x24
 8006d78:	3401      	adds	r4, #1
 8006d7a:	4b25      	ldr	r3, [pc, #148]	; (8006e10 <_dtoa_r+0x398>)
 8006d7c:	930e      	str	r3, [sp, #56]	; 0x38
 8006d7e:	2d00      	cmp	r5, #0
 8006d80:	d108      	bne.n	8006d94 <_dtoa_r+0x31c>
 8006d82:	9808      	ldr	r0, [sp, #32]
 8006d84:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d86:	0032      	movs	r2, r6
 8006d88:	003b      	movs	r3, r7
 8006d8a:	f7fa fca3 	bl	80016d4 <__aeabi_ddiv>
 8006d8e:	9008      	str	r0, [sp, #32]
 8006d90:	9109      	str	r1, [sp, #36]	; 0x24
 8006d92:	e05a      	b.n	8006e4a <_dtoa_r+0x3d2>
 8006d94:	2301      	movs	r3, #1
 8006d96:	421d      	tst	r5, r3
 8006d98:	d009      	beq.n	8006dae <_dtoa_r+0x336>
 8006d9a:	18e4      	adds	r4, r4, r3
 8006d9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d9e:	0030      	movs	r0, r6
 8006da0:	681a      	ldr	r2, [r3, #0]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	0039      	movs	r1, r7
 8006da6:	f7fb f88f 	bl	8001ec8 <__aeabi_dmul>
 8006daa:	0006      	movs	r6, r0
 8006dac:	000f      	movs	r7, r1
 8006dae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006db0:	106d      	asrs	r5, r5, #1
 8006db2:	3308      	adds	r3, #8
 8006db4:	e7e2      	b.n	8006d7c <_dtoa_r+0x304>
 8006db6:	46c0      	nop			; (mov r8, r8)
 8006db8:	08008cc1 	.word	0x08008cc1
 8006dbc:	08008cd8 	.word	0x08008cd8
 8006dc0:	7ff00000 	.word	0x7ff00000
 8006dc4:	0000270f 	.word	0x0000270f
 8006dc8:	08008cbd 	.word	0x08008cbd
 8006dcc:	08008cc0 	.word	0x08008cc0
 8006dd0:	08008c90 	.word	0x08008c90
 8006dd4:	08008c91 	.word	0x08008c91
 8006dd8:	3ff00000 	.word	0x3ff00000
 8006ddc:	fffffc01 	.word	0xfffffc01
 8006de0:	3ff80000 	.word	0x3ff80000
 8006de4:	636f4361 	.word	0x636f4361
 8006de8:	3fd287a7 	.word	0x3fd287a7
 8006dec:	8b60c8b3 	.word	0x8b60c8b3
 8006df0:	3fc68a28 	.word	0x3fc68a28
 8006df4:	509f79fb 	.word	0x509f79fb
 8006df8:	3fd34413 	.word	0x3fd34413
 8006dfc:	08008dc8 	.word	0x08008dc8
 8006e00:	00000432 	.word	0x00000432
 8006e04:	00000412 	.word	0x00000412
 8006e08:	fe100000 	.word	0xfe100000
 8006e0c:	08008d30 	.word	0x08008d30
 8006e10:	08008da0 	.word	0x08008da0
 8006e14:	9b03      	ldr	r3, [sp, #12]
 8006e16:	2402      	movs	r4, #2
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d016      	beq.n	8006e4a <_dtoa_r+0x3d2>
 8006e1c:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006e1e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006e20:	220f      	movs	r2, #15
 8006e22:	425d      	negs	r5, r3
 8006e24:	402a      	ands	r2, r5
 8006e26:	4bdd      	ldr	r3, [pc, #884]	; (800719c <_dtoa_r+0x724>)
 8006e28:	00d2      	lsls	r2, r2, #3
 8006e2a:	189b      	adds	r3, r3, r2
 8006e2c:	681a      	ldr	r2, [r3, #0]
 8006e2e:	685b      	ldr	r3, [r3, #4]
 8006e30:	f7fb f84a 	bl	8001ec8 <__aeabi_dmul>
 8006e34:	2701      	movs	r7, #1
 8006e36:	2300      	movs	r3, #0
 8006e38:	9008      	str	r0, [sp, #32]
 8006e3a:	9109      	str	r1, [sp, #36]	; 0x24
 8006e3c:	4ed8      	ldr	r6, [pc, #864]	; (80071a0 <_dtoa_r+0x728>)
 8006e3e:	112d      	asrs	r5, r5, #4
 8006e40:	2d00      	cmp	r5, #0
 8006e42:	d000      	beq.n	8006e46 <_dtoa_r+0x3ce>
 8006e44:	e091      	b.n	8006f6a <_dtoa_r+0x4f2>
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d1a1      	bne.n	8006d8e <_dtoa_r+0x316>
 8006e4a:	9e08      	ldr	r6, [sp, #32]
 8006e4c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006e4e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d100      	bne.n	8006e56 <_dtoa_r+0x3de>
 8006e54:	e094      	b.n	8006f80 <_dtoa_r+0x508>
 8006e56:	2200      	movs	r2, #0
 8006e58:	0030      	movs	r0, r6
 8006e5a:	0039      	movs	r1, r7
 8006e5c:	4bd1      	ldr	r3, [pc, #836]	; (80071a4 <_dtoa_r+0x72c>)
 8006e5e:	f7f9 fafb 	bl	8000458 <__aeabi_dcmplt>
 8006e62:	2800      	cmp	r0, #0
 8006e64:	d100      	bne.n	8006e68 <_dtoa_r+0x3f0>
 8006e66:	e08b      	b.n	8006f80 <_dtoa_r+0x508>
 8006e68:	9b07      	ldr	r3, [sp, #28]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d100      	bne.n	8006e70 <_dtoa_r+0x3f8>
 8006e6e:	e087      	b.n	8006f80 <_dtoa_r+0x508>
 8006e70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	dd45      	ble.n	8006f02 <_dtoa_r+0x48a>
 8006e76:	9b03      	ldr	r3, [sp, #12]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	3b01      	subs	r3, #1
 8006e7c:	930e      	str	r3, [sp, #56]	; 0x38
 8006e7e:	0030      	movs	r0, r6
 8006e80:	4bc9      	ldr	r3, [pc, #804]	; (80071a8 <_dtoa_r+0x730>)
 8006e82:	0039      	movs	r1, r7
 8006e84:	f7fb f820 	bl	8001ec8 <__aeabi_dmul>
 8006e88:	9008      	str	r0, [sp, #32]
 8006e8a:	9109      	str	r1, [sp, #36]	; 0x24
 8006e8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e8e:	3401      	adds	r4, #1
 8006e90:	0020      	movs	r0, r4
 8006e92:	9e08      	ldr	r6, [sp, #32]
 8006e94:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006e96:	9312      	str	r3, [sp, #72]	; 0x48
 8006e98:	f7fb feae 	bl	8002bf8 <__aeabi_i2d>
 8006e9c:	0032      	movs	r2, r6
 8006e9e:	003b      	movs	r3, r7
 8006ea0:	f7fb f812 	bl	8001ec8 <__aeabi_dmul>
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	4bc1      	ldr	r3, [pc, #772]	; (80071ac <_dtoa_r+0x734>)
 8006ea8:	f7fa f8b4 	bl	8001014 <__aeabi_dadd>
 8006eac:	4ac0      	ldr	r2, [pc, #768]	; (80071b0 <_dtoa_r+0x738>)
 8006eae:	9014      	str	r0, [sp, #80]	; 0x50
 8006eb0:	9115      	str	r1, [sp, #84]	; 0x54
 8006eb2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006eb4:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8006eb6:	4694      	mov	ip, r2
 8006eb8:	9308      	str	r3, [sp, #32]
 8006eba:	9409      	str	r4, [sp, #36]	; 0x24
 8006ebc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006ebe:	4463      	add	r3, ip
 8006ec0:	9318      	str	r3, [sp, #96]	; 0x60
 8006ec2:	9309      	str	r3, [sp, #36]	; 0x24
 8006ec4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d15e      	bne.n	8006f88 <_dtoa_r+0x510>
 8006eca:	2200      	movs	r2, #0
 8006ecc:	4bb9      	ldr	r3, [pc, #740]	; (80071b4 <_dtoa_r+0x73c>)
 8006ece:	0030      	movs	r0, r6
 8006ed0:	0039      	movs	r1, r7
 8006ed2:	f7fb fabb 	bl	800244c <__aeabi_dsub>
 8006ed6:	9a08      	ldr	r2, [sp, #32]
 8006ed8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006eda:	0004      	movs	r4, r0
 8006edc:	000d      	movs	r5, r1
 8006ede:	f7f9 facf 	bl	8000480 <__aeabi_dcmpgt>
 8006ee2:	2800      	cmp	r0, #0
 8006ee4:	d000      	beq.n	8006ee8 <_dtoa_r+0x470>
 8006ee6:	e2b3      	b.n	8007450 <_dtoa_r+0x9d8>
 8006ee8:	48b3      	ldr	r0, [pc, #716]	; (80071b8 <_dtoa_r+0x740>)
 8006eea:	9915      	ldr	r1, [sp, #84]	; 0x54
 8006eec:	4684      	mov	ip, r0
 8006eee:	4461      	add	r1, ip
 8006ef0:	000b      	movs	r3, r1
 8006ef2:	0020      	movs	r0, r4
 8006ef4:	0029      	movs	r1, r5
 8006ef6:	9a08      	ldr	r2, [sp, #32]
 8006ef8:	f7f9 faae 	bl	8000458 <__aeabi_dcmplt>
 8006efc:	2800      	cmp	r0, #0
 8006efe:	d000      	beq.n	8006f02 <_dtoa_r+0x48a>
 8006f00:	e2a3      	b.n	800744a <_dtoa_r+0x9d2>
 8006f02:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006f04:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8006f06:	9308      	str	r3, [sp, #32]
 8006f08:	9409      	str	r4, [sp, #36]	; 0x24
 8006f0a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	da00      	bge.n	8006f12 <_dtoa_r+0x49a>
 8006f10:	e179      	b.n	8007206 <_dtoa_r+0x78e>
 8006f12:	9a03      	ldr	r2, [sp, #12]
 8006f14:	2a0e      	cmp	r2, #14
 8006f16:	dd00      	ble.n	8006f1a <_dtoa_r+0x4a2>
 8006f18:	e175      	b.n	8007206 <_dtoa_r+0x78e>
 8006f1a:	4ba0      	ldr	r3, [pc, #640]	; (800719c <_dtoa_r+0x724>)
 8006f1c:	00d2      	lsls	r2, r2, #3
 8006f1e:	189b      	adds	r3, r3, r2
 8006f20:	681e      	ldr	r6, [r3, #0]
 8006f22:	685f      	ldr	r7, [r3, #4]
 8006f24:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	db00      	blt.n	8006f2c <_dtoa_r+0x4b4>
 8006f2a:	e0e5      	b.n	80070f8 <_dtoa_r+0x680>
 8006f2c:	9b07      	ldr	r3, [sp, #28]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	dd00      	ble.n	8006f34 <_dtoa_r+0x4bc>
 8006f32:	e0e1      	b.n	80070f8 <_dtoa_r+0x680>
 8006f34:	d000      	beq.n	8006f38 <_dtoa_r+0x4c0>
 8006f36:	e288      	b.n	800744a <_dtoa_r+0x9d2>
 8006f38:	2200      	movs	r2, #0
 8006f3a:	0030      	movs	r0, r6
 8006f3c:	0039      	movs	r1, r7
 8006f3e:	4b9d      	ldr	r3, [pc, #628]	; (80071b4 <_dtoa_r+0x73c>)
 8006f40:	f7fa ffc2 	bl	8001ec8 <__aeabi_dmul>
 8006f44:	9a08      	ldr	r2, [sp, #32]
 8006f46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f48:	f7f9 faa4 	bl	8000494 <__aeabi_dcmpge>
 8006f4c:	9e07      	ldr	r6, [sp, #28]
 8006f4e:	0037      	movs	r7, r6
 8006f50:	2800      	cmp	r0, #0
 8006f52:	d000      	beq.n	8006f56 <_dtoa_r+0x4de>
 8006f54:	e25f      	b.n	8007416 <_dtoa_r+0x99e>
 8006f56:	9b06      	ldr	r3, [sp, #24]
 8006f58:	9a06      	ldr	r2, [sp, #24]
 8006f5a:	3301      	adds	r3, #1
 8006f5c:	9308      	str	r3, [sp, #32]
 8006f5e:	2331      	movs	r3, #49	; 0x31
 8006f60:	7013      	strb	r3, [r2, #0]
 8006f62:	9b03      	ldr	r3, [sp, #12]
 8006f64:	3301      	adds	r3, #1
 8006f66:	9303      	str	r3, [sp, #12]
 8006f68:	e25a      	b.n	8007420 <_dtoa_r+0x9a8>
 8006f6a:	423d      	tst	r5, r7
 8006f6c:	d005      	beq.n	8006f7a <_dtoa_r+0x502>
 8006f6e:	6832      	ldr	r2, [r6, #0]
 8006f70:	6873      	ldr	r3, [r6, #4]
 8006f72:	f7fa ffa9 	bl	8001ec8 <__aeabi_dmul>
 8006f76:	003b      	movs	r3, r7
 8006f78:	3401      	adds	r4, #1
 8006f7a:	106d      	asrs	r5, r5, #1
 8006f7c:	3608      	adds	r6, #8
 8006f7e:	e75f      	b.n	8006e40 <_dtoa_r+0x3c8>
 8006f80:	9b03      	ldr	r3, [sp, #12]
 8006f82:	930e      	str	r3, [sp, #56]	; 0x38
 8006f84:	9b07      	ldr	r3, [sp, #28]
 8006f86:	e783      	b.n	8006e90 <_dtoa_r+0x418>
 8006f88:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006f8a:	4b84      	ldr	r3, [pc, #528]	; (800719c <_dtoa_r+0x724>)
 8006f8c:	3a01      	subs	r2, #1
 8006f8e:	00d2      	lsls	r2, r2, #3
 8006f90:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006f92:	189b      	adds	r3, r3, r2
 8006f94:	9c08      	ldr	r4, [sp, #32]
 8006f96:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006f98:	681a      	ldr	r2, [r3, #0]
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	2900      	cmp	r1, #0
 8006f9e:	d051      	beq.n	8007044 <_dtoa_r+0x5cc>
 8006fa0:	2000      	movs	r0, #0
 8006fa2:	4986      	ldr	r1, [pc, #536]	; (80071bc <_dtoa_r+0x744>)
 8006fa4:	f7fa fb96 	bl	80016d4 <__aeabi_ddiv>
 8006fa8:	0022      	movs	r2, r4
 8006faa:	002b      	movs	r3, r5
 8006fac:	f7fb fa4e 	bl	800244c <__aeabi_dsub>
 8006fb0:	9a06      	ldr	r2, [sp, #24]
 8006fb2:	0004      	movs	r4, r0
 8006fb4:	4694      	mov	ip, r2
 8006fb6:	000d      	movs	r5, r1
 8006fb8:	9b06      	ldr	r3, [sp, #24]
 8006fba:	9314      	str	r3, [sp, #80]	; 0x50
 8006fbc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006fbe:	4463      	add	r3, ip
 8006fc0:	9318      	str	r3, [sp, #96]	; 0x60
 8006fc2:	0039      	movs	r1, r7
 8006fc4:	0030      	movs	r0, r6
 8006fc6:	f7fb fde1 	bl	8002b8c <__aeabi_d2iz>
 8006fca:	9012      	str	r0, [sp, #72]	; 0x48
 8006fcc:	f7fb fe14 	bl	8002bf8 <__aeabi_i2d>
 8006fd0:	0002      	movs	r2, r0
 8006fd2:	000b      	movs	r3, r1
 8006fd4:	0030      	movs	r0, r6
 8006fd6:	0039      	movs	r1, r7
 8006fd8:	f7fb fa38 	bl	800244c <__aeabi_dsub>
 8006fdc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006fde:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006fe0:	3301      	adds	r3, #1
 8006fe2:	9308      	str	r3, [sp, #32]
 8006fe4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006fe6:	0006      	movs	r6, r0
 8006fe8:	3330      	adds	r3, #48	; 0x30
 8006fea:	7013      	strb	r3, [r2, #0]
 8006fec:	0022      	movs	r2, r4
 8006fee:	002b      	movs	r3, r5
 8006ff0:	000f      	movs	r7, r1
 8006ff2:	f7f9 fa31 	bl	8000458 <__aeabi_dcmplt>
 8006ff6:	2800      	cmp	r0, #0
 8006ff8:	d174      	bne.n	80070e4 <_dtoa_r+0x66c>
 8006ffa:	0032      	movs	r2, r6
 8006ffc:	003b      	movs	r3, r7
 8006ffe:	2000      	movs	r0, #0
 8007000:	4968      	ldr	r1, [pc, #416]	; (80071a4 <_dtoa_r+0x72c>)
 8007002:	f7fb fa23 	bl	800244c <__aeabi_dsub>
 8007006:	0022      	movs	r2, r4
 8007008:	002b      	movs	r3, r5
 800700a:	f7f9 fa25 	bl	8000458 <__aeabi_dcmplt>
 800700e:	2800      	cmp	r0, #0
 8007010:	d000      	beq.n	8007014 <_dtoa_r+0x59c>
 8007012:	e0d7      	b.n	80071c4 <_dtoa_r+0x74c>
 8007014:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007016:	9a08      	ldr	r2, [sp, #32]
 8007018:	4293      	cmp	r3, r2
 800701a:	d100      	bne.n	800701e <_dtoa_r+0x5a6>
 800701c:	e771      	b.n	8006f02 <_dtoa_r+0x48a>
 800701e:	2200      	movs	r2, #0
 8007020:	0020      	movs	r0, r4
 8007022:	0029      	movs	r1, r5
 8007024:	4b60      	ldr	r3, [pc, #384]	; (80071a8 <_dtoa_r+0x730>)
 8007026:	f7fa ff4f 	bl	8001ec8 <__aeabi_dmul>
 800702a:	4b5f      	ldr	r3, [pc, #380]	; (80071a8 <_dtoa_r+0x730>)
 800702c:	0004      	movs	r4, r0
 800702e:	000d      	movs	r5, r1
 8007030:	0030      	movs	r0, r6
 8007032:	0039      	movs	r1, r7
 8007034:	2200      	movs	r2, #0
 8007036:	f7fa ff47 	bl	8001ec8 <__aeabi_dmul>
 800703a:	9b08      	ldr	r3, [sp, #32]
 800703c:	0006      	movs	r6, r0
 800703e:	000f      	movs	r7, r1
 8007040:	9314      	str	r3, [sp, #80]	; 0x50
 8007042:	e7be      	b.n	8006fc2 <_dtoa_r+0x54a>
 8007044:	0020      	movs	r0, r4
 8007046:	0029      	movs	r1, r5
 8007048:	f7fa ff3e 	bl	8001ec8 <__aeabi_dmul>
 800704c:	9a06      	ldr	r2, [sp, #24]
 800704e:	9b06      	ldr	r3, [sp, #24]
 8007050:	4694      	mov	ip, r2
 8007052:	9308      	str	r3, [sp, #32]
 8007054:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007056:	9014      	str	r0, [sp, #80]	; 0x50
 8007058:	9115      	str	r1, [sp, #84]	; 0x54
 800705a:	4463      	add	r3, ip
 800705c:	9319      	str	r3, [sp, #100]	; 0x64
 800705e:	0030      	movs	r0, r6
 8007060:	0039      	movs	r1, r7
 8007062:	f7fb fd93 	bl	8002b8c <__aeabi_d2iz>
 8007066:	9018      	str	r0, [sp, #96]	; 0x60
 8007068:	f7fb fdc6 	bl	8002bf8 <__aeabi_i2d>
 800706c:	0002      	movs	r2, r0
 800706e:	000b      	movs	r3, r1
 8007070:	0030      	movs	r0, r6
 8007072:	0039      	movs	r1, r7
 8007074:	f7fb f9ea 	bl	800244c <__aeabi_dsub>
 8007078:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800707a:	9b08      	ldr	r3, [sp, #32]
 800707c:	3630      	adds	r6, #48	; 0x30
 800707e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007080:	701e      	strb	r6, [r3, #0]
 8007082:	3301      	adds	r3, #1
 8007084:	0004      	movs	r4, r0
 8007086:	000d      	movs	r5, r1
 8007088:	9308      	str	r3, [sp, #32]
 800708a:	4293      	cmp	r3, r2
 800708c:	d12d      	bne.n	80070ea <_dtoa_r+0x672>
 800708e:	9814      	ldr	r0, [sp, #80]	; 0x50
 8007090:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007092:	9a06      	ldr	r2, [sp, #24]
 8007094:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007096:	4694      	mov	ip, r2
 8007098:	4463      	add	r3, ip
 800709a:	2200      	movs	r2, #0
 800709c:	9308      	str	r3, [sp, #32]
 800709e:	4b47      	ldr	r3, [pc, #284]	; (80071bc <_dtoa_r+0x744>)
 80070a0:	f7f9 ffb8 	bl	8001014 <__aeabi_dadd>
 80070a4:	0002      	movs	r2, r0
 80070a6:	000b      	movs	r3, r1
 80070a8:	0020      	movs	r0, r4
 80070aa:	0029      	movs	r1, r5
 80070ac:	f7f9 f9e8 	bl	8000480 <__aeabi_dcmpgt>
 80070b0:	2800      	cmp	r0, #0
 80070b2:	d000      	beq.n	80070b6 <_dtoa_r+0x63e>
 80070b4:	e086      	b.n	80071c4 <_dtoa_r+0x74c>
 80070b6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80070b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80070ba:	2000      	movs	r0, #0
 80070bc:	493f      	ldr	r1, [pc, #252]	; (80071bc <_dtoa_r+0x744>)
 80070be:	f7fb f9c5 	bl	800244c <__aeabi_dsub>
 80070c2:	0002      	movs	r2, r0
 80070c4:	000b      	movs	r3, r1
 80070c6:	0020      	movs	r0, r4
 80070c8:	0029      	movs	r1, r5
 80070ca:	f7f9 f9c5 	bl	8000458 <__aeabi_dcmplt>
 80070ce:	2800      	cmp	r0, #0
 80070d0:	d100      	bne.n	80070d4 <_dtoa_r+0x65c>
 80070d2:	e716      	b.n	8006f02 <_dtoa_r+0x48a>
 80070d4:	9b08      	ldr	r3, [sp, #32]
 80070d6:	001a      	movs	r2, r3
 80070d8:	3a01      	subs	r2, #1
 80070da:	9208      	str	r2, [sp, #32]
 80070dc:	7812      	ldrb	r2, [r2, #0]
 80070de:	2a30      	cmp	r2, #48	; 0x30
 80070e0:	d0f8      	beq.n	80070d4 <_dtoa_r+0x65c>
 80070e2:	9308      	str	r3, [sp, #32]
 80070e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070e6:	9303      	str	r3, [sp, #12]
 80070e8:	e046      	b.n	8007178 <_dtoa_r+0x700>
 80070ea:	2200      	movs	r2, #0
 80070ec:	4b2e      	ldr	r3, [pc, #184]	; (80071a8 <_dtoa_r+0x730>)
 80070ee:	f7fa feeb 	bl	8001ec8 <__aeabi_dmul>
 80070f2:	0006      	movs	r6, r0
 80070f4:	000f      	movs	r7, r1
 80070f6:	e7b2      	b.n	800705e <_dtoa_r+0x5e6>
 80070f8:	9b06      	ldr	r3, [sp, #24]
 80070fa:	9a06      	ldr	r2, [sp, #24]
 80070fc:	930a      	str	r3, [sp, #40]	; 0x28
 80070fe:	9b07      	ldr	r3, [sp, #28]
 8007100:	9c08      	ldr	r4, [sp, #32]
 8007102:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007104:	3b01      	subs	r3, #1
 8007106:	189b      	adds	r3, r3, r2
 8007108:	930b      	str	r3, [sp, #44]	; 0x2c
 800710a:	0032      	movs	r2, r6
 800710c:	003b      	movs	r3, r7
 800710e:	0020      	movs	r0, r4
 8007110:	0029      	movs	r1, r5
 8007112:	f7fa fadf 	bl	80016d4 <__aeabi_ddiv>
 8007116:	f7fb fd39 	bl	8002b8c <__aeabi_d2iz>
 800711a:	9007      	str	r0, [sp, #28]
 800711c:	f7fb fd6c 	bl	8002bf8 <__aeabi_i2d>
 8007120:	0032      	movs	r2, r6
 8007122:	003b      	movs	r3, r7
 8007124:	f7fa fed0 	bl	8001ec8 <__aeabi_dmul>
 8007128:	0002      	movs	r2, r0
 800712a:	000b      	movs	r3, r1
 800712c:	0020      	movs	r0, r4
 800712e:	0029      	movs	r1, r5
 8007130:	f7fb f98c 	bl	800244c <__aeabi_dsub>
 8007134:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007136:	001a      	movs	r2, r3
 8007138:	3201      	adds	r2, #1
 800713a:	920a      	str	r2, [sp, #40]	; 0x28
 800713c:	9208      	str	r2, [sp, #32]
 800713e:	9a07      	ldr	r2, [sp, #28]
 8007140:	3230      	adds	r2, #48	; 0x30
 8007142:	701a      	strb	r2, [r3, #0]
 8007144:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007146:	429a      	cmp	r2, r3
 8007148:	d14f      	bne.n	80071ea <_dtoa_r+0x772>
 800714a:	0002      	movs	r2, r0
 800714c:	000b      	movs	r3, r1
 800714e:	f7f9 ff61 	bl	8001014 <__aeabi_dadd>
 8007152:	0032      	movs	r2, r6
 8007154:	003b      	movs	r3, r7
 8007156:	0004      	movs	r4, r0
 8007158:	000d      	movs	r5, r1
 800715a:	f7f9 f991 	bl	8000480 <__aeabi_dcmpgt>
 800715e:	2800      	cmp	r0, #0
 8007160:	d12e      	bne.n	80071c0 <_dtoa_r+0x748>
 8007162:	0032      	movs	r2, r6
 8007164:	003b      	movs	r3, r7
 8007166:	0020      	movs	r0, r4
 8007168:	0029      	movs	r1, r5
 800716a:	f7f9 f96f 	bl	800044c <__aeabi_dcmpeq>
 800716e:	2800      	cmp	r0, #0
 8007170:	d002      	beq.n	8007178 <_dtoa_r+0x700>
 8007172:	9b07      	ldr	r3, [sp, #28]
 8007174:	07de      	lsls	r6, r3, #31
 8007176:	d423      	bmi.n	80071c0 <_dtoa_r+0x748>
 8007178:	9905      	ldr	r1, [sp, #20]
 800717a:	9804      	ldr	r0, [sp, #16]
 800717c:	f000 fbd6 	bl	800792c <_Bfree>
 8007180:	2300      	movs	r3, #0
 8007182:	9a08      	ldr	r2, [sp, #32]
 8007184:	7013      	strb	r3, [r2, #0]
 8007186:	9b03      	ldr	r3, [sp, #12]
 8007188:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800718a:	3301      	adds	r3, #1
 800718c:	6013      	str	r3, [r2, #0]
 800718e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007190:	2b00      	cmp	r3, #0
 8007192:	d100      	bne.n	8007196 <_dtoa_r+0x71e>
 8007194:	e4ba      	b.n	8006b0c <_dtoa_r+0x94>
 8007196:	9a08      	ldr	r2, [sp, #32]
 8007198:	601a      	str	r2, [r3, #0]
 800719a:	e4b7      	b.n	8006b0c <_dtoa_r+0x94>
 800719c:	08008dc8 	.word	0x08008dc8
 80071a0:	08008da0 	.word	0x08008da0
 80071a4:	3ff00000 	.word	0x3ff00000
 80071a8:	40240000 	.word	0x40240000
 80071ac:	401c0000 	.word	0x401c0000
 80071b0:	fcc00000 	.word	0xfcc00000
 80071b4:	40140000 	.word	0x40140000
 80071b8:	7cc00000 	.word	0x7cc00000
 80071bc:	3fe00000 	.word	0x3fe00000
 80071c0:	9b03      	ldr	r3, [sp, #12]
 80071c2:	930e      	str	r3, [sp, #56]	; 0x38
 80071c4:	9b08      	ldr	r3, [sp, #32]
 80071c6:	9308      	str	r3, [sp, #32]
 80071c8:	3b01      	subs	r3, #1
 80071ca:	781a      	ldrb	r2, [r3, #0]
 80071cc:	2a39      	cmp	r2, #57	; 0x39
 80071ce:	d108      	bne.n	80071e2 <_dtoa_r+0x76a>
 80071d0:	9a06      	ldr	r2, [sp, #24]
 80071d2:	429a      	cmp	r2, r3
 80071d4:	d1f7      	bne.n	80071c6 <_dtoa_r+0x74e>
 80071d6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80071d8:	9906      	ldr	r1, [sp, #24]
 80071da:	3201      	adds	r2, #1
 80071dc:	920e      	str	r2, [sp, #56]	; 0x38
 80071de:	2230      	movs	r2, #48	; 0x30
 80071e0:	700a      	strb	r2, [r1, #0]
 80071e2:	781a      	ldrb	r2, [r3, #0]
 80071e4:	3201      	adds	r2, #1
 80071e6:	701a      	strb	r2, [r3, #0]
 80071e8:	e77c      	b.n	80070e4 <_dtoa_r+0x66c>
 80071ea:	2200      	movs	r2, #0
 80071ec:	4ba9      	ldr	r3, [pc, #676]	; (8007494 <_dtoa_r+0xa1c>)
 80071ee:	f7fa fe6b 	bl	8001ec8 <__aeabi_dmul>
 80071f2:	2200      	movs	r2, #0
 80071f4:	2300      	movs	r3, #0
 80071f6:	0004      	movs	r4, r0
 80071f8:	000d      	movs	r5, r1
 80071fa:	f7f9 f927 	bl	800044c <__aeabi_dcmpeq>
 80071fe:	2800      	cmp	r0, #0
 8007200:	d100      	bne.n	8007204 <_dtoa_r+0x78c>
 8007202:	e782      	b.n	800710a <_dtoa_r+0x692>
 8007204:	e7b8      	b.n	8007178 <_dtoa_r+0x700>
 8007206:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8007208:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800720a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800720c:	2f00      	cmp	r7, #0
 800720e:	d012      	beq.n	8007236 <_dtoa_r+0x7be>
 8007210:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007212:	2a01      	cmp	r2, #1
 8007214:	dc6e      	bgt.n	80072f4 <_dtoa_r+0x87c>
 8007216:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007218:	2a00      	cmp	r2, #0
 800721a:	d065      	beq.n	80072e8 <_dtoa_r+0x870>
 800721c:	4a9e      	ldr	r2, [pc, #632]	; (8007498 <_dtoa_r+0xa20>)
 800721e:	189b      	adds	r3, r3, r2
 8007220:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007222:	2101      	movs	r1, #1
 8007224:	18d2      	adds	r2, r2, r3
 8007226:	920a      	str	r2, [sp, #40]	; 0x28
 8007228:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800722a:	9804      	ldr	r0, [sp, #16]
 800722c:	18d3      	adds	r3, r2, r3
 800722e:	930c      	str	r3, [sp, #48]	; 0x30
 8007230:	f000 fc2c 	bl	8007a8c <__i2b>
 8007234:	0007      	movs	r7, r0
 8007236:	2c00      	cmp	r4, #0
 8007238:	d00e      	beq.n	8007258 <_dtoa_r+0x7e0>
 800723a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800723c:	2b00      	cmp	r3, #0
 800723e:	dd0b      	ble.n	8007258 <_dtoa_r+0x7e0>
 8007240:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007242:	0023      	movs	r3, r4
 8007244:	4294      	cmp	r4, r2
 8007246:	dd00      	ble.n	800724a <_dtoa_r+0x7d2>
 8007248:	0013      	movs	r3, r2
 800724a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800724c:	1ae4      	subs	r4, r4, r3
 800724e:	1ad2      	subs	r2, r2, r3
 8007250:	920a      	str	r2, [sp, #40]	; 0x28
 8007252:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007254:	1ad3      	subs	r3, r2, r3
 8007256:	930c      	str	r3, [sp, #48]	; 0x30
 8007258:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800725a:	2b00      	cmp	r3, #0
 800725c:	d01e      	beq.n	800729c <_dtoa_r+0x824>
 800725e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007260:	2b00      	cmp	r3, #0
 8007262:	d05c      	beq.n	800731e <_dtoa_r+0x8a6>
 8007264:	2d00      	cmp	r5, #0
 8007266:	dd10      	ble.n	800728a <_dtoa_r+0x812>
 8007268:	0039      	movs	r1, r7
 800726a:	002a      	movs	r2, r5
 800726c:	9804      	ldr	r0, [sp, #16]
 800726e:	f000 fcd5 	bl	8007c1c <__pow5mult>
 8007272:	9a05      	ldr	r2, [sp, #20]
 8007274:	0001      	movs	r1, r0
 8007276:	0007      	movs	r7, r0
 8007278:	9804      	ldr	r0, [sp, #16]
 800727a:	f000 fc1f 	bl	8007abc <__multiply>
 800727e:	0006      	movs	r6, r0
 8007280:	9905      	ldr	r1, [sp, #20]
 8007282:	9804      	ldr	r0, [sp, #16]
 8007284:	f000 fb52 	bl	800792c <_Bfree>
 8007288:	9605      	str	r6, [sp, #20]
 800728a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800728c:	1b5a      	subs	r2, r3, r5
 800728e:	42ab      	cmp	r3, r5
 8007290:	d004      	beq.n	800729c <_dtoa_r+0x824>
 8007292:	9905      	ldr	r1, [sp, #20]
 8007294:	9804      	ldr	r0, [sp, #16]
 8007296:	f000 fcc1 	bl	8007c1c <__pow5mult>
 800729a:	9005      	str	r0, [sp, #20]
 800729c:	2101      	movs	r1, #1
 800729e:	9804      	ldr	r0, [sp, #16]
 80072a0:	f000 fbf4 	bl	8007a8c <__i2b>
 80072a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80072a6:	0006      	movs	r6, r0
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	dd3a      	ble.n	8007322 <_dtoa_r+0x8aa>
 80072ac:	001a      	movs	r2, r3
 80072ae:	0001      	movs	r1, r0
 80072b0:	9804      	ldr	r0, [sp, #16]
 80072b2:	f000 fcb3 	bl	8007c1c <__pow5mult>
 80072b6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80072b8:	0006      	movs	r6, r0
 80072ba:	2500      	movs	r5, #0
 80072bc:	2b01      	cmp	r3, #1
 80072be:	dc38      	bgt.n	8007332 <_dtoa_r+0x8ba>
 80072c0:	2500      	movs	r5, #0
 80072c2:	9b08      	ldr	r3, [sp, #32]
 80072c4:	42ab      	cmp	r3, r5
 80072c6:	d130      	bne.n	800732a <_dtoa_r+0x8b2>
 80072c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072ca:	031b      	lsls	r3, r3, #12
 80072cc:	42ab      	cmp	r3, r5
 80072ce:	d12c      	bne.n	800732a <_dtoa_r+0x8b2>
 80072d0:	4b72      	ldr	r3, [pc, #456]	; (800749c <_dtoa_r+0xa24>)
 80072d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072d4:	4213      	tst	r3, r2
 80072d6:	d028      	beq.n	800732a <_dtoa_r+0x8b2>
 80072d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072da:	3501      	adds	r5, #1
 80072dc:	3301      	adds	r3, #1
 80072de:	930a      	str	r3, [sp, #40]	; 0x28
 80072e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80072e2:	3301      	adds	r3, #1
 80072e4:	930c      	str	r3, [sp, #48]	; 0x30
 80072e6:	e020      	b.n	800732a <_dtoa_r+0x8b2>
 80072e8:	2336      	movs	r3, #54	; 0x36
 80072ea:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80072ec:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80072ee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80072f0:	1a9b      	subs	r3, r3, r2
 80072f2:	e795      	b.n	8007220 <_dtoa_r+0x7a8>
 80072f4:	9b07      	ldr	r3, [sp, #28]
 80072f6:	1e5d      	subs	r5, r3, #1
 80072f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80072fa:	42ab      	cmp	r3, r5
 80072fc:	db07      	blt.n	800730e <_dtoa_r+0x896>
 80072fe:	1b5d      	subs	r5, r3, r5
 8007300:	9b07      	ldr	r3, [sp, #28]
 8007302:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007304:	2b00      	cmp	r3, #0
 8007306:	da8b      	bge.n	8007220 <_dtoa_r+0x7a8>
 8007308:	1ae4      	subs	r4, r4, r3
 800730a:	2300      	movs	r3, #0
 800730c:	e788      	b.n	8007220 <_dtoa_r+0x7a8>
 800730e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007310:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007312:	1aeb      	subs	r3, r5, r3
 8007314:	18d3      	adds	r3, r2, r3
 8007316:	950d      	str	r5, [sp, #52]	; 0x34
 8007318:	9313      	str	r3, [sp, #76]	; 0x4c
 800731a:	2500      	movs	r5, #0
 800731c:	e7f0      	b.n	8007300 <_dtoa_r+0x888>
 800731e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007320:	e7b7      	b.n	8007292 <_dtoa_r+0x81a>
 8007322:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007324:	2500      	movs	r5, #0
 8007326:	2b01      	cmp	r3, #1
 8007328:	ddca      	ble.n	80072c0 <_dtoa_r+0x848>
 800732a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800732c:	2001      	movs	r0, #1
 800732e:	2b00      	cmp	r3, #0
 8007330:	d008      	beq.n	8007344 <_dtoa_r+0x8cc>
 8007332:	6933      	ldr	r3, [r6, #16]
 8007334:	3303      	adds	r3, #3
 8007336:	009b      	lsls	r3, r3, #2
 8007338:	18f3      	adds	r3, r6, r3
 800733a:	6858      	ldr	r0, [r3, #4]
 800733c:	f000 fb5e 	bl	80079fc <__hi0bits>
 8007340:	2320      	movs	r3, #32
 8007342:	1a18      	subs	r0, r3, r0
 8007344:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007346:	1818      	adds	r0, r3, r0
 8007348:	0002      	movs	r2, r0
 800734a:	231f      	movs	r3, #31
 800734c:	401a      	ands	r2, r3
 800734e:	4218      	tst	r0, r3
 8007350:	d047      	beq.n	80073e2 <_dtoa_r+0x96a>
 8007352:	3301      	adds	r3, #1
 8007354:	1a9b      	subs	r3, r3, r2
 8007356:	2b04      	cmp	r3, #4
 8007358:	dd3f      	ble.n	80073da <_dtoa_r+0x962>
 800735a:	231c      	movs	r3, #28
 800735c:	1a9b      	subs	r3, r3, r2
 800735e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007360:	18e4      	adds	r4, r4, r3
 8007362:	18d2      	adds	r2, r2, r3
 8007364:	920a      	str	r2, [sp, #40]	; 0x28
 8007366:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007368:	18d3      	adds	r3, r2, r3
 800736a:	930c      	str	r3, [sp, #48]	; 0x30
 800736c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800736e:	2b00      	cmp	r3, #0
 8007370:	dd05      	ble.n	800737e <_dtoa_r+0x906>
 8007372:	001a      	movs	r2, r3
 8007374:	9905      	ldr	r1, [sp, #20]
 8007376:	9804      	ldr	r0, [sp, #16]
 8007378:	f000 fcac 	bl	8007cd4 <__lshift>
 800737c:	9005      	str	r0, [sp, #20]
 800737e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007380:	2b00      	cmp	r3, #0
 8007382:	dd05      	ble.n	8007390 <_dtoa_r+0x918>
 8007384:	0031      	movs	r1, r6
 8007386:	001a      	movs	r2, r3
 8007388:	9804      	ldr	r0, [sp, #16]
 800738a:	f000 fca3 	bl	8007cd4 <__lshift>
 800738e:	0006      	movs	r6, r0
 8007390:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007392:	2b00      	cmp	r3, #0
 8007394:	d027      	beq.n	80073e6 <_dtoa_r+0x96e>
 8007396:	0031      	movs	r1, r6
 8007398:	9805      	ldr	r0, [sp, #20]
 800739a:	f000 fd09 	bl	8007db0 <__mcmp>
 800739e:	2800      	cmp	r0, #0
 80073a0:	da21      	bge.n	80073e6 <_dtoa_r+0x96e>
 80073a2:	9b03      	ldr	r3, [sp, #12]
 80073a4:	220a      	movs	r2, #10
 80073a6:	3b01      	subs	r3, #1
 80073a8:	9303      	str	r3, [sp, #12]
 80073aa:	9905      	ldr	r1, [sp, #20]
 80073ac:	2300      	movs	r3, #0
 80073ae:	9804      	ldr	r0, [sp, #16]
 80073b0:	f000 fae0 	bl	8007974 <__multadd>
 80073b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80073b6:	9005      	str	r0, [sp, #20]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d100      	bne.n	80073be <_dtoa_r+0x946>
 80073bc:	e15d      	b.n	800767a <_dtoa_r+0xc02>
 80073be:	2300      	movs	r3, #0
 80073c0:	0039      	movs	r1, r7
 80073c2:	220a      	movs	r2, #10
 80073c4:	9804      	ldr	r0, [sp, #16]
 80073c6:	f000 fad5 	bl	8007974 <__multadd>
 80073ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073cc:	0007      	movs	r7, r0
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	dc49      	bgt.n	8007466 <_dtoa_r+0x9ee>
 80073d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80073d4:	2b02      	cmp	r3, #2
 80073d6:	dc0e      	bgt.n	80073f6 <_dtoa_r+0x97e>
 80073d8:	e045      	b.n	8007466 <_dtoa_r+0x9ee>
 80073da:	2b04      	cmp	r3, #4
 80073dc:	d0c6      	beq.n	800736c <_dtoa_r+0x8f4>
 80073de:	331c      	adds	r3, #28
 80073e0:	e7bd      	b.n	800735e <_dtoa_r+0x8e6>
 80073e2:	0013      	movs	r3, r2
 80073e4:	e7fb      	b.n	80073de <_dtoa_r+0x966>
 80073e6:	9b07      	ldr	r3, [sp, #28]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	dc36      	bgt.n	800745a <_dtoa_r+0x9e2>
 80073ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80073ee:	2b02      	cmp	r3, #2
 80073f0:	dd33      	ble.n	800745a <_dtoa_r+0x9e2>
 80073f2:	9b07      	ldr	r3, [sp, #28]
 80073f4:	930b      	str	r3, [sp, #44]	; 0x2c
 80073f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d10c      	bne.n	8007416 <_dtoa_r+0x99e>
 80073fc:	0031      	movs	r1, r6
 80073fe:	2205      	movs	r2, #5
 8007400:	9804      	ldr	r0, [sp, #16]
 8007402:	f000 fab7 	bl	8007974 <__multadd>
 8007406:	0006      	movs	r6, r0
 8007408:	0001      	movs	r1, r0
 800740a:	9805      	ldr	r0, [sp, #20]
 800740c:	f000 fcd0 	bl	8007db0 <__mcmp>
 8007410:	2800      	cmp	r0, #0
 8007412:	dd00      	ble.n	8007416 <_dtoa_r+0x99e>
 8007414:	e59f      	b.n	8006f56 <_dtoa_r+0x4de>
 8007416:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007418:	43db      	mvns	r3, r3
 800741a:	9303      	str	r3, [sp, #12]
 800741c:	9b06      	ldr	r3, [sp, #24]
 800741e:	9308      	str	r3, [sp, #32]
 8007420:	2500      	movs	r5, #0
 8007422:	0031      	movs	r1, r6
 8007424:	9804      	ldr	r0, [sp, #16]
 8007426:	f000 fa81 	bl	800792c <_Bfree>
 800742a:	2f00      	cmp	r7, #0
 800742c:	d100      	bne.n	8007430 <_dtoa_r+0x9b8>
 800742e:	e6a3      	b.n	8007178 <_dtoa_r+0x700>
 8007430:	2d00      	cmp	r5, #0
 8007432:	d005      	beq.n	8007440 <_dtoa_r+0x9c8>
 8007434:	42bd      	cmp	r5, r7
 8007436:	d003      	beq.n	8007440 <_dtoa_r+0x9c8>
 8007438:	0029      	movs	r1, r5
 800743a:	9804      	ldr	r0, [sp, #16]
 800743c:	f000 fa76 	bl	800792c <_Bfree>
 8007440:	0039      	movs	r1, r7
 8007442:	9804      	ldr	r0, [sp, #16]
 8007444:	f000 fa72 	bl	800792c <_Bfree>
 8007448:	e696      	b.n	8007178 <_dtoa_r+0x700>
 800744a:	2600      	movs	r6, #0
 800744c:	0037      	movs	r7, r6
 800744e:	e7e2      	b.n	8007416 <_dtoa_r+0x99e>
 8007450:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007452:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8007454:	9303      	str	r3, [sp, #12]
 8007456:	0037      	movs	r7, r6
 8007458:	e57d      	b.n	8006f56 <_dtoa_r+0x4de>
 800745a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800745c:	2b00      	cmp	r3, #0
 800745e:	d100      	bne.n	8007462 <_dtoa_r+0x9ea>
 8007460:	e0c3      	b.n	80075ea <_dtoa_r+0xb72>
 8007462:	9b07      	ldr	r3, [sp, #28]
 8007464:	930b      	str	r3, [sp, #44]	; 0x2c
 8007466:	2c00      	cmp	r4, #0
 8007468:	dd05      	ble.n	8007476 <_dtoa_r+0x9fe>
 800746a:	0039      	movs	r1, r7
 800746c:	0022      	movs	r2, r4
 800746e:	9804      	ldr	r0, [sp, #16]
 8007470:	f000 fc30 	bl	8007cd4 <__lshift>
 8007474:	0007      	movs	r7, r0
 8007476:	0038      	movs	r0, r7
 8007478:	2d00      	cmp	r5, #0
 800747a:	d024      	beq.n	80074c6 <_dtoa_r+0xa4e>
 800747c:	6879      	ldr	r1, [r7, #4]
 800747e:	9804      	ldr	r0, [sp, #16]
 8007480:	f000 fa10 	bl	80078a4 <_Balloc>
 8007484:	1e04      	subs	r4, r0, #0
 8007486:	d111      	bne.n	80074ac <_dtoa_r+0xa34>
 8007488:	0022      	movs	r2, r4
 800748a:	4b05      	ldr	r3, [pc, #20]	; (80074a0 <_dtoa_r+0xa28>)
 800748c:	4805      	ldr	r0, [pc, #20]	; (80074a4 <_dtoa_r+0xa2c>)
 800748e:	4906      	ldr	r1, [pc, #24]	; (80074a8 <_dtoa_r+0xa30>)
 8007490:	f7ff fb07 	bl	8006aa2 <_dtoa_r+0x2a>
 8007494:	40240000 	.word	0x40240000
 8007498:	00000433 	.word	0x00000433
 800749c:	7ff00000 	.word	0x7ff00000
 80074a0:	08008d30 	.word	0x08008d30
 80074a4:	08008cd8 	.word	0x08008cd8
 80074a8:	000002ef 	.word	0x000002ef
 80074ac:	0039      	movs	r1, r7
 80074ae:	693a      	ldr	r2, [r7, #16]
 80074b0:	310c      	adds	r1, #12
 80074b2:	3202      	adds	r2, #2
 80074b4:	0092      	lsls	r2, r2, #2
 80074b6:	300c      	adds	r0, #12
 80074b8:	f000 ffca 	bl	8008450 <memcpy>
 80074bc:	2201      	movs	r2, #1
 80074be:	0021      	movs	r1, r4
 80074c0:	9804      	ldr	r0, [sp, #16]
 80074c2:	f000 fc07 	bl	8007cd4 <__lshift>
 80074c6:	9b06      	ldr	r3, [sp, #24]
 80074c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80074ca:	9307      	str	r3, [sp, #28]
 80074cc:	3b01      	subs	r3, #1
 80074ce:	189b      	adds	r3, r3, r2
 80074d0:	2201      	movs	r2, #1
 80074d2:	003d      	movs	r5, r7
 80074d4:	0007      	movs	r7, r0
 80074d6:	930e      	str	r3, [sp, #56]	; 0x38
 80074d8:	9b08      	ldr	r3, [sp, #32]
 80074da:	4013      	ands	r3, r2
 80074dc:	930d      	str	r3, [sp, #52]	; 0x34
 80074de:	0031      	movs	r1, r6
 80074e0:	9805      	ldr	r0, [sp, #20]
 80074e2:	f7ff fa39 	bl	8006958 <quorem>
 80074e6:	0029      	movs	r1, r5
 80074e8:	0004      	movs	r4, r0
 80074ea:	900b      	str	r0, [sp, #44]	; 0x2c
 80074ec:	9805      	ldr	r0, [sp, #20]
 80074ee:	f000 fc5f 	bl	8007db0 <__mcmp>
 80074f2:	003a      	movs	r2, r7
 80074f4:	900c      	str	r0, [sp, #48]	; 0x30
 80074f6:	0031      	movs	r1, r6
 80074f8:	9804      	ldr	r0, [sp, #16]
 80074fa:	f000 fc75 	bl	8007de8 <__mdiff>
 80074fe:	2201      	movs	r2, #1
 8007500:	68c3      	ldr	r3, [r0, #12]
 8007502:	3430      	adds	r4, #48	; 0x30
 8007504:	9008      	str	r0, [sp, #32]
 8007506:	920a      	str	r2, [sp, #40]	; 0x28
 8007508:	2b00      	cmp	r3, #0
 800750a:	d104      	bne.n	8007516 <_dtoa_r+0xa9e>
 800750c:	0001      	movs	r1, r0
 800750e:	9805      	ldr	r0, [sp, #20]
 8007510:	f000 fc4e 	bl	8007db0 <__mcmp>
 8007514:	900a      	str	r0, [sp, #40]	; 0x28
 8007516:	9908      	ldr	r1, [sp, #32]
 8007518:	9804      	ldr	r0, [sp, #16]
 800751a:	f000 fa07 	bl	800792c <_Bfree>
 800751e:	9b07      	ldr	r3, [sp, #28]
 8007520:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007522:	3301      	adds	r3, #1
 8007524:	9308      	str	r3, [sp, #32]
 8007526:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007528:	4313      	orrs	r3, r2
 800752a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800752c:	4313      	orrs	r3, r2
 800752e:	d109      	bne.n	8007544 <_dtoa_r+0xacc>
 8007530:	2c39      	cmp	r4, #57	; 0x39
 8007532:	d022      	beq.n	800757a <_dtoa_r+0xb02>
 8007534:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007536:	2b00      	cmp	r3, #0
 8007538:	dd01      	ble.n	800753e <_dtoa_r+0xac6>
 800753a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800753c:	3431      	adds	r4, #49	; 0x31
 800753e:	9b07      	ldr	r3, [sp, #28]
 8007540:	701c      	strb	r4, [r3, #0]
 8007542:	e76e      	b.n	8007422 <_dtoa_r+0x9aa>
 8007544:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007546:	2b00      	cmp	r3, #0
 8007548:	db04      	blt.n	8007554 <_dtoa_r+0xadc>
 800754a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800754c:	4313      	orrs	r3, r2
 800754e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007550:	4313      	orrs	r3, r2
 8007552:	d11e      	bne.n	8007592 <_dtoa_r+0xb1a>
 8007554:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007556:	2b00      	cmp	r3, #0
 8007558:	ddf1      	ble.n	800753e <_dtoa_r+0xac6>
 800755a:	9905      	ldr	r1, [sp, #20]
 800755c:	2201      	movs	r2, #1
 800755e:	9804      	ldr	r0, [sp, #16]
 8007560:	f000 fbb8 	bl	8007cd4 <__lshift>
 8007564:	0031      	movs	r1, r6
 8007566:	9005      	str	r0, [sp, #20]
 8007568:	f000 fc22 	bl	8007db0 <__mcmp>
 800756c:	2800      	cmp	r0, #0
 800756e:	dc02      	bgt.n	8007576 <_dtoa_r+0xafe>
 8007570:	d1e5      	bne.n	800753e <_dtoa_r+0xac6>
 8007572:	07e3      	lsls	r3, r4, #31
 8007574:	d5e3      	bpl.n	800753e <_dtoa_r+0xac6>
 8007576:	2c39      	cmp	r4, #57	; 0x39
 8007578:	d1df      	bne.n	800753a <_dtoa_r+0xac2>
 800757a:	2339      	movs	r3, #57	; 0x39
 800757c:	9a07      	ldr	r2, [sp, #28]
 800757e:	7013      	strb	r3, [r2, #0]
 8007580:	9b08      	ldr	r3, [sp, #32]
 8007582:	9308      	str	r3, [sp, #32]
 8007584:	3b01      	subs	r3, #1
 8007586:	781a      	ldrb	r2, [r3, #0]
 8007588:	2a39      	cmp	r2, #57	; 0x39
 800758a:	d063      	beq.n	8007654 <_dtoa_r+0xbdc>
 800758c:	3201      	adds	r2, #1
 800758e:	701a      	strb	r2, [r3, #0]
 8007590:	e747      	b.n	8007422 <_dtoa_r+0x9aa>
 8007592:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007594:	2b00      	cmp	r3, #0
 8007596:	dd03      	ble.n	80075a0 <_dtoa_r+0xb28>
 8007598:	2c39      	cmp	r4, #57	; 0x39
 800759a:	d0ee      	beq.n	800757a <_dtoa_r+0xb02>
 800759c:	3401      	adds	r4, #1
 800759e:	e7ce      	b.n	800753e <_dtoa_r+0xac6>
 80075a0:	9b07      	ldr	r3, [sp, #28]
 80075a2:	9a07      	ldr	r2, [sp, #28]
 80075a4:	701c      	strb	r4, [r3, #0]
 80075a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d03e      	beq.n	800762a <_dtoa_r+0xbb2>
 80075ac:	2300      	movs	r3, #0
 80075ae:	220a      	movs	r2, #10
 80075b0:	9905      	ldr	r1, [sp, #20]
 80075b2:	9804      	ldr	r0, [sp, #16]
 80075b4:	f000 f9de 	bl	8007974 <__multadd>
 80075b8:	2300      	movs	r3, #0
 80075ba:	9005      	str	r0, [sp, #20]
 80075bc:	220a      	movs	r2, #10
 80075be:	0029      	movs	r1, r5
 80075c0:	9804      	ldr	r0, [sp, #16]
 80075c2:	42bd      	cmp	r5, r7
 80075c4:	d106      	bne.n	80075d4 <_dtoa_r+0xb5c>
 80075c6:	f000 f9d5 	bl	8007974 <__multadd>
 80075ca:	0005      	movs	r5, r0
 80075cc:	0007      	movs	r7, r0
 80075ce:	9b08      	ldr	r3, [sp, #32]
 80075d0:	9307      	str	r3, [sp, #28]
 80075d2:	e784      	b.n	80074de <_dtoa_r+0xa66>
 80075d4:	f000 f9ce 	bl	8007974 <__multadd>
 80075d8:	0039      	movs	r1, r7
 80075da:	0005      	movs	r5, r0
 80075dc:	2300      	movs	r3, #0
 80075de:	220a      	movs	r2, #10
 80075e0:	9804      	ldr	r0, [sp, #16]
 80075e2:	f000 f9c7 	bl	8007974 <__multadd>
 80075e6:	0007      	movs	r7, r0
 80075e8:	e7f1      	b.n	80075ce <_dtoa_r+0xb56>
 80075ea:	9b07      	ldr	r3, [sp, #28]
 80075ec:	930b      	str	r3, [sp, #44]	; 0x2c
 80075ee:	2500      	movs	r5, #0
 80075f0:	0031      	movs	r1, r6
 80075f2:	9805      	ldr	r0, [sp, #20]
 80075f4:	f7ff f9b0 	bl	8006958 <quorem>
 80075f8:	9b06      	ldr	r3, [sp, #24]
 80075fa:	3030      	adds	r0, #48	; 0x30
 80075fc:	5558      	strb	r0, [r3, r5]
 80075fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007600:	3501      	adds	r5, #1
 8007602:	0004      	movs	r4, r0
 8007604:	42ab      	cmp	r3, r5
 8007606:	dd07      	ble.n	8007618 <_dtoa_r+0xba0>
 8007608:	2300      	movs	r3, #0
 800760a:	220a      	movs	r2, #10
 800760c:	9905      	ldr	r1, [sp, #20]
 800760e:	9804      	ldr	r0, [sp, #16]
 8007610:	f000 f9b0 	bl	8007974 <__multadd>
 8007614:	9005      	str	r0, [sp, #20]
 8007616:	e7eb      	b.n	80075f0 <_dtoa_r+0xb78>
 8007618:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800761a:	2301      	movs	r3, #1
 800761c:	2a00      	cmp	r2, #0
 800761e:	dd00      	ble.n	8007622 <_dtoa_r+0xbaa>
 8007620:	0013      	movs	r3, r2
 8007622:	2500      	movs	r5, #0
 8007624:	9a06      	ldr	r2, [sp, #24]
 8007626:	18d3      	adds	r3, r2, r3
 8007628:	9308      	str	r3, [sp, #32]
 800762a:	9905      	ldr	r1, [sp, #20]
 800762c:	2201      	movs	r2, #1
 800762e:	9804      	ldr	r0, [sp, #16]
 8007630:	f000 fb50 	bl	8007cd4 <__lshift>
 8007634:	0031      	movs	r1, r6
 8007636:	9005      	str	r0, [sp, #20]
 8007638:	f000 fbba 	bl	8007db0 <__mcmp>
 800763c:	2800      	cmp	r0, #0
 800763e:	dc9f      	bgt.n	8007580 <_dtoa_r+0xb08>
 8007640:	d101      	bne.n	8007646 <_dtoa_r+0xbce>
 8007642:	07e4      	lsls	r4, r4, #31
 8007644:	d49c      	bmi.n	8007580 <_dtoa_r+0xb08>
 8007646:	9b08      	ldr	r3, [sp, #32]
 8007648:	9308      	str	r3, [sp, #32]
 800764a:	3b01      	subs	r3, #1
 800764c:	781a      	ldrb	r2, [r3, #0]
 800764e:	2a30      	cmp	r2, #48	; 0x30
 8007650:	d0fa      	beq.n	8007648 <_dtoa_r+0xbd0>
 8007652:	e6e6      	b.n	8007422 <_dtoa_r+0x9aa>
 8007654:	9a06      	ldr	r2, [sp, #24]
 8007656:	429a      	cmp	r2, r3
 8007658:	d193      	bne.n	8007582 <_dtoa_r+0xb0a>
 800765a:	9b03      	ldr	r3, [sp, #12]
 800765c:	3301      	adds	r3, #1
 800765e:	9303      	str	r3, [sp, #12]
 8007660:	2331      	movs	r3, #49	; 0x31
 8007662:	7013      	strb	r3, [r2, #0]
 8007664:	e6dd      	b.n	8007422 <_dtoa_r+0x9aa>
 8007666:	4b09      	ldr	r3, [pc, #36]	; (800768c <_dtoa_r+0xc14>)
 8007668:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800766a:	9306      	str	r3, [sp, #24]
 800766c:	4b08      	ldr	r3, [pc, #32]	; (8007690 <_dtoa_r+0xc18>)
 800766e:	2a00      	cmp	r2, #0
 8007670:	d001      	beq.n	8007676 <_dtoa_r+0xbfe>
 8007672:	f7ff fa49 	bl	8006b08 <_dtoa_r+0x90>
 8007676:	f7ff fa49 	bl	8006b0c <_dtoa_r+0x94>
 800767a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800767c:	2b00      	cmp	r3, #0
 800767e:	dcb6      	bgt.n	80075ee <_dtoa_r+0xb76>
 8007680:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007682:	2b02      	cmp	r3, #2
 8007684:	dd00      	ble.n	8007688 <_dtoa_r+0xc10>
 8007686:	e6b6      	b.n	80073f6 <_dtoa_r+0x97e>
 8007688:	e7b1      	b.n	80075ee <_dtoa_r+0xb76>
 800768a:	46c0      	nop			; (mov r8, r8)
 800768c:	08008cb4 	.word	0x08008cb4
 8007690:	08008cbc 	.word	0x08008cbc

08007694 <_free_r>:
 8007694:	b570      	push	{r4, r5, r6, lr}
 8007696:	0005      	movs	r5, r0
 8007698:	2900      	cmp	r1, #0
 800769a:	d010      	beq.n	80076be <_free_r+0x2a>
 800769c:	1f0c      	subs	r4, r1, #4
 800769e:	6823      	ldr	r3, [r4, #0]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	da00      	bge.n	80076a6 <_free_r+0x12>
 80076a4:	18e4      	adds	r4, r4, r3
 80076a6:	0028      	movs	r0, r5
 80076a8:	f000 f8ec 	bl	8007884 <__malloc_lock>
 80076ac:	4a1d      	ldr	r2, [pc, #116]	; (8007724 <_free_r+0x90>)
 80076ae:	6813      	ldr	r3, [r2, #0]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d105      	bne.n	80076c0 <_free_r+0x2c>
 80076b4:	6063      	str	r3, [r4, #4]
 80076b6:	6014      	str	r4, [r2, #0]
 80076b8:	0028      	movs	r0, r5
 80076ba:	f000 f8eb 	bl	8007894 <__malloc_unlock>
 80076be:	bd70      	pop	{r4, r5, r6, pc}
 80076c0:	42a3      	cmp	r3, r4
 80076c2:	d908      	bls.n	80076d6 <_free_r+0x42>
 80076c4:	6820      	ldr	r0, [r4, #0]
 80076c6:	1821      	adds	r1, r4, r0
 80076c8:	428b      	cmp	r3, r1
 80076ca:	d1f3      	bne.n	80076b4 <_free_r+0x20>
 80076cc:	6819      	ldr	r1, [r3, #0]
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	1809      	adds	r1, r1, r0
 80076d2:	6021      	str	r1, [r4, #0]
 80076d4:	e7ee      	b.n	80076b4 <_free_r+0x20>
 80076d6:	001a      	movs	r2, r3
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d001      	beq.n	80076e2 <_free_r+0x4e>
 80076de:	42a3      	cmp	r3, r4
 80076e0:	d9f9      	bls.n	80076d6 <_free_r+0x42>
 80076e2:	6811      	ldr	r1, [r2, #0]
 80076e4:	1850      	adds	r0, r2, r1
 80076e6:	42a0      	cmp	r0, r4
 80076e8:	d10b      	bne.n	8007702 <_free_r+0x6e>
 80076ea:	6820      	ldr	r0, [r4, #0]
 80076ec:	1809      	adds	r1, r1, r0
 80076ee:	1850      	adds	r0, r2, r1
 80076f0:	6011      	str	r1, [r2, #0]
 80076f2:	4283      	cmp	r3, r0
 80076f4:	d1e0      	bne.n	80076b8 <_free_r+0x24>
 80076f6:	6818      	ldr	r0, [r3, #0]
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	1841      	adds	r1, r0, r1
 80076fc:	6011      	str	r1, [r2, #0]
 80076fe:	6053      	str	r3, [r2, #4]
 8007700:	e7da      	b.n	80076b8 <_free_r+0x24>
 8007702:	42a0      	cmp	r0, r4
 8007704:	d902      	bls.n	800770c <_free_r+0x78>
 8007706:	230c      	movs	r3, #12
 8007708:	602b      	str	r3, [r5, #0]
 800770a:	e7d5      	b.n	80076b8 <_free_r+0x24>
 800770c:	6820      	ldr	r0, [r4, #0]
 800770e:	1821      	adds	r1, r4, r0
 8007710:	428b      	cmp	r3, r1
 8007712:	d103      	bne.n	800771c <_free_r+0x88>
 8007714:	6819      	ldr	r1, [r3, #0]
 8007716:	685b      	ldr	r3, [r3, #4]
 8007718:	1809      	adds	r1, r1, r0
 800771a:	6021      	str	r1, [r4, #0]
 800771c:	6063      	str	r3, [r4, #4]
 800771e:	6054      	str	r4, [r2, #4]
 8007720:	e7ca      	b.n	80076b8 <_free_r+0x24>
 8007722:	46c0      	nop			; (mov r8, r8)
 8007724:	20000640 	.word	0x20000640

08007728 <malloc>:
 8007728:	b510      	push	{r4, lr}
 800772a:	4b03      	ldr	r3, [pc, #12]	; (8007738 <malloc+0x10>)
 800772c:	0001      	movs	r1, r0
 800772e:	6818      	ldr	r0, [r3, #0]
 8007730:	f000 f826 	bl	8007780 <_malloc_r>
 8007734:	bd10      	pop	{r4, pc}
 8007736:	46c0      	nop			; (mov r8, r8)
 8007738:	200000f0 	.word	0x200000f0

0800773c <sbrk_aligned>:
 800773c:	b570      	push	{r4, r5, r6, lr}
 800773e:	4e0f      	ldr	r6, [pc, #60]	; (800777c <sbrk_aligned+0x40>)
 8007740:	000d      	movs	r5, r1
 8007742:	6831      	ldr	r1, [r6, #0]
 8007744:	0004      	movs	r4, r0
 8007746:	2900      	cmp	r1, #0
 8007748:	d102      	bne.n	8007750 <sbrk_aligned+0x14>
 800774a:	f000 fe6f 	bl	800842c <_sbrk_r>
 800774e:	6030      	str	r0, [r6, #0]
 8007750:	0029      	movs	r1, r5
 8007752:	0020      	movs	r0, r4
 8007754:	f000 fe6a 	bl	800842c <_sbrk_r>
 8007758:	1c43      	adds	r3, r0, #1
 800775a:	d00a      	beq.n	8007772 <sbrk_aligned+0x36>
 800775c:	2303      	movs	r3, #3
 800775e:	1cc5      	adds	r5, r0, #3
 8007760:	439d      	bics	r5, r3
 8007762:	42a8      	cmp	r0, r5
 8007764:	d007      	beq.n	8007776 <sbrk_aligned+0x3a>
 8007766:	1a29      	subs	r1, r5, r0
 8007768:	0020      	movs	r0, r4
 800776a:	f000 fe5f 	bl	800842c <_sbrk_r>
 800776e:	3001      	adds	r0, #1
 8007770:	d101      	bne.n	8007776 <sbrk_aligned+0x3a>
 8007772:	2501      	movs	r5, #1
 8007774:	426d      	negs	r5, r5
 8007776:	0028      	movs	r0, r5
 8007778:	bd70      	pop	{r4, r5, r6, pc}
 800777a:	46c0      	nop			; (mov r8, r8)
 800777c:	20000644 	.word	0x20000644

08007780 <_malloc_r>:
 8007780:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007782:	2203      	movs	r2, #3
 8007784:	1ccb      	adds	r3, r1, #3
 8007786:	4393      	bics	r3, r2
 8007788:	3308      	adds	r3, #8
 800778a:	0006      	movs	r6, r0
 800778c:	001f      	movs	r7, r3
 800778e:	2b0c      	cmp	r3, #12
 8007790:	d238      	bcs.n	8007804 <_malloc_r+0x84>
 8007792:	270c      	movs	r7, #12
 8007794:	42b9      	cmp	r1, r7
 8007796:	d837      	bhi.n	8007808 <_malloc_r+0x88>
 8007798:	0030      	movs	r0, r6
 800779a:	f000 f873 	bl	8007884 <__malloc_lock>
 800779e:	4b38      	ldr	r3, [pc, #224]	; (8007880 <_malloc_r+0x100>)
 80077a0:	9300      	str	r3, [sp, #0]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	001c      	movs	r4, r3
 80077a6:	2c00      	cmp	r4, #0
 80077a8:	d133      	bne.n	8007812 <_malloc_r+0x92>
 80077aa:	0039      	movs	r1, r7
 80077ac:	0030      	movs	r0, r6
 80077ae:	f7ff ffc5 	bl	800773c <sbrk_aligned>
 80077b2:	0004      	movs	r4, r0
 80077b4:	1c43      	adds	r3, r0, #1
 80077b6:	d15e      	bne.n	8007876 <_malloc_r+0xf6>
 80077b8:	9b00      	ldr	r3, [sp, #0]
 80077ba:	681c      	ldr	r4, [r3, #0]
 80077bc:	0025      	movs	r5, r4
 80077be:	2d00      	cmp	r5, #0
 80077c0:	d14e      	bne.n	8007860 <_malloc_r+0xe0>
 80077c2:	2c00      	cmp	r4, #0
 80077c4:	d051      	beq.n	800786a <_malloc_r+0xea>
 80077c6:	6823      	ldr	r3, [r4, #0]
 80077c8:	0029      	movs	r1, r5
 80077ca:	18e3      	adds	r3, r4, r3
 80077cc:	0030      	movs	r0, r6
 80077ce:	9301      	str	r3, [sp, #4]
 80077d0:	f000 fe2c 	bl	800842c <_sbrk_r>
 80077d4:	9b01      	ldr	r3, [sp, #4]
 80077d6:	4283      	cmp	r3, r0
 80077d8:	d147      	bne.n	800786a <_malloc_r+0xea>
 80077da:	6823      	ldr	r3, [r4, #0]
 80077dc:	0030      	movs	r0, r6
 80077de:	1aff      	subs	r7, r7, r3
 80077e0:	0039      	movs	r1, r7
 80077e2:	f7ff ffab 	bl	800773c <sbrk_aligned>
 80077e6:	3001      	adds	r0, #1
 80077e8:	d03f      	beq.n	800786a <_malloc_r+0xea>
 80077ea:	6823      	ldr	r3, [r4, #0]
 80077ec:	19db      	adds	r3, r3, r7
 80077ee:	6023      	str	r3, [r4, #0]
 80077f0:	9b00      	ldr	r3, [sp, #0]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d040      	beq.n	800787a <_malloc_r+0xfa>
 80077f8:	685a      	ldr	r2, [r3, #4]
 80077fa:	42a2      	cmp	r2, r4
 80077fc:	d133      	bne.n	8007866 <_malloc_r+0xe6>
 80077fe:	2200      	movs	r2, #0
 8007800:	605a      	str	r2, [r3, #4]
 8007802:	e014      	b.n	800782e <_malloc_r+0xae>
 8007804:	2b00      	cmp	r3, #0
 8007806:	dac5      	bge.n	8007794 <_malloc_r+0x14>
 8007808:	230c      	movs	r3, #12
 800780a:	2500      	movs	r5, #0
 800780c:	6033      	str	r3, [r6, #0]
 800780e:	0028      	movs	r0, r5
 8007810:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007812:	6821      	ldr	r1, [r4, #0]
 8007814:	1bc9      	subs	r1, r1, r7
 8007816:	d420      	bmi.n	800785a <_malloc_r+0xda>
 8007818:	290b      	cmp	r1, #11
 800781a:	d918      	bls.n	800784e <_malloc_r+0xce>
 800781c:	19e2      	adds	r2, r4, r7
 800781e:	6027      	str	r7, [r4, #0]
 8007820:	42a3      	cmp	r3, r4
 8007822:	d112      	bne.n	800784a <_malloc_r+0xca>
 8007824:	9b00      	ldr	r3, [sp, #0]
 8007826:	601a      	str	r2, [r3, #0]
 8007828:	6863      	ldr	r3, [r4, #4]
 800782a:	6011      	str	r1, [r2, #0]
 800782c:	6053      	str	r3, [r2, #4]
 800782e:	0030      	movs	r0, r6
 8007830:	0025      	movs	r5, r4
 8007832:	f000 f82f 	bl	8007894 <__malloc_unlock>
 8007836:	2207      	movs	r2, #7
 8007838:	350b      	adds	r5, #11
 800783a:	1d23      	adds	r3, r4, #4
 800783c:	4395      	bics	r5, r2
 800783e:	1aea      	subs	r2, r5, r3
 8007840:	429d      	cmp	r5, r3
 8007842:	d0e4      	beq.n	800780e <_malloc_r+0x8e>
 8007844:	1b5b      	subs	r3, r3, r5
 8007846:	50a3      	str	r3, [r4, r2]
 8007848:	e7e1      	b.n	800780e <_malloc_r+0x8e>
 800784a:	605a      	str	r2, [r3, #4]
 800784c:	e7ec      	b.n	8007828 <_malloc_r+0xa8>
 800784e:	6862      	ldr	r2, [r4, #4]
 8007850:	42a3      	cmp	r3, r4
 8007852:	d1d5      	bne.n	8007800 <_malloc_r+0x80>
 8007854:	9b00      	ldr	r3, [sp, #0]
 8007856:	601a      	str	r2, [r3, #0]
 8007858:	e7e9      	b.n	800782e <_malloc_r+0xae>
 800785a:	0023      	movs	r3, r4
 800785c:	6864      	ldr	r4, [r4, #4]
 800785e:	e7a2      	b.n	80077a6 <_malloc_r+0x26>
 8007860:	002c      	movs	r4, r5
 8007862:	686d      	ldr	r5, [r5, #4]
 8007864:	e7ab      	b.n	80077be <_malloc_r+0x3e>
 8007866:	0013      	movs	r3, r2
 8007868:	e7c4      	b.n	80077f4 <_malloc_r+0x74>
 800786a:	230c      	movs	r3, #12
 800786c:	0030      	movs	r0, r6
 800786e:	6033      	str	r3, [r6, #0]
 8007870:	f000 f810 	bl	8007894 <__malloc_unlock>
 8007874:	e7cb      	b.n	800780e <_malloc_r+0x8e>
 8007876:	6027      	str	r7, [r4, #0]
 8007878:	e7d9      	b.n	800782e <_malloc_r+0xae>
 800787a:	605b      	str	r3, [r3, #4]
 800787c:	deff      	udf	#255	; 0xff
 800787e:	46c0      	nop			; (mov r8, r8)
 8007880:	20000640 	.word	0x20000640

08007884 <__malloc_lock>:
 8007884:	b510      	push	{r4, lr}
 8007886:	4802      	ldr	r0, [pc, #8]	; (8007890 <__malloc_lock+0xc>)
 8007888:	f7ff f859 	bl	800693e <__retarget_lock_acquire_recursive>
 800788c:	bd10      	pop	{r4, pc}
 800788e:	46c0      	nop			; (mov r8, r8)
 8007890:	2000063c 	.word	0x2000063c

08007894 <__malloc_unlock>:
 8007894:	b510      	push	{r4, lr}
 8007896:	4802      	ldr	r0, [pc, #8]	; (80078a0 <__malloc_unlock+0xc>)
 8007898:	f7ff f852 	bl	8006940 <__retarget_lock_release_recursive>
 800789c:	bd10      	pop	{r4, pc}
 800789e:	46c0      	nop			; (mov r8, r8)
 80078a0:	2000063c 	.word	0x2000063c

080078a4 <_Balloc>:
 80078a4:	b570      	push	{r4, r5, r6, lr}
 80078a6:	69c5      	ldr	r5, [r0, #28]
 80078a8:	0006      	movs	r6, r0
 80078aa:	000c      	movs	r4, r1
 80078ac:	2d00      	cmp	r5, #0
 80078ae:	d10e      	bne.n	80078ce <_Balloc+0x2a>
 80078b0:	2010      	movs	r0, #16
 80078b2:	f7ff ff39 	bl	8007728 <malloc>
 80078b6:	1e02      	subs	r2, r0, #0
 80078b8:	61f0      	str	r0, [r6, #28]
 80078ba:	d104      	bne.n	80078c6 <_Balloc+0x22>
 80078bc:	216b      	movs	r1, #107	; 0x6b
 80078be:	4b19      	ldr	r3, [pc, #100]	; (8007924 <_Balloc+0x80>)
 80078c0:	4819      	ldr	r0, [pc, #100]	; (8007928 <_Balloc+0x84>)
 80078c2:	f000 fdcf 	bl	8008464 <__assert_func>
 80078c6:	6045      	str	r5, [r0, #4]
 80078c8:	6085      	str	r5, [r0, #8]
 80078ca:	6005      	str	r5, [r0, #0]
 80078cc:	60c5      	str	r5, [r0, #12]
 80078ce:	69f5      	ldr	r5, [r6, #28]
 80078d0:	68eb      	ldr	r3, [r5, #12]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d013      	beq.n	80078fe <_Balloc+0x5a>
 80078d6:	69f3      	ldr	r3, [r6, #28]
 80078d8:	00a2      	lsls	r2, r4, #2
 80078da:	68db      	ldr	r3, [r3, #12]
 80078dc:	189b      	adds	r3, r3, r2
 80078de:	6818      	ldr	r0, [r3, #0]
 80078e0:	2800      	cmp	r0, #0
 80078e2:	d118      	bne.n	8007916 <_Balloc+0x72>
 80078e4:	2101      	movs	r1, #1
 80078e6:	000d      	movs	r5, r1
 80078e8:	40a5      	lsls	r5, r4
 80078ea:	1d6a      	adds	r2, r5, #5
 80078ec:	0030      	movs	r0, r6
 80078ee:	0092      	lsls	r2, r2, #2
 80078f0:	f000 fdd6 	bl	80084a0 <_calloc_r>
 80078f4:	2800      	cmp	r0, #0
 80078f6:	d00c      	beq.n	8007912 <_Balloc+0x6e>
 80078f8:	6044      	str	r4, [r0, #4]
 80078fa:	6085      	str	r5, [r0, #8]
 80078fc:	e00d      	b.n	800791a <_Balloc+0x76>
 80078fe:	2221      	movs	r2, #33	; 0x21
 8007900:	2104      	movs	r1, #4
 8007902:	0030      	movs	r0, r6
 8007904:	f000 fdcc 	bl	80084a0 <_calloc_r>
 8007908:	69f3      	ldr	r3, [r6, #28]
 800790a:	60e8      	str	r0, [r5, #12]
 800790c:	68db      	ldr	r3, [r3, #12]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d1e1      	bne.n	80078d6 <_Balloc+0x32>
 8007912:	2000      	movs	r0, #0
 8007914:	bd70      	pop	{r4, r5, r6, pc}
 8007916:	6802      	ldr	r2, [r0, #0]
 8007918:	601a      	str	r2, [r3, #0]
 800791a:	2300      	movs	r3, #0
 800791c:	6103      	str	r3, [r0, #16]
 800791e:	60c3      	str	r3, [r0, #12]
 8007920:	e7f8      	b.n	8007914 <_Balloc+0x70>
 8007922:	46c0      	nop			; (mov r8, r8)
 8007924:	08008cc1 	.word	0x08008cc1
 8007928:	08008d41 	.word	0x08008d41

0800792c <_Bfree>:
 800792c:	b570      	push	{r4, r5, r6, lr}
 800792e:	69c6      	ldr	r6, [r0, #28]
 8007930:	0005      	movs	r5, r0
 8007932:	000c      	movs	r4, r1
 8007934:	2e00      	cmp	r6, #0
 8007936:	d10e      	bne.n	8007956 <_Bfree+0x2a>
 8007938:	2010      	movs	r0, #16
 800793a:	f7ff fef5 	bl	8007728 <malloc>
 800793e:	1e02      	subs	r2, r0, #0
 8007940:	61e8      	str	r0, [r5, #28]
 8007942:	d104      	bne.n	800794e <_Bfree+0x22>
 8007944:	218f      	movs	r1, #143	; 0x8f
 8007946:	4b09      	ldr	r3, [pc, #36]	; (800796c <_Bfree+0x40>)
 8007948:	4809      	ldr	r0, [pc, #36]	; (8007970 <_Bfree+0x44>)
 800794a:	f000 fd8b 	bl	8008464 <__assert_func>
 800794e:	6046      	str	r6, [r0, #4]
 8007950:	6086      	str	r6, [r0, #8]
 8007952:	6006      	str	r6, [r0, #0]
 8007954:	60c6      	str	r6, [r0, #12]
 8007956:	2c00      	cmp	r4, #0
 8007958:	d007      	beq.n	800796a <_Bfree+0x3e>
 800795a:	69eb      	ldr	r3, [r5, #28]
 800795c:	6862      	ldr	r2, [r4, #4]
 800795e:	68db      	ldr	r3, [r3, #12]
 8007960:	0092      	lsls	r2, r2, #2
 8007962:	189b      	adds	r3, r3, r2
 8007964:	681a      	ldr	r2, [r3, #0]
 8007966:	6022      	str	r2, [r4, #0]
 8007968:	601c      	str	r4, [r3, #0]
 800796a:	bd70      	pop	{r4, r5, r6, pc}
 800796c:	08008cc1 	.word	0x08008cc1
 8007970:	08008d41 	.word	0x08008d41

08007974 <__multadd>:
 8007974:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007976:	000e      	movs	r6, r1
 8007978:	9001      	str	r0, [sp, #4]
 800797a:	000c      	movs	r4, r1
 800797c:	001d      	movs	r5, r3
 800797e:	2000      	movs	r0, #0
 8007980:	690f      	ldr	r7, [r1, #16]
 8007982:	3614      	adds	r6, #20
 8007984:	6833      	ldr	r3, [r6, #0]
 8007986:	3001      	adds	r0, #1
 8007988:	b299      	uxth	r1, r3
 800798a:	4351      	muls	r1, r2
 800798c:	0c1b      	lsrs	r3, r3, #16
 800798e:	4353      	muls	r3, r2
 8007990:	1949      	adds	r1, r1, r5
 8007992:	0c0d      	lsrs	r5, r1, #16
 8007994:	195b      	adds	r3, r3, r5
 8007996:	0c1d      	lsrs	r5, r3, #16
 8007998:	b289      	uxth	r1, r1
 800799a:	041b      	lsls	r3, r3, #16
 800799c:	185b      	adds	r3, r3, r1
 800799e:	c608      	stmia	r6!, {r3}
 80079a0:	4287      	cmp	r7, r0
 80079a2:	dcef      	bgt.n	8007984 <__multadd+0x10>
 80079a4:	2d00      	cmp	r5, #0
 80079a6:	d022      	beq.n	80079ee <__multadd+0x7a>
 80079a8:	68a3      	ldr	r3, [r4, #8]
 80079aa:	42bb      	cmp	r3, r7
 80079ac:	dc19      	bgt.n	80079e2 <__multadd+0x6e>
 80079ae:	6861      	ldr	r1, [r4, #4]
 80079b0:	9801      	ldr	r0, [sp, #4]
 80079b2:	3101      	adds	r1, #1
 80079b4:	f7ff ff76 	bl	80078a4 <_Balloc>
 80079b8:	1e06      	subs	r6, r0, #0
 80079ba:	d105      	bne.n	80079c8 <__multadd+0x54>
 80079bc:	0032      	movs	r2, r6
 80079be:	21ba      	movs	r1, #186	; 0xba
 80079c0:	4b0c      	ldr	r3, [pc, #48]	; (80079f4 <__multadd+0x80>)
 80079c2:	480d      	ldr	r0, [pc, #52]	; (80079f8 <__multadd+0x84>)
 80079c4:	f000 fd4e 	bl	8008464 <__assert_func>
 80079c8:	0021      	movs	r1, r4
 80079ca:	6922      	ldr	r2, [r4, #16]
 80079cc:	310c      	adds	r1, #12
 80079ce:	3202      	adds	r2, #2
 80079d0:	0092      	lsls	r2, r2, #2
 80079d2:	300c      	adds	r0, #12
 80079d4:	f000 fd3c 	bl	8008450 <memcpy>
 80079d8:	0021      	movs	r1, r4
 80079da:	9801      	ldr	r0, [sp, #4]
 80079dc:	f7ff ffa6 	bl	800792c <_Bfree>
 80079e0:	0034      	movs	r4, r6
 80079e2:	1d3b      	adds	r3, r7, #4
 80079e4:	009b      	lsls	r3, r3, #2
 80079e6:	18e3      	adds	r3, r4, r3
 80079e8:	605d      	str	r5, [r3, #4]
 80079ea:	1c7b      	adds	r3, r7, #1
 80079ec:	6123      	str	r3, [r4, #16]
 80079ee:	0020      	movs	r0, r4
 80079f0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80079f2:	46c0      	nop			; (mov r8, r8)
 80079f4:	08008d30 	.word	0x08008d30
 80079f8:	08008d41 	.word	0x08008d41

080079fc <__hi0bits>:
 80079fc:	0003      	movs	r3, r0
 80079fe:	0c02      	lsrs	r2, r0, #16
 8007a00:	2000      	movs	r0, #0
 8007a02:	4282      	cmp	r2, r0
 8007a04:	d101      	bne.n	8007a0a <__hi0bits+0xe>
 8007a06:	041b      	lsls	r3, r3, #16
 8007a08:	3010      	adds	r0, #16
 8007a0a:	0e1a      	lsrs	r2, r3, #24
 8007a0c:	d101      	bne.n	8007a12 <__hi0bits+0x16>
 8007a0e:	3008      	adds	r0, #8
 8007a10:	021b      	lsls	r3, r3, #8
 8007a12:	0f1a      	lsrs	r2, r3, #28
 8007a14:	d101      	bne.n	8007a1a <__hi0bits+0x1e>
 8007a16:	3004      	adds	r0, #4
 8007a18:	011b      	lsls	r3, r3, #4
 8007a1a:	0f9a      	lsrs	r2, r3, #30
 8007a1c:	d101      	bne.n	8007a22 <__hi0bits+0x26>
 8007a1e:	3002      	adds	r0, #2
 8007a20:	009b      	lsls	r3, r3, #2
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	db03      	blt.n	8007a2e <__hi0bits+0x32>
 8007a26:	3001      	adds	r0, #1
 8007a28:	005b      	lsls	r3, r3, #1
 8007a2a:	d400      	bmi.n	8007a2e <__hi0bits+0x32>
 8007a2c:	2020      	movs	r0, #32
 8007a2e:	4770      	bx	lr

08007a30 <__lo0bits>:
 8007a30:	6803      	ldr	r3, [r0, #0]
 8007a32:	0001      	movs	r1, r0
 8007a34:	2207      	movs	r2, #7
 8007a36:	0018      	movs	r0, r3
 8007a38:	4010      	ands	r0, r2
 8007a3a:	4213      	tst	r3, r2
 8007a3c:	d00d      	beq.n	8007a5a <__lo0bits+0x2a>
 8007a3e:	3a06      	subs	r2, #6
 8007a40:	2000      	movs	r0, #0
 8007a42:	4213      	tst	r3, r2
 8007a44:	d105      	bne.n	8007a52 <__lo0bits+0x22>
 8007a46:	3002      	adds	r0, #2
 8007a48:	4203      	tst	r3, r0
 8007a4a:	d003      	beq.n	8007a54 <__lo0bits+0x24>
 8007a4c:	40d3      	lsrs	r3, r2
 8007a4e:	0010      	movs	r0, r2
 8007a50:	600b      	str	r3, [r1, #0]
 8007a52:	4770      	bx	lr
 8007a54:	089b      	lsrs	r3, r3, #2
 8007a56:	600b      	str	r3, [r1, #0]
 8007a58:	e7fb      	b.n	8007a52 <__lo0bits+0x22>
 8007a5a:	b29a      	uxth	r2, r3
 8007a5c:	2a00      	cmp	r2, #0
 8007a5e:	d101      	bne.n	8007a64 <__lo0bits+0x34>
 8007a60:	2010      	movs	r0, #16
 8007a62:	0c1b      	lsrs	r3, r3, #16
 8007a64:	b2da      	uxtb	r2, r3
 8007a66:	2a00      	cmp	r2, #0
 8007a68:	d101      	bne.n	8007a6e <__lo0bits+0x3e>
 8007a6a:	3008      	adds	r0, #8
 8007a6c:	0a1b      	lsrs	r3, r3, #8
 8007a6e:	071a      	lsls	r2, r3, #28
 8007a70:	d101      	bne.n	8007a76 <__lo0bits+0x46>
 8007a72:	3004      	adds	r0, #4
 8007a74:	091b      	lsrs	r3, r3, #4
 8007a76:	079a      	lsls	r2, r3, #30
 8007a78:	d101      	bne.n	8007a7e <__lo0bits+0x4e>
 8007a7a:	3002      	adds	r0, #2
 8007a7c:	089b      	lsrs	r3, r3, #2
 8007a7e:	07da      	lsls	r2, r3, #31
 8007a80:	d4e9      	bmi.n	8007a56 <__lo0bits+0x26>
 8007a82:	3001      	adds	r0, #1
 8007a84:	085b      	lsrs	r3, r3, #1
 8007a86:	d1e6      	bne.n	8007a56 <__lo0bits+0x26>
 8007a88:	2020      	movs	r0, #32
 8007a8a:	e7e2      	b.n	8007a52 <__lo0bits+0x22>

08007a8c <__i2b>:
 8007a8c:	b510      	push	{r4, lr}
 8007a8e:	000c      	movs	r4, r1
 8007a90:	2101      	movs	r1, #1
 8007a92:	f7ff ff07 	bl	80078a4 <_Balloc>
 8007a96:	2800      	cmp	r0, #0
 8007a98:	d107      	bne.n	8007aaa <__i2b+0x1e>
 8007a9a:	2146      	movs	r1, #70	; 0x46
 8007a9c:	4c05      	ldr	r4, [pc, #20]	; (8007ab4 <__i2b+0x28>)
 8007a9e:	0002      	movs	r2, r0
 8007aa0:	4b05      	ldr	r3, [pc, #20]	; (8007ab8 <__i2b+0x2c>)
 8007aa2:	0020      	movs	r0, r4
 8007aa4:	31ff      	adds	r1, #255	; 0xff
 8007aa6:	f000 fcdd 	bl	8008464 <__assert_func>
 8007aaa:	2301      	movs	r3, #1
 8007aac:	6144      	str	r4, [r0, #20]
 8007aae:	6103      	str	r3, [r0, #16]
 8007ab0:	bd10      	pop	{r4, pc}
 8007ab2:	46c0      	nop			; (mov r8, r8)
 8007ab4:	08008d41 	.word	0x08008d41
 8007ab8:	08008d30 	.word	0x08008d30

08007abc <__multiply>:
 8007abc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007abe:	0015      	movs	r5, r2
 8007ac0:	690a      	ldr	r2, [r1, #16]
 8007ac2:	692b      	ldr	r3, [r5, #16]
 8007ac4:	000c      	movs	r4, r1
 8007ac6:	b08b      	sub	sp, #44	; 0x2c
 8007ac8:	429a      	cmp	r2, r3
 8007aca:	da01      	bge.n	8007ad0 <__multiply+0x14>
 8007acc:	002c      	movs	r4, r5
 8007ace:	000d      	movs	r5, r1
 8007ad0:	6927      	ldr	r7, [r4, #16]
 8007ad2:	692e      	ldr	r6, [r5, #16]
 8007ad4:	6861      	ldr	r1, [r4, #4]
 8007ad6:	19bb      	adds	r3, r7, r6
 8007ad8:	9303      	str	r3, [sp, #12]
 8007ada:	68a3      	ldr	r3, [r4, #8]
 8007adc:	19ba      	adds	r2, r7, r6
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	da00      	bge.n	8007ae4 <__multiply+0x28>
 8007ae2:	3101      	adds	r1, #1
 8007ae4:	f7ff fede 	bl	80078a4 <_Balloc>
 8007ae8:	9002      	str	r0, [sp, #8]
 8007aea:	2800      	cmp	r0, #0
 8007aec:	d106      	bne.n	8007afc <__multiply+0x40>
 8007aee:	21b1      	movs	r1, #177	; 0xb1
 8007af0:	4b48      	ldr	r3, [pc, #288]	; (8007c14 <__multiply+0x158>)
 8007af2:	4849      	ldr	r0, [pc, #292]	; (8007c18 <__multiply+0x15c>)
 8007af4:	9a02      	ldr	r2, [sp, #8]
 8007af6:	0049      	lsls	r1, r1, #1
 8007af8:	f000 fcb4 	bl	8008464 <__assert_func>
 8007afc:	9b02      	ldr	r3, [sp, #8]
 8007afe:	2200      	movs	r2, #0
 8007b00:	3314      	adds	r3, #20
 8007b02:	469c      	mov	ip, r3
 8007b04:	19bb      	adds	r3, r7, r6
 8007b06:	009b      	lsls	r3, r3, #2
 8007b08:	4463      	add	r3, ip
 8007b0a:	9304      	str	r3, [sp, #16]
 8007b0c:	4663      	mov	r3, ip
 8007b0e:	9904      	ldr	r1, [sp, #16]
 8007b10:	428b      	cmp	r3, r1
 8007b12:	d32a      	bcc.n	8007b6a <__multiply+0xae>
 8007b14:	0023      	movs	r3, r4
 8007b16:	00bf      	lsls	r7, r7, #2
 8007b18:	3314      	adds	r3, #20
 8007b1a:	3514      	adds	r5, #20
 8007b1c:	9308      	str	r3, [sp, #32]
 8007b1e:	00b6      	lsls	r6, r6, #2
 8007b20:	19db      	adds	r3, r3, r7
 8007b22:	9305      	str	r3, [sp, #20]
 8007b24:	19ab      	adds	r3, r5, r6
 8007b26:	9309      	str	r3, [sp, #36]	; 0x24
 8007b28:	2304      	movs	r3, #4
 8007b2a:	9306      	str	r3, [sp, #24]
 8007b2c:	0023      	movs	r3, r4
 8007b2e:	9a05      	ldr	r2, [sp, #20]
 8007b30:	3315      	adds	r3, #21
 8007b32:	9501      	str	r5, [sp, #4]
 8007b34:	429a      	cmp	r2, r3
 8007b36:	d305      	bcc.n	8007b44 <__multiply+0x88>
 8007b38:	1b13      	subs	r3, r2, r4
 8007b3a:	3b15      	subs	r3, #21
 8007b3c:	089b      	lsrs	r3, r3, #2
 8007b3e:	3301      	adds	r3, #1
 8007b40:	009b      	lsls	r3, r3, #2
 8007b42:	9306      	str	r3, [sp, #24]
 8007b44:	9b01      	ldr	r3, [sp, #4]
 8007b46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d310      	bcc.n	8007b6e <__multiply+0xb2>
 8007b4c:	9b03      	ldr	r3, [sp, #12]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	dd05      	ble.n	8007b5e <__multiply+0xa2>
 8007b52:	9b04      	ldr	r3, [sp, #16]
 8007b54:	3b04      	subs	r3, #4
 8007b56:	9304      	str	r3, [sp, #16]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d056      	beq.n	8007c0c <__multiply+0x150>
 8007b5e:	9b02      	ldr	r3, [sp, #8]
 8007b60:	9a03      	ldr	r2, [sp, #12]
 8007b62:	0018      	movs	r0, r3
 8007b64:	611a      	str	r2, [r3, #16]
 8007b66:	b00b      	add	sp, #44	; 0x2c
 8007b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b6a:	c304      	stmia	r3!, {r2}
 8007b6c:	e7cf      	b.n	8007b0e <__multiply+0x52>
 8007b6e:	9b01      	ldr	r3, [sp, #4]
 8007b70:	6818      	ldr	r0, [r3, #0]
 8007b72:	b280      	uxth	r0, r0
 8007b74:	2800      	cmp	r0, #0
 8007b76:	d01e      	beq.n	8007bb6 <__multiply+0xfa>
 8007b78:	4667      	mov	r7, ip
 8007b7a:	2500      	movs	r5, #0
 8007b7c:	9e08      	ldr	r6, [sp, #32]
 8007b7e:	ce02      	ldmia	r6!, {r1}
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	9307      	str	r3, [sp, #28]
 8007b84:	b28b      	uxth	r3, r1
 8007b86:	4343      	muls	r3, r0
 8007b88:	001a      	movs	r2, r3
 8007b8a:	466b      	mov	r3, sp
 8007b8c:	8b9b      	ldrh	r3, [r3, #28]
 8007b8e:	18d3      	adds	r3, r2, r3
 8007b90:	195b      	adds	r3, r3, r5
 8007b92:	0c0d      	lsrs	r5, r1, #16
 8007b94:	4345      	muls	r5, r0
 8007b96:	9a07      	ldr	r2, [sp, #28]
 8007b98:	0c11      	lsrs	r1, r2, #16
 8007b9a:	1869      	adds	r1, r5, r1
 8007b9c:	0c1a      	lsrs	r2, r3, #16
 8007b9e:	188a      	adds	r2, r1, r2
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	0c15      	lsrs	r5, r2, #16
 8007ba4:	0412      	lsls	r2, r2, #16
 8007ba6:	431a      	orrs	r2, r3
 8007ba8:	9b05      	ldr	r3, [sp, #20]
 8007baa:	c704      	stmia	r7!, {r2}
 8007bac:	42b3      	cmp	r3, r6
 8007bae:	d8e6      	bhi.n	8007b7e <__multiply+0xc2>
 8007bb0:	4663      	mov	r3, ip
 8007bb2:	9a06      	ldr	r2, [sp, #24]
 8007bb4:	509d      	str	r5, [r3, r2]
 8007bb6:	9b01      	ldr	r3, [sp, #4]
 8007bb8:	6818      	ldr	r0, [r3, #0]
 8007bba:	0c00      	lsrs	r0, r0, #16
 8007bbc:	d020      	beq.n	8007c00 <__multiply+0x144>
 8007bbe:	4663      	mov	r3, ip
 8007bc0:	0025      	movs	r5, r4
 8007bc2:	4661      	mov	r1, ip
 8007bc4:	2700      	movs	r7, #0
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	3514      	adds	r5, #20
 8007bca:	682a      	ldr	r2, [r5, #0]
 8007bcc:	680e      	ldr	r6, [r1, #0]
 8007bce:	b292      	uxth	r2, r2
 8007bd0:	4342      	muls	r2, r0
 8007bd2:	0c36      	lsrs	r6, r6, #16
 8007bd4:	1992      	adds	r2, r2, r6
 8007bd6:	19d2      	adds	r2, r2, r7
 8007bd8:	0416      	lsls	r6, r2, #16
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	431e      	orrs	r6, r3
 8007bde:	600e      	str	r6, [r1, #0]
 8007be0:	cd40      	ldmia	r5!, {r6}
 8007be2:	684b      	ldr	r3, [r1, #4]
 8007be4:	0c36      	lsrs	r6, r6, #16
 8007be6:	4346      	muls	r6, r0
 8007be8:	b29b      	uxth	r3, r3
 8007bea:	0c12      	lsrs	r2, r2, #16
 8007bec:	18f3      	adds	r3, r6, r3
 8007bee:	189b      	adds	r3, r3, r2
 8007bf0:	9a05      	ldr	r2, [sp, #20]
 8007bf2:	0c1f      	lsrs	r7, r3, #16
 8007bf4:	3104      	adds	r1, #4
 8007bf6:	42aa      	cmp	r2, r5
 8007bf8:	d8e7      	bhi.n	8007bca <__multiply+0x10e>
 8007bfa:	4662      	mov	r2, ip
 8007bfc:	9906      	ldr	r1, [sp, #24]
 8007bfe:	5053      	str	r3, [r2, r1]
 8007c00:	9b01      	ldr	r3, [sp, #4]
 8007c02:	3304      	adds	r3, #4
 8007c04:	9301      	str	r3, [sp, #4]
 8007c06:	2304      	movs	r3, #4
 8007c08:	449c      	add	ip, r3
 8007c0a:	e79b      	b.n	8007b44 <__multiply+0x88>
 8007c0c:	9b03      	ldr	r3, [sp, #12]
 8007c0e:	3b01      	subs	r3, #1
 8007c10:	9303      	str	r3, [sp, #12]
 8007c12:	e79b      	b.n	8007b4c <__multiply+0x90>
 8007c14:	08008d30 	.word	0x08008d30
 8007c18:	08008d41 	.word	0x08008d41

08007c1c <__pow5mult>:
 8007c1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c1e:	2303      	movs	r3, #3
 8007c20:	0015      	movs	r5, r2
 8007c22:	0007      	movs	r7, r0
 8007c24:	000e      	movs	r6, r1
 8007c26:	401a      	ands	r2, r3
 8007c28:	421d      	tst	r5, r3
 8007c2a:	d008      	beq.n	8007c3e <__pow5mult+0x22>
 8007c2c:	4925      	ldr	r1, [pc, #148]	; (8007cc4 <__pow5mult+0xa8>)
 8007c2e:	3a01      	subs	r2, #1
 8007c30:	0092      	lsls	r2, r2, #2
 8007c32:	5852      	ldr	r2, [r2, r1]
 8007c34:	2300      	movs	r3, #0
 8007c36:	0031      	movs	r1, r6
 8007c38:	f7ff fe9c 	bl	8007974 <__multadd>
 8007c3c:	0006      	movs	r6, r0
 8007c3e:	10ad      	asrs	r5, r5, #2
 8007c40:	d03d      	beq.n	8007cbe <__pow5mult+0xa2>
 8007c42:	69fc      	ldr	r4, [r7, #28]
 8007c44:	2c00      	cmp	r4, #0
 8007c46:	d10f      	bne.n	8007c68 <__pow5mult+0x4c>
 8007c48:	2010      	movs	r0, #16
 8007c4a:	f7ff fd6d 	bl	8007728 <malloc>
 8007c4e:	1e02      	subs	r2, r0, #0
 8007c50:	61f8      	str	r0, [r7, #28]
 8007c52:	d105      	bne.n	8007c60 <__pow5mult+0x44>
 8007c54:	21b4      	movs	r1, #180	; 0xb4
 8007c56:	4b1c      	ldr	r3, [pc, #112]	; (8007cc8 <__pow5mult+0xac>)
 8007c58:	481c      	ldr	r0, [pc, #112]	; (8007ccc <__pow5mult+0xb0>)
 8007c5a:	31ff      	adds	r1, #255	; 0xff
 8007c5c:	f000 fc02 	bl	8008464 <__assert_func>
 8007c60:	6044      	str	r4, [r0, #4]
 8007c62:	6084      	str	r4, [r0, #8]
 8007c64:	6004      	str	r4, [r0, #0]
 8007c66:	60c4      	str	r4, [r0, #12]
 8007c68:	69fb      	ldr	r3, [r7, #28]
 8007c6a:	689c      	ldr	r4, [r3, #8]
 8007c6c:	9301      	str	r3, [sp, #4]
 8007c6e:	2c00      	cmp	r4, #0
 8007c70:	d108      	bne.n	8007c84 <__pow5mult+0x68>
 8007c72:	0038      	movs	r0, r7
 8007c74:	4916      	ldr	r1, [pc, #88]	; (8007cd0 <__pow5mult+0xb4>)
 8007c76:	f7ff ff09 	bl	8007a8c <__i2b>
 8007c7a:	9b01      	ldr	r3, [sp, #4]
 8007c7c:	0004      	movs	r4, r0
 8007c7e:	6098      	str	r0, [r3, #8]
 8007c80:	2300      	movs	r3, #0
 8007c82:	6003      	str	r3, [r0, #0]
 8007c84:	2301      	movs	r3, #1
 8007c86:	421d      	tst	r5, r3
 8007c88:	d00a      	beq.n	8007ca0 <__pow5mult+0x84>
 8007c8a:	0031      	movs	r1, r6
 8007c8c:	0022      	movs	r2, r4
 8007c8e:	0038      	movs	r0, r7
 8007c90:	f7ff ff14 	bl	8007abc <__multiply>
 8007c94:	0031      	movs	r1, r6
 8007c96:	9001      	str	r0, [sp, #4]
 8007c98:	0038      	movs	r0, r7
 8007c9a:	f7ff fe47 	bl	800792c <_Bfree>
 8007c9e:	9e01      	ldr	r6, [sp, #4]
 8007ca0:	106d      	asrs	r5, r5, #1
 8007ca2:	d00c      	beq.n	8007cbe <__pow5mult+0xa2>
 8007ca4:	6820      	ldr	r0, [r4, #0]
 8007ca6:	2800      	cmp	r0, #0
 8007ca8:	d107      	bne.n	8007cba <__pow5mult+0x9e>
 8007caa:	0022      	movs	r2, r4
 8007cac:	0021      	movs	r1, r4
 8007cae:	0038      	movs	r0, r7
 8007cb0:	f7ff ff04 	bl	8007abc <__multiply>
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	6020      	str	r0, [r4, #0]
 8007cb8:	6003      	str	r3, [r0, #0]
 8007cba:	0004      	movs	r4, r0
 8007cbc:	e7e2      	b.n	8007c84 <__pow5mult+0x68>
 8007cbe:	0030      	movs	r0, r6
 8007cc0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007cc2:	46c0      	nop			; (mov r8, r8)
 8007cc4:	08008e90 	.word	0x08008e90
 8007cc8:	08008cc1 	.word	0x08008cc1
 8007ccc:	08008d41 	.word	0x08008d41
 8007cd0:	00000271 	.word	0x00000271

08007cd4 <__lshift>:
 8007cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007cd6:	000c      	movs	r4, r1
 8007cd8:	0017      	movs	r7, r2
 8007cda:	6923      	ldr	r3, [r4, #16]
 8007cdc:	1155      	asrs	r5, r2, #5
 8007cde:	b087      	sub	sp, #28
 8007ce0:	18eb      	adds	r3, r5, r3
 8007ce2:	9302      	str	r3, [sp, #8]
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	9301      	str	r3, [sp, #4]
 8007ce8:	6849      	ldr	r1, [r1, #4]
 8007cea:	68a3      	ldr	r3, [r4, #8]
 8007cec:	9004      	str	r0, [sp, #16]
 8007cee:	9a01      	ldr	r2, [sp, #4]
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	db10      	blt.n	8007d16 <__lshift+0x42>
 8007cf4:	9804      	ldr	r0, [sp, #16]
 8007cf6:	f7ff fdd5 	bl	80078a4 <_Balloc>
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	0002      	movs	r2, r0
 8007cfe:	0006      	movs	r6, r0
 8007d00:	0019      	movs	r1, r3
 8007d02:	3214      	adds	r2, #20
 8007d04:	4298      	cmp	r0, r3
 8007d06:	d10c      	bne.n	8007d22 <__lshift+0x4e>
 8007d08:	31df      	adds	r1, #223	; 0xdf
 8007d0a:	0032      	movs	r2, r6
 8007d0c:	4b26      	ldr	r3, [pc, #152]	; (8007da8 <__lshift+0xd4>)
 8007d0e:	4827      	ldr	r0, [pc, #156]	; (8007dac <__lshift+0xd8>)
 8007d10:	31ff      	adds	r1, #255	; 0xff
 8007d12:	f000 fba7 	bl	8008464 <__assert_func>
 8007d16:	3101      	adds	r1, #1
 8007d18:	005b      	lsls	r3, r3, #1
 8007d1a:	e7e8      	b.n	8007cee <__lshift+0x1a>
 8007d1c:	0098      	lsls	r0, r3, #2
 8007d1e:	5011      	str	r1, [r2, r0]
 8007d20:	3301      	adds	r3, #1
 8007d22:	42ab      	cmp	r3, r5
 8007d24:	dbfa      	blt.n	8007d1c <__lshift+0x48>
 8007d26:	43eb      	mvns	r3, r5
 8007d28:	17db      	asrs	r3, r3, #31
 8007d2a:	401d      	ands	r5, r3
 8007d2c:	211f      	movs	r1, #31
 8007d2e:	0023      	movs	r3, r4
 8007d30:	0038      	movs	r0, r7
 8007d32:	00ad      	lsls	r5, r5, #2
 8007d34:	1955      	adds	r5, r2, r5
 8007d36:	6922      	ldr	r2, [r4, #16]
 8007d38:	3314      	adds	r3, #20
 8007d3a:	0092      	lsls	r2, r2, #2
 8007d3c:	4008      	ands	r0, r1
 8007d3e:	4684      	mov	ip, r0
 8007d40:	189a      	adds	r2, r3, r2
 8007d42:	420f      	tst	r7, r1
 8007d44:	d02a      	beq.n	8007d9c <__lshift+0xc8>
 8007d46:	3101      	adds	r1, #1
 8007d48:	1a09      	subs	r1, r1, r0
 8007d4a:	9105      	str	r1, [sp, #20]
 8007d4c:	2100      	movs	r1, #0
 8007d4e:	9503      	str	r5, [sp, #12]
 8007d50:	4667      	mov	r7, ip
 8007d52:	6818      	ldr	r0, [r3, #0]
 8007d54:	40b8      	lsls	r0, r7
 8007d56:	4308      	orrs	r0, r1
 8007d58:	9903      	ldr	r1, [sp, #12]
 8007d5a:	c101      	stmia	r1!, {r0}
 8007d5c:	9103      	str	r1, [sp, #12]
 8007d5e:	9805      	ldr	r0, [sp, #20]
 8007d60:	cb02      	ldmia	r3!, {r1}
 8007d62:	40c1      	lsrs	r1, r0
 8007d64:	429a      	cmp	r2, r3
 8007d66:	d8f3      	bhi.n	8007d50 <__lshift+0x7c>
 8007d68:	0020      	movs	r0, r4
 8007d6a:	3015      	adds	r0, #21
 8007d6c:	2304      	movs	r3, #4
 8007d6e:	4282      	cmp	r2, r0
 8007d70:	d304      	bcc.n	8007d7c <__lshift+0xa8>
 8007d72:	1b13      	subs	r3, r2, r4
 8007d74:	3b15      	subs	r3, #21
 8007d76:	089b      	lsrs	r3, r3, #2
 8007d78:	3301      	adds	r3, #1
 8007d7a:	009b      	lsls	r3, r3, #2
 8007d7c:	50e9      	str	r1, [r5, r3]
 8007d7e:	2900      	cmp	r1, #0
 8007d80:	d002      	beq.n	8007d88 <__lshift+0xb4>
 8007d82:	9b02      	ldr	r3, [sp, #8]
 8007d84:	3302      	adds	r3, #2
 8007d86:	9301      	str	r3, [sp, #4]
 8007d88:	9b01      	ldr	r3, [sp, #4]
 8007d8a:	9804      	ldr	r0, [sp, #16]
 8007d8c:	3b01      	subs	r3, #1
 8007d8e:	0021      	movs	r1, r4
 8007d90:	6133      	str	r3, [r6, #16]
 8007d92:	f7ff fdcb 	bl	800792c <_Bfree>
 8007d96:	0030      	movs	r0, r6
 8007d98:	b007      	add	sp, #28
 8007d9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d9c:	cb02      	ldmia	r3!, {r1}
 8007d9e:	c502      	stmia	r5!, {r1}
 8007da0:	429a      	cmp	r2, r3
 8007da2:	d8fb      	bhi.n	8007d9c <__lshift+0xc8>
 8007da4:	e7f0      	b.n	8007d88 <__lshift+0xb4>
 8007da6:	46c0      	nop			; (mov r8, r8)
 8007da8:	08008d30 	.word	0x08008d30
 8007dac:	08008d41 	.word	0x08008d41

08007db0 <__mcmp>:
 8007db0:	b530      	push	{r4, r5, lr}
 8007db2:	690b      	ldr	r3, [r1, #16]
 8007db4:	6904      	ldr	r4, [r0, #16]
 8007db6:	0002      	movs	r2, r0
 8007db8:	1ae0      	subs	r0, r4, r3
 8007dba:	429c      	cmp	r4, r3
 8007dbc:	d10e      	bne.n	8007ddc <__mcmp+0x2c>
 8007dbe:	3214      	adds	r2, #20
 8007dc0:	009b      	lsls	r3, r3, #2
 8007dc2:	3114      	adds	r1, #20
 8007dc4:	0014      	movs	r4, r2
 8007dc6:	18c9      	adds	r1, r1, r3
 8007dc8:	18d2      	adds	r2, r2, r3
 8007dca:	3a04      	subs	r2, #4
 8007dcc:	3904      	subs	r1, #4
 8007dce:	6815      	ldr	r5, [r2, #0]
 8007dd0:	680b      	ldr	r3, [r1, #0]
 8007dd2:	429d      	cmp	r5, r3
 8007dd4:	d003      	beq.n	8007dde <__mcmp+0x2e>
 8007dd6:	2001      	movs	r0, #1
 8007dd8:	429d      	cmp	r5, r3
 8007dda:	d303      	bcc.n	8007de4 <__mcmp+0x34>
 8007ddc:	bd30      	pop	{r4, r5, pc}
 8007dde:	4294      	cmp	r4, r2
 8007de0:	d3f3      	bcc.n	8007dca <__mcmp+0x1a>
 8007de2:	e7fb      	b.n	8007ddc <__mcmp+0x2c>
 8007de4:	4240      	negs	r0, r0
 8007de6:	e7f9      	b.n	8007ddc <__mcmp+0x2c>

08007de8 <__mdiff>:
 8007de8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007dea:	000e      	movs	r6, r1
 8007dec:	0007      	movs	r7, r0
 8007dee:	0011      	movs	r1, r2
 8007df0:	0030      	movs	r0, r6
 8007df2:	b087      	sub	sp, #28
 8007df4:	0014      	movs	r4, r2
 8007df6:	f7ff ffdb 	bl	8007db0 <__mcmp>
 8007dfa:	1e05      	subs	r5, r0, #0
 8007dfc:	d110      	bne.n	8007e20 <__mdiff+0x38>
 8007dfe:	0001      	movs	r1, r0
 8007e00:	0038      	movs	r0, r7
 8007e02:	f7ff fd4f 	bl	80078a4 <_Balloc>
 8007e06:	1e02      	subs	r2, r0, #0
 8007e08:	d104      	bne.n	8007e14 <__mdiff+0x2c>
 8007e0a:	4b3f      	ldr	r3, [pc, #252]	; (8007f08 <__mdiff+0x120>)
 8007e0c:	483f      	ldr	r0, [pc, #252]	; (8007f0c <__mdiff+0x124>)
 8007e0e:	4940      	ldr	r1, [pc, #256]	; (8007f10 <__mdiff+0x128>)
 8007e10:	f000 fb28 	bl	8008464 <__assert_func>
 8007e14:	2301      	movs	r3, #1
 8007e16:	6145      	str	r5, [r0, #20]
 8007e18:	6103      	str	r3, [r0, #16]
 8007e1a:	0010      	movs	r0, r2
 8007e1c:	b007      	add	sp, #28
 8007e1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e20:	2301      	movs	r3, #1
 8007e22:	9301      	str	r3, [sp, #4]
 8007e24:	2800      	cmp	r0, #0
 8007e26:	db04      	blt.n	8007e32 <__mdiff+0x4a>
 8007e28:	0023      	movs	r3, r4
 8007e2a:	0034      	movs	r4, r6
 8007e2c:	001e      	movs	r6, r3
 8007e2e:	2300      	movs	r3, #0
 8007e30:	9301      	str	r3, [sp, #4]
 8007e32:	0038      	movs	r0, r7
 8007e34:	6861      	ldr	r1, [r4, #4]
 8007e36:	f7ff fd35 	bl	80078a4 <_Balloc>
 8007e3a:	1e02      	subs	r2, r0, #0
 8007e3c:	d103      	bne.n	8007e46 <__mdiff+0x5e>
 8007e3e:	4b32      	ldr	r3, [pc, #200]	; (8007f08 <__mdiff+0x120>)
 8007e40:	4832      	ldr	r0, [pc, #200]	; (8007f0c <__mdiff+0x124>)
 8007e42:	4934      	ldr	r1, [pc, #208]	; (8007f14 <__mdiff+0x12c>)
 8007e44:	e7e4      	b.n	8007e10 <__mdiff+0x28>
 8007e46:	9b01      	ldr	r3, [sp, #4]
 8007e48:	2700      	movs	r7, #0
 8007e4a:	60c3      	str	r3, [r0, #12]
 8007e4c:	6920      	ldr	r0, [r4, #16]
 8007e4e:	3414      	adds	r4, #20
 8007e50:	0083      	lsls	r3, r0, #2
 8007e52:	18e3      	adds	r3, r4, r3
 8007e54:	0021      	movs	r1, r4
 8007e56:	9401      	str	r4, [sp, #4]
 8007e58:	0034      	movs	r4, r6
 8007e5a:	9302      	str	r3, [sp, #8]
 8007e5c:	6933      	ldr	r3, [r6, #16]
 8007e5e:	3414      	adds	r4, #20
 8007e60:	009b      	lsls	r3, r3, #2
 8007e62:	18e3      	adds	r3, r4, r3
 8007e64:	9303      	str	r3, [sp, #12]
 8007e66:	0013      	movs	r3, r2
 8007e68:	3314      	adds	r3, #20
 8007e6a:	469c      	mov	ip, r3
 8007e6c:	9305      	str	r3, [sp, #20]
 8007e6e:	9104      	str	r1, [sp, #16]
 8007e70:	9b04      	ldr	r3, [sp, #16]
 8007e72:	cc02      	ldmia	r4!, {r1}
 8007e74:	cb20      	ldmia	r3!, {r5}
 8007e76:	9304      	str	r3, [sp, #16]
 8007e78:	b2ab      	uxth	r3, r5
 8007e7a:	19df      	adds	r7, r3, r7
 8007e7c:	b28b      	uxth	r3, r1
 8007e7e:	1afb      	subs	r3, r7, r3
 8007e80:	0c09      	lsrs	r1, r1, #16
 8007e82:	0c2d      	lsrs	r5, r5, #16
 8007e84:	1a6d      	subs	r5, r5, r1
 8007e86:	1419      	asrs	r1, r3, #16
 8007e88:	1869      	adds	r1, r5, r1
 8007e8a:	b29b      	uxth	r3, r3
 8007e8c:	140f      	asrs	r7, r1, #16
 8007e8e:	0409      	lsls	r1, r1, #16
 8007e90:	4319      	orrs	r1, r3
 8007e92:	4663      	mov	r3, ip
 8007e94:	c302      	stmia	r3!, {r1}
 8007e96:	469c      	mov	ip, r3
 8007e98:	9b03      	ldr	r3, [sp, #12]
 8007e9a:	42a3      	cmp	r3, r4
 8007e9c:	d8e8      	bhi.n	8007e70 <__mdiff+0x88>
 8007e9e:	0031      	movs	r1, r6
 8007ea0:	9c03      	ldr	r4, [sp, #12]
 8007ea2:	3115      	adds	r1, #21
 8007ea4:	2304      	movs	r3, #4
 8007ea6:	428c      	cmp	r4, r1
 8007ea8:	d304      	bcc.n	8007eb4 <__mdiff+0xcc>
 8007eaa:	1ba3      	subs	r3, r4, r6
 8007eac:	3b15      	subs	r3, #21
 8007eae:	089b      	lsrs	r3, r3, #2
 8007eb0:	3301      	adds	r3, #1
 8007eb2:	009b      	lsls	r3, r3, #2
 8007eb4:	9901      	ldr	r1, [sp, #4]
 8007eb6:	18cd      	adds	r5, r1, r3
 8007eb8:	9905      	ldr	r1, [sp, #20]
 8007eba:	002e      	movs	r6, r5
 8007ebc:	18cb      	adds	r3, r1, r3
 8007ebe:	469c      	mov	ip, r3
 8007ec0:	9902      	ldr	r1, [sp, #8]
 8007ec2:	428e      	cmp	r6, r1
 8007ec4:	d310      	bcc.n	8007ee8 <__mdiff+0x100>
 8007ec6:	9e02      	ldr	r6, [sp, #8]
 8007ec8:	1ee9      	subs	r1, r5, #3
 8007eca:	2400      	movs	r4, #0
 8007ecc:	428e      	cmp	r6, r1
 8007ece:	d304      	bcc.n	8007eda <__mdiff+0xf2>
 8007ed0:	0031      	movs	r1, r6
 8007ed2:	3103      	adds	r1, #3
 8007ed4:	1b49      	subs	r1, r1, r5
 8007ed6:	0889      	lsrs	r1, r1, #2
 8007ed8:	008c      	lsls	r4, r1, #2
 8007eda:	191b      	adds	r3, r3, r4
 8007edc:	3b04      	subs	r3, #4
 8007ede:	6819      	ldr	r1, [r3, #0]
 8007ee0:	2900      	cmp	r1, #0
 8007ee2:	d00f      	beq.n	8007f04 <__mdiff+0x11c>
 8007ee4:	6110      	str	r0, [r2, #16]
 8007ee6:	e798      	b.n	8007e1a <__mdiff+0x32>
 8007ee8:	ce02      	ldmia	r6!, {r1}
 8007eea:	b28c      	uxth	r4, r1
 8007eec:	19e4      	adds	r4, r4, r7
 8007eee:	0c0f      	lsrs	r7, r1, #16
 8007ef0:	1421      	asrs	r1, r4, #16
 8007ef2:	1879      	adds	r1, r7, r1
 8007ef4:	b2a4      	uxth	r4, r4
 8007ef6:	140f      	asrs	r7, r1, #16
 8007ef8:	0409      	lsls	r1, r1, #16
 8007efa:	4321      	orrs	r1, r4
 8007efc:	4664      	mov	r4, ip
 8007efe:	c402      	stmia	r4!, {r1}
 8007f00:	46a4      	mov	ip, r4
 8007f02:	e7dd      	b.n	8007ec0 <__mdiff+0xd8>
 8007f04:	3801      	subs	r0, #1
 8007f06:	e7e9      	b.n	8007edc <__mdiff+0xf4>
 8007f08:	08008d30 	.word	0x08008d30
 8007f0c:	08008d41 	.word	0x08008d41
 8007f10:	00000237 	.word	0x00000237
 8007f14:	00000245 	.word	0x00000245

08007f18 <__d2b>:
 8007f18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f1a:	2101      	movs	r1, #1
 8007f1c:	0014      	movs	r4, r2
 8007f1e:	001d      	movs	r5, r3
 8007f20:	9f08      	ldr	r7, [sp, #32]
 8007f22:	f7ff fcbf 	bl	80078a4 <_Balloc>
 8007f26:	1e06      	subs	r6, r0, #0
 8007f28:	d105      	bne.n	8007f36 <__d2b+0x1e>
 8007f2a:	0032      	movs	r2, r6
 8007f2c:	4b24      	ldr	r3, [pc, #144]	; (8007fc0 <__d2b+0xa8>)
 8007f2e:	4825      	ldr	r0, [pc, #148]	; (8007fc4 <__d2b+0xac>)
 8007f30:	4925      	ldr	r1, [pc, #148]	; (8007fc8 <__d2b+0xb0>)
 8007f32:	f000 fa97 	bl	8008464 <__assert_func>
 8007f36:	032b      	lsls	r3, r5, #12
 8007f38:	006d      	lsls	r5, r5, #1
 8007f3a:	0b1b      	lsrs	r3, r3, #12
 8007f3c:	0d6d      	lsrs	r5, r5, #21
 8007f3e:	d125      	bne.n	8007f8c <__d2b+0x74>
 8007f40:	9301      	str	r3, [sp, #4]
 8007f42:	2c00      	cmp	r4, #0
 8007f44:	d028      	beq.n	8007f98 <__d2b+0x80>
 8007f46:	4668      	mov	r0, sp
 8007f48:	9400      	str	r4, [sp, #0]
 8007f4a:	f7ff fd71 	bl	8007a30 <__lo0bits>
 8007f4e:	9b01      	ldr	r3, [sp, #4]
 8007f50:	9900      	ldr	r1, [sp, #0]
 8007f52:	2800      	cmp	r0, #0
 8007f54:	d01e      	beq.n	8007f94 <__d2b+0x7c>
 8007f56:	2220      	movs	r2, #32
 8007f58:	001c      	movs	r4, r3
 8007f5a:	1a12      	subs	r2, r2, r0
 8007f5c:	4094      	lsls	r4, r2
 8007f5e:	0022      	movs	r2, r4
 8007f60:	40c3      	lsrs	r3, r0
 8007f62:	430a      	orrs	r2, r1
 8007f64:	6172      	str	r2, [r6, #20]
 8007f66:	9301      	str	r3, [sp, #4]
 8007f68:	9c01      	ldr	r4, [sp, #4]
 8007f6a:	61b4      	str	r4, [r6, #24]
 8007f6c:	1e63      	subs	r3, r4, #1
 8007f6e:	419c      	sbcs	r4, r3
 8007f70:	3401      	adds	r4, #1
 8007f72:	6134      	str	r4, [r6, #16]
 8007f74:	2d00      	cmp	r5, #0
 8007f76:	d017      	beq.n	8007fa8 <__d2b+0x90>
 8007f78:	2435      	movs	r4, #53	; 0x35
 8007f7a:	4b14      	ldr	r3, [pc, #80]	; (8007fcc <__d2b+0xb4>)
 8007f7c:	18ed      	adds	r5, r5, r3
 8007f7e:	182d      	adds	r5, r5, r0
 8007f80:	603d      	str	r5, [r7, #0]
 8007f82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f84:	1a24      	subs	r4, r4, r0
 8007f86:	601c      	str	r4, [r3, #0]
 8007f88:	0030      	movs	r0, r6
 8007f8a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007f8c:	2280      	movs	r2, #128	; 0x80
 8007f8e:	0352      	lsls	r2, r2, #13
 8007f90:	4313      	orrs	r3, r2
 8007f92:	e7d5      	b.n	8007f40 <__d2b+0x28>
 8007f94:	6171      	str	r1, [r6, #20]
 8007f96:	e7e7      	b.n	8007f68 <__d2b+0x50>
 8007f98:	a801      	add	r0, sp, #4
 8007f9a:	f7ff fd49 	bl	8007a30 <__lo0bits>
 8007f9e:	9b01      	ldr	r3, [sp, #4]
 8007fa0:	2401      	movs	r4, #1
 8007fa2:	6173      	str	r3, [r6, #20]
 8007fa4:	3020      	adds	r0, #32
 8007fa6:	e7e4      	b.n	8007f72 <__d2b+0x5a>
 8007fa8:	4b09      	ldr	r3, [pc, #36]	; (8007fd0 <__d2b+0xb8>)
 8007faa:	18c0      	adds	r0, r0, r3
 8007fac:	4b09      	ldr	r3, [pc, #36]	; (8007fd4 <__d2b+0xbc>)
 8007fae:	6038      	str	r0, [r7, #0]
 8007fb0:	18e3      	adds	r3, r4, r3
 8007fb2:	009b      	lsls	r3, r3, #2
 8007fb4:	18f3      	adds	r3, r6, r3
 8007fb6:	6958      	ldr	r0, [r3, #20]
 8007fb8:	f7ff fd20 	bl	80079fc <__hi0bits>
 8007fbc:	0164      	lsls	r4, r4, #5
 8007fbe:	e7e0      	b.n	8007f82 <__d2b+0x6a>
 8007fc0:	08008d30 	.word	0x08008d30
 8007fc4:	08008d41 	.word	0x08008d41
 8007fc8:	0000030f 	.word	0x0000030f
 8007fcc:	fffffbcd 	.word	0xfffffbcd
 8007fd0:	fffffbce 	.word	0xfffffbce
 8007fd4:	3fffffff 	.word	0x3fffffff

08007fd8 <__ssputs_r>:
 8007fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fda:	b085      	sub	sp, #20
 8007fdc:	9301      	str	r3, [sp, #4]
 8007fde:	9203      	str	r2, [sp, #12]
 8007fe0:	688e      	ldr	r6, [r1, #8]
 8007fe2:	9a01      	ldr	r2, [sp, #4]
 8007fe4:	0007      	movs	r7, r0
 8007fe6:	000c      	movs	r4, r1
 8007fe8:	680b      	ldr	r3, [r1, #0]
 8007fea:	4296      	cmp	r6, r2
 8007fec:	d831      	bhi.n	8008052 <__ssputs_r+0x7a>
 8007fee:	898a      	ldrh	r2, [r1, #12]
 8007ff0:	2190      	movs	r1, #144	; 0x90
 8007ff2:	00c9      	lsls	r1, r1, #3
 8007ff4:	420a      	tst	r2, r1
 8007ff6:	d029      	beq.n	800804c <__ssputs_r+0x74>
 8007ff8:	2003      	movs	r0, #3
 8007ffa:	6921      	ldr	r1, [r4, #16]
 8007ffc:	1a5b      	subs	r3, r3, r1
 8007ffe:	9302      	str	r3, [sp, #8]
 8008000:	6963      	ldr	r3, [r4, #20]
 8008002:	4343      	muls	r3, r0
 8008004:	0fdd      	lsrs	r5, r3, #31
 8008006:	18ed      	adds	r5, r5, r3
 8008008:	9b01      	ldr	r3, [sp, #4]
 800800a:	9802      	ldr	r0, [sp, #8]
 800800c:	3301      	adds	r3, #1
 800800e:	181b      	adds	r3, r3, r0
 8008010:	106d      	asrs	r5, r5, #1
 8008012:	42ab      	cmp	r3, r5
 8008014:	d900      	bls.n	8008018 <__ssputs_r+0x40>
 8008016:	001d      	movs	r5, r3
 8008018:	0552      	lsls	r2, r2, #21
 800801a:	d529      	bpl.n	8008070 <__ssputs_r+0x98>
 800801c:	0029      	movs	r1, r5
 800801e:	0038      	movs	r0, r7
 8008020:	f7ff fbae 	bl	8007780 <_malloc_r>
 8008024:	1e06      	subs	r6, r0, #0
 8008026:	d02d      	beq.n	8008084 <__ssputs_r+0xac>
 8008028:	9a02      	ldr	r2, [sp, #8]
 800802a:	6921      	ldr	r1, [r4, #16]
 800802c:	f000 fa10 	bl	8008450 <memcpy>
 8008030:	89a2      	ldrh	r2, [r4, #12]
 8008032:	4b19      	ldr	r3, [pc, #100]	; (8008098 <__ssputs_r+0xc0>)
 8008034:	401a      	ands	r2, r3
 8008036:	2380      	movs	r3, #128	; 0x80
 8008038:	4313      	orrs	r3, r2
 800803a:	81a3      	strh	r3, [r4, #12]
 800803c:	9b02      	ldr	r3, [sp, #8]
 800803e:	6126      	str	r6, [r4, #16]
 8008040:	18f6      	adds	r6, r6, r3
 8008042:	6026      	str	r6, [r4, #0]
 8008044:	6165      	str	r5, [r4, #20]
 8008046:	9e01      	ldr	r6, [sp, #4]
 8008048:	1aed      	subs	r5, r5, r3
 800804a:	60a5      	str	r5, [r4, #8]
 800804c:	9b01      	ldr	r3, [sp, #4]
 800804e:	429e      	cmp	r6, r3
 8008050:	d900      	bls.n	8008054 <__ssputs_r+0x7c>
 8008052:	9e01      	ldr	r6, [sp, #4]
 8008054:	0032      	movs	r2, r6
 8008056:	9903      	ldr	r1, [sp, #12]
 8008058:	6820      	ldr	r0, [r4, #0]
 800805a:	f000 f9d4 	bl	8008406 <memmove>
 800805e:	2000      	movs	r0, #0
 8008060:	68a3      	ldr	r3, [r4, #8]
 8008062:	1b9b      	subs	r3, r3, r6
 8008064:	60a3      	str	r3, [r4, #8]
 8008066:	6823      	ldr	r3, [r4, #0]
 8008068:	199b      	adds	r3, r3, r6
 800806a:	6023      	str	r3, [r4, #0]
 800806c:	b005      	add	sp, #20
 800806e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008070:	002a      	movs	r2, r5
 8008072:	0038      	movs	r0, r7
 8008074:	f000 fa53 	bl	800851e <_realloc_r>
 8008078:	1e06      	subs	r6, r0, #0
 800807a:	d1df      	bne.n	800803c <__ssputs_r+0x64>
 800807c:	0038      	movs	r0, r7
 800807e:	6921      	ldr	r1, [r4, #16]
 8008080:	f7ff fb08 	bl	8007694 <_free_r>
 8008084:	230c      	movs	r3, #12
 8008086:	2001      	movs	r0, #1
 8008088:	603b      	str	r3, [r7, #0]
 800808a:	89a2      	ldrh	r2, [r4, #12]
 800808c:	3334      	adds	r3, #52	; 0x34
 800808e:	4313      	orrs	r3, r2
 8008090:	81a3      	strh	r3, [r4, #12]
 8008092:	4240      	negs	r0, r0
 8008094:	e7ea      	b.n	800806c <__ssputs_r+0x94>
 8008096:	46c0      	nop			; (mov r8, r8)
 8008098:	fffffb7f 	.word	0xfffffb7f

0800809c <_svfiprintf_r>:
 800809c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800809e:	b0a1      	sub	sp, #132	; 0x84
 80080a0:	9003      	str	r0, [sp, #12]
 80080a2:	001d      	movs	r5, r3
 80080a4:	898b      	ldrh	r3, [r1, #12]
 80080a6:	000f      	movs	r7, r1
 80080a8:	0016      	movs	r6, r2
 80080aa:	061b      	lsls	r3, r3, #24
 80080ac:	d511      	bpl.n	80080d2 <_svfiprintf_r+0x36>
 80080ae:	690b      	ldr	r3, [r1, #16]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d10e      	bne.n	80080d2 <_svfiprintf_r+0x36>
 80080b4:	2140      	movs	r1, #64	; 0x40
 80080b6:	f7ff fb63 	bl	8007780 <_malloc_r>
 80080ba:	6038      	str	r0, [r7, #0]
 80080bc:	6138      	str	r0, [r7, #16]
 80080be:	2800      	cmp	r0, #0
 80080c0:	d105      	bne.n	80080ce <_svfiprintf_r+0x32>
 80080c2:	230c      	movs	r3, #12
 80080c4:	9a03      	ldr	r2, [sp, #12]
 80080c6:	3801      	subs	r0, #1
 80080c8:	6013      	str	r3, [r2, #0]
 80080ca:	b021      	add	sp, #132	; 0x84
 80080cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080ce:	2340      	movs	r3, #64	; 0x40
 80080d0:	617b      	str	r3, [r7, #20]
 80080d2:	2300      	movs	r3, #0
 80080d4:	ac08      	add	r4, sp, #32
 80080d6:	6163      	str	r3, [r4, #20]
 80080d8:	3320      	adds	r3, #32
 80080da:	7663      	strb	r3, [r4, #25]
 80080dc:	3310      	adds	r3, #16
 80080de:	76a3      	strb	r3, [r4, #26]
 80080e0:	9507      	str	r5, [sp, #28]
 80080e2:	0035      	movs	r5, r6
 80080e4:	782b      	ldrb	r3, [r5, #0]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d001      	beq.n	80080ee <_svfiprintf_r+0x52>
 80080ea:	2b25      	cmp	r3, #37	; 0x25
 80080ec:	d148      	bne.n	8008180 <_svfiprintf_r+0xe4>
 80080ee:	1bab      	subs	r3, r5, r6
 80080f0:	9305      	str	r3, [sp, #20]
 80080f2:	42b5      	cmp	r5, r6
 80080f4:	d00b      	beq.n	800810e <_svfiprintf_r+0x72>
 80080f6:	0032      	movs	r2, r6
 80080f8:	0039      	movs	r1, r7
 80080fa:	9803      	ldr	r0, [sp, #12]
 80080fc:	f7ff ff6c 	bl	8007fd8 <__ssputs_r>
 8008100:	3001      	adds	r0, #1
 8008102:	d100      	bne.n	8008106 <_svfiprintf_r+0x6a>
 8008104:	e0af      	b.n	8008266 <_svfiprintf_r+0x1ca>
 8008106:	6963      	ldr	r3, [r4, #20]
 8008108:	9a05      	ldr	r2, [sp, #20]
 800810a:	189b      	adds	r3, r3, r2
 800810c:	6163      	str	r3, [r4, #20]
 800810e:	782b      	ldrb	r3, [r5, #0]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d100      	bne.n	8008116 <_svfiprintf_r+0x7a>
 8008114:	e0a7      	b.n	8008266 <_svfiprintf_r+0x1ca>
 8008116:	2201      	movs	r2, #1
 8008118:	2300      	movs	r3, #0
 800811a:	4252      	negs	r2, r2
 800811c:	6062      	str	r2, [r4, #4]
 800811e:	a904      	add	r1, sp, #16
 8008120:	3254      	adds	r2, #84	; 0x54
 8008122:	1852      	adds	r2, r2, r1
 8008124:	1c6e      	adds	r6, r5, #1
 8008126:	6023      	str	r3, [r4, #0]
 8008128:	60e3      	str	r3, [r4, #12]
 800812a:	60a3      	str	r3, [r4, #8]
 800812c:	7013      	strb	r3, [r2, #0]
 800812e:	65a3      	str	r3, [r4, #88]	; 0x58
 8008130:	4b55      	ldr	r3, [pc, #340]	; (8008288 <_svfiprintf_r+0x1ec>)
 8008132:	2205      	movs	r2, #5
 8008134:	0018      	movs	r0, r3
 8008136:	7831      	ldrb	r1, [r6, #0]
 8008138:	9305      	str	r3, [sp, #20]
 800813a:	f7fe fc02 	bl	8006942 <memchr>
 800813e:	1c75      	adds	r5, r6, #1
 8008140:	2800      	cmp	r0, #0
 8008142:	d11f      	bne.n	8008184 <_svfiprintf_r+0xe8>
 8008144:	6822      	ldr	r2, [r4, #0]
 8008146:	06d3      	lsls	r3, r2, #27
 8008148:	d504      	bpl.n	8008154 <_svfiprintf_r+0xb8>
 800814a:	2353      	movs	r3, #83	; 0x53
 800814c:	a904      	add	r1, sp, #16
 800814e:	185b      	adds	r3, r3, r1
 8008150:	2120      	movs	r1, #32
 8008152:	7019      	strb	r1, [r3, #0]
 8008154:	0713      	lsls	r3, r2, #28
 8008156:	d504      	bpl.n	8008162 <_svfiprintf_r+0xc6>
 8008158:	2353      	movs	r3, #83	; 0x53
 800815a:	a904      	add	r1, sp, #16
 800815c:	185b      	adds	r3, r3, r1
 800815e:	212b      	movs	r1, #43	; 0x2b
 8008160:	7019      	strb	r1, [r3, #0]
 8008162:	7833      	ldrb	r3, [r6, #0]
 8008164:	2b2a      	cmp	r3, #42	; 0x2a
 8008166:	d016      	beq.n	8008196 <_svfiprintf_r+0xfa>
 8008168:	0035      	movs	r5, r6
 800816a:	2100      	movs	r1, #0
 800816c:	200a      	movs	r0, #10
 800816e:	68e3      	ldr	r3, [r4, #12]
 8008170:	782a      	ldrb	r2, [r5, #0]
 8008172:	1c6e      	adds	r6, r5, #1
 8008174:	3a30      	subs	r2, #48	; 0x30
 8008176:	2a09      	cmp	r2, #9
 8008178:	d94e      	bls.n	8008218 <_svfiprintf_r+0x17c>
 800817a:	2900      	cmp	r1, #0
 800817c:	d111      	bne.n	80081a2 <_svfiprintf_r+0x106>
 800817e:	e017      	b.n	80081b0 <_svfiprintf_r+0x114>
 8008180:	3501      	adds	r5, #1
 8008182:	e7af      	b.n	80080e4 <_svfiprintf_r+0x48>
 8008184:	9b05      	ldr	r3, [sp, #20]
 8008186:	6822      	ldr	r2, [r4, #0]
 8008188:	1ac0      	subs	r0, r0, r3
 800818a:	2301      	movs	r3, #1
 800818c:	4083      	lsls	r3, r0
 800818e:	4313      	orrs	r3, r2
 8008190:	002e      	movs	r6, r5
 8008192:	6023      	str	r3, [r4, #0]
 8008194:	e7cc      	b.n	8008130 <_svfiprintf_r+0x94>
 8008196:	9b07      	ldr	r3, [sp, #28]
 8008198:	1d19      	adds	r1, r3, #4
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	9107      	str	r1, [sp, #28]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	db01      	blt.n	80081a6 <_svfiprintf_r+0x10a>
 80081a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80081a4:	e004      	b.n	80081b0 <_svfiprintf_r+0x114>
 80081a6:	425b      	negs	r3, r3
 80081a8:	60e3      	str	r3, [r4, #12]
 80081aa:	2302      	movs	r3, #2
 80081ac:	4313      	orrs	r3, r2
 80081ae:	6023      	str	r3, [r4, #0]
 80081b0:	782b      	ldrb	r3, [r5, #0]
 80081b2:	2b2e      	cmp	r3, #46	; 0x2e
 80081b4:	d10a      	bne.n	80081cc <_svfiprintf_r+0x130>
 80081b6:	786b      	ldrb	r3, [r5, #1]
 80081b8:	2b2a      	cmp	r3, #42	; 0x2a
 80081ba:	d135      	bne.n	8008228 <_svfiprintf_r+0x18c>
 80081bc:	9b07      	ldr	r3, [sp, #28]
 80081be:	3502      	adds	r5, #2
 80081c0:	1d1a      	adds	r2, r3, #4
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	9207      	str	r2, [sp, #28]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	db2b      	blt.n	8008222 <_svfiprintf_r+0x186>
 80081ca:	9309      	str	r3, [sp, #36]	; 0x24
 80081cc:	4e2f      	ldr	r6, [pc, #188]	; (800828c <_svfiprintf_r+0x1f0>)
 80081ce:	2203      	movs	r2, #3
 80081d0:	0030      	movs	r0, r6
 80081d2:	7829      	ldrb	r1, [r5, #0]
 80081d4:	f7fe fbb5 	bl	8006942 <memchr>
 80081d8:	2800      	cmp	r0, #0
 80081da:	d006      	beq.n	80081ea <_svfiprintf_r+0x14e>
 80081dc:	2340      	movs	r3, #64	; 0x40
 80081de:	1b80      	subs	r0, r0, r6
 80081e0:	4083      	lsls	r3, r0
 80081e2:	6822      	ldr	r2, [r4, #0]
 80081e4:	3501      	adds	r5, #1
 80081e6:	4313      	orrs	r3, r2
 80081e8:	6023      	str	r3, [r4, #0]
 80081ea:	7829      	ldrb	r1, [r5, #0]
 80081ec:	2206      	movs	r2, #6
 80081ee:	4828      	ldr	r0, [pc, #160]	; (8008290 <_svfiprintf_r+0x1f4>)
 80081f0:	1c6e      	adds	r6, r5, #1
 80081f2:	7621      	strb	r1, [r4, #24]
 80081f4:	f7fe fba5 	bl	8006942 <memchr>
 80081f8:	2800      	cmp	r0, #0
 80081fa:	d03c      	beq.n	8008276 <_svfiprintf_r+0x1da>
 80081fc:	4b25      	ldr	r3, [pc, #148]	; (8008294 <_svfiprintf_r+0x1f8>)
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d125      	bne.n	800824e <_svfiprintf_r+0x1b2>
 8008202:	2207      	movs	r2, #7
 8008204:	9b07      	ldr	r3, [sp, #28]
 8008206:	3307      	adds	r3, #7
 8008208:	4393      	bics	r3, r2
 800820a:	3308      	adds	r3, #8
 800820c:	9307      	str	r3, [sp, #28]
 800820e:	6963      	ldr	r3, [r4, #20]
 8008210:	9a04      	ldr	r2, [sp, #16]
 8008212:	189b      	adds	r3, r3, r2
 8008214:	6163      	str	r3, [r4, #20]
 8008216:	e764      	b.n	80080e2 <_svfiprintf_r+0x46>
 8008218:	4343      	muls	r3, r0
 800821a:	0035      	movs	r5, r6
 800821c:	2101      	movs	r1, #1
 800821e:	189b      	adds	r3, r3, r2
 8008220:	e7a6      	b.n	8008170 <_svfiprintf_r+0xd4>
 8008222:	2301      	movs	r3, #1
 8008224:	425b      	negs	r3, r3
 8008226:	e7d0      	b.n	80081ca <_svfiprintf_r+0x12e>
 8008228:	2300      	movs	r3, #0
 800822a:	200a      	movs	r0, #10
 800822c:	001a      	movs	r2, r3
 800822e:	3501      	adds	r5, #1
 8008230:	6063      	str	r3, [r4, #4]
 8008232:	7829      	ldrb	r1, [r5, #0]
 8008234:	1c6e      	adds	r6, r5, #1
 8008236:	3930      	subs	r1, #48	; 0x30
 8008238:	2909      	cmp	r1, #9
 800823a:	d903      	bls.n	8008244 <_svfiprintf_r+0x1a8>
 800823c:	2b00      	cmp	r3, #0
 800823e:	d0c5      	beq.n	80081cc <_svfiprintf_r+0x130>
 8008240:	9209      	str	r2, [sp, #36]	; 0x24
 8008242:	e7c3      	b.n	80081cc <_svfiprintf_r+0x130>
 8008244:	4342      	muls	r2, r0
 8008246:	0035      	movs	r5, r6
 8008248:	2301      	movs	r3, #1
 800824a:	1852      	adds	r2, r2, r1
 800824c:	e7f1      	b.n	8008232 <_svfiprintf_r+0x196>
 800824e:	aa07      	add	r2, sp, #28
 8008250:	9200      	str	r2, [sp, #0]
 8008252:	0021      	movs	r1, r4
 8008254:	003a      	movs	r2, r7
 8008256:	4b10      	ldr	r3, [pc, #64]	; (8008298 <_svfiprintf_r+0x1fc>)
 8008258:	9803      	ldr	r0, [sp, #12]
 800825a:	f7fd fde5 	bl	8005e28 <_printf_float>
 800825e:	9004      	str	r0, [sp, #16]
 8008260:	9b04      	ldr	r3, [sp, #16]
 8008262:	3301      	adds	r3, #1
 8008264:	d1d3      	bne.n	800820e <_svfiprintf_r+0x172>
 8008266:	89bb      	ldrh	r3, [r7, #12]
 8008268:	980d      	ldr	r0, [sp, #52]	; 0x34
 800826a:	065b      	lsls	r3, r3, #25
 800826c:	d400      	bmi.n	8008270 <_svfiprintf_r+0x1d4>
 800826e:	e72c      	b.n	80080ca <_svfiprintf_r+0x2e>
 8008270:	2001      	movs	r0, #1
 8008272:	4240      	negs	r0, r0
 8008274:	e729      	b.n	80080ca <_svfiprintf_r+0x2e>
 8008276:	aa07      	add	r2, sp, #28
 8008278:	9200      	str	r2, [sp, #0]
 800827a:	0021      	movs	r1, r4
 800827c:	003a      	movs	r2, r7
 800827e:	4b06      	ldr	r3, [pc, #24]	; (8008298 <_svfiprintf_r+0x1fc>)
 8008280:	9803      	ldr	r0, [sp, #12]
 8008282:	f7fe f897 	bl	80063b4 <_printf_i>
 8008286:	e7ea      	b.n	800825e <_svfiprintf_r+0x1c2>
 8008288:	08008e9c 	.word	0x08008e9c
 800828c:	08008ea2 	.word	0x08008ea2
 8008290:	08008ea6 	.word	0x08008ea6
 8008294:	08005e29 	.word	0x08005e29
 8008298:	08007fd9 	.word	0x08007fd9

0800829c <__sflush_r>:
 800829c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800829e:	898b      	ldrh	r3, [r1, #12]
 80082a0:	0005      	movs	r5, r0
 80082a2:	000c      	movs	r4, r1
 80082a4:	071a      	lsls	r2, r3, #28
 80082a6:	d45c      	bmi.n	8008362 <__sflush_r+0xc6>
 80082a8:	684a      	ldr	r2, [r1, #4]
 80082aa:	2a00      	cmp	r2, #0
 80082ac:	dc04      	bgt.n	80082b8 <__sflush_r+0x1c>
 80082ae:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80082b0:	2a00      	cmp	r2, #0
 80082b2:	dc01      	bgt.n	80082b8 <__sflush_r+0x1c>
 80082b4:	2000      	movs	r0, #0
 80082b6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80082b8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80082ba:	2f00      	cmp	r7, #0
 80082bc:	d0fa      	beq.n	80082b4 <__sflush_r+0x18>
 80082be:	2200      	movs	r2, #0
 80082c0:	2080      	movs	r0, #128	; 0x80
 80082c2:	682e      	ldr	r6, [r5, #0]
 80082c4:	602a      	str	r2, [r5, #0]
 80082c6:	001a      	movs	r2, r3
 80082c8:	0140      	lsls	r0, r0, #5
 80082ca:	6a21      	ldr	r1, [r4, #32]
 80082cc:	4002      	ands	r2, r0
 80082ce:	4203      	tst	r3, r0
 80082d0:	d034      	beq.n	800833c <__sflush_r+0xa0>
 80082d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80082d4:	89a3      	ldrh	r3, [r4, #12]
 80082d6:	075b      	lsls	r3, r3, #29
 80082d8:	d506      	bpl.n	80082e8 <__sflush_r+0x4c>
 80082da:	6863      	ldr	r3, [r4, #4]
 80082dc:	1ac0      	subs	r0, r0, r3
 80082de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d001      	beq.n	80082e8 <__sflush_r+0x4c>
 80082e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80082e6:	1ac0      	subs	r0, r0, r3
 80082e8:	0002      	movs	r2, r0
 80082ea:	2300      	movs	r3, #0
 80082ec:	0028      	movs	r0, r5
 80082ee:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80082f0:	6a21      	ldr	r1, [r4, #32]
 80082f2:	47b8      	blx	r7
 80082f4:	89a2      	ldrh	r2, [r4, #12]
 80082f6:	1c43      	adds	r3, r0, #1
 80082f8:	d106      	bne.n	8008308 <__sflush_r+0x6c>
 80082fa:	6829      	ldr	r1, [r5, #0]
 80082fc:	291d      	cmp	r1, #29
 80082fe:	d82c      	bhi.n	800835a <__sflush_r+0xbe>
 8008300:	4b2a      	ldr	r3, [pc, #168]	; (80083ac <__sflush_r+0x110>)
 8008302:	410b      	asrs	r3, r1
 8008304:	07db      	lsls	r3, r3, #31
 8008306:	d428      	bmi.n	800835a <__sflush_r+0xbe>
 8008308:	2300      	movs	r3, #0
 800830a:	6063      	str	r3, [r4, #4]
 800830c:	6923      	ldr	r3, [r4, #16]
 800830e:	6023      	str	r3, [r4, #0]
 8008310:	04d2      	lsls	r2, r2, #19
 8008312:	d505      	bpl.n	8008320 <__sflush_r+0x84>
 8008314:	1c43      	adds	r3, r0, #1
 8008316:	d102      	bne.n	800831e <__sflush_r+0x82>
 8008318:	682b      	ldr	r3, [r5, #0]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d100      	bne.n	8008320 <__sflush_r+0x84>
 800831e:	6560      	str	r0, [r4, #84]	; 0x54
 8008320:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008322:	602e      	str	r6, [r5, #0]
 8008324:	2900      	cmp	r1, #0
 8008326:	d0c5      	beq.n	80082b4 <__sflush_r+0x18>
 8008328:	0023      	movs	r3, r4
 800832a:	3344      	adds	r3, #68	; 0x44
 800832c:	4299      	cmp	r1, r3
 800832e:	d002      	beq.n	8008336 <__sflush_r+0x9a>
 8008330:	0028      	movs	r0, r5
 8008332:	f7ff f9af 	bl	8007694 <_free_r>
 8008336:	2000      	movs	r0, #0
 8008338:	6360      	str	r0, [r4, #52]	; 0x34
 800833a:	e7bc      	b.n	80082b6 <__sflush_r+0x1a>
 800833c:	2301      	movs	r3, #1
 800833e:	0028      	movs	r0, r5
 8008340:	47b8      	blx	r7
 8008342:	1c43      	adds	r3, r0, #1
 8008344:	d1c6      	bne.n	80082d4 <__sflush_r+0x38>
 8008346:	682b      	ldr	r3, [r5, #0]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d0c3      	beq.n	80082d4 <__sflush_r+0x38>
 800834c:	2b1d      	cmp	r3, #29
 800834e:	d001      	beq.n	8008354 <__sflush_r+0xb8>
 8008350:	2b16      	cmp	r3, #22
 8008352:	d101      	bne.n	8008358 <__sflush_r+0xbc>
 8008354:	602e      	str	r6, [r5, #0]
 8008356:	e7ad      	b.n	80082b4 <__sflush_r+0x18>
 8008358:	89a2      	ldrh	r2, [r4, #12]
 800835a:	2340      	movs	r3, #64	; 0x40
 800835c:	4313      	orrs	r3, r2
 800835e:	81a3      	strh	r3, [r4, #12]
 8008360:	e7a9      	b.n	80082b6 <__sflush_r+0x1a>
 8008362:	690e      	ldr	r6, [r1, #16]
 8008364:	2e00      	cmp	r6, #0
 8008366:	d0a5      	beq.n	80082b4 <__sflush_r+0x18>
 8008368:	680f      	ldr	r7, [r1, #0]
 800836a:	600e      	str	r6, [r1, #0]
 800836c:	1bba      	subs	r2, r7, r6
 800836e:	9201      	str	r2, [sp, #4]
 8008370:	2200      	movs	r2, #0
 8008372:	079b      	lsls	r3, r3, #30
 8008374:	d100      	bne.n	8008378 <__sflush_r+0xdc>
 8008376:	694a      	ldr	r2, [r1, #20]
 8008378:	60a2      	str	r2, [r4, #8]
 800837a:	9b01      	ldr	r3, [sp, #4]
 800837c:	2b00      	cmp	r3, #0
 800837e:	dd99      	ble.n	80082b4 <__sflush_r+0x18>
 8008380:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008382:	0032      	movs	r2, r6
 8008384:	001f      	movs	r7, r3
 8008386:	0028      	movs	r0, r5
 8008388:	9b01      	ldr	r3, [sp, #4]
 800838a:	6a21      	ldr	r1, [r4, #32]
 800838c:	47b8      	blx	r7
 800838e:	2800      	cmp	r0, #0
 8008390:	dc06      	bgt.n	80083a0 <__sflush_r+0x104>
 8008392:	2340      	movs	r3, #64	; 0x40
 8008394:	2001      	movs	r0, #1
 8008396:	89a2      	ldrh	r2, [r4, #12]
 8008398:	4240      	negs	r0, r0
 800839a:	4313      	orrs	r3, r2
 800839c:	81a3      	strh	r3, [r4, #12]
 800839e:	e78a      	b.n	80082b6 <__sflush_r+0x1a>
 80083a0:	9b01      	ldr	r3, [sp, #4]
 80083a2:	1836      	adds	r6, r6, r0
 80083a4:	1a1b      	subs	r3, r3, r0
 80083a6:	9301      	str	r3, [sp, #4]
 80083a8:	e7e7      	b.n	800837a <__sflush_r+0xde>
 80083aa:	46c0      	nop			; (mov r8, r8)
 80083ac:	dfbffffe 	.word	0xdfbffffe

080083b0 <_fflush_r>:
 80083b0:	690b      	ldr	r3, [r1, #16]
 80083b2:	b570      	push	{r4, r5, r6, lr}
 80083b4:	0005      	movs	r5, r0
 80083b6:	000c      	movs	r4, r1
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d102      	bne.n	80083c2 <_fflush_r+0x12>
 80083bc:	2500      	movs	r5, #0
 80083be:	0028      	movs	r0, r5
 80083c0:	bd70      	pop	{r4, r5, r6, pc}
 80083c2:	2800      	cmp	r0, #0
 80083c4:	d004      	beq.n	80083d0 <_fflush_r+0x20>
 80083c6:	6a03      	ldr	r3, [r0, #32]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d101      	bne.n	80083d0 <_fflush_r+0x20>
 80083cc:	f7fe f992 	bl	80066f4 <__sinit>
 80083d0:	220c      	movs	r2, #12
 80083d2:	5ea3      	ldrsh	r3, [r4, r2]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d0f1      	beq.n	80083bc <_fflush_r+0xc>
 80083d8:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80083da:	07d2      	lsls	r2, r2, #31
 80083dc:	d404      	bmi.n	80083e8 <_fflush_r+0x38>
 80083de:	059b      	lsls	r3, r3, #22
 80083e0:	d402      	bmi.n	80083e8 <_fflush_r+0x38>
 80083e2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80083e4:	f7fe faab 	bl	800693e <__retarget_lock_acquire_recursive>
 80083e8:	0028      	movs	r0, r5
 80083ea:	0021      	movs	r1, r4
 80083ec:	f7ff ff56 	bl	800829c <__sflush_r>
 80083f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80083f2:	0005      	movs	r5, r0
 80083f4:	07db      	lsls	r3, r3, #31
 80083f6:	d4e2      	bmi.n	80083be <_fflush_r+0xe>
 80083f8:	89a3      	ldrh	r3, [r4, #12]
 80083fa:	059b      	lsls	r3, r3, #22
 80083fc:	d4df      	bmi.n	80083be <_fflush_r+0xe>
 80083fe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008400:	f7fe fa9e 	bl	8006940 <__retarget_lock_release_recursive>
 8008404:	e7db      	b.n	80083be <_fflush_r+0xe>

08008406 <memmove>:
 8008406:	b510      	push	{r4, lr}
 8008408:	4288      	cmp	r0, r1
 800840a:	d902      	bls.n	8008412 <memmove+0xc>
 800840c:	188b      	adds	r3, r1, r2
 800840e:	4298      	cmp	r0, r3
 8008410:	d303      	bcc.n	800841a <memmove+0x14>
 8008412:	2300      	movs	r3, #0
 8008414:	e007      	b.n	8008426 <memmove+0x20>
 8008416:	5c8b      	ldrb	r3, [r1, r2]
 8008418:	5483      	strb	r3, [r0, r2]
 800841a:	3a01      	subs	r2, #1
 800841c:	d2fb      	bcs.n	8008416 <memmove+0x10>
 800841e:	bd10      	pop	{r4, pc}
 8008420:	5ccc      	ldrb	r4, [r1, r3]
 8008422:	54c4      	strb	r4, [r0, r3]
 8008424:	3301      	adds	r3, #1
 8008426:	429a      	cmp	r2, r3
 8008428:	d1fa      	bne.n	8008420 <memmove+0x1a>
 800842a:	e7f8      	b.n	800841e <memmove+0x18>

0800842c <_sbrk_r>:
 800842c:	2300      	movs	r3, #0
 800842e:	b570      	push	{r4, r5, r6, lr}
 8008430:	4d06      	ldr	r5, [pc, #24]	; (800844c <_sbrk_r+0x20>)
 8008432:	0004      	movs	r4, r0
 8008434:	0008      	movs	r0, r1
 8008436:	602b      	str	r3, [r5, #0]
 8008438:	f7fb fed4 	bl	80041e4 <_sbrk>
 800843c:	1c43      	adds	r3, r0, #1
 800843e:	d103      	bne.n	8008448 <_sbrk_r+0x1c>
 8008440:	682b      	ldr	r3, [r5, #0]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d000      	beq.n	8008448 <_sbrk_r+0x1c>
 8008446:	6023      	str	r3, [r4, #0]
 8008448:	bd70      	pop	{r4, r5, r6, pc}
 800844a:	46c0      	nop			; (mov r8, r8)
 800844c:	20000638 	.word	0x20000638

08008450 <memcpy>:
 8008450:	2300      	movs	r3, #0
 8008452:	b510      	push	{r4, lr}
 8008454:	429a      	cmp	r2, r3
 8008456:	d100      	bne.n	800845a <memcpy+0xa>
 8008458:	bd10      	pop	{r4, pc}
 800845a:	5ccc      	ldrb	r4, [r1, r3]
 800845c:	54c4      	strb	r4, [r0, r3]
 800845e:	3301      	adds	r3, #1
 8008460:	e7f8      	b.n	8008454 <memcpy+0x4>
	...

08008464 <__assert_func>:
 8008464:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8008466:	0014      	movs	r4, r2
 8008468:	001a      	movs	r2, r3
 800846a:	4b09      	ldr	r3, [pc, #36]	; (8008490 <__assert_func+0x2c>)
 800846c:	0005      	movs	r5, r0
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	000e      	movs	r6, r1
 8008472:	68d8      	ldr	r0, [r3, #12]
 8008474:	4b07      	ldr	r3, [pc, #28]	; (8008494 <__assert_func+0x30>)
 8008476:	2c00      	cmp	r4, #0
 8008478:	d101      	bne.n	800847e <__assert_func+0x1a>
 800847a:	4b07      	ldr	r3, [pc, #28]	; (8008498 <__assert_func+0x34>)
 800847c:	001c      	movs	r4, r3
 800847e:	4907      	ldr	r1, [pc, #28]	; (800849c <__assert_func+0x38>)
 8008480:	9301      	str	r3, [sp, #4]
 8008482:	9402      	str	r4, [sp, #8]
 8008484:	002b      	movs	r3, r5
 8008486:	9600      	str	r6, [sp, #0]
 8008488:	f000 f886 	bl	8008598 <fiprintf>
 800848c:	f000 f894 	bl	80085b8 <abort>
 8008490:	200000f0 	.word	0x200000f0
 8008494:	08008eb7 	.word	0x08008eb7
 8008498:	08008ef2 	.word	0x08008ef2
 800849c:	08008ec4 	.word	0x08008ec4

080084a0 <_calloc_r>:
 80084a0:	b570      	push	{r4, r5, r6, lr}
 80084a2:	0c0b      	lsrs	r3, r1, #16
 80084a4:	0c15      	lsrs	r5, r2, #16
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d11e      	bne.n	80084e8 <_calloc_r+0x48>
 80084aa:	2d00      	cmp	r5, #0
 80084ac:	d10c      	bne.n	80084c8 <_calloc_r+0x28>
 80084ae:	b289      	uxth	r1, r1
 80084b0:	b294      	uxth	r4, r2
 80084b2:	434c      	muls	r4, r1
 80084b4:	0021      	movs	r1, r4
 80084b6:	f7ff f963 	bl	8007780 <_malloc_r>
 80084ba:	1e05      	subs	r5, r0, #0
 80084bc:	d01b      	beq.n	80084f6 <_calloc_r+0x56>
 80084be:	0022      	movs	r2, r4
 80084c0:	2100      	movs	r1, #0
 80084c2:	f7fe f9b7 	bl	8006834 <memset>
 80084c6:	e016      	b.n	80084f6 <_calloc_r+0x56>
 80084c8:	1c2b      	adds	r3, r5, #0
 80084ca:	1c0c      	adds	r4, r1, #0
 80084cc:	b289      	uxth	r1, r1
 80084ce:	b292      	uxth	r2, r2
 80084d0:	434a      	muls	r2, r1
 80084d2:	b2a1      	uxth	r1, r4
 80084d4:	b29c      	uxth	r4, r3
 80084d6:	434c      	muls	r4, r1
 80084d8:	0c13      	lsrs	r3, r2, #16
 80084da:	18e4      	adds	r4, r4, r3
 80084dc:	0c23      	lsrs	r3, r4, #16
 80084de:	d107      	bne.n	80084f0 <_calloc_r+0x50>
 80084e0:	0424      	lsls	r4, r4, #16
 80084e2:	b292      	uxth	r2, r2
 80084e4:	4314      	orrs	r4, r2
 80084e6:	e7e5      	b.n	80084b4 <_calloc_r+0x14>
 80084e8:	2d00      	cmp	r5, #0
 80084ea:	d101      	bne.n	80084f0 <_calloc_r+0x50>
 80084ec:	1c14      	adds	r4, r2, #0
 80084ee:	e7ed      	b.n	80084cc <_calloc_r+0x2c>
 80084f0:	230c      	movs	r3, #12
 80084f2:	2500      	movs	r5, #0
 80084f4:	6003      	str	r3, [r0, #0]
 80084f6:	0028      	movs	r0, r5
 80084f8:	bd70      	pop	{r4, r5, r6, pc}

080084fa <__ascii_mbtowc>:
 80084fa:	b082      	sub	sp, #8
 80084fc:	2900      	cmp	r1, #0
 80084fe:	d100      	bne.n	8008502 <__ascii_mbtowc+0x8>
 8008500:	a901      	add	r1, sp, #4
 8008502:	1e10      	subs	r0, r2, #0
 8008504:	d006      	beq.n	8008514 <__ascii_mbtowc+0x1a>
 8008506:	2b00      	cmp	r3, #0
 8008508:	d006      	beq.n	8008518 <__ascii_mbtowc+0x1e>
 800850a:	7813      	ldrb	r3, [r2, #0]
 800850c:	600b      	str	r3, [r1, #0]
 800850e:	7810      	ldrb	r0, [r2, #0]
 8008510:	1e43      	subs	r3, r0, #1
 8008512:	4198      	sbcs	r0, r3
 8008514:	b002      	add	sp, #8
 8008516:	4770      	bx	lr
 8008518:	2002      	movs	r0, #2
 800851a:	4240      	negs	r0, r0
 800851c:	e7fa      	b.n	8008514 <__ascii_mbtowc+0x1a>

0800851e <_realloc_r>:
 800851e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008520:	0007      	movs	r7, r0
 8008522:	000e      	movs	r6, r1
 8008524:	0014      	movs	r4, r2
 8008526:	2900      	cmp	r1, #0
 8008528:	d105      	bne.n	8008536 <_realloc_r+0x18>
 800852a:	0011      	movs	r1, r2
 800852c:	f7ff f928 	bl	8007780 <_malloc_r>
 8008530:	0005      	movs	r5, r0
 8008532:	0028      	movs	r0, r5
 8008534:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008536:	2a00      	cmp	r2, #0
 8008538:	d103      	bne.n	8008542 <_realloc_r+0x24>
 800853a:	f7ff f8ab 	bl	8007694 <_free_r>
 800853e:	0025      	movs	r5, r4
 8008540:	e7f7      	b.n	8008532 <_realloc_r+0x14>
 8008542:	f000 f840 	bl	80085c6 <_malloc_usable_size_r>
 8008546:	9001      	str	r0, [sp, #4]
 8008548:	4284      	cmp	r4, r0
 800854a:	d803      	bhi.n	8008554 <_realloc_r+0x36>
 800854c:	0035      	movs	r5, r6
 800854e:	0843      	lsrs	r3, r0, #1
 8008550:	42a3      	cmp	r3, r4
 8008552:	d3ee      	bcc.n	8008532 <_realloc_r+0x14>
 8008554:	0021      	movs	r1, r4
 8008556:	0038      	movs	r0, r7
 8008558:	f7ff f912 	bl	8007780 <_malloc_r>
 800855c:	1e05      	subs	r5, r0, #0
 800855e:	d0e8      	beq.n	8008532 <_realloc_r+0x14>
 8008560:	9b01      	ldr	r3, [sp, #4]
 8008562:	0022      	movs	r2, r4
 8008564:	429c      	cmp	r4, r3
 8008566:	d900      	bls.n	800856a <_realloc_r+0x4c>
 8008568:	001a      	movs	r2, r3
 800856a:	0031      	movs	r1, r6
 800856c:	0028      	movs	r0, r5
 800856e:	f7ff ff6f 	bl	8008450 <memcpy>
 8008572:	0031      	movs	r1, r6
 8008574:	0038      	movs	r0, r7
 8008576:	f7ff f88d 	bl	8007694 <_free_r>
 800857a:	e7da      	b.n	8008532 <_realloc_r+0x14>

0800857c <__ascii_wctomb>:
 800857c:	0003      	movs	r3, r0
 800857e:	1e08      	subs	r0, r1, #0
 8008580:	d005      	beq.n	800858e <__ascii_wctomb+0x12>
 8008582:	2aff      	cmp	r2, #255	; 0xff
 8008584:	d904      	bls.n	8008590 <__ascii_wctomb+0x14>
 8008586:	228a      	movs	r2, #138	; 0x8a
 8008588:	2001      	movs	r0, #1
 800858a:	601a      	str	r2, [r3, #0]
 800858c:	4240      	negs	r0, r0
 800858e:	4770      	bx	lr
 8008590:	2001      	movs	r0, #1
 8008592:	700a      	strb	r2, [r1, #0]
 8008594:	e7fb      	b.n	800858e <__ascii_wctomb+0x12>
	...

08008598 <fiprintf>:
 8008598:	b40e      	push	{r1, r2, r3}
 800859a:	b517      	push	{r0, r1, r2, r4, lr}
 800859c:	4c05      	ldr	r4, [pc, #20]	; (80085b4 <fiprintf+0x1c>)
 800859e:	ab05      	add	r3, sp, #20
 80085a0:	cb04      	ldmia	r3!, {r2}
 80085a2:	0001      	movs	r1, r0
 80085a4:	6820      	ldr	r0, [r4, #0]
 80085a6:	9301      	str	r3, [sp, #4]
 80085a8:	f000 f83c 	bl	8008624 <_vfiprintf_r>
 80085ac:	bc1e      	pop	{r1, r2, r3, r4}
 80085ae:	bc08      	pop	{r3}
 80085b0:	b003      	add	sp, #12
 80085b2:	4718      	bx	r3
 80085b4:	200000f0 	.word	0x200000f0

080085b8 <abort>:
 80085b8:	2006      	movs	r0, #6
 80085ba:	b510      	push	{r4, lr}
 80085bc:	f000 fa1e 	bl	80089fc <raise>
 80085c0:	2001      	movs	r0, #1
 80085c2:	f7fb fd9d 	bl	8004100 <_exit>

080085c6 <_malloc_usable_size_r>:
 80085c6:	1f0b      	subs	r3, r1, #4
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	1f18      	subs	r0, r3, #4
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	da01      	bge.n	80085d4 <_malloc_usable_size_r+0xe>
 80085d0:	580b      	ldr	r3, [r1, r0]
 80085d2:	18c0      	adds	r0, r0, r3
 80085d4:	4770      	bx	lr

080085d6 <__sfputc_r>:
 80085d6:	6893      	ldr	r3, [r2, #8]
 80085d8:	b510      	push	{r4, lr}
 80085da:	3b01      	subs	r3, #1
 80085dc:	6093      	str	r3, [r2, #8]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	da04      	bge.n	80085ec <__sfputc_r+0x16>
 80085e2:	6994      	ldr	r4, [r2, #24]
 80085e4:	42a3      	cmp	r3, r4
 80085e6:	db07      	blt.n	80085f8 <__sfputc_r+0x22>
 80085e8:	290a      	cmp	r1, #10
 80085ea:	d005      	beq.n	80085f8 <__sfputc_r+0x22>
 80085ec:	6813      	ldr	r3, [r2, #0]
 80085ee:	1c58      	adds	r0, r3, #1
 80085f0:	6010      	str	r0, [r2, #0]
 80085f2:	7019      	strb	r1, [r3, #0]
 80085f4:	0008      	movs	r0, r1
 80085f6:	bd10      	pop	{r4, pc}
 80085f8:	f000 f930 	bl	800885c <__swbuf_r>
 80085fc:	0001      	movs	r1, r0
 80085fe:	e7f9      	b.n	80085f4 <__sfputc_r+0x1e>

08008600 <__sfputs_r>:
 8008600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008602:	0006      	movs	r6, r0
 8008604:	000f      	movs	r7, r1
 8008606:	0014      	movs	r4, r2
 8008608:	18d5      	adds	r5, r2, r3
 800860a:	42ac      	cmp	r4, r5
 800860c:	d101      	bne.n	8008612 <__sfputs_r+0x12>
 800860e:	2000      	movs	r0, #0
 8008610:	e007      	b.n	8008622 <__sfputs_r+0x22>
 8008612:	7821      	ldrb	r1, [r4, #0]
 8008614:	003a      	movs	r2, r7
 8008616:	0030      	movs	r0, r6
 8008618:	f7ff ffdd 	bl	80085d6 <__sfputc_r>
 800861c:	3401      	adds	r4, #1
 800861e:	1c43      	adds	r3, r0, #1
 8008620:	d1f3      	bne.n	800860a <__sfputs_r+0xa>
 8008622:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008624 <_vfiprintf_r>:
 8008624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008626:	b0a1      	sub	sp, #132	; 0x84
 8008628:	000f      	movs	r7, r1
 800862a:	0015      	movs	r5, r2
 800862c:	001e      	movs	r6, r3
 800862e:	9003      	str	r0, [sp, #12]
 8008630:	2800      	cmp	r0, #0
 8008632:	d004      	beq.n	800863e <_vfiprintf_r+0x1a>
 8008634:	6a03      	ldr	r3, [r0, #32]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d101      	bne.n	800863e <_vfiprintf_r+0x1a>
 800863a:	f7fe f85b 	bl	80066f4 <__sinit>
 800863e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008640:	07db      	lsls	r3, r3, #31
 8008642:	d405      	bmi.n	8008650 <_vfiprintf_r+0x2c>
 8008644:	89bb      	ldrh	r3, [r7, #12]
 8008646:	059b      	lsls	r3, r3, #22
 8008648:	d402      	bmi.n	8008650 <_vfiprintf_r+0x2c>
 800864a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800864c:	f7fe f977 	bl	800693e <__retarget_lock_acquire_recursive>
 8008650:	89bb      	ldrh	r3, [r7, #12]
 8008652:	071b      	lsls	r3, r3, #28
 8008654:	d502      	bpl.n	800865c <_vfiprintf_r+0x38>
 8008656:	693b      	ldr	r3, [r7, #16]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d113      	bne.n	8008684 <_vfiprintf_r+0x60>
 800865c:	0039      	movs	r1, r7
 800865e:	9803      	ldr	r0, [sp, #12]
 8008660:	f000 f93e 	bl	80088e0 <__swsetup_r>
 8008664:	2800      	cmp	r0, #0
 8008666:	d00d      	beq.n	8008684 <_vfiprintf_r+0x60>
 8008668:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800866a:	07db      	lsls	r3, r3, #31
 800866c:	d503      	bpl.n	8008676 <_vfiprintf_r+0x52>
 800866e:	2001      	movs	r0, #1
 8008670:	4240      	negs	r0, r0
 8008672:	b021      	add	sp, #132	; 0x84
 8008674:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008676:	89bb      	ldrh	r3, [r7, #12]
 8008678:	059b      	lsls	r3, r3, #22
 800867a:	d4f8      	bmi.n	800866e <_vfiprintf_r+0x4a>
 800867c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800867e:	f7fe f95f 	bl	8006940 <__retarget_lock_release_recursive>
 8008682:	e7f4      	b.n	800866e <_vfiprintf_r+0x4a>
 8008684:	2300      	movs	r3, #0
 8008686:	ac08      	add	r4, sp, #32
 8008688:	6163      	str	r3, [r4, #20]
 800868a:	3320      	adds	r3, #32
 800868c:	7663      	strb	r3, [r4, #25]
 800868e:	3310      	adds	r3, #16
 8008690:	76a3      	strb	r3, [r4, #26]
 8008692:	9607      	str	r6, [sp, #28]
 8008694:	002e      	movs	r6, r5
 8008696:	7833      	ldrb	r3, [r6, #0]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d001      	beq.n	80086a0 <_vfiprintf_r+0x7c>
 800869c:	2b25      	cmp	r3, #37	; 0x25
 800869e:	d148      	bne.n	8008732 <_vfiprintf_r+0x10e>
 80086a0:	1b73      	subs	r3, r6, r5
 80086a2:	9305      	str	r3, [sp, #20]
 80086a4:	42ae      	cmp	r6, r5
 80086a6:	d00b      	beq.n	80086c0 <_vfiprintf_r+0x9c>
 80086a8:	002a      	movs	r2, r5
 80086aa:	0039      	movs	r1, r7
 80086ac:	9803      	ldr	r0, [sp, #12]
 80086ae:	f7ff ffa7 	bl	8008600 <__sfputs_r>
 80086b2:	3001      	adds	r0, #1
 80086b4:	d100      	bne.n	80086b8 <_vfiprintf_r+0x94>
 80086b6:	e0af      	b.n	8008818 <_vfiprintf_r+0x1f4>
 80086b8:	6963      	ldr	r3, [r4, #20]
 80086ba:	9a05      	ldr	r2, [sp, #20]
 80086bc:	189b      	adds	r3, r3, r2
 80086be:	6163      	str	r3, [r4, #20]
 80086c0:	7833      	ldrb	r3, [r6, #0]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d100      	bne.n	80086c8 <_vfiprintf_r+0xa4>
 80086c6:	e0a7      	b.n	8008818 <_vfiprintf_r+0x1f4>
 80086c8:	2201      	movs	r2, #1
 80086ca:	2300      	movs	r3, #0
 80086cc:	4252      	negs	r2, r2
 80086ce:	6062      	str	r2, [r4, #4]
 80086d0:	a904      	add	r1, sp, #16
 80086d2:	3254      	adds	r2, #84	; 0x54
 80086d4:	1852      	adds	r2, r2, r1
 80086d6:	1c75      	adds	r5, r6, #1
 80086d8:	6023      	str	r3, [r4, #0]
 80086da:	60e3      	str	r3, [r4, #12]
 80086dc:	60a3      	str	r3, [r4, #8]
 80086de:	7013      	strb	r3, [r2, #0]
 80086e0:	65a3      	str	r3, [r4, #88]	; 0x58
 80086e2:	4b59      	ldr	r3, [pc, #356]	; (8008848 <_vfiprintf_r+0x224>)
 80086e4:	2205      	movs	r2, #5
 80086e6:	0018      	movs	r0, r3
 80086e8:	7829      	ldrb	r1, [r5, #0]
 80086ea:	9305      	str	r3, [sp, #20]
 80086ec:	f7fe f929 	bl	8006942 <memchr>
 80086f0:	1c6e      	adds	r6, r5, #1
 80086f2:	2800      	cmp	r0, #0
 80086f4:	d11f      	bne.n	8008736 <_vfiprintf_r+0x112>
 80086f6:	6822      	ldr	r2, [r4, #0]
 80086f8:	06d3      	lsls	r3, r2, #27
 80086fa:	d504      	bpl.n	8008706 <_vfiprintf_r+0xe2>
 80086fc:	2353      	movs	r3, #83	; 0x53
 80086fe:	a904      	add	r1, sp, #16
 8008700:	185b      	adds	r3, r3, r1
 8008702:	2120      	movs	r1, #32
 8008704:	7019      	strb	r1, [r3, #0]
 8008706:	0713      	lsls	r3, r2, #28
 8008708:	d504      	bpl.n	8008714 <_vfiprintf_r+0xf0>
 800870a:	2353      	movs	r3, #83	; 0x53
 800870c:	a904      	add	r1, sp, #16
 800870e:	185b      	adds	r3, r3, r1
 8008710:	212b      	movs	r1, #43	; 0x2b
 8008712:	7019      	strb	r1, [r3, #0]
 8008714:	782b      	ldrb	r3, [r5, #0]
 8008716:	2b2a      	cmp	r3, #42	; 0x2a
 8008718:	d016      	beq.n	8008748 <_vfiprintf_r+0x124>
 800871a:	002e      	movs	r6, r5
 800871c:	2100      	movs	r1, #0
 800871e:	200a      	movs	r0, #10
 8008720:	68e3      	ldr	r3, [r4, #12]
 8008722:	7832      	ldrb	r2, [r6, #0]
 8008724:	1c75      	adds	r5, r6, #1
 8008726:	3a30      	subs	r2, #48	; 0x30
 8008728:	2a09      	cmp	r2, #9
 800872a:	d94e      	bls.n	80087ca <_vfiprintf_r+0x1a6>
 800872c:	2900      	cmp	r1, #0
 800872e:	d111      	bne.n	8008754 <_vfiprintf_r+0x130>
 8008730:	e017      	b.n	8008762 <_vfiprintf_r+0x13e>
 8008732:	3601      	adds	r6, #1
 8008734:	e7af      	b.n	8008696 <_vfiprintf_r+0x72>
 8008736:	9b05      	ldr	r3, [sp, #20]
 8008738:	6822      	ldr	r2, [r4, #0]
 800873a:	1ac0      	subs	r0, r0, r3
 800873c:	2301      	movs	r3, #1
 800873e:	4083      	lsls	r3, r0
 8008740:	4313      	orrs	r3, r2
 8008742:	0035      	movs	r5, r6
 8008744:	6023      	str	r3, [r4, #0]
 8008746:	e7cc      	b.n	80086e2 <_vfiprintf_r+0xbe>
 8008748:	9b07      	ldr	r3, [sp, #28]
 800874a:	1d19      	adds	r1, r3, #4
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	9107      	str	r1, [sp, #28]
 8008750:	2b00      	cmp	r3, #0
 8008752:	db01      	blt.n	8008758 <_vfiprintf_r+0x134>
 8008754:	930b      	str	r3, [sp, #44]	; 0x2c
 8008756:	e004      	b.n	8008762 <_vfiprintf_r+0x13e>
 8008758:	425b      	negs	r3, r3
 800875a:	60e3      	str	r3, [r4, #12]
 800875c:	2302      	movs	r3, #2
 800875e:	4313      	orrs	r3, r2
 8008760:	6023      	str	r3, [r4, #0]
 8008762:	7833      	ldrb	r3, [r6, #0]
 8008764:	2b2e      	cmp	r3, #46	; 0x2e
 8008766:	d10a      	bne.n	800877e <_vfiprintf_r+0x15a>
 8008768:	7873      	ldrb	r3, [r6, #1]
 800876a:	2b2a      	cmp	r3, #42	; 0x2a
 800876c:	d135      	bne.n	80087da <_vfiprintf_r+0x1b6>
 800876e:	9b07      	ldr	r3, [sp, #28]
 8008770:	3602      	adds	r6, #2
 8008772:	1d1a      	adds	r2, r3, #4
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	9207      	str	r2, [sp, #28]
 8008778:	2b00      	cmp	r3, #0
 800877a:	db2b      	blt.n	80087d4 <_vfiprintf_r+0x1b0>
 800877c:	9309      	str	r3, [sp, #36]	; 0x24
 800877e:	4d33      	ldr	r5, [pc, #204]	; (800884c <_vfiprintf_r+0x228>)
 8008780:	2203      	movs	r2, #3
 8008782:	0028      	movs	r0, r5
 8008784:	7831      	ldrb	r1, [r6, #0]
 8008786:	f7fe f8dc 	bl	8006942 <memchr>
 800878a:	2800      	cmp	r0, #0
 800878c:	d006      	beq.n	800879c <_vfiprintf_r+0x178>
 800878e:	2340      	movs	r3, #64	; 0x40
 8008790:	1b40      	subs	r0, r0, r5
 8008792:	4083      	lsls	r3, r0
 8008794:	6822      	ldr	r2, [r4, #0]
 8008796:	3601      	adds	r6, #1
 8008798:	4313      	orrs	r3, r2
 800879a:	6023      	str	r3, [r4, #0]
 800879c:	7831      	ldrb	r1, [r6, #0]
 800879e:	2206      	movs	r2, #6
 80087a0:	482b      	ldr	r0, [pc, #172]	; (8008850 <_vfiprintf_r+0x22c>)
 80087a2:	1c75      	adds	r5, r6, #1
 80087a4:	7621      	strb	r1, [r4, #24]
 80087a6:	f7fe f8cc 	bl	8006942 <memchr>
 80087aa:	2800      	cmp	r0, #0
 80087ac:	d043      	beq.n	8008836 <_vfiprintf_r+0x212>
 80087ae:	4b29      	ldr	r3, [pc, #164]	; (8008854 <_vfiprintf_r+0x230>)
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d125      	bne.n	8008800 <_vfiprintf_r+0x1dc>
 80087b4:	2207      	movs	r2, #7
 80087b6:	9b07      	ldr	r3, [sp, #28]
 80087b8:	3307      	adds	r3, #7
 80087ba:	4393      	bics	r3, r2
 80087bc:	3308      	adds	r3, #8
 80087be:	9307      	str	r3, [sp, #28]
 80087c0:	6963      	ldr	r3, [r4, #20]
 80087c2:	9a04      	ldr	r2, [sp, #16]
 80087c4:	189b      	adds	r3, r3, r2
 80087c6:	6163      	str	r3, [r4, #20]
 80087c8:	e764      	b.n	8008694 <_vfiprintf_r+0x70>
 80087ca:	4343      	muls	r3, r0
 80087cc:	002e      	movs	r6, r5
 80087ce:	2101      	movs	r1, #1
 80087d0:	189b      	adds	r3, r3, r2
 80087d2:	e7a6      	b.n	8008722 <_vfiprintf_r+0xfe>
 80087d4:	2301      	movs	r3, #1
 80087d6:	425b      	negs	r3, r3
 80087d8:	e7d0      	b.n	800877c <_vfiprintf_r+0x158>
 80087da:	2300      	movs	r3, #0
 80087dc:	200a      	movs	r0, #10
 80087de:	001a      	movs	r2, r3
 80087e0:	3601      	adds	r6, #1
 80087e2:	6063      	str	r3, [r4, #4]
 80087e4:	7831      	ldrb	r1, [r6, #0]
 80087e6:	1c75      	adds	r5, r6, #1
 80087e8:	3930      	subs	r1, #48	; 0x30
 80087ea:	2909      	cmp	r1, #9
 80087ec:	d903      	bls.n	80087f6 <_vfiprintf_r+0x1d2>
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d0c5      	beq.n	800877e <_vfiprintf_r+0x15a>
 80087f2:	9209      	str	r2, [sp, #36]	; 0x24
 80087f4:	e7c3      	b.n	800877e <_vfiprintf_r+0x15a>
 80087f6:	4342      	muls	r2, r0
 80087f8:	002e      	movs	r6, r5
 80087fa:	2301      	movs	r3, #1
 80087fc:	1852      	adds	r2, r2, r1
 80087fe:	e7f1      	b.n	80087e4 <_vfiprintf_r+0x1c0>
 8008800:	aa07      	add	r2, sp, #28
 8008802:	9200      	str	r2, [sp, #0]
 8008804:	0021      	movs	r1, r4
 8008806:	003a      	movs	r2, r7
 8008808:	4b13      	ldr	r3, [pc, #76]	; (8008858 <_vfiprintf_r+0x234>)
 800880a:	9803      	ldr	r0, [sp, #12]
 800880c:	f7fd fb0c 	bl	8005e28 <_printf_float>
 8008810:	9004      	str	r0, [sp, #16]
 8008812:	9b04      	ldr	r3, [sp, #16]
 8008814:	3301      	adds	r3, #1
 8008816:	d1d3      	bne.n	80087c0 <_vfiprintf_r+0x19c>
 8008818:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800881a:	07db      	lsls	r3, r3, #31
 800881c:	d405      	bmi.n	800882a <_vfiprintf_r+0x206>
 800881e:	89bb      	ldrh	r3, [r7, #12]
 8008820:	059b      	lsls	r3, r3, #22
 8008822:	d402      	bmi.n	800882a <_vfiprintf_r+0x206>
 8008824:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008826:	f7fe f88b 	bl	8006940 <__retarget_lock_release_recursive>
 800882a:	89bb      	ldrh	r3, [r7, #12]
 800882c:	065b      	lsls	r3, r3, #25
 800882e:	d500      	bpl.n	8008832 <_vfiprintf_r+0x20e>
 8008830:	e71d      	b.n	800866e <_vfiprintf_r+0x4a>
 8008832:	980d      	ldr	r0, [sp, #52]	; 0x34
 8008834:	e71d      	b.n	8008672 <_vfiprintf_r+0x4e>
 8008836:	aa07      	add	r2, sp, #28
 8008838:	9200      	str	r2, [sp, #0]
 800883a:	0021      	movs	r1, r4
 800883c:	003a      	movs	r2, r7
 800883e:	4b06      	ldr	r3, [pc, #24]	; (8008858 <_vfiprintf_r+0x234>)
 8008840:	9803      	ldr	r0, [sp, #12]
 8008842:	f7fd fdb7 	bl	80063b4 <_printf_i>
 8008846:	e7e3      	b.n	8008810 <_vfiprintf_r+0x1ec>
 8008848:	08008e9c 	.word	0x08008e9c
 800884c:	08008ea2 	.word	0x08008ea2
 8008850:	08008ea6 	.word	0x08008ea6
 8008854:	08005e29 	.word	0x08005e29
 8008858:	08008601 	.word	0x08008601

0800885c <__swbuf_r>:
 800885c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800885e:	0006      	movs	r6, r0
 8008860:	000d      	movs	r5, r1
 8008862:	0014      	movs	r4, r2
 8008864:	2800      	cmp	r0, #0
 8008866:	d004      	beq.n	8008872 <__swbuf_r+0x16>
 8008868:	6a03      	ldr	r3, [r0, #32]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d101      	bne.n	8008872 <__swbuf_r+0x16>
 800886e:	f7fd ff41 	bl	80066f4 <__sinit>
 8008872:	69a3      	ldr	r3, [r4, #24]
 8008874:	60a3      	str	r3, [r4, #8]
 8008876:	89a3      	ldrh	r3, [r4, #12]
 8008878:	071b      	lsls	r3, r3, #28
 800887a:	d528      	bpl.n	80088ce <__swbuf_r+0x72>
 800887c:	6923      	ldr	r3, [r4, #16]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d025      	beq.n	80088ce <__swbuf_r+0x72>
 8008882:	6923      	ldr	r3, [r4, #16]
 8008884:	6820      	ldr	r0, [r4, #0]
 8008886:	b2ef      	uxtb	r7, r5
 8008888:	1ac0      	subs	r0, r0, r3
 800888a:	6963      	ldr	r3, [r4, #20]
 800888c:	b2ed      	uxtb	r5, r5
 800888e:	4283      	cmp	r3, r0
 8008890:	dc05      	bgt.n	800889e <__swbuf_r+0x42>
 8008892:	0021      	movs	r1, r4
 8008894:	0030      	movs	r0, r6
 8008896:	f7ff fd8b 	bl	80083b0 <_fflush_r>
 800889a:	2800      	cmp	r0, #0
 800889c:	d11d      	bne.n	80088da <__swbuf_r+0x7e>
 800889e:	68a3      	ldr	r3, [r4, #8]
 80088a0:	3001      	adds	r0, #1
 80088a2:	3b01      	subs	r3, #1
 80088a4:	60a3      	str	r3, [r4, #8]
 80088a6:	6823      	ldr	r3, [r4, #0]
 80088a8:	1c5a      	adds	r2, r3, #1
 80088aa:	6022      	str	r2, [r4, #0]
 80088ac:	701f      	strb	r7, [r3, #0]
 80088ae:	6963      	ldr	r3, [r4, #20]
 80088b0:	4283      	cmp	r3, r0
 80088b2:	d004      	beq.n	80088be <__swbuf_r+0x62>
 80088b4:	89a3      	ldrh	r3, [r4, #12]
 80088b6:	07db      	lsls	r3, r3, #31
 80088b8:	d507      	bpl.n	80088ca <__swbuf_r+0x6e>
 80088ba:	2d0a      	cmp	r5, #10
 80088bc:	d105      	bne.n	80088ca <__swbuf_r+0x6e>
 80088be:	0021      	movs	r1, r4
 80088c0:	0030      	movs	r0, r6
 80088c2:	f7ff fd75 	bl	80083b0 <_fflush_r>
 80088c6:	2800      	cmp	r0, #0
 80088c8:	d107      	bne.n	80088da <__swbuf_r+0x7e>
 80088ca:	0028      	movs	r0, r5
 80088cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088ce:	0021      	movs	r1, r4
 80088d0:	0030      	movs	r0, r6
 80088d2:	f000 f805 	bl	80088e0 <__swsetup_r>
 80088d6:	2800      	cmp	r0, #0
 80088d8:	d0d3      	beq.n	8008882 <__swbuf_r+0x26>
 80088da:	2501      	movs	r5, #1
 80088dc:	426d      	negs	r5, r5
 80088de:	e7f4      	b.n	80088ca <__swbuf_r+0x6e>

080088e0 <__swsetup_r>:
 80088e0:	4b30      	ldr	r3, [pc, #192]	; (80089a4 <__swsetup_r+0xc4>)
 80088e2:	b570      	push	{r4, r5, r6, lr}
 80088e4:	0005      	movs	r5, r0
 80088e6:	6818      	ldr	r0, [r3, #0]
 80088e8:	000c      	movs	r4, r1
 80088ea:	2800      	cmp	r0, #0
 80088ec:	d004      	beq.n	80088f8 <__swsetup_r+0x18>
 80088ee:	6a03      	ldr	r3, [r0, #32]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d101      	bne.n	80088f8 <__swsetup_r+0x18>
 80088f4:	f7fd fefe 	bl	80066f4 <__sinit>
 80088f8:	230c      	movs	r3, #12
 80088fa:	5ee2      	ldrsh	r2, [r4, r3]
 80088fc:	b293      	uxth	r3, r2
 80088fe:	0711      	lsls	r1, r2, #28
 8008900:	d423      	bmi.n	800894a <__swsetup_r+0x6a>
 8008902:	06d9      	lsls	r1, r3, #27
 8008904:	d407      	bmi.n	8008916 <__swsetup_r+0x36>
 8008906:	2309      	movs	r3, #9
 8008908:	2001      	movs	r0, #1
 800890a:	602b      	str	r3, [r5, #0]
 800890c:	3337      	adds	r3, #55	; 0x37
 800890e:	4313      	orrs	r3, r2
 8008910:	81a3      	strh	r3, [r4, #12]
 8008912:	4240      	negs	r0, r0
 8008914:	bd70      	pop	{r4, r5, r6, pc}
 8008916:	075b      	lsls	r3, r3, #29
 8008918:	d513      	bpl.n	8008942 <__swsetup_r+0x62>
 800891a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800891c:	2900      	cmp	r1, #0
 800891e:	d008      	beq.n	8008932 <__swsetup_r+0x52>
 8008920:	0023      	movs	r3, r4
 8008922:	3344      	adds	r3, #68	; 0x44
 8008924:	4299      	cmp	r1, r3
 8008926:	d002      	beq.n	800892e <__swsetup_r+0x4e>
 8008928:	0028      	movs	r0, r5
 800892a:	f7fe feb3 	bl	8007694 <_free_r>
 800892e:	2300      	movs	r3, #0
 8008930:	6363      	str	r3, [r4, #52]	; 0x34
 8008932:	2224      	movs	r2, #36	; 0x24
 8008934:	89a3      	ldrh	r3, [r4, #12]
 8008936:	4393      	bics	r3, r2
 8008938:	81a3      	strh	r3, [r4, #12]
 800893a:	2300      	movs	r3, #0
 800893c:	6063      	str	r3, [r4, #4]
 800893e:	6923      	ldr	r3, [r4, #16]
 8008940:	6023      	str	r3, [r4, #0]
 8008942:	2308      	movs	r3, #8
 8008944:	89a2      	ldrh	r2, [r4, #12]
 8008946:	4313      	orrs	r3, r2
 8008948:	81a3      	strh	r3, [r4, #12]
 800894a:	6923      	ldr	r3, [r4, #16]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d10b      	bne.n	8008968 <__swsetup_r+0x88>
 8008950:	21a0      	movs	r1, #160	; 0xa0
 8008952:	2280      	movs	r2, #128	; 0x80
 8008954:	89a3      	ldrh	r3, [r4, #12]
 8008956:	0089      	lsls	r1, r1, #2
 8008958:	0092      	lsls	r2, r2, #2
 800895a:	400b      	ands	r3, r1
 800895c:	4293      	cmp	r3, r2
 800895e:	d003      	beq.n	8008968 <__swsetup_r+0x88>
 8008960:	0021      	movs	r1, r4
 8008962:	0028      	movs	r0, r5
 8008964:	f000 f892 	bl	8008a8c <__smakebuf_r>
 8008968:	220c      	movs	r2, #12
 800896a:	5ea3      	ldrsh	r3, [r4, r2]
 800896c:	2001      	movs	r0, #1
 800896e:	001a      	movs	r2, r3
 8008970:	b299      	uxth	r1, r3
 8008972:	4002      	ands	r2, r0
 8008974:	4203      	tst	r3, r0
 8008976:	d00f      	beq.n	8008998 <__swsetup_r+0xb8>
 8008978:	2200      	movs	r2, #0
 800897a:	60a2      	str	r2, [r4, #8]
 800897c:	6962      	ldr	r2, [r4, #20]
 800897e:	4252      	negs	r2, r2
 8008980:	61a2      	str	r2, [r4, #24]
 8008982:	2000      	movs	r0, #0
 8008984:	6922      	ldr	r2, [r4, #16]
 8008986:	4282      	cmp	r2, r0
 8008988:	d1c4      	bne.n	8008914 <__swsetup_r+0x34>
 800898a:	0609      	lsls	r1, r1, #24
 800898c:	d5c2      	bpl.n	8008914 <__swsetup_r+0x34>
 800898e:	2240      	movs	r2, #64	; 0x40
 8008990:	4313      	orrs	r3, r2
 8008992:	81a3      	strh	r3, [r4, #12]
 8008994:	3801      	subs	r0, #1
 8008996:	e7bd      	b.n	8008914 <__swsetup_r+0x34>
 8008998:	0788      	lsls	r0, r1, #30
 800899a:	d400      	bmi.n	800899e <__swsetup_r+0xbe>
 800899c:	6962      	ldr	r2, [r4, #20]
 800899e:	60a2      	str	r2, [r4, #8]
 80089a0:	e7ef      	b.n	8008982 <__swsetup_r+0xa2>
 80089a2:	46c0      	nop			; (mov r8, r8)
 80089a4:	200000f0 	.word	0x200000f0

080089a8 <_raise_r>:
 80089a8:	b570      	push	{r4, r5, r6, lr}
 80089aa:	0004      	movs	r4, r0
 80089ac:	000d      	movs	r5, r1
 80089ae:	291f      	cmp	r1, #31
 80089b0:	d904      	bls.n	80089bc <_raise_r+0x14>
 80089b2:	2316      	movs	r3, #22
 80089b4:	6003      	str	r3, [r0, #0]
 80089b6:	2001      	movs	r0, #1
 80089b8:	4240      	negs	r0, r0
 80089ba:	bd70      	pop	{r4, r5, r6, pc}
 80089bc:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d004      	beq.n	80089cc <_raise_r+0x24>
 80089c2:	008a      	lsls	r2, r1, #2
 80089c4:	189b      	adds	r3, r3, r2
 80089c6:	681a      	ldr	r2, [r3, #0]
 80089c8:	2a00      	cmp	r2, #0
 80089ca:	d108      	bne.n	80089de <_raise_r+0x36>
 80089cc:	0020      	movs	r0, r4
 80089ce:	f000 f831 	bl	8008a34 <_getpid_r>
 80089d2:	002a      	movs	r2, r5
 80089d4:	0001      	movs	r1, r0
 80089d6:	0020      	movs	r0, r4
 80089d8:	f000 f81a 	bl	8008a10 <_kill_r>
 80089dc:	e7ed      	b.n	80089ba <_raise_r+0x12>
 80089de:	2000      	movs	r0, #0
 80089e0:	2a01      	cmp	r2, #1
 80089e2:	d0ea      	beq.n	80089ba <_raise_r+0x12>
 80089e4:	1c51      	adds	r1, r2, #1
 80089e6:	d103      	bne.n	80089f0 <_raise_r+0x48>
 80089e8:	2316      	movs	r3, #22
 80089ea:	3001      	adds	r0, #1
 80089ec:	6023      	str	r3, [r4, #0]
 80089ee:	e7e4      	b.n	80089ba <_raise_r+0x12>
 80089f0:	2400      	movs	r4, #0
 80089f2:	0028      	movs	r0, r5
 80089f4:	601c      	str	r4, [r3, #0]
 80089f6:	4790      	blx	r2
 80089f8:	0020      	movs	r0, r4
 80089fa:	e7de      	b.n	80089ba <_raise_r+0x12>

080089fc <raise>:
 80089fc:	b510      	push	{r4, lr}
 80089fe:	4b03      	ldr	r3, [pc, #12]	; (8008a0c <raise+0x10>)
 8008a00:	0001      	movs	r1, r0
 8008a02:	6818      	ldr	r0, [r3, #0]
 8008a04:	f7ff ffd0 	bl	80089a8 <_raise_r>
 8008a08:	bd10      	pop	{r4, pc}
 8008a0a:	46c0      	nop			; (mov r8, r8)
 8008a0c:	200000f0 	.word	0x200000f0

08008a10 <_kill_r>:
 8008a10:	2300      	movs	r3, #0
 8008a12:	b570      	push	{r4, r5, r6, lr}
 8008a14:	4d06      	ldr	r5, [pc, #24]	; (8008a30 <_kill_r+0x20>)
 8008a16:	0004      	movs	r4, r0
 8008a18:	0008      	movs	r0, r1
 8008a1a:	0011      	movs	r1, r2
 8008a1c:	602b      	str	r3, [r5, #0]
 8008a1e:	f7fb fb5f 	bl	80040e0 <_kill>
 8008a22:	1c43      	adds	r3, r0, #1
 8008a24:	d103      	bne.n	8008a2e <_kill_r+0x1e>
 8008a26:	682b      	ldr	r3, [r5, #0]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d000      	beq.n	8008a2e <_kill_r+0x1e>
 8008a2c:	6023      	str	r3, [r4, #0]
 8008a2e:	bd70      	pop	{r4, r5, r6, pc}
 8008a30:	20000638 	.word	0x20000638

08008a34 <_getpid_r>:
 8008a34:	b510      	push	{r4, lr}
 8008a36:	f7fb fb4d 	bl	80040d4 <_getpid>
 8008a3a:	bd10      	pop	{r4, pc}

08008a3c <__swhatbuf_r>:
 8008a3c:	b570      	push	{r4, r5, r6, lr}
 8008a3e:	000e      	movs	r6, r1
 8008a40:	001d      	movs	r5, r3
 8008a42:	230e      	movs	r3, #14
 8008a44:	5ec9      	ldrsh	r1, [r1, r3]
 8008a46:	0014      	movs	r4, r2
 8008a48:	b096      	sub	sp, #88	; 0x58
 8008a4a:	2900      	cmp	r1, #0
 8008a4c:	da0c      	bge.n	8008a68 <__swhatbuf_r+0x2c>
 8008a4e:	89b2      	ldrh	r2, [r6, #12]
 8008a50:	2380      	movs	r3, #128	; 0x80
 8008a52:	0011      	movs	r1, r2
 8008a54:	4019      	ands	r1, r3
 8008a56:	421a      	tst	r2, r3
 8008a58:	d013      	beq.n	8008a82 <__swhatbuf_r+0x46>
 8008a5a:	2100      	movs	r1, #0
 8008a5c:	3b40      	subs	r3, #64	; 0x40
 8008a5e:	2000      	movs	r0, #0
 8008a60:	6029      	str	r1, [r5, #0]
 8008a62:	6023      	str	r3, [r4, #0]
 8008a64:	b016      	add	sp, #88	; 0x58
 8008a66:	bd70      	pop	{r4, r5, r6, pc}
 8008a68:	466a      	mov	r2, sp
 8008a6a:	f000 f84d 	bl	8008b08 <_fstat_r>
 8008a6e:	2800      	cmp	r0, #0
 8008a70:	dbed      	blt.n	8008a4e <__swhatbuf_r+0x12>
 8008a72:	23f0      	movs	r3, #240	; 0xf0
 8008a74:	9901      	ldr	r1, [sp, #4]
 8008a76:	021b      	lsls	r3, r3, #8
 8008a78:	4019      	ands	r1, r3
 8008a7a:	4b03      	ldr	r3, [pc, #12]	; (8008a88 <__swhatbuf_r+0x4c>)
 8008a7c:	18c9      	adds	r1, r1, r3
 8008a7e:	424b      	negs	r3, r1
 8008a80:	4159      	adcs	r1, r3
 8008a82:	2380      	movs	r3, #128	; 0x80
 8008a84:	00db      	lsls	r3, r3, #3
 8008a86:	e7ea      	b.n	8008a5e <__swhatbuf_r+0x22>
 8008a88:	ffffe000 	.word	0xffffe000

08008a8c <__smakebuf_r>:
 8008a8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a8e:	2602      	movs	r6, #2
 8008a90:	898b      	ldrh	r3, [r1, #12]
 8008a92:	0005      	movs	r5, r0
 8008a94:	000c      	movs	r4, r1
 8008a96:	4233      	tst	r3, r6
 8008a98:	d006      	beq.n	8008aa8 <__smakebuf_r+0x1c>
 8008a9a:	0023      	movs	r3, r4
 8008a9c:	3347      	adds	r3, #71	; 0x47
 8008a9e:	6023      	str	r3, [r4, #0]
 8008aa0:	6123      	str	r3, [r4, #16]
 8008aa2:	2301      	movs	r3, #1
 8008aa4:	6163      	str	r3, [r4, #20]
 8008aa6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8008aa8:	466a      	mov	r2, sp
 8008aaa:	ab01      	add	r3, sp, #4
 8008aac:	f7ff ffc6 	bl	8008a3c <__swhatbuf_r>
 8008ab0:	9900      	ldr	r1, [sp, #0]
 8008ab2:	0007      	movs	r7, r0
 8008ab4:	0028      	movs	r0, r5
 8008ab6:	f7fe fe63 	bl	8007780 <_malloc_r>
 8008aba:	2800      	cmp	r0, #0
 8008abc:	d108      	bne.n	8008ad0 <__smakebuf_r+0x44>
 8008abe:	220c      	movs	r2, #12
 8008ac0:	5ea3      	ldrsh	r3, [r4, r2]
 8008ac2:	059a      	lsls	r2, r3, #22
 8008ac4:	d4ef      	bmi.n	8008aa6 <__smakebuf_r+0x1a>
 8008ac6:	2203      	movs	r2, #3
 8008ac8:	4393      	bics	r3, r2
 8008aca:	431e      	orrs	r6, r3
 8008acc:	81a6      	strh	r6, [r4, #12]
 8008ace:	e7e4      	b.n	8008a9a <__smakebuf_r+0xe>
 8008ad0:	2380      	movs	r3, #128	; 0x80
 8008ad2:	89a2      	ldrh	r2, [r4, #12]
 8008ad4:	6020      	str	r0, [r4, #0]
 8008ad6:	4313      	orrs	r3, r2
 8008ad8:	81a3      	strh	r3, [r4, #12]
 8008ada:	9b00      	ldr	r3, [sp, #0]
 8008adc:	6120      	str	r0, [r4, #16]
 8008ade:	6163      	str	r3, [r4, #20]
 8008ae0:	9b01      	ldr	r3, [sp, #4]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d00c      	beq.n	8008b00 <__smakebuf_r+0x74>
 8008ae6:	0028      	movs	r0, r5
 8008ae8:	230e      	movs	r3, #14
 8008aea:	5ee1      	ldrsh	r1, [r4, r3]
 8008aec:	f000 f81e 	bl	8008b2c <_isatty_r>
 8008af0:	2800      	cmp	r0, #0
 8008af2:	d005      	beq.n	8008b00 <__smakebuf_r+0x74>
 8008af4:	2303      	movs	r3, #3
 8008af6:	89a2      	ldrh	r2, [r4, #12]
 8008af8:	439a      	bics	r2, r3
 8008afa:	3b02      	subs	r3, #2
 8008afc:	4313      	orrs	r3, r2
 8008afe:	81a3      	strh	r3, [r4, #12]
 8008b00:	89a3      	ldrh	r3, [r4, #12]
 8008b02:	433b      	orrs	r3, r7
 8008b04:	81a3      	strh	r3, [r4, #12]
 8008b06:	e7ce      	b.n	8008aa6 <__smakebuf_r+0x1a>

08008b08 <_fstat_r>:
 8008b08:	2300      	movs	r3, #0
 8008b0a:	b570      	push	{r4, r5, r6, lr}
 8008b0c:	4d06      	ldr	r5, [pc, #24]	; (8008b28 <_fstat_r+0x20>)
 8008b0e:	0004      	movs	r4, r0
 8008b10:	0008      	movs	r0, r1
 8008b12:	0011      	movs	r1, r2
 8008b14:	602b      	str	r3, [r5, #0]
 8008b16:	f7fb fb42 	bl	800419e <_fstat>
 8008b1a:	1c43      	adds	r3, r0, #1
 8008b1c:	d103      	bne.n	8008b26 <_fstat_r+0x1e>
 8008b1e:	682b      	ldr	r3, [r5, #0]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d000      	beq.n	8008b26 <_fstat_r+0x1e>
 8008b24:	6023      	str	r3, [r4, #0]
 8008b26:	bd70      	pop	{r4, r5, r6, pc}
 8008b28:	20000638 	.word	0x20000638

08008b2c <_isatty_r>:
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	b570      	push	{r4, r5, r6, lr}
 8008b30:	4d06      	ldr	r5, [pc, #24]	; (8008b4c <_isatty_r+0x20>)
 8008b32:	0004      	movs	r4, r0
 8008b34:	0008      	movs	r0, r1
 8008b36:	602b      	str	r3, [r5, #0]
 8008b38:	f7fb fb3f 	bl	80041ba <_isatty>
 8008b3c:	1c43      	adds	r3, r0, #1
 8008b3e:	d103      	bne.n	8008b48 <_isatty_r+0x1c>
 8008b40:	682b      	ldr	r3, [r5, #0]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d000      	beq.n	8008b48 <_isatty_r+0x1c>
 8008b46:	6023      	str	r3, [r4, #0]
 8008b48:	bd70      	pop	{r4, r5, r6, pc}
 8008b4a:	46c0      	nop			; (mov r8, r8)
 8008b4c:	20000638 	.word	0x20000638

08008b50 <_init>:
 8008b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b52:	46c0      	nop			; (mov r8, r8)
 8008b54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b56:	bc08      	pop	{r3}
 8008b58:	469e      	mov	lr, r3
 8008b5a:	4770      	bx	lr

08008b5c <_fini>:
 8008b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b5e:	46c0      	nop			; (mov r8, r8)
 8008b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b62:	bc08      	pop	{r3}
 8008b64:	469e      	mov	lr, r3
 8008b66:	4770      	bx	lr
